ADAMAS UNIVERSITY PURSUE EXCELLENCE	ADAMAS UNIVERSITY END (EVEN)SEMESTER EXAMINATION: MAY 2021 (Academic Session: 2020 – 21)			
Name of the Program:	B.Tech ECE	Semester:	IV	
(B.Tech.)		(I/III/ V/ VII/IX)		
Paper Title :	Digital Electronics	Paper Code:	EEC42102	
Maximum Marks :	40	Time duration:	3 Hr	
Total No of questions:	8	Total No of Pages:	2	
(Any other information for the student may be mentioned here)				
	Group A			
	Answer all the questions of the	e following Marks (1 x	x 5=5)	
1. a) Design EX-OR Gate using NAND gate.				
<ul> <li>b) Reduce the following Boolean expression: ABC + ABC + ABC + ABC + ABC</li> <li>c) Write and explain Truth table of 2:1 Multiplexer.</li> <li>d) What is meant by race around condition in Flip-flop?</li> </ul>				
e) Write two c	lifference between Combinational Circ	cuit and Sequential Circuit		
	GROUP –B (Short Answer Type Questi	ions)		
	Answer any three of the follows	ing 3 × 5 =	15	
• •	the following Boolean POS function using K-Map and realize the			
	simplified expression using logic gates $f(A, B, C, D) = \pi M(6,7,8,9).D(12,13,14,15)$ [3]			
· •	the Boolean function using 8:1 multip	plexer	[0]	
	$= \sum m(1,2,4,5,9,11,12,13,14,15)$		[2]	
<ul><li>a) Construct a D and JK Flip flop With Truth table and explain the operations.</li><li>b) Design a 2:4 line Decoder.</li></ul>		[3]		
4. Obtain the set of prime implicants for the boolean expression			[2]	
	3,5,6,7,8,9,12,1315) using Quine-Mc-	=	[5]	
	l in Parallel out shift register with suit		[5]	
	GROUP -C			
	(Long Answer Type Question Answer any two of the follow		20	
<b>6.</b> a) Design MO	D-6 Asynchronous/Ripple up Counter	r using JK Flip-flop	[4]	
b) Design MO	D-8 Synchronous Up Counter using T Flip-flop.		[6]	
<b>7.</b> a) ) Design BO	CD Adder with suitable circuit diagrar	n.	[5]	
b) How does a JK Flip flop differ from an SR flip flop in its operation? What is its				

advantage over an SR Flip flop?

	c)Differentiate Truth table and Excitation Table?	[3+2]
8.	a) Design 8:1 multiplexer circuit using 4:1 multiplexer.	[4]
	b) Design CMOS inverter and CMOS NAND gate circuits.	[3+3]