

RK3588 SMARC V2.1

Main Functions Introduction

- 1) PMIC: 1xRK806-1+DiscretePower
- 2) RAM: 2xLPDDR4/4X_32bi
- 3) ROM: eMMC5.1(Default) or SPI Flash
- 4) Support: 1xSDMMC3.0 Card
- 5) Support: 1 x TYPEC3.0(With DP TX)+1 x USB3.0 HOST+ 1 x USB20 HOST or USB3.0/2.0 HUB
- 6) Support: 3 x SATA3.0 Connector (7pin) or SATA PM
- 7) Support: 1 x 4Lane PCIe3.0 Connector (Dual Mode)
- 8) Support: 2 x 4Lanes MIPI DPHY RX Camera
- 9) Support: 2 x 4Lanes MIPI D/CPHY RX Camera
- 10) Support: 1 x HDMI2.0 RX
- 11) Support: 2 x HDMI2.1 TX or 2 x eDP1.3 TX
- 12) Support: 2 x 4Lanes MIPI D/CHY-TX
- 13) Support: 1xVGA Connector(DP to VGA)
- 14) Support: 1x4Lanes DP Port
- 15) Support: a/b/g/n/ac/ax 2T2R WIFI 6/5(PCIE/SDIO) +BT5.0
- 16) Support: 1x 10/100/1000 RJ45 Port(RGMII)
- 17) Support: 1x 10/100/1000 RJ45 Port(PCIE)
- 18) Support: 4G Module
- 19) Support: PCIE M.2
- 20) Support: 1xHeadphone+2xSPK+1xAnalog MIC



Bit-Brick Co., Ltd

<Title>

Size A4

Document Number: <Doc>

Rev: <RevCode>

Date:

Tuesday, March 25, 2025

Sheet 1 of 29

Table of Content

Page 1	01.Cover Page
Page 2	02.Index and Notes
Page 3	03.Revision History
Page 4	04.Block Diagram
Page 5	05.Power Tree
Page 6	06.System Power Sequence
Page 7	07.USB Controller Configure Tab
Page 8	08.PCIE Fun Map
Page 9	09.RK3588_Power/GND
Page 10	10.RK3588_OSC/PLL/PMUIO
Page 11	11.RK3588 DDR Controler
Page 12	12.RK3588_Flash/SD Controller
Page 13	13.RK3588_USB30/USB20_Ctrl
Page 14	14.RK3588_SARADC/1.8V Only GPIO
Page 15	15.RK3588_MIPi Interface
Page 16	16.RK3588_HDMI/eDP Interface
Page 17	17.RK3588_PCIE30/PCIE20/SATA30
Page 18	18.RK3588_1.8V/ 3.3V GPIO
Page 19	19.Power_DC IN/VCC4V0_SYS
Page 20	20.Power-PMIC_RK806-1
Page 21	21.Power_Ext Discrete
Page 22	22.DRAM-LPDDR4X_200P_2X32bit
Page 23	23.RTC
Page 24	24.Flash-eMMC Flash
Page 25	25.Ethernet-GPHY_RGMII2
Page 26	26.Ethernet-GPHY_RGMII1
Page 27	27.Crystal Generator
Page 28	28.SMARC Golden Finger
Page 29	29.Mark/Hole/Heatsink
Page 30	
Page 31	
Page 32	
Page 33	
Page 34	
Page 35	
Page 36	
Page 37	
Page 38	
Page 39	
Page 40	
Page 41	
Page 42	
Page 43	
Page 44	
Page 45	
Page 46	
Page 47	
Page 48	
Page 49	
Page 50	
Page 51	
Page 52	
Page 53	

Page 54	
Page 55	
Page 56	
Page 57	
Page 58	
Page 59	
Page 60	
Page 61	
Page 62	

Note

The power suffix S0 or S3 means:

S3: Keep power On during sleeping

S0:Power off during sleeping

Generate Bill of Materials

Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

Combined property string:

{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}

Description

Note


Option

Notes

- NOTE 1:**
Component parameter description
1. DNP stands for component not mounted temporarily
2. If Value or option is DNP, which means the area is reserved without being mounted
- NOTE 2:**
Please use our recommended components to avoid too many changes.
For more informations about the second source,please refer to our AVL.

Revision History



Version	Date	By	Change Dscription	Approved
V1.0	2025-03-18	Bzliu	1:Revision preliminary version	



Power Tree

12V/3A
Adapter

Note:
With SATA, PCIe, the current is
estimated according to the
actual number of SATA, PCIe



FAN Max:

VCC3V3_PCIE Max:

VCC12V_PCIE30 Max:



FAN(Optional) Max:

TYPEC0 Max:


USB30_HOST Max:

USB2.0_HOST Max:


VCC5V_HDMI_TX0/1 Max:

Note:

For more information about RK3588'S
power, please read document "RK3588 Power
Consumption Test Report"



Power Sequence








Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Sleep ON/OFF	Peak Current	Sleep Current
VCC4V0_SYS	RK806-1_BUCK1	6.5A	VDD_GPU_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK2	5A	VDD_CPU_LIT_S0	Slot:3	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK3	5A	VDD_LOG_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK4	3A	VDD_VDENC_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK5	2.5A	VDD_DDR_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK6	2.5A	VDD2_DDR_S3	Slot:4	ADJ FB=0.5V	ON	ON	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK7	2.5A	VCC_2V0_PLDO_S3	Slot:1	2.0V	ON	ON	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK8	2.5A	VCC_3V3_S3	Slot:6	3.3V	ON	ON	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK9	2.5A	VDDQ_DDR_S0	Slot:6	ADJ FB=0.5V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK10	2.5A	VCC_1V8_S3	Slot:3	1.8V	ON	ON	TBD	TBD
VCC_2V0_PLDO	RK806-1_PLDO1	0.5A	VCCA_1V8_S0	Slot:3	1.8V	ON	OFF	TBD	TBD
	RK806-1_PLDO2	0.3A	VCC_1V8_S0	Slot:3	1.8V	ON	OFF	TBD	TBD
	RK806-1_PLDO3	0.3A	VDDA_1V2_S0	Slot:4	1.2V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_PLDO4	0.5A	VCCA_3V3_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
	RK806-1_PLDO5	0.3A	VCCIO_SD_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
	RK806-1_PLDO6	0.3A	VCCA1V8_PLDO6_S3	Slot:3	1.8V	ON	ON	TBD	TBD
VCC_1V1_NLDO	RK806-1_NLDO1	0.3A	VDD_0V75_S3	Slot:2	0.75V	ON	ON	TBD	TBD
	RK806-1_NLDO2	0.3A	VDDA_DDR_PL_L_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
	RK806-1_NLDO3	0.5A	VDDA_0V75_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC_1V1_NLDO	RK806-1_NLDO4	0.5A	VDDA_0V85_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
	RK806-1_NLDO5	0.3A	VDD_0V75_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	BUCK_RK860-2	6A	VDD_CPU_BIG0_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	BUCK_RK860-3	6A	VDD_CPU_BIG1_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	BUCK_RK860-2	6A	VDD_NPU_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	EXT BUCK	2A	VCC_1V1_NLDO_S3	Slot:1	1.1V	ON	ON	TBD	TBD
VCC4V0_SYS	EXT BUCK	2A	VDD2L_0V9_DDR_S3	Slot:5	0.9V	ON	ON	TBD	TBD
VCC4V0_SYS	EXT BUCK	2.5A	VCC_3V3_SD_S0	Slot:6A	3.3V	ON	OFF	TBD	TBD
VCC_3V3_S3	EXT_BUCK	2A	VCC_1V2_CAM_S0	OFF	1.2V	OFF	OFF	TBD	TBD
VCC_3V3_S3	LDO_PT5108	0.5A	VCC_1V8_CAM_S0	OFF	1.8V	OFF	OFF	TBD	TBD
VCC_3V3_S3	LDO_PT5108	0.5A	VCC_2V8_CAM_S0	OFF	2.8V	OFF	OFF	TBD	TBD


IO Power Domain Map

IO Domain	Pin Num	Support IO Voltage	Supply Power Pin Name	Power Source	IO Operating Voltage
PMUIO1	Pin N28	1.8V Only	PMUIO1_1V8	VCC_1V8_S3	1.8V
PMUIO2	Pin R27 Pin P28	1.8V or 3.3V	PMUIO2_1V8 PMUIO2	VCC_1V8_S3	1.8V
EMMCIO	Pin V26	1.8V Only	EMMCIO_1V8	VCC_1V8_S0	1.8V
VCCIO1	Pin G20	1.8V Only	VCCIO1_1V8	VCC_1V8_S0	1.8V
VCCIO2	Pin AA7 Pin Y7	1.8V or 3.3V	VCCIO2_1V8 VCCIO2	VCC_1V8_S0 VCC_IO_SD	1.8V/3.3V
VCCIO3	Pin Y26	1.8V Only	VCCIO3_1V8	VCC_1V8_S0	1.8V
VCCIO4	Pin H20 Pin H21	1.8V or 3.3V	VCCIO4_1V8 VCCIO4	VCC_1V8_S0	1.8V
VCCIO5	Pin W25 Pin W26	1.8V or 3.3V	VCCIO5_1V8 VCCIO5	VCC_1V8_S0 VCC_3V3_S0	3.3V
VCCIO6	Pin AC25 Pin AC26	1.8V or 3.3V	VCCIO6_1V8 VCCIO6	VCC_1V8_S0 VCC_3V3_S0	3.3V

USB Controller Configure Table

[illegible]

PCIe/SATA Connector Diagram



PCIe Controller Configure Table

Controller Name	Data & Clk Lane Configure			Control GPIO
	OPTION	CLK LANE	DATA LANE	
PCIE30X4 RC & EP	OPTION1	PCIE30_PORT0_REF_CLKP PCIE30_PORT0_REF_CLKN	PCIE30_PORT0_TX0 PCIE30_PORT0_RX0	PCIE30X4_CLKREQ_M* PCIE30X4_WAKEN_M* PCIE30X4_PERSTN_M* PCIE30X4_BUTTON_RSTN
	OPTION2	PCIE30_PORT0_REF_CLKP PCIE30_PORT0_REF_CLKN	PCIE30_PORT0_TX1 PCIE30_PORT0_RX1	
	OPTION3	PCIE30_PORT0_REF_CLKP PCIE30_PORT0_REF_CLKN PCIE30_PORT1_REF_CLKP PCIE30_PORT1_REF_CLKN	PCIE30_PORT0_TX0 PCIE30_PORT0_RX0 PCIE30_PORT1_TX0 PCIE30_PORT1_RX0	
PCIE30X2 RC	OPTION1	PCIE30_PORT1_REF_CLKP PCIE30_PORT1_REF_CLKN	PCIE30_PORT1_TX0 PCIE30_PORT1_RX0	PCIE30X2_CLKREQ_M* PCIE30X2_WAKEN_M* PCIE30X2_PERSTN_M* PCIE30X2_BUTTON_RSTN
	OPTION2	PCIE30_PORT1_REF_CLKP PCIE30_PORT1_REF_CLKN	PCIE30_PORT1_TX1 PCIE30_PORT1_RX1	
PCIE30X1_0 RC	OPTION1	PCIE30_PORT0_REF_CLKP PCIE30_PORT0_REF_CLKN	PCIE30_PORT0_TX1 PCIE30_PORT0_RX1	PCIE30X1_0_CLKREQ_M* PCIE30X1_0_WAKEN_M* PCIE30X1_0_PERSTN_M* PCIE30X1_0_BUTTON_RSTN
PCIE30X1_1 RC	OPTION1	PCIE30_PORT1_REF_CLKP PCIE30_PORT1_REF_CLKN	PCIE30_PORT1_TX1 PCIE30_PORT1_RX1	PCIE30X1_1_CLKREQ_M* PCIE30X1_1_WAKEN_M* PCIE30X1_1_PERSTN_M* PCIE30X1_1_BUTTON_RSTN
	OPTION2	PCIE20_2_REFCLKP PCIE20_2_REFCLKN	PCIE20_2_TXP PCIE20_2_RXN	
PCIE20X1_2 RC	OPTION1	PCIE20_0_REFCLKP PCIE20_0_REFCLKN	PCIE20_0_TXP PCIE20_0_RXN	PCIE20X1_2_CLKREQ_M* PCIE20X1_2_WAKEN_M* PCIE20X1_2_PERSTN_M* PCIE20X1_2_BUTTON_RSTN


Note: PCIE30_PORT*_REF_CLKP/N is input gpio

Note: M*=Mean to M0 or M1, It's the same source, Just multiplex to M0 or M1, So, Only use one at the same time.


PCIe/SATA Function Combination


Function Combination				
Function Item	PCIEX4	PCIEX2	PCIEX1	SATA
Option1	1(DM)	0	3(RC)	0
Option2	1(DM)	0	2(RC)	1
Option3	1(DM)	0	1(RC)	2
Option4	1(DM)	0	0	3
Option5	0	1(DM)+1(RC)	3(RC)	0
Option6	0	1(DM)+1(RC)	2(RC)	1
Option7	0	1(DM)+1(RC)	1(RC)	2
Option8	0	1(DM)+1(RC)	0	3
Option9	0	1(DM)	4(RC)	1
Option10	0	1(DM)	3(RC)	2
Option11	0	1(DM)	2(RC)	3
Option12	0	0	1(DM)+4(RC)	2
Option13	0	0	1(DM)+3(RC)	3

PCIe3.0 REFCLK




PCIe2.0 REFCLK





Note:
The Caps between green line and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package



RK3588_E (OSC/PLL/PMUIO1/2)




Note:
Adjusted the load capacitance according to the crystal specification

The CL is the load capacitance of the crystal that is recommended by the crystal vendors to obtain target clock frequency.



$CL = \{CL1 * CL2 / (CL1 + CL2)\} + PCB \text{ strays}$
Total CL<=12pF

Note:
The Caps between green line and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package


RK3588_F (PMUIO2)



RK3588_C (EMMCIO Domain)



RK3588_D (VCCIO2 Domain)



RK3588_M(TYPEC/DP)

U1000M

USB3.0 OTG/DP1.4 Alt of TYPEC0

USB:U3/Gen1----Controller0
DP:RBR/HBR/HBR2/HBR3

TYPEC0_SBU1/DP0_AUXP
TYPEC0_SBU2/DP0_AUXN
TYPEC0_SSRX1P/DP0_TX0P
TYPEC0_SSRX1N/DP0_TX0N
TYPEC0_SSTX1P/DP0_TX1P
TYPEC0_SSTX1N/DP0_TX1N
TYPEC0_SSRX2P/DP0_TX2P
TYPEC0_SSRX2N/DP0_TX2N
TYPEC0_SSTX2P/DP0_TX3P
TYPEC0_SSTX2N/DP0_TX3N


AL15
AM15
AN13
AP13
AP14
AN14
AN15
AP15
AP16
AN16

TYPEC0_SBU1 (28)
TYPEC0_SBU2 (28)
TYPEC0_SSRX1P (28)
TYPEC0_SSRX1N (28)
TYPEC0_SSTX1P (28)
TYPEC0_SSTX1N (28)
TYPEC0_SSRX2P (28)
TYPEC0_SSRX2N (28)
TYPEC0_SSTX2P (28)
TYPEC0_SSTX2N (28)

Note:

If TYPEC0 is not used:
Signal: leave floating
REXT: 8.2K ohm 1% resistor must
be connected externally
Power: Must supply power

TYPEC&DP MUX Differential Pair:
DATE:95 Ohm +/-10%
For Typec



USB3.0 OTG/DP1.4 Alt of TYPEC1

USB:U3/Gen1----Controller1
DP:RBR/HBR/HBR2/HBR3

TYPEC1_SBU1/DP1_AUXP
TYPEC1_SBU2/DP1_AUXN
TYPEC1_SSRX1P/DP1_TX0P
TYPEC1_SSRX1N/DP1_TX0N
TYPEC1_SSTX1P/DP1_TX1P
TYPEC1_SSTX1N/DP1_TX1N
TYPEC1_SSRX2P/DP1_TX2P
TYPEC1_SSRX2N/DP1_TX2N
TYPEC1_SSTX2P/DP1_TX3P
TYPEC1_SSTX2N/DP1_TX3N

AL10
AM10
AN8
AP8
AP9
AN9
AN10
AP10
AP11
AN11

DP1_AUXP (28)
DP1_AUXN (28)
DP1_TX0P (28)
DP1_TX0N (28)
DP1_TX1P (28)
DP1_TX1N (28)
DP1_TX2P (28)
DP1_TX2N (28)
DP1_TX3P (28)
DP1_TX3N (28)

DP TX(4Lane)

DP1_AUXP (28)
DP1_AUXN (28)
DP1_TX0P (28)
DP1_TX0N (28)
DP1_TX1P (28)
DP1_TX1N (28)
DP1_TX2P (28)
DP1_TX2N (28)
DP1_TX3P (28)
DP1_TX3N (28)

Option

Note:

If need full function of Typec1
(With DP function)
please Refer to the circuit of Typec0

If TYPEC1 is not used,
Signal: Leave floating
REXT: Leave floating
Power: Leave floating

USB30/DP1.4 Alt Mode Configuration

Option1	DP x4Lane	DP_TX_Lane0-3
Option2	USB30 x4Lane	DP_TX_Lane0-3
Option3	USB30X2Lane+DPX2Lane	USB30: Lane0 Lane1 DP: Lane2 Lane3
Option4	USB30X2Lane+DPX2Lane	USB30: Lane2 Lane3 DP: Lane0 Lane1

RK3588_L(USB2.0 HOST/OTG)

U1000L

USB2.0 of TYPEC0 (OTG/HOST/DEVICE)

Download Port

TYPEC0_USB20_OTG_DP
TYPEC0_USB20_OTG_DM

TYPEC0_USB20_OTG_ID

TYPEC0_USB20_VBUSDET

TYPEC0_USB20_OTG0_REXT

USB20 Differential Pair:
DATE:90 Ohm +/-10%

AL12
AM12

AL14

AM14

AP12

OTG0 REXT

1 2

R1405

200R R0201 1%

USB2.0 of TYPEC1 (OTG/HOST/DEVICE)

TYPEC1_USB20_OTG_DP
TYPEC1_USB20_OTG_DM

TYPEC1_USB20_OTG_ID

TYPEC1_USB20_VBUSDET

TYPEC1_USB20_OTG1_REXT

AK9
AL9

AK8

AP7

OTG1 REXT

1 2

R1406

200R R0201 1%

USB2.0 HOST0

HS/FS/LS

USB20_HOST0_DP
USB20_HOST0_DM

USB20_HOST0_REXT

AG9

H0ST0 REXT

1 2

R1400

200R R0201 1%

USB2.0 HOST1

HS/FS/LS

USB20_HOST1_DP
USB20_HOST1_DM

USB20_HOST1_REXT

AL7
AM7

AH9

H0ST1 REXT

1 2

R1401

200R R0201 1%

USB2.0 POWER

USB20_DVDD_0V75

USB20_AVDD_1V8

USB20_AVDD_3V3

AH10

DVDD_0V75_S0

AG11

VCCA_1V8_S0

AJ10

VCCA_3V3_S0

RK3588

Note:

TYPEC0_USB20_OTG:

DP/DM: Must used for download
ID: According to demand, if not used, leave floating
VBUSDET: Must provide
REXT: 200ohm 1% resistor must be connected externally
Power: Must supply power

TYPEC1_USB20_OTG:

If not used:
DP/DM: Leave floating
ID: Leave floating
VBUSDET: Leave floating
REXT: Leave floating
Power: Leave floating

USB20_HOST0/USB20_HOST1:

If not used:
DP/DM: Leave floating
REXT: Leave floating
Power: Leave floating

Note:

The USB20 VBUSDET pin internal has a pull-down resistance(40K ohm) to ground, The resistance creates a voltage with the external series 30K ohm resistor. The VBUSDET pin voltage range <=3.3V.



Bilibili Co., Ltd

<Title>

Size: Cuh Document Number: <Doc>

Date: Tuesday, March 25, 2025

Rev: <RevCode>

Sheet 13 of 29

U1000G





U1000H




U1000U

**TABLE 1****TABLE 2**

RK3588_Q/R (MIPI_D/C_PHY0/1)



RK3588_P (MIPI_DPHY_CSI_RX_PHY)



MIPI_CSI_RX Configuration

Option1	Sensor1 x4Lane	MIPI_CSI_RX_D0-3 MIPI_CSI_RX_CLK0
Option2	Sensor1 x2Lane + Sensor2 x2Lane	MIPI_CSI_RX_D0-1 MIPI_CSI_RX_CLK0 MIPI_CSI_RX_D2-3 MIPI_CSI_RX_CLK1

Note:

When in single clock lane mode, CLK0P/ON is the clock lane from Data lane0 to Data lane3, but clock lane1 is invalid; In dual clock lanes mode, CLK0P/ON is the clock lane of Data lane0 and Data lane1, while CLK1P/1N is the clock lane of Data lane2 and Data lane3.

Note:

The Caps to the left of green line should be placed under the U1000 package. Other caps should be placed close to the U1000 package.

Note:

If not used:
Signal:leave floating
Power: Floating

RK3588_S (HDMI2.1 TX)

Note:
The HDMI2.1 trace length is less than 100mm.
The HDMI2.1 differential trace impedance is 100 OHM.

U1000S

HDMI TX/eDP MUX Port0

HDMI:V2.1 12Gbps
eDP: V1.3 5.4Gbps


HDMI_TX0_SBDP/EDP_TX0_AUXP
HDMI_TX0_SBDN/EDP_TX0_AUXN

HDMI_TX0_D0P/EDP_TX0_D0P
HDMI_TX0_D0N/EDP_TX0_D0N

HDMI_TX0_D1P/EDP_TX0_D1P
HDMI_TX0_D1N/EDP_TX0_D1N

HDMI_TX0_D2P/EDP_TX0_D2P
HDMI_TX0_D2N/EDP_TX0_D2N

HDMI_TX0_D3P/EDP_TX0_D3P
HDMI_TX0_D3N/EDP_TX0_D3N



HDMI TX/eDP MUX Port1

HDMI:V2.1 12Gbps
eDP: V1.3 5.4Gbps


HDMI_TX1_SBDP/EDP_TX1_AUXP
HDMI_TX1_SBDN/EDP_TX1_AUXN

HDMI_TX1_D0P/EDP_TX1_D0P
HDMI_TX1_D0N/EDP_TX1_D0N

HDMI_TX1_D1P/EDP_TX1_D1P
HDMI_TX1_D1N/EDP_TX1_D1N

HDMI_TX1_D2P/EDP_TX1_D2P
HDMI_TX1_D2N/EDP_TX1_D2N

HDMI_TX1_D3P/EDP_TX1_D3P
HDMI_TX1_D3N/EDP_TX1_D3N



HDMI2.1_TX
100 Ohm +-10%


Note:
The Caps to the left of green line should be placed under the U1000 package. Other caps should be placed close to the U1000 package.

Note:
If not used:
Signal: leave floating
Power: Floating or tie to VSS

RK3588_T (HDMI20 RX)

U1000T


HDMI RX
HDMI:V2.0



HDMI20_RX
100 Ohm +-10%


Note:
If not used:
Signal: leave floating
Power: Floating

RK3588_N (PCIE20)



Note:
The SATA differential trace impedance is 100 OHM
The SATA trace length is less than 5 inch

RK3588_O (PCIE30)




Note:
If Port0 and Port1 are not used,
Port0 and Port1 REF_CLKP/N: Leave floating or tie to VSS
Port0 and Port1 Other Signal: Leave floating
Port0 and Port1 Power: Leave floating or tie to VSS

If Port0 is used, Port1 is not used,
Port1 REF_CLKP/N: Leave floating or tie to VSS
Port1 Other Signal: Leave floating
Port1 Power: Must supply power


If Port1 is used, Port0 is not used,
Port0 REF_CLKP/N: Leave floating or tie to VSS
Port0 Other Signal: Leave floating
Port0 Power: Must supply power

Note:
Only PCIe3.0 Controller 0
support RC and EP, Other
controller only support RC
Mode.


RK3588_J(VCCIO5 Domain)




RK3588_K(VCCIO6 Domain)




RK3588_I(VCCIO4 Domain)







PMIC RK806-1 BUCK




PMIC RK806-1 Managerment




VDD_CPU_BIG0





VDD_CPU_BIG1



VDD_NPU



VCC_1V1_NLDO_S3





Bit-Brick Co., Ltd.

<Title>

Size	A3	Document Number	<Doc>	Rev	<RevCode>
Date			Tuesday, March 25, 2025		Sheet 21 of 29


LPDDR4/4X





C

eMMC FLASH






Note:
This cap should be placed close to the Pin M6 (<400mil)

RGMII TO RJ45


GMAC0_TXD0 (14)
GMAC0_TXD1 (14)
GMAC0_TXD2 (14)
GMAC0_TXD3 (14)
GMAC0_TXEN (14)
GMAC0_TXCLK (14)

GMAC0_RXD0 (14)
GMAC0_RXD1 (14)
GMAC0_RXD2 (14)
GMAC0_RXD3 (14)
GMAC0_RXDV_CRS (14)
GMAC0_RXCLK (14)


GMAC0_MDC (14)
GMAC0_MDIO (14)
GMAC0_RSTn_L (18)




VCC_PHY0_IO Voltage Config




PHY Address Config



Pull-up for additional 2ns delay to RXC for data latching






Pull-up for additional 2ns delay to TXC for data latching






Pull-up to disable PLL @ ALDPS mode (Low power mode)

RGMII Power Source	CFG EXT	CFG LDO[1:0]	
External 3.3V	1'b1	2'b00	CFG EXT: 1:External Power Source for IO pad. 0:Integrated LDO for IO pad
External 1.8V	1'b1	2'b10	CFG LDO(1:0) 10:1.8V 00:3.3V
Internal 1.8V (default)	1'b0	2'b10	




RGMII TO RJ45



RGMII Power Source	CFG_EXT	CFG_LDO[1:0]	
External 3.3V	1'b1	2'b00	CFG_EXT: 1:External Power Source for IO pad. 0:Integrated LDO for IO pad
External 1.8V	1'b1	2'b10	CFG_LDO(1:0) 10:1.8V 00:3.3V
Internal 1.8V (default)	1'b0	2'b10	

VCC_PHY0_IO Voltage Config



PHY Address Config


PHY Address	PHYAD[2:0]
1 (default)	3'b001











Pull-up for additional 2ns delay to RXC for data latching




Pull-up for additional 2ns delay to TXC for data latching



Pull-up to disable PLL @ ALDPS mode(Low power mode)





Mark

HOLE

HEATSINK