

# K1\_DVP\_BOARD

## Revision History

Rev. Code	Date	By	Description
V1.0	2024-08-01	Bzliu	Initial version



# INDEX/NOTES

Page1	01 REVISION HISTORY
Page2	02 INDEX/NOTES
Page3	03 BLOCK DIAGRAM
Page4	04 POWER TREE
Page5	05 POWER SEQUENCE
Page6	06 CLOCK MAP/I2C MAP
Page7	07 UART MAP/OTHER MAP
Page8	08 GPIO ASSIGNMENT
Page9	09 CPU-eMMC-DDR-GPIO
Page10	10 CPU-Perphery
Page11	11 CPU-PWR
Page12	12 CPU-SYS-GPIO
Page13	13 POWER-EXT DCDC
Page14	14 POWER-P1
Page15	15 Memory-LPDDR4x
Page17	17 Storage-FLASH-CARD-EEPROM
Page18	18 VI-Camera
Page19	19 VO-HDMI
Page20	20 VO-MIPI DSI
Page22	22 Ethernet-GMAC0
Page24	24 USB
Page25	25 PCIEB M.2 KEY M
Page26	26 PCIEC M.2 KEY M
Page27	27 Wifi/BT Key E
Page28	28 Audio ES8326B
Page29	29 40pin GPIO/KEY/LED
Page30	30 Mechanical




Bit-Brick Co.,Ltd


K1\_DVP\_BOARD

Size A	Document Number: INDEX	Rev: V1.0
Date:	Wednesday, March 05, 2025	Sheet 2 of 35


RK3576 Ref Block Diagram(Typical Application Case)



## Default Power Tree



## Power Sequence



## Power description

Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Work Voltage	Peak Current	Sleep Current
VCC5V0_SYS_S5	RK806_BUCK1	6.5A	VDD_CPU_BIG_S0	Slot:2	0.85V	ON	DVFS	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK2	5A	VDD_NPU_S0	Slot:2	0.75V	ON	DVFS	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK3	5A	VDD_CPU_LIT_S0	Slot:2	0.85V	ON	DVFS	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK4	5A	VCC_3V3_S3	Slot:5	3.3V	ON	3.3V	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK5	3A	VDD_GPU_S0	Slot:2	ADJ FB=0.5V	ON	DVFS	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK6	3A	VDDQ_DDR_S0	Slot:7	ADJ FB=0.5V	ON	0.61V-LP4/4x 0.51V-LP5	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK7	3A	VDD_LOGIC_S0	Slot:2	0.75V	ON	0.75V	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK8	3A	VDD_LOGIC_MEM_S0	Slot:3	1.8V	ON	1.8V	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK9	3A	VDD2_DDR_S3	Slot:4	ADJ FB=0.5V	ON	1.1V-LP4/4x 1.05V-LP5	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK10	3A	VDD_DDR_S0	Slot:2	0.85V	ON	0.85V DVFS	TBD	TBD
VCC2V0_PLDO	RK806_PLDO1	0.5A	VCCA1V8_S0	Slot:3	1.8V	ON	1.8V	TBD	TBD
VCC2V0_PLDO	RK806_PLDO2	0.3A	VCCA1V8_PLDO2_S0	Slot:5	1.8V	ON	1.8V	TBD	TBD
VCC2V0_PLDO	RK806_PLDO3	0.3A	VDDA1V2_S0	Slot:4	1.2V	ON	1.2V	TBD	TBD
VCC2V0_PLDO	RK806_PLDO4	0.5A	VCCA3V3_S0	Slot:5	3.0V	ON	3.3V	TBD	TBD
VCC5V0_SYS_S5	RK806_PLDO5	0.3A	VCCIO_SD_S0	Slot:5	3.3V	ON	3.3V	TBD	TBD
VCC5V0_SYS_S5	RK806_PLDO6	0.3A	VCCA1V8_PLDO6_S3	Slot:3	1.8V	ON	1.8V	TBD	TBD
VCC1V1_NLDO	RK806_NLDO1	0.3A	VDD_OV75_S3	Slot:2	0.75V	ON	0.75V	TBD	TBD
VCC1V1_NLDO	RK806_NLDO2	0.3A	VDDA_DDR_PLL_S0	Slot:2	0.85V	ON	0.85V DVFS	TBD	TBD
VCC1V1_NLDO	RK806_NLDO3	0.5A	VDDA_HDMI_S0	Slot:2	0.75V	ON	0.75V	TBD	TBD
VCC1V1_NLDO	RK806_NLDO4	0.5A	VDDA_OV85_S0	Slot:2	0.85V	ON	0.85V	TBD	TBD
VCC1V1_NLDO	RK806_NLDO5	0.3A	VDDA_OV75_S0	Slot:2	0.75V	ON	0.75V	TBD	TBD
VCC1V1_NLDO	RK806_RESETn								
VCC5V0_SYS_S5	EXT BUCK	2A	VDD2L_OV9_DDR_S3	Slot:5A	0.9V	ON	0.9V	TBD	TBD
VCC5V0_SYS_S5	EXT BUCK	2A	VCC2V0_PLDO_S3	Slot:1	2.1V	ON	2.0V	TBD	TBD
VCC5V0_SYS_S5	EXT BUCK	2A	VCC1V1_NLDO_S3	Slot:1	1.1V	ON	1.1V	TBD	TBD
VCC12V_DCIN	EXT BUCK	5A	VCC5V0_SYS_S5	Slot:0	5.0V	ON	5.0V	TBD	TBD
VCC12V_DCIN	EXT BUCK	3A	VCC5V0_DEVICE_S0	Slot:5A	5.2V	ON	5.2V	TBD	TBD
VCC3V3_S3	SWITCH	2A	VCC3V3_S0	Slot:5A	3.3V	ON	3.3V	TBD	TBD
VCC1V8_S3	SWITCH	2A	VCC1V8_S0	Slot:3A	1.8V	ON	1.8V	TBD	TBD

### Note:

The power suffix S0, S3 or S5 means:  
S5: Keep power on during power down  
S3: Keep power on during sleeping  
S0: Power off during sleeping

### Note:


Peripherals connected to the GPIO of SOC need to consider the leakage between the GPIO of SOC and the Peripherals. It is recommended to power on both the Peripherals's power supply and the SOC's GPIO power supply simultaneously.

## IO Power Domain Map


IO Domain	Pin Num	Support IO Voltage	Supply Power Pin Name	Power Source	Operating Voltage
PMUIO0	Pin 2K11	1.8V Only	PMUIO0_VCC1V8	VCC1V8	1.8V
PMUIO1	Pin 1U20	1.8V or 3.3V	PMUIO1_VCC	VCC1V8 VCC3V3	3.3V
VCCI00	Pin 1J20	1.8V Only	VCCI00_VCC1V8	VCC1V8	1.8V
VCCI01	Pin 2A8	1.8V or 3.3V	VCCI01_VCC	VCC1V8 VCC3V3	1.8V/3.3V
VCCI02	Pin 2A2	1.8V or 3.3V	VCCI02_VCC	VCC1V8 VCC3V3	3.3V
VCCI03	Pin 2B10	1.8V or 3.3V	VCCI03_VCC	VCC1V8 VCC3V3	1.8V
VCCI04	Pin 2A7	1.8V or 3.3V	VCCI04_VCC	VCC1V8 VCC3V3	3.3V
VCCI05	Pin 2A4/2A5	1.8V or 3.3V	VCCI05_VCC	VCC1V8 VCC3V3	1.8V
VCCI06	Pin 2N3	1.8V or 3.3V	VCCI06_VCC	VCC1V8 VCC3V3	3.3V
VCCI07	Pin 2M3	1.2V or 1.8V	VCCI07_VCC	VCC1V2 VCC1V8	1.2V

IO Type	Operating Voltage
1.8V Only	VCCI0*_VCC1V8=1.8V
1.2V or 1.8V	VCCI0*_VCC=1.2V or 1.8V
1.8V or 3.3V	VCCI0*_VCC=1.8V or 3.3V


## I2C MAP




## UART MAP



## Audio MAP



## VO MAP




### Note:

Unselected IOMUX path  
IOMUX path in use


At the same time, only one path can be selected.

## USB DP PHY--USB3.2 GEN1X1 OTG0/DP1.4



**Note:**  
USB2 PHY1 can only be used when  
PCIE1/SATA1 is not in use!!!

### CASE0: TYPEC with DP



The diagram illustrates the internal structure of the USB2 PHY and PHY0 blocks. The **USB2D PHY** block contains four data lanes (Lane0, Lane1, Lane2, Lane3) and a **DP Tx AUX** lane. The **USB2 PHY0** block contains **OTG0\_HS/FS/LS** signals. The **USB2** signal is connected to the **USB2 OTG0** block, which is represented by a USB symbol.

Diagram illustrating the USB3.2 Gen1x1 OTG0/DP1.4 pin connections:

- USB3 PHY** (Blue box) contains:
  - USB3\_OTG0\_SSRX1/DP\_TX\_D0
  - USB3\_OTG0\_SSRX1/DP\_TX\_D1
  - USB3\_OTG0\_SSRX2/DP\_TX\_D2
  - USB3\_OTG0\_SSRX2/DP\_TX\_D3
  - DP\_TX\_AIR
- USB2 PHY0** (Black box) contains:
  - USB2\_PHY0
  - OTG0\_HS/FS/LS
  - USB2
- 2Lanes Device** (Purple box) contains:
  - Lane0
  - Lane1
- USB3.2 Gen1x1 OTG0** (Blue box) contains:
  - USB symbol


Connections:

- USB2\_PHY0 connects to USB3\_OTG0\_SSRX2/DP\_TX\_D2 and USB3\_OTG0\_SSRX2/DP\_TX\_D3.
- USB3\_OTG0\_SSRX1/DP\_TX\_D0 and USB3\_OTG0\_SSRX1/DP\_TX\_D1 connect to Lane0.
- USB3\_OTG0\_SSRX2/DP\_TX\_D0 and USB3\_OTG0\_SSRX2/DP\_TX\_D1 connect to Lane1.
- DP\_TX\_AIR connects to the USB3.2 Gen1x1 OTG0 block.

[illegible]

```
Note:
DP Lane swap enable
0: Lane0/1/2/3 TxData mapping to Lane0/1/2/3_TXDP/N
1: Lane0/1/2/3 TxData mapping to Lane2/3/0/1_TXDP/N
```

CASE0: USB3.2 GEN1X1 OTG1



**Multi PHY1**  
PCIe1/SATA1  
/USB3.2 GEN1X1 OTG1

**Note:**  
USB2 PHY1 can only be used when  
PCIe1/SATA1 is not in use!!!

**USB2 PHY2**  
OTG1\_HS/FS/LS

**USB2 OTG1**

**Note:**  
 USB2 PHY1 can only be used when PCIE1/SATA1 is not in use!!!

**MULTI\_PHY1**  
PCIE1/ SATA1  
/ USB3.2 GEN1X1 OTG1


PCIE1 or SATA1

**USB2 PHY1**  
OTG2 HS/FS/LS


**Note:**  
USB2 PHY1 cannot be used  
when PCIE1 is in use!!!

**Note:** USB2 PHY1 cannot be used when PCIe1 is in use!!!


## PCIE Combo PHY0--PCie0/SATA0




### CASE0: PCIE x 1Lane




### CASE1: SATA




## PCIE Combo PHY1--PCie1/SATA1/USB3.2 GEN1X1 OTG1




### CASE0: PCIE x 1Lane



### CASE1: SATA





### CASE2: USB3.2 GEN1X1 OTG1








# RK3576\_S (Power)

# RK3576\_T/U/V (GND)




# RK3576\_E (PMUIO0/1)

**Note:**  
Adjust CL1 and CL2 according to the crystal specification  
The load capacitance CL is recommended by the  
crystal vendors to obtain target clock frequency.  
 $CL = (CL1 + CL2) / 2$  (pF) strays Total CL=12pF



# RK3576\_R (SARADC)




**BOOT MODE CONFIG**

**Config Table for SARADC\_VIN0\_BOOT**



Item	Rup	Rdown	ADC Value	Boot Mode
Config1	NC	10K	0	USB (Maskrom mode)
Config2	10K	1.13K	416	FSP10->USB
Config3	10K	2.49K	816	FSP11_NO->EMMC->USB
Config4	10K	4.3K	1231	FSP11_M1->EMMC->USB
Config5	10K	6.8K	1658	FSP10->UFS->USB
Config6	10K	10K	2048	FSP11_NO->UFS->USB
Config7	10K	14.7K	2437	UFS->USB
Config8	10K	23.2K	2862	UFS->SDMMC->USB
Config9	10K	40.2K	3279	RFU
Config10	10K	88.7K	3680	EMMC->SDMMC->USB
Config11	10K	NC	4095	EMMC->USB

**Note:**  
Caps of between dashed red lines and U1000 should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package




**RK3576 A (DDRPHY)**

U1A



## DDR FILTER

RK3576  
BGA698\_16R1X17R2X1R08



















**Note:**

- (1) Power Sequence: VDD-VDDQ\_CKE-VDDQ
- (2) Hold power of DDRPHY\_CKE\_VDDQ during retention times.



**Notel:**  
Caps in the red line dotted box  
should be placed under the U1000 package

**Note2:**  
Resistors in the red line dotted box  
should be placed under the U1000 package


LPDDR4/4X




**RK3576\_B (UFS2.0)**



## RK3576 C (VCCIO0)




RK3576 D (VCCIO1)



# RK3576 L (USB3/DP)

**Note:**  
Caps of between dashed red lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package



RK3576  
BGA698\_16R1X17R2X1R08

Support: Type-C With  
Displayport Alternate Mode


Diff 100 Ohm ±10%

2T2 2T3  
AK10 USB3\_OTG0\_SSRX1P/DP\_TX\_D0P  
AL10 USB3\_OTG0\_SSRX1N/DP\_TX\_D0N


AL11 USB3\_OTG0\_SSTX1P/DP\_TX\_D1P  
AK11 USB3\_OTG0\_SSTX1N/DP\_TX\_D1N

AK12  
AL12

AL13  
AK13




Note: If using the DP interface to light up the eDP screen, there may be compatibility issues. Please consult RK for detail.




MODE1:  
TypeC  
with ALT  
(Default)

# RK3576\_M (USB2)


**Note:**  
Caps of between dashed red lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package




RK3576  
BGA698\_16R1X17R2X1R08



**Note!!!**  
The USB2 PHY1 function cannot be used, if the PCIe1 or SATA1 function of Combo PHY1 is selected



# RK3576\_O (MIPI DCPHY)




## Note:

Caps of between dashed red lines and U1000 should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package

# RK3576\_P (MIPI DPHY CSI RX)

Support MIPI DPHY CSI1: 1/2/4Lane  
Support MIPI DPHY CSI2: 1/2Lane  
Support: MIPI DPHY CSI1 2Lane + MIPI DPHY CSI2 2Lane





Support MIPI DPHY CSI3: 1/2/4Lane  
Support MIPI DPHY CSI4: 1/2Lane  
Support: MIPI DPHY CSI3 2Lane + MIPI DPHY CSI4 2Lane

## Note:

Caps of between dashed red lines and U1000 should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package

# RK3576\_Q (HDMI/eDP)

Note:  
HDMI 2.1 supports up to 4Kx2K@120Hz  
U10




MODE1: HDMI  
(Default)

**Note:**  
Caps of between dashed red lines and U1000 should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package




Bit-Brick Co., Ltd		
K1_DVP_BOARD		
Size B	Document Number: CPU HMDI&eDP	Rev: V1.0
Date:	Wednesday, March 05, 2025	Sheet 15 of 35

RK3576\_N (PCIe/SATA/USB3)







## RK3576\_F (VCCIO2)



# RK3576\_G (VCCIO3)



**RK3576\_J (VCCIO6)**




**Note:**  
Caps of between dashed red lines and U1000 should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package




## VCC\_2V0\_PLDO\_S3

(20) PMIC\_EXT\_EN\_OUT >>>  
(10,20) PMIC\_PWR\_CTRL2 >>>




## VCC\_1V1\_NLDO\_S3



## VCC\_1V8\_S0


### M.2 PWR

Note:  
1.5V Load switch.  
Need quick output discharge




## VCC\_3V3\_S0

Note:  
Need quick output discharge



## PCIE\_VCC3V3

USBVBUS >>> VCC5V0\_SYS




## Audio Power

Note:  
The voltage of VCCIO\_CODEC is  
consistent with the voltage of VCCIO2



## WIFI/BT Power

## VCC5V0\_SYS\_S5




(18) DC1\_SDA\_M0\_RK806S  
(18) DC1\_SCL\_M0\_RK806S  
(18) PMIC\_PWR\_CIN  
(18) PMIC\_PWR\_CIN  
(18) PMIC\_INT  
(18) PMIC\_RESET  
(18) PMIC\_EXT\_EN  
(18) PMIC\_EXT\_EN

## PMIC RK806S-5 BUCK




## PMIC RK806S-5 Management

Note:  
I2C Mode: CS (pin18) connected to VCCA (pin21);  
SPI Mode: CS (pin18) floating or connected to GND




## PMIC RK806S-5 LDO











## eMMC FLASH





GMAC0 Ethernet0



VCC_3V3_S0	R151_0R_0201R	PHY0_AVDD33
VCC_3V3_S0	R152_0R_0201R	PHY0_DVDD33
VCC_1V8_S0	R155_NC0R_0201R	PHY0_VDDIO



RGMT Power Source	CFG_EXT	CFG_LDO[3:0]
External 3.3V	1	00
External 2.5V	1	01
External 1.8V	1	10
External 1.5V	1	11
Internal 2.5V	0	01
Internal 1.8V(default)	0	10
Internal 1.5V	0	11







{18} I2C3\_SCL\_M2\_EEPROM  
{18} I2C3\_SDA\_M2\_EEPROM

## EEPROM




## Micro SD Connector





Bit-Brick Co., Ltd.  
K1\_DVP\_BOARD






MIPI-DSI




DSI Display



# HDMI




## HDMI 2.1 Support video output up to 4Kx2K@120Hz





**Note:**  
The HDMI2.1 trace length is less than 100mm.  
The HDMI2.1 differential trace impedance is 100 OHM.

**Note:**  
The controller only support AC coupled link.  
In order to backward compatibility or to meet HDMI2.0 (1.4b) DC common mode spec and Voff, need do R based level-shift.  
Switch on in HDMI2.0 (TMDS) mode  
Switch off in HDMI2.1 (FRL) mode.



Cj<=0.2pF




Bilibili Co., Ltd.  
KT\_DVP\_BOARD



## USB3.0 TYPEA





## USB20\_HUB+USB3.0 HOST





Note:  
Yes: option circuit be mounted  
No: option circuit not be mounted

OPTION	Option1	Option2	Option3
CH334H	NO	Yes	NO
GL852G	Yes	NO	Yes



## USB2.0 TYPEA-HOST






## DOWNLOAD TYPEC



## TYPEC POWER




CAMERA



		信号	时钟	I2C	RST&PDN
4+2+2	CSI1	MIPI_CSI1_D0	CAM_MCLK0	CAM_I2C0	CAMERA0_PDN
		MIPI_CSI1_D1			CAMERA0_RST
		MIPI_CSI1_D2	MIPI_CSI1_CLK		
		MIPI_CSI1_D3			
	CSI2	MIPI_CSI2_D2	CAM_MCLK1	CAM_I2C1	CAMERA1_PDN
		MIPI_CSI2_D3	MIPI_CSI2_CLK		CAMERA1_RST
	CSI3	MIPI_CSI3_D0	CAM_MCLK2	CAM_I2C2	CAMERA2_PDN
		MIPI_CSI3_D1	MIPI_CSI3_CLK		CAMERA2_RST

		信号线		I2C	RST&PDN
4+4	CSI1	MIPI_CSI1_D0	CAM_MCLK0	CAM_I2C0	CAMERA0_PDN
		MIPI_CSI1_D1			CAMERA0_RST
		MIPI_CSI1_D2	MIPI_CSI1_CLK		
		MIPI_CSI1_D3			
	CSI2	MIPI_CSI2_D0	CAM_MCLK1	CAM_I2C1	CAMERA1_PDN
		MIPI_CSI2_D1	MIPI_CSI2_CLK		CAMERA1_RST
	CSI3	MIPI_CSI3_D0	CAM_MCLK2	CAM_I2C2	
		MIPI_CSI3_D1			
		MIPI_CSI3_D2			
		MIPI_CSI3_D3			

PCIE\_VCC3V3





NOTE:  
Close to connector

NOTE:

- 1.The working voltage and current of power need determine according to the peripheral specification.
- 2.AFVCC-CSI has timing requirements, don't share the same power with DOVDD-CSI.
- 3.The front and rear cameras need to consider the compatibility of DVDD-CSI voltage.

PCIEB




# PCIE1

{18} PCIEC\_WAKEn\_3V3\_CN  
{18} PCIEC\_CLKREQn\_3V3\_CN  
{18} PCIEC\_PERSTn\_3V3\_CN

Diff 100 Ohm  $\pm 10\%$   
{16} PCIE1\_REFCLKP PCIEC\_REFCLK\_P  
{16} PCIE1\_REFCLKN PCIEC\_REFCLK\_N



Diff 90 Ohm  $\pm 10\%$   
{16} USB3\_HOST1\_SSTXP PCIEC\_TX0P  
{16} USB3\_HOST1\_SSTXN PCIEC\_TX0N  
{16} USB3\_HOST1\_SSRXP PCIEC\_RX0P  
{16} USB3\_HOST1\_SSRXN PCIEC\_RX0N




Bit-Brick Co., Ltd

K1\_DVP\_BOARD

Size B	Document Number: PCIEC M.2 KEY M	Rev: V1.0
Date:	Wednesday, March 05, 2025	Sheet 30 of 35




## M.2 (NGFF) CN




NOTE

## M.2 PWR



AON7421  
 AP90P03Q  
 AP60P20Q  
 AP30P30Q  
 JMTQ55P02A

VPCIe\_3V3






Bit-Brick Co., Ltd.

K1\_DVP\_BOARD

Size B	Document Number: WIFI BT KEY E	Rev: V1.0
Date:	Wednesday, March 05, 2025	Sheet 31 of 35



```
CE pull high: i2c addr=0x19(7bit)
CE pull low : i2c addr=0x18(7bit)
```



仅预留，不做贴片



```
1.SPI LCD:GPIO_70~74+GPIO_91+GPIO_92
2.FRI JTAG:GPIO_70~73
3.N308 Debug:R_UART0_TXD_3V3/R_UART0_RXD_3V3
```



(10) SARADC\_VIN1\_KEY/RECOVERY <<

R459  
100R  
0201R  
D46  
PRES0V0VBL  
SW4  
TS24CA 250pf  
SW4P\_2R35X4R50

(10) SARADC\_VIN1\_KEY/RECOVERY <<

R473  
3K  
0201R


D48

5V0V1B1L

SW5

TS24CA 250µF

SW4P\_2R35X4R5




# RTC

```
{10} I2C2_SCL_M0_CC_RTC
{10} I2C2_SDA_M0_CC_RTC
```

{10} RTC\_INT\_L

{10} 32KOUT\_RTC2SOC



**Bit-Brick Co.,Ltd**

K1\_DVP\_BOARD

Size A


Document Number: EXT DCDC

Rev: V1.0

Date:

Wednesday, March 05, 2025

Sheet 34 of 35



Bit-Brick Co., Ltd  
K1\_DVP\_BOARD

Size B	Document Number: MECHANICAL	Rev: V1.0
Date:	Wednesday, March 05, 2025	Sheet 35 of 35