K1_DVP_BOARD

Revision History

Date	Ву	Description
2024-08-01	Bzliu	Initial version


	-	-			Bit-Brick Co.,Ltd	
	SOL SENCY			K1_DVP_BOARD		
Į.	Size B Document Num		nent Number:	REVISION HISTORY	Rev: V1.0	
Ī	Date:				Wednesday, March 05, 2025	Sheet 1 of 35

INDEX/NOTES


Page1	01 REVISION HISTORY
Page2	02 INDEX/NOTES
Page3	03 BLOCK DIAGRAM
Page4	04 POWER TREE
Page5	05 POWER SEQUENCE
Page6	06 CLOCK MAP/I2C MAP
Page7	07 UART MAP/OTHER MAP
Page8	08 GPIO ASSIGNMENT
Page9	09 CPU-eMMC-DDR-GPIO
Page10	10 CPU-Perphery
Page11	11 CPU-PWR
Page12	12 CPU-SYS-GPIO
Page13	13 POWER-EXT DCDC
Page14	14 POWER-P1
Page15	15 Memory-LPDDR4x
Page17	17 Storage-FLASH-CARD-EEPROM
Page18	18 VI-Camera
Page19	19 VO-HDMI
Page20	20 VO-MIPI DSI
Page22	22 Ethernet-GMAC0
Page24	24 USB
Page25	25 PCIEB M.2 KEY M
Page26	26 PCIEC M.2 KEY M
Page27	27 Wifi/BT Key E
Page28	28 Audio ES8326B
Page29	29 40pin GPIO/KEY/LED
Page30	30 Mechanical

4			Bit-Brick Co.,Ltd				
SP = HC			K1_DVP_BOARD				
5	Size	Α	Docum	nent Number:	INDEX	Rev: V1.0	
Ī	Date:				Wednesday, March 05, 2025	Sheet 2 of	35

RK3576 Ref Block Diagram(Typical Application Case) RK3576 12V Adapter MIPI DCPHY ComboPHY DPHY DSI TX 4Lane or CPHY DSI TX 3Trio MIPI DPHY DSI TX 4Lanes DC/DC DC/DC osc HDMI2.1/eDP TX LPDDR4/4x RGB888/BT1120/BT656 HDMI2.1 TX (4K120) EINK TCON eMMC 5.1/ SPI Nand Flash/ SPI Nor Flash RK806S-5 MIPI DPHY CSI1/2 RX 4Lane or 2x2Lane MIPI DPHY CSI1/2 RX 0 FSPI1_M1 MIPI DPHY CSI3/4 RX 4Lane or 2x2Lane 4IPI DPHY CSI3/4 RX **UFS MPHY** MIPI DCPHY ComboPHY DPHY CSIO RX 4Lane or CPHY CSI RX 3Trio UFS OSC CIF 8/12/16bit Power for RK3576 and External device SDMMC0 /FSPI1_M0 Combo PHY0 SATA0 PCIe0 to WIFI PCIe0 ETH MACO USB3.2 Gen1x1 HOST1 Combo PHY1 SATA1 ETH MAC1 USB2.0 HUB HOST2 PCIe1 USB2.0 USB3.2 Gen1x1_OTG1 USB2.0 HUB HOST3 SPI0~4 USB2.0 OTG1 WIFI 6 SAI2(PCM) USB2.0 HUB HOST4 SAI0~1(8CH) PCIe WIFI USB2.0 OTG0 UART/PCM BT SAI4 SAI2~4(2CH) Type-C With ALT Mode USB3.2 Gen1x1_OTG0 SS USB3.2 Gen1x1_OTG0 PDM0~1 SPDIF TX0~ SPDIF RX0~1 I3C0~1 DSMAUD L/R Audio Codec I2C0~9 CANO~1 ARTO.4 UARTO~11 PWM0_CH0_IR PWM0CH0~PWM0CH1 FLEXBUS /DSMC PWM1CH0~PWM1CH5 SARADC0~7 PWM2CH0~PWM2CH7 ● ● ■ Debug UARTO



Power Sequence



Power description

Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Work Voltage	Peak Current	Sleep Current
VCC5V0_SYS_S5	RK806_BUCK1	6.5A	VDD_CPU_BIG_S0	Slot:2	0.85V	ON	DVFS	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK2	5A	VDD_NPU_S0	Slot:2	0.75V	ON	DVFS	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK3	5A	VDD_CPU_LIT_S0	Slot:2	0.85V	ON	DVFS	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK4	5A	VCC_3V3_S3	Slot:5	3.3V	ON	3.3V	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK5	3A	VDD_GPU_S0	Slot:2	ADJ FB=0.5V	ON	DVFS	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK6	3A	VDDQ_DDR_S0	Slot:7	ADJ FB=0.5V	ON	0.61V-LP4/4x 0.51V-LP5	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK7	3A	VDD_LOGIC_S0 VDD_LOGIC_MEM_S0	Slot:2	0.75V	ON	0.75V	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK8	3A	VCC_1V8_S3	Slot:3	1.8V	ON	1.8V	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK9	3A	VDD2_DDR_S3	Slot:4	ADJ FB=0.5V	ON	1.1V-LP4/4x 1.05V-LP5	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK10	3A	VDD_DDR_S0	Slot:2	0.85V	ON	0.85V DVFS	TBD	TBD
	RK806_PLD01	0.5A	VCCA_1V8_S0	Slot:3	1.8V	ON	1.8V	TBD	TBD
VCC_2V0_PLDO	RK806_PLD02	0.3A	VCCA1V8_PLDO2_S0	Slot:5	1.8V	ON	1.8V	TBD	TBD
l [RK806_PLDO3	0.3A	VDDA_1V2_S0	Slot:4	1.2V	ON	1.2V	TBD	TBD
	RK806_PLDO4	0.5A	VCCA_3V3_S0	Slot:5	3.0V	ON	3.3V	TBD	TBD
VCC5V0_SYS_S5	RK806_PLD05	0.3A	VCCIO_SD_S0	Slot:5	3.3V	ON	3.3V	TBD	TBD
VCC5V0_SYS_S5	RK806_PLD06	0.3A	VCCA1V8_PLDO6_S3	Slot:3	1.8V	ON	1.8V	TBD	TBD
	RK806_NLDO1	0.3A	VDD_0V75_S3	Slot:2	0.75V	ON	0.75V	TBD	TBD
VCC_1V1_NLDO	RK806_NLDO2	0.3A	VDDA_DDR_PLL_S0	Slot:2	0.85V	ON	0.85V DVFS	TBD	TBD
I	RK806_NLDO3	0.5A	VDDA_HDMI_S0	Slot:2	0.75V	ON	0.75V	TBD	TBD
	RK806_NLDO4	0.5A	VDDA_0V85_S0	Slot:2	0.85V	ON	0.85V	TBD	TBD
VCC_1V1_NLDO	RK806_NLD05	0.3A	VDDA_0V75_S0	Slot:2	0.75V	ON	0.75V	TBD	TBD
	RK806_RESETn								
VCC5V0_SYS_S5	EXT BUCK	2A	VDD2L_0V9_DDR_S3	Slot:5A	0.9V	ON	0.9V	TBD	TBD
VCC5V0_SYS_S5	EXT BUCK	2A	VCC_2V0_PLDO_S3	Slot:1	2.1V	ON	2.0V	TBD	TBD
VCC5V0_SYS_S5	EXT BUCK	2A	VCC_1V1_NLDO_S3	Slot:1	1.1V	ON	1.1V	TBD	TBD
VCC12V_DCIN	EXT BUCK	5A	VCC5V0_SYS_S5	Slot:0	5.0V	ON	5.0V	TBD	TBD
VCC12V_DCIN	EXT BUCK	3A	VCC5V0_DEVICE_S0	Slot:5A	5.2V	ON	5.2V	TBD	TBD
VCC_3V3_S3	SWITCH	2A	VCC_3V3_S0	Slot:5A	3.3V	ON	3.3V	TBD	TBD
VCC_1V8_S3	SWITCH	2A	VCC_1V8_S0	Slot:3A	1.8V	ON	1.8V	TBD	TBD

Note:

The power suffix S0, S3 or S5 means:

S5: Keep power on during power down
S3: Keep power on during sleeping
S0: Power off during sleeping


Note:


Peripherals connected to the GPIO of SOC need to consider the leakage between the GPIO of SOC and the Peripherals. It is recommended to power on both the Peripherals's power supply and the SOC's GPIO power supply simultaneously.

IO Power Domain Map

				-	
IO Domain	Pin Num	Support IO Voltage	Supply Power Pin Name	Power Source	Operating Voltage
PMUIO0	Pin 2K11	1.8V Only	PMUIOO_VCC1V8	VCC_1V8	1.8V
PMUIO1	Pin 1U20	1.8V or 3.3V	PMUIO1_VCC	VCC_1V8 VCC_3V3	3.3V
VCCIOO	Pin 1J20	1.8V Only	VCCIO0_VCC1V8	VCC_1V8	1.8V
VCCI01	Pin 2A8	1.8V or 3.3V	VCCIO1_VCC	VCC_1V8 VCC_3V3	1.8V/3.3V
VCCIO2	Pin 2A2	1.8V or 3.3V	VCCIO2_VCC	VCC_1V8 VCC_3V3	3.3V
VCCI03	Pin 2B10	1.8V or 3.3V	VCCIO3_VCC	VCC_1V8 VCC_3V3	1.8V
VCCIO4	Pin 2A7	1.8V or 3.3V	VCCIO4_VCC	VCC_1V8 VCC_3V3	3.3V
VCCI05	Pin 2A4/2A5	1.8V or 3.3V	VCCIO5_VCC	VCC_1V8 VCC_3V3	1.8V
VCCI06	Pin 2N3	1.8V or 3.3V	VCCIO6_VCC	VCC_1V8 VCC_3V3	3.3V
VCCI07	Pin 2M3	1.2V or 1.8V	VCCIO7_VCC	VCC_1V2 VCC_1V8	1.2V


10 Туре	Operating Voltage
1.8V Only	VCCIO*_VCC1V8=1.8V
1.2V or 1.8V	VCCIO*_VCC=1.2V or 1.8V
1.8V or 3.3V	VCCIO*_VCC=1.8V or 3.3V







MULTI_PHY Path Map


USBDP PHY--USB3.2 GEN1X1 OTG0/DP1.4








USB OTGO/DP Application
















USB OTG1 Application









K1_DVP_BOARD

Size D Document Number: USBSDP MAP Rev: V1.0


Deta: Wednesday, March 05, 2025 Sheet 7 of





RK3576_S (Power)



RK3576 T/U/V (GND)









Size C Document Number: CPU CLOCK


Wednesday, March 05, 2025

Rev: V1.0 Sheet 10 of 35



RK3576 B (UFS2.0)








RK3576_C (VCCIO0)




RK3576_D (VCCIO1)







RK3576 O(MIPI DCPHY)



Note:


Caps of between dashed red lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

RK3576_P(MIPI DPHY CSI RX)

Support MIPI DPHY CSI1: 1/2/4Lane
Support MIPI DPHY CSI2: 1/2Lane
Support: MIPI DPHY CSI2 2Lane + MIPI DPHY CSI2 2Lane
UIP

MIPI DPHY CSI1/2 RX
MIPI DPHY CSI1/2 RX DDN | AE28

MIPI DPHY



Support MIPI DPHY CSI3: 1/2/4Lane Support MIPI DPHY CSI4: 1/2Lane


Support MIPI DPHY CSI3 2Lane + MIPI DPHY CSI4 2Lane


Note

Caps of between dashed red lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

RK3576_Q(HDMI/eDP)

Note: HDMI 2.1 supports up to 4Kx2K@120Hz






Note:

Caps of between dashed red lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

-	-	No.	Bit-Brick Co.,Ltd	
State of the state		8	K1_DVP_BOARD	
Size B Docume		ument Number:	CPU HMDI&eDP	Rev: V1.0
Date:	•		Wednesday, March 05, 2025	Sheet 15 of 35


RK3576 N(PCIe/SATA/USB3)




Caps of between dashed red lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package





RK3576 H(VCCIO4)





| Bit-Brick Co. LM | K1_DVP_BOARD | Size C | Document Number: CPU GPIO45 | Rev: V1.0 | Date: Wednesday, March 05, 2025 | Sheet 18 of 35














(18) I2C3_SCL_M2_EEPROM SCL_EEPROM_SDA


EEPROM










200	-	and a discount of the same of	Bit-Brick Co.,Ltd					
E ENG			K1_DVP_BOARD					
Size	АЗ	Document Number:	TF FLASH EEPROM	Rev:	V1.0			
Date:			Wednesday, March 05, 2025	Sheet	24 of	35		




DSI Display










A.	Control of the	Bit-Brick CoLtd				
PERC		K1_DVP_BOARD				
Size A	3 Document Number:	DSI	Rev: V1.0			
Date:		Wednesday, March 05, 2025	Sheet 25 of 35			







CAMERA







		信号	时钟	I2C	RST&PDN
	CSI1	MIPI CSI1 D0 MIPI CSI1 D1 MIPI CSI1 D2 MIPI CSI1 D3	CAM_MCLK0 MIPI_CSI1_CLK	CAM_I2C0	CAMERAO_PDN CAMERAO_RST
4+2+2	CSI2	MIPI_CSI3_D2 MIPI_CSI3_D3	CAM_MCLK1 MIPI_CSI2_CLK	CAM_I2C1	CAMERA1_PDN CAMERA1_RST
	CSI3	MIPI_CSI3_D0 MIPI_CSI3_D1	CAM_MCLK2 MIPI_CSI3_CLK	CAM_I2C2	CAMERA2_PDN CAMERA2_RST
		信号线		I2C	RST&PDN
4+4	CSI1	MIPI_CSI1_D0 MIPI_CSI1_D1 MIPI_CSI1_D2 MIPI_CSI1_D3	CAM_MCLKO MIPI_CSI1_CLK	CAM_I2CO	CAMERAO_PDN CAMERAO_RST
	CSI2	MIPI_CSI3_D0 MIPI_CSI3_D1 MIPI_CSI3_D2 MIPI_CSI3_D3	CAM_MCLK1 MIPI_CSI3CLK	CAM_I2C1	CAMERA1_PDN CAMERA1_RST






Short		Bit-Brick CoLtd	
		K1_DVP_BOARD	
Size A3	Document Number:	CSI	Rev: V1.0
Date:		Wednesday, March 05, 2025	Sheet 28 of 35

PCIEB






 Bit-Brick Co. Ltd


 K1_DVP_BOARD

 Size A3 Document Number: PCIEB M.2 KEY M
 Rev: V1.0

 Date: Wednesday, March 05, 2025
 Sheet 29 of 35

PCIE1





			Bit-Brick Co.,Ltd	
	SPA = ENG		K1_DVP_BOARD	
Size B	Docur	nent Number:	PCIEC M.2 KEY M	Rev: V1.0
Date:			Wednesday, March 05, 2025	Sheet 30 of 35
			1	

