K1_DVP_BOARD

Revision History


Rev. Code	Date	Ву	Description
V1.0	2024-08-01	Bzliu	Initial version
V1.1	2028-01-18	Bzliu	Change Ethernet socket. Optimized some power supplies and packaging.
V1.2	2025-02-10	Bzliu	1.ADD eMMC


-	and the		Bit-Brick Co.,Ltd	
			K1_DVP_BOARD	
Size B	Docui	ment Number:	REVISION HISTORY	Rev: V1.2
Date:			Monday, March 24, 2025	Sheet 1 of 31

INDEX/NOTES


Page1	01 REVISION HISTORY
Page2	02 INDEX/NOTES
Page3	03 BLOCK DIAGRAM
Page4	04 POWER TREE
Page5	05 POWER SEQUENCE
Page6	06 CLOCK MAP/I2C MAP
Page7	07 UART MAP/OTHER MAP
Page8	08 GPIO ASSIGNMENT
Page9	09 CPU-eMMC-DDR-GPIO
Page10	10 CPU-Perphery
Page11	11 CPU-PWR
Page12	12 CPU-SYS-GPIO
Page13	13 POWER-EXT DCDC
Page14	14 POWER-P1
Page15	15 Memory-LPDDR4x
Page17	17 Storage-FLASH-CARD-EEPROM
Page18	18 VI-Camera
Page19	19 VO-HDMI
Page20	20 VO-MIPI DSI
Page22	22 Ethernet-GMAC0
Page24	24 USB
Page25	25 PCIEB M.2 KEY M
Page26	26 PCIEC M.2 KEY M
Page27	27 Wifi/BT Key E
Page28	28 Audio ES8326B
Page29	29 40pin GPIO/KEY/LED
Page30	30 Mechanical


EVERO			Bit-Brick Co.,Ltd	
			K1_DVP_BOARD	
Size A	4	Document Number:	INDEX	Rev: V1.2
Date:			Monday, March 24, 2025	Sheet 2 of 31
		2		1






POWER SEQUENCE Control by PMIC 冷起自动上电,后续长按关机,短按开机 VCC M1 AVDD09 DDR AVDD09-HDMI AVDD09-PCIE AUD VDDU09 AVDD09-EMMC AVDD09-EMMC AVDD09-USB AVDD09-AFEAP AVDD09-CSI 32ms AVDD18 PIL AVDD18"AFEAP AVDD18"AUD AUD VPOS VCCT8 GPIO AVDD18"BUSB AVDD18"HDMI AVDD18"PCIE AVDD18"EMMC AVDD18"CSI AVDD18"DSI AVDD18"DSI AVDD18"DDR 1ms AVDD12 DSI AVDD06 DDR AVDD11 DDR VCC1833 GPIO2 VCC1833 GPIO3 VCC1833 OSPI VCC1833 MMC1 AVDD33 USB AVDD34 AUD AVDD34 AUD 1ms .64ms EXT_32K_IN RESET_IN_N Sleep_OUT ~16ms 24MHz crystal **P1** Bit-Brick Co.,Ltd K1_DVP_BOARD Size B Document Number: POWER SEQUENCE Rev: V1.2 Monday, March 24, 2025 Sheet 5 of 31






Silver	W. Carlotte	Bit-Brick Co.,Ltd	
P. C.		K1_DVP_BOARD	
Size A3	Document Number:	CLOCK MAP	Rev: V1.2
Date:		Monday, March 24, 2025	Sheet 6 of 31
		1	


UART MAP



SW&RESET MAP



PCIE/USB MAP





GPIO ASSIGNMENT

PIN	Define	CFG	Function
GPI00	GMACO_RXDV	1	
GPIO1	GMACO_RXDO	1	1
GPIO2	GMACO_RXD1	1	1
GPI03	GMACO_RXCLK	1	1
GPIO4	GMACO_RXD2	1	1
GPIO5	GMACO RXD3	1	1
GPIO6	GMACO TXDO	1	1
GPIO7	GMACO TXD1	1	Ethernet
GPIO8	GMACO_TXCLK	1	-GMAC0
GPIO9	GMACO_TXD2	1	1
GPIO10	GMACO TXD3	1	1
GPIO11	GMACO TXEN	1	1
GPIO12	GMACO MDC	1	1
GPIO13	GMACO MDIO	1	1
GPIO14	GMACO INT N	1	1
GPIO15	MMC2 DATA3	1	
GPIO16	MMC2 DATA2	1	†
GPIO17	MMC2 DATA1	1	†
GPIO18	MMC2 DATA0	1	1
GPIO19	MMC2 CMD	1	1
GPIO20	MMC2 CLK	1	†
GPIO21	UART2 TXD	1	†
GPIO22	UART2 RXD	1	NA
GPIO23	UART2 CTS N	1	†
GPIO24	UART2 RTS N	1	İ
GPIO25	I2S1 SCLK	1	†
GPIO26	I2S1 LRCK	1	†
GPIO27	I2S1 TXD	1	1
GPIO28	I2S1 RXD	1	†
GPIO29	GPI029	0	
GPIO30	GPIO30	0	1
GPIO31	GPIO31	0	†
GPIO32	GPIO32	0	40 pin
GPIO33	GPI033	0	† *
GPIO34	GPIO34	0	†
GPIO35	GPIO35	0	†
GPIO36	PCIEC WAKEN	4	PCIEC
GPIO37	GPIO37	0	
GPIO38	AP I2C3 SCL	2	40 pin
GPIO39	AP I2C3 SDA	2	10 P111
GPIO40	LCD BL EN 1V8	0	
GPIO41	LCD RST 1V8	0	LCD/CTP
GPIO42	CAMERA2 RST	0	
GPIO43	CAMERA2 PDN	0	NA
GPIO44	LCD BL PWM 1V8	4	LCD/CTP
GPIO45	GMACO CLK REF	1	GMAC0
GPIO46	GPIO46	0	40 pin
	×==×=×		1 1

PIN	Define	CFG	Function
GPIO110	GMACO_RSTn_L	0	GMAC0
GPIO115	GPIO115	0	TР
GPIO116	WL_DIS_N	0] 15
GPIO117	PCIEC_CLKREQN	4	PCIEC
GPIO118	I2SO_SCLK	3	TP
GPIO119	I2SO_LRCK	3] 15
GPIO120	CAM_MCLK2	2	
GPIO121	CAMERA2_RST	0	CAMERA2
GPIO122	CAMERA2_PDN	0	
GPIO123	USB2_PWREN	0	USB2
GPIO124	TP_INT_1V8	0	LCD/CTP
GPI0125	AP_WAKE_BT	0	
GPI0126	CODEC_IRQ	0	NA
GPI0127	PA_SHUTDOWN	0	

PIN	Define	CFG	Function	
GPIO53	CAM_MCLK0	1		
GPIO54	CAM_I2CO_SCL	1	CAMERA0	
GPIO55	CAM_I2CO_SDA	1		
GPIO56	CAM_I2C1_SCL	1	CAMERA1	
GPIO57	CAM_I2C1_SDA	1	CAMERAI	
GPIO58	CAM_MCLK1	1	LCD/CTP	
GPIO111	CAMERAO_RST	1	CAMERA0	
GPIO112	CAMERA1_RST	1	CAMERA1	
GPIO113	CAMERAO_PDN	1	CAMERA0	
GPIO114	CAMERA1_PDN	1	CAMERA1	
GPIO63	BT_RESETN	0	NA	
GPIO64	VBUS_ON0	1	USB2	
GPIO65	BT_WAKE_AP	0		
GPIO66	WL_WAKE_AP	0	NA	
GPIO67	WL_REG_ON	0	Ī	
GPIO68	UARTO_TXD	2	X60	
GPIO69	UARTO_RXD	2	Debug	

PIN	Define	CFG	Function
GPI059	PCIEB_PERSTN	4	
GPIO60	PCIEB_WAKEN	4	PCIEB
GPIO61	PCIEB_CLKREQN	4	1
GPI062	PCIEC_PERSTN	4	PCIEC
GPIO70	GPIO70	1	
GPIO71	GPIO71	1	1
GPIO72	GPIO72	1	40 pin
GPIO73	GPIO73	1	1
GPIO74	GPIO74	0	1

红色字体GPIO表示默认、持续上拉,等效上拉电阻约60K。需要软件修改才能解除默认上拉状态

PIN	Define	CFG	Function
GPIO93	PI2C_SCL	0	
GPIO94	PI2C_SDA	0	PMIC
GPIO95	SLEEP_OUT	0	
GPIO96	GPIO96	1	LED
GPIO97	TP_RST_1V8	0	
GPIO81	AP_I2C5_SCL	5	LCD/CTP
GPIO82	AP_I2C5_SDA	5	LCD/CIF
GPIO83	LCD_PWR_EN_1V8	0	1
GPIO84	AP_I2C2_SCL	4	EEPROM
GPIO85	AP_I2C2_SDA	4	Audio
GPIO86	HDMI_SCL	1	
GPIO87	HDMI_SDA	1	HDMI OUT
GPIO88	HDMI_CEC	1	HDMI_OUI
GPIO89	HDMI_HPD	1	
GPIO90	GPIO90	0	
GPIO91	GPIO91	0	40 pin
GPIO92	GPIO92	0	


PIN	Define	CFG	Function
GPIO98	QSPI_DATA3	0	
GPIO99	QSPI_DATA2	0]
GPIO100	QSPI_DATA1	0	SPI
GPIO101	QSPI_DATA0	0	FLASH
GPIO102	QSPI_CLK	0	1
GPI0103	QSPI_CS1	0	


PIN	Define	CFG	Function
GPIO104	MMC1_DATA3	0	
GPI0105	MMC1_DATA2	0	1
GPI0106	MMC1_DATA1	0	TF CARD
GPIO107	MMC1_DATA0	0	IF CARD
GPI0108	MMC1_CMD	0	1
GPI0109	MMC1_CLK	0	

PIN	Define	CFG	Function
GPIO75	SPI3_SCLK_3V3	2	
GPIO76	SPI3_CS_3V3	2	40 pin
GPIO77	SPI3_MOSI_3V3	2	1 40 PIII
GPIO78	SPI3_MISO_3V3	2]
GPIO79	USB3_PWREN	0	USB3
GPIO80	SD_CD_3V3	1	TF CARD


PIN	Define	CFG	Function
	20220	02.0	- 4110 02 011
GPIO47	R_UARTO_TXD_3V3	1	
GPIO48	R_UARTO_RXD_3V3	1]
GPIO49	GPIO_49_3V3	0	40 pin
GPIO50	GPIO_50_3V3	0	40 PIII
GPIO51	AP_I2C4_SCL_3V3	4	
GPIO52	AP_I2C4_SDA_3V3	4	1

P/A	Mile .	Bit-Brick CoLtd K1_DVP_BOARD	
Size A3	Document Number:	GPIO ASSIGNMENT	Rev: V1.2
Date:	ı	Monday, March 24, 2025	Sheet 8 of 3





GPIO




U1H

{29} GPIO_29	 	AA20	GPI029/GMAC1_RXDV/UART1_TXD <secure domain="">/PWM1/PCIe0_PERSTN</secure>
{29} GPIO_30 {29} GPIO_31 {29} GPIO_32 {29} GPIO_33 {29} GPIO_34		AD19 AC20 AA19 AD20 AC21	GPIO30/GMAC1_RX_D0/UART1_RXD GPIO30/GMAC1_RX_D0/UART1_RXD GPIO31/GMAC1_RX_D1/UART1_CTS_N GPIO32/GMAC1_RX_D1/UART1_CTS_N GPIO32/GMAC1_RX_D1/UART1_RTS_N GPIO32/GMAC1_RX_D1/UART1_RTS_N GPIO33/GMAC1_RX_D2/UART1_RX_DIP/WM3/PCI61_WAKEN_GPIO33/GMAC1_RX_D2/UART1_RX_DIP/WM3/PCI61_WAKEN_GPIO34/GMAC1_RX_D3/UART1_RX_DIP/WM3/PCI61_CL(REGON_GPIO34/GMAC1_RX_D3/UART1_RX_DIP/WM3/PCI61_CL(REGON_GPIO34/GMAC1_RX_D3/UART1_RX_DIP/WM3/PCI61_CL(REGON_GPIO34/GMAC1_RX_D3/UART1_RX_DIP/WM3/PCI61_CL(REGON_GPIO34/GMAC1_RX_D3/UART1_RX_DIP/WM3/PCI61_CL(REGON_GPIO34/GMAC1_RX_D3/UART1_RX_DIP/WM3/PCI61_CL(REGON_GPIO34/GMAC1_RX_D3/UART1_RX_DIP/WM3/PCI61_CL(REGON_GPIO34/GMAC1_RX_D3/UART1_RX_DIP/WM3/PCI61_CL(REGON_GPIO34/GMAC1_RX_D3/UART1_RX_DIP/WM3/PCI61_CL(REGON_GPIO34/GMAC1_RX_D1/UART1_RX_D1/UART1_RX_D1/UART1_RX_D1/UART1_RX_D1/UART1_RX_D1/UART1_RX_D1/UART1_RX_D1/UART1_RX_D1/UART1_RX_D1/UART1_RX_D1/UART1_RX_D1/UART1_RX_D1/UART1_RX_D1/UART1_RX_D1/UART1_RX_D1/UART1_RX_D1/
(29) GPIO_35 (25) PCIEC WAKEN (29) GPIO_37 (29) AP_12C3_SCL (29) AP_12C4_SCA (27) AP_12C4_SCL	AP I2C3 SCL AP I2C3 SDA	AE21 AF22 AE20 AE22 AF23 AF21	GPIO35/GMAC1_TX_D0/UART4_CTS_N/PWM5/PCIe2_PERSTN GPIO36/GMAC1_TX_D1/UART4_RTS_N/PWM6/PCIe2_WAKEN GPIO37/GMAC1_TX/DYM7/PCIe2_CL/KREQN GPIO38/GMAC1_TX_D2/AP_I2C3_SCL-secure domain>/R_I2S3_SCLK/PWM8 GPIO39/GMAC1_TX_D3/AP_I2C3_SDA-secure domain>/R_I2S3_LRCK/PWM9 GPIO40/GMAC1_TX_D3/AP_I2C4_SCUR_UZ83_TXD/PWM10
{27} AP_I2C4_SDA < LCD_BL_EN_1V8		AB21 AC22	GPIQ41/GMAC1_MDC/AP_L2C4_SDAJR_12S3_RXD/PWM11 GPIQ42/GMAC1_MDIQ/UART5_TXD/R_12S3_SYSCLK/PWM12
LCD_RST_1V8 {20} LCD BL PWM 1	\\\-\\\	AC23 AB22	GPIO43/GMAC1_INT_N/UART5_RXD/PWM13 GPIO44/MN CLK/UART5 CTS N/R IR RX/PWM14
{22} GMAC0_REF0_C {29} GPIO_46		AF24 AE23	GPIO45/GMAC0_CLK_REF/UART5_RTS_N/PWM15 GPIO46/GMAC1_CLK_REF/PWM16
{22} GMAC0_RSTn_L {27} GPIO_115	\(\)	W21 Y26	GPIO110/R_CAN_TX0/R_UART1_TXD/UART9_CTS_N/PCIe0_PERSTN/ONE_WIRE GPIO115/R_CAN_RX0/R_UART1_RXD/UART9_RTS_N/PCIe0_WAKEN
{27} WL_DIS_N {25} PCIEC_CLKREQI	v *	W23 W22	GPIO116/R_PWM1/R_UART1_CTS_N/UART9_TXD/PCIe0_CLKREQN/VCXO_REQ1 GPIO117/R_PWM2/R_UART1_RTS_N/UART9_RXD/PCIe2_CLKREQN/VCXO_CLK_OUT
{28} I2S0_SCLK {28} I2S0_LRCK	*	W26 W25	GPIO118/AP_I2C7_SCL (CAM)/AP_I2C6_SCL/I2S0_SCLK/R_PWM8/KP_MKIN0 GPIO119/AP_I2C7_SDA (CAM)/AP_I2C6_SDA/I2S0_LRCK/R_PWM9/KP_MKOUT0
(28) 12S0_OUT (28) 12S0_IN (28) 12S0_SYSCLK	*	V24 V21 V26	GPIO120/CAM_MCLK2/I2S0_TXD/R_PWM6/KP_MKIN1 GPIO121/CAMERA2_RSTY0BUS_OXD/I2SO_RXXD/IR_PWM7/KP_MKOUT1 GPIO122/CAMERA2_PDM/USB_ID2/I2S0_SYSCLK/RP_MKIN2
{24} USB2 PWREN {20} TP_INT_1V8	%	U21 V23	GPIO123/DRIVE_VBUS2_ISO/KP_DKIN0/KP_MKIN0 GPIO124/DRIVE_VBUS1_ISO/KP_DKIN1/KP_MKOUT0
{27} AP_WAKE_BT	~	U22	GPIO125/VBUS_ON0/KP_DKIN2/KP_MKIN1
{28} CODEC_IRQ	>>	U25	GPIO126/USB_ID0/KP_DKIN3/KP_MKOUT1
{24} USB0_PWREN	« 	U26	GPIO127/DRIVE_VBUS0_ISO/KP_DKIN4/KP_MKIN2
		K1	-P676

Sec.	and the	Bit-Brick Co.,Ltd	
		K1_DVP_BOARD	
Size A3	Document Number:	CPU eMMC DDR	Rev: V1.2
Date:		Monday, March 24, 2025	Sheet 9 of 31

Perphery





K1_DVP_BOARD


Monday, March 24, 2025


Rev: V1.2 Sheet 10 of 31


Size A3 Document Number: CPU PERPHERY















EEPROM












500	and a state of	Bit-Brick CoLtd			
		K1_DVP_BOARD			
Size A3	Document Number:	TF FLASH EEPROM	Rev:	V1.2	
Date:		Monday, March 24, 2025	Sheet	17 of	31

CAMERA





		信号	时钟	I2C	RST&PDN
	CSI1	MIPI CSI1 D0 MIPI CSI1 D1 MIPI CSI1 D2 MIPI CSI1 D3	CAM_MCLK0 MIPI_CSI1_CLK	CAM_I2C0	CAMERAO_PDN CAMERAO_RST
4+2+2	CSI2	MIPI_CSI3_D2 MIPI_CSI3_D3	CAM_MCLK1 MIPI_CSI2_CLK	CAM_I2C1	CAMERA1_PDN CAMERA1_RST
	CSI3	MIPI_CSI3_D0 MIPI_CSI3_D1	CAM_MCLK2 MIPI_CSI3_CLK	CAM_I2C2	CAMERA2_PDN CAMERA2_RST
		信号线		I2C	RST&PDN
4+4	CSI1	MIPI_CSI1_D0 MIPI_CSI1_D1 MIPI_CSI1_D2 MIPI_CSI1_D3	CAM_MCLKO MIPI_CSI1_CLK	CAM_I2CO	CAMERAO_PDN CAMERAO_RST
	CSI2	MIPI_CSI3_D0 MIPI_CSI3_D1 MIPI_CSI3_D2 MIPI_CSI3_D3	CAM_MCLK1 MIPI_CSI3CLK	CAM_I2C1	CAMERA1_PDN CAMERA1_RST



1.The working voltage and current of power need determine according to the peripheral specification.

2.AFVCC-CSI has timing requirements, don't share the same power with DOVDD-CSI.


 The front and rear cameras need to consider the compatibility of DVDD-CSI voltage.





E PER IS		Bit-Brick CoLtd	
		K1_DVP_BOARD	
Size A	3 Document Number:	CSI	Rev: V1.2
Date:		Monday, March 24, 2025	Sheet 18 of 31

















VCC5V0_SYS D9 SS36FA HDMI_VCC5V0




E/FE/F		Bit-Brick Co.,Ltd	
		K1_DVP_BOARD	
Size A3	Document Number:	HDMI	Rev: V1.2
Date:		Monday, March 24, 2025	Sheet 19 of 31

MIPI-DSI







DSI Display




E PER E		Bit-Brick Co.,Ltd	
		K1_DVP_BOARD	
Size A3	Document Number:	DSI	Rev: V1.2
Date:		Monday, March 24, 2025	Sheet 20 of 31




USB3.0 TYPEA








USB2.0 TYPEA-HOST




USB2.0 TYPEC











and the same of the		Bit-Brick CoLtd	
		K1_DVP_BOARD	
Size A3	Document Number:	USB	Rev: V1.2
Date:		Monday, March 24, 2025	Sheet 24 of 3
		1	











| Bit-Brick Co. Ltd | K1_DVP_BOARD | Size C | Document Number: AUDIO E58328B | Rev: V1.2 | Drile: Monday, March 24, 2025 | Sheet 28 of 31

