



## **XPS Design Checks Introduction**




### **XPS Design Check Overview**

### **Dynamic Checks**



### **Static Checks**




## 尽早发现 topology/function/timing 问题




### **Design Check Output**

### 可输出成文本、网页格式。





## Dynamic High Impedance Node Check (dyn\_highz)



hz1 dyn\_highz node=[\*] duration=2n time\_window=[1n 10n]

Dynamic HighZ Node Check Violations

dyn\_highz: hz1

• hz1 dyn\_highz node=["\*"] duration=2e-09 time\_window=[1e-09 1e-08]

• Violation Count: 1

Title Node Name Start(s) Duration(s)

9.000000e-09

1.000000e-09

Title Node Name Start(s) Duration(s)


out

hz1

- highz cck XPRE1.XI7.C 1.000000e-10 4.990000e-08
- highz cck XPRE1.XI7.B 1.000000e-10 4.990000e-08
- highz cck XPRE1.XI7.A 1.000000e-10 4.990000e-08
- highz cck XPRE1.XI6.C 1.000000e-10 4.990000e-08
- highz\_cck XPRE1.XI6.B 1.000000e-10 4.990000e-08
- highz\_cck XPRE1.XI6.A 1.000000e-10 4.990000e-08



## Dynamic DC Leakage Current Path (dyn\_dcpath)



dyn\_dcpath1 dyn\_dcpath ith=1u duration=1n node=[vdd gnd]
time\_window=[5n 10n]

### Dynamic DC Leakage Path Check Violations

#### dyn dcpath: dyn dcpath1

- dyn dcpath1 dyn dcpath ith=1e-06 duration=1e-09 node=["vdd" "gnd"] time window=[5e-09 1e-08]
- Violation Count: 1


Title	From Node	To Node	Start(s)	Duration(s)
dyn_dcpath1	vdd	gnd	5.000000e-09	5.000000e-09

#### Path Elements:

- mp1
- mn2



## Floating Gate Induced Leakage Check (dyn\_floatdcpath)



dyn1 dyn\_floatdcpath node=[vdd gnd]
leaki\_times=[1.1m]

### Dynamic Floating Node Induced DC Leakage Path Check Violations

#### dyn\_floatdcpath: dyn1

- dyn1 dyn floatdcpath node=["vdd" "gnd"]
- · Violation Count: 1


Title	From Node	To Node	Violation Time(s)
dyn1	vdd	gnd	7.976000e-09

#### Path Elements:

- mp1
- mn2



## **Dynamic MOSFET Voltage Check (dyn\_mosv)**



mosv dyn\_mosv model=nmos cond=" v(g,s)>2&&l<2e-6" duration=1n

### Dynamic MOSFET Voltage Check Violations


### dyn\_mosv: mosv

- mosv dyn\_mosv model=["nmos"] cond="v(g,s)>2&&I<2e-6" duration=1e-09</li>
- Violation Count: 1

Title	Instance Name	Start(s)	Duration(s)
mosv	mn2	3.146000e-09	2.897000e-09



## **Dynamic Excessive Element Current Check (dyn\_exi)**



exi1 dyn\_exi dev=[\*] ith=1u duration=1n exi2 dyn\_exi dev=[\*] ith=1u duration=1n inst=x1 exi3 dyn\_exi dev=[\*] ith=1u duration=1n subckt=res\_exi

### **Dynamic Excessive Element Current Check Violations**


#### dyn exi: exi1

- exi1 dyn\_exi dev=["\*"] ith=1e-06 duration=1e-09
- Violation Count: 2

Title	Instance Name	Start(s)	Duration(s)	Max Current(A)
exi1	x1.mn1	4.923000e-09	5.077000e-09	2.320818e-03
exi1	x2.r1	1.280000e-10	9.872000e-09	3.000000e-03



## **Dynamic Excessive Rise and Fall Time Check (dyn\_exrf)**



exrf1 dyn\_exrf node=[\*] rise=500p fall=500p vlth=0.3 vhth=2.7 time\_window=[1n 9n]

### Dynamic Excessive Rise, Fall, Undefined State Time Check Violations


#### dyn\_exrf: exrf1

- exrf1 dyn\_exrf node=["\*"] rise=5e-10 fall=5e-10 utime=1e-09 vlth=0.3 vhth=2.7 time\_window=[1e-09 9e-09]
- Violation Count: 5

Title	Node Name	Туре	Start(s)	Duration(s)
exrf1	out	fall	1.390000e-09	1.288000e-09
exrf1	out1	utime	1.440000e-09	7.560000e-09
exrf1	t1	rise	4.838000e-09	8.270000e-10
exrf1	t2	fall	5.596000e-09	8.870000e-10
exrf1	out	rise	6.374000e-09	1.336000e-09



## **Dynamic Glitch Check (dyn\_glitch)**



dyn\_glitch1 dyn\_glitch node=[\*] duration=1n high=1.2

### **Dynamic Glitch Check Violations**

#### dyn\_glitch: dyn\_glitch1


- dyn glitch1 dyn glitch node=["\*"] duration=1e-09 high=1.2
- Violation Count: 4


Title	Node Name	Start(s)	Duration(s)	Peak Value(V)	Static Voltage(V)
dyn_glitch1	XIL6.A1	2.064000e-09	2.940000e-10	-1.588217e-03	1.200000e+00
dyn_glitch1	OUT	2.089000e-09	3.050000e-10	1.197951e+00	0.000000e+00
dyn_glitch1	XIL6.A1	1.207800e-08	1.330000e-10	1.162371e+00	0.000000e+00
dyn_glitch1	OUT	1.210600e-08	1.320000e-10	-6.177051e-03	1.200000e+00



## Dynamic Setup and Hold Check (dyn\_setuphold)

•A setup or hold error is reported if the signal net transition occurs in the red marked area.






d1 dyn\_setuphold node=data edge=both ref\_node=clk ref\_edge=rise setup\_time=10n d2 dyn\_setuphold node=data edge=both ref\_node=clk ref\_edge=rise hold\_time=10n



## **Dynamic Unstable Node Check (dyn\_noisynode)**







u1 dyn\_noisynode node=["\*"] duration=1e-08 skip=1.5e-10 time\_window=[0 20n]

### **Dynamic Noisy Node Check Violations**

#### dyn\_noisynode: u1

- u1 dyn\_noisynode node=["\*"] duration=1e-08 skip=1.5e-10
- · Violation Count: 5

Title	Node Name	Start(s)	Duration(s)
<u>u1</u>	2	8.333333e-12	1,998472e-08
<u>u1</u>	3	8.333333e-12	1.998472e-08



## Dynamic Node Capacitor Check (dyn\_nodecap)

n1 dyn\_nodecap node=[\*]

## **Dynamic Node Capacitance Check**


### dyn\_nodecap: n1

- n1 dyn\_nodecap node=["\*"]
- Violation Count: 5

Title	Node Name	Capacitance(F) ▲	
<u>n1</u>	mid	3.231565e-13	
<u>n1</u>	out	1.033802e-13	




## **Dynamic Device Terminal Voltage Check**





## Static High Impedance Node Check (static\_highz)



static\_hz1 static\_highz node=[\*] vlth=0.3 vhth=1.8

### Static HighZ Node Check Violations


### static\_highz: static\_hz1

- static\_hz1 static\_highz node=["\*"] vlth=0.3 vhth=1.8
- Violation Count: 1

Title	Node Name
static_hz1	in



## Static DC Leakage Path Check (static\_dcpath)



dc1 static\_dcpath node=[vdd gnd] vlth=0.7 vhth=1.0

### Static DC Leakage Path Check Violations

#### static\_dcpath: dc1

- dc1 static\_dcpath node=["vdd" "gnd"] vlth=0.7 vhth=1
- · Violation Count: 1


Title	From Node	To Node
dc1	vdd	gnd

#### Path Elements:

- x3.mp1
- x3.mn2



## Forward Bias Bulk Check (static\_nmosb, static\_pmosb)



nmosb1 static\_nmosb model=nmos vlth=0.3 vhth=0.7

### Static Forward Bias Bulk Check Violations


#### static nmosb: nmosb1

- nmosb1 static\_nmosb model=["nmos"] vlth=0.3 vhth=0.7
- Violation Count: 1

Title	Instance Name
nmosb1	X1.MN1



### Static Voltage Domain Device Check (static\_voltdomain)



Chk\_domain1 static\_voltdomain model=[LVNMOS] inst=[x1 x2.x3 x4.x5.\*]
Chk\_domain2 static\_voltdomain subckt=[pump regulator inv]
Chk\_domain3 static\_voltdomain subckt=[\*]

### Static Voltage Domain Device Check Violations


#### static\_voltdomain: mos1

- mos1 static voltdomain model=["nmos"] vlth=2 vhth=10
- Violation Count: 1

Title	Node Name	Instance Name
mos1	mid	x2.mn2



## Static Always Conducting MOSFET (static\_n(p)mosvgs)



mos1 static\_nmosvgs model=nmos vt=0.5 vhth=0.8 vlth=0.2

### Static Always Conducting MOSFET Check Violations


#### static nmosvgs: mos1

- mos1 static\_nmosvgs model=["nmos"] vt=0.5 vlth=0.2 vhth=0.8
- Violation Count: 1

Title	Instance Name
mos1	x2.mn2



## Static MOSFET Voltage Check (static\_mosv)



mos1 static\_mosv model=["nmos"] cond="v(g,s)>1.9"

Static MOSFET Voltage Check Violations

#### static mosv: mos1

- mos1 static\_mosv model=["nmos"] cond="v(g,s)>1.9"
- Violation Count: 1

Title	Instance Name
mos1	x2.mn2



## Static ERC Check (static\_erc)

### chk1 static\_erc floatgate=all

- Perform ERC checks and reports errors into file with extension 'static.xml'.
- Priority for 13.1 and following ISR's: hotwell, floatbulk, floatgate, dangle
- Parameters
  - hotwell=off|on : report MOSFET with bulk not connected to VDD or GND.
  - dangle=off|all|notop : dangling node check
  - floatgate=off|all|no\_top: floating gate check

floatbulk=off|all|no\_top: floating bulk check




## Dynamic Subckt Port Power Check (dyn\_subcktpwr)

p1 dyn\_subcktpwr inst=x1 port=[\*] depth=4 time\_window=[1u 10u]



## Static Transmission Gate Check (static\_tgate)



### **Static Transmission Gate Check Violations**

static\_tgate: tgate1


tgate1 static\_tgate node=["\*"]

Violation Count: 2

Title	Node Name
tgate1	in2
tgate1	in4



## **Static Device Terminal Voltage Check**





## **Static Resistor/Capacitor Value Check**

chk1 static\_resistor type=distr rmin=0 rmax=1000G

chk1 static\_capacitor type=distr cmin=0 cmax=1p



# cādence™