PrimeTime® Suite Variables and Attributes

Version J-2014.12, December 2014

SYNOPSYS®

Copyright Notice and Proprietary Information

© 2014 Synopsys, Inc. All rights reserved. This software and documentation contain confidential and proprietary information that is the property of Synopsys, Inc. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Synopsys, Inc., or as expressly provided by the license agreement.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Trademarks

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at http://www.synopsys.com/Company/Pages/Trademarks.aspx.

All other product or company names may be trademarks of their respective owners.

Third-Party Links

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. 700 E. Middlefield Road Mountain View, CA 94043 www.synopsys.com

Copyright Notice for the Command-Line Editing Feature

© 1992, 1993 The Regents of the University of California. All rights reserved. This code is derived from software contributed to Berkeley by Christos Zoulas of Cornell University.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

- 1.Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
- 2.Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
- 3.All advertising materials mentioning features or use of this software must display the following acknowledgement:

This product includes software developed by the University of California, Berkeley and its contributors.

4. Neither the name of the University nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Copyright Notice for the Line-Editing Library

© 1992 Simmule Turner and Rich Salz. All rights reserved.

This software is not subject to any license of the American Telephone and Telegraph Company or of the Regents of the University of California.

Permission is granted to anyone to use this software for any purpose on any computer system, and to alter it and redistribute it freely, subject to the following restrictions:

- 1. The authors are not responsible for the consequences of use of this software, no matter how awful, even if they arise from flaws in it.
- 2.The origin of this software must not be misrepresented, either by explicit claim or by omission. Since few users ever read sources, credits must appear in the documentation.
- 3. Altered versions must be plainly marked as such, and must not be misrepresented as being the original software. Since few users ever read sources, credits must appear in the documentation.
- 4. This notice may not be removed or altered.

Copyright Notice for the jemalloc Memory Allocator

- © 2002-2013 Jason Evans jasone@canonware.com. All rights reserved.
- © 2007-2012 Mozilla Foundation. All rights reserved.
- © 2009-2013 Facebook, Inc. All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

- Redistributions of source code must retain the above copyright notice(s), this list of conditions and the following disclaimer.
- 2.Redistributions in binary form must reproduce the above copyright notice(s), this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDER(S) "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER(S) BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND

ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Copyright Notice for the CDPL Common Module

© 2006-2014, Salvatore Sanfilippo. All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

- Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
- Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
- Neither the name of Redis nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

arch1
attributes
auto_link_disable
auto_wire_load_selection
bus_naming_style6
case_analysis_log_file
case_analysis_propagate_through_icg 8
case_analysis_sequential_propagation
category_node_attributes
category_tree_attributes
cell_attributes
clock_attributes
collection_result_display_limit
corner_attributes
correlation_attributes
create_clock_no_input_delay
dbr_ignore_external_links
default_oc_per_lib
delay_calc_waveform_analysis_mode
design_attributes
disable_case_analysis
disable_case_analysis_ti_hi_lo
eco_allow_filler_cells_as_open_sites57
eco_alternative_area_ratio_threshold
eco_alternative_cell_attribute_restrictions

eco_enable_mim	60
eco_enable_more_scenarios_than_hosts	61
eco_estimation_output_columns	62
eco_instance_name_prefix	64
eco_leakage_exclude_unconstrained_cells	66
eco_net_name_prefix	67
eco_power_exclude_unconstrained_cells	69
eco_report_unfixed_reason_max_endpoints	70
eco_strict_pin_name_equivalence	71
eco_write_changes_prepend_libfile_to_libcell	72
eco_write_changes_prepend_libname_to_libcell	74
enable_golden_upf	75
enable_license_auto_reduction	76
enable_rule_based_query	77
env_variables	78
extract_model_capacitance_limit	79
extract_model_clock_latency_arcs_include_all_registers	80
extract_model_clock_transition_limit	81
extract_model_data_transition_limit	82
extract_model_db_naming_compatibility	83
extract_model_enable_report_delay_calculation	84
extract_model_gating_as_nochange	85
extract_model_include_ideal_clock_network_latency	86
extract_model_include_upf_data	87
extract_model_keep_inferred_nochange_arcs	88
extract_model_lib_format_with_check_pins	89
extract_model_merge_clock_gating	90
extract_model_noise_iv_index_lower_factor	91
extract_model_noise_iv_index_upper_factor	92
extract_model_noise_width_points	93
extract_model_num_capacitance_points	94
extract_model_num_clock_transition_points	95
extract_model_num_data_transition_points	96
extract_model_num_noise_iv_points	97
extract_model_num_noise_width_points	98
extract_model_single_pin_cap	99

extract_model_single_pin_cap_max	100
extract_model_split_partial_clock_gating_arcs	101
extract_model_status_level	103
extract_model_suppress_three_state	104
extract_model_upf_supply_precedence	105
extract_model_use_conservative_current_slew	107
extract_model_with_3d_arcs	108
extract_model_with_clock_latency_arcs	109
extract_model_with_min_max_delay_constraint	110
extract_model_write_case_values_to_constraint_file	111
extract_model_write_verilog_format_wrapper	113
gca_setup_file	114
golden_upf_report_missing_objects	115
gui_object_attributes	116
hier_modeling_version	117
hier_scope_check_defaults	119
hierarchy_separator	120
hyperscale_constraint_extractor_output_all_variables	121
ilm_ignore_percentage	122
in_gui_session	123
lib_attributes	124
lib_cell_attributes	129
lib_pg_pin_info_attributes	134
lib_pin_attributes	135
lib_timing_arc_attributes	144
library_pg_file_pattern	149
link_allow_design_mismatch	151
link_create_black_boxes	152
link_force_case	153
link_library	155
link_path	156
link_path_per_instance	157
Ip_default_ground_pin_name	158
lp_default_power_pin_name	159
merge_model_allow_generated_clock_renaming	160
merge_model_ignore_pin_function_check	161

mode_attributes
model_validation_capacitance_tolerance
model_validation_check_design
model_validation_ignore_pass
model_validation_output_file
model_validation_pba_clock_path
model_validation_percent_tolerance
model_validation_reanalyze_max_paths
model_validation_report_split
model_validation_save_session
model_validation_section
model_validation_significant_digits
model_validation_sort_by_worst
model_validation_timing_tolerance
model_validation_verbose
multi_core_allow_overthreading
multi_scenario_fault_handling
multi_scenario_merged_error_limit
multi_scenario_merged_error_log
multi_scenario_message_verbosity_level
multi_scenario_working_directory
mv_allow_pg_pin_reconnection
mv_input_enforce_simple_names
mw_design_library
mw_logic0_net
mw_logic1_net
net_attributes
old_port_voltage_assignment
parasitic_corner_name
parasitics_cap_warning_threshold
parasitics_log_file
parasitics_rejection_net_size
parasitics_res_warning_threshold
parasitics_warning_net_size210
partition
path_group_attributes

pba_aocvm_only_mode
pba_derate_list
pba_derate_only_mode
pba_enable_path_based_physical_exclusivity21
pba_enable_xtalk_delay_ocv_pessimism_reduction
pba_exhaustive_endpoint_path_limit
pba_path_mode_sort_by_gba_slack
pba_path_recalculation_limit_compatibility
pba_recalculate_full_path22
pg_pin_info_attributes
pin_attributes
port_attributes
port_search_in_current_instance
power_analysis_mode
power_calc_use_ceff_for_internal_power
power_check_defaults
power_clock_network_include_clock_gating_network
power_clock_network_include_register_clock_pin_power
power_default_static_probability
power_default_toggle_rate
power_default_toggle_rate_reference_clock
power_disable_exact_name_match_to_hier_pin
power_disable_exact_name_match_to_net
power_domains_compatibility
power_enable_analysis
power_enable_clock_scaling
power_enable_feedthrough_in_empty_cell 30
power_enable_multi_rail_analysis
power_estimate_power_for_unmatched_event
power_include_initial_x_transitions
power_limit_extrapolation_range
power_match_state_for_logic_x
power_model_preference
power_rail_output_file
power_rail_static_analysis
power_read_activity_ignore_case

Contents ix

power_report_leakage_breakdowns
power_reset_negative_extrapolation_value
power_reset_negative_internal_power
power_scale_dynamic_power_at_power_off
power_scale_internal_arc318
power_table_include_switching_power
power_use_ccsp_pin_capacitance
power_x_transition_derate_factor
pt_ilm_dir
pt_model_dir
pt_shell_mode
pt_tmp_dir
ptxr_root
query_objects_format
rc_adjust_rd_when_less_than_rnet
rc_always_use_max_pin_cap
rc_cache_min_max_rise_fall_ceff
rc_ceff_use_delay_reference_at_cpin
rc_degrade_min_slew_when_rd_less_than_rnet
rc_driver_model_mode
rc_filter_rd_less_than_rnet
rc_rd_less_than_rnet_threshold
rc_receiver_model_mode
read_parasitics_load_locations
report_capacitance_use_ccs_receiver_model
report_default_significant_digits
scenario_attributes
sdc_save_source_file_information
sdc_version
sdc_write_unambiguous_names
sdf_align_multi_drive_cell_arcs
sdf_align_multi_drive_cell_arcs_threshold
sdf_enable_cond_start_end
sdf_enable_port_construct
sdf_enable_port_construct_threshold
search path

Contents x

sh_allow_tcl_with_set_app_var 357
sh_allow_tcl_with_set_app_var_no_message_list
sh_arch
sh_command_abbrev_mode
sh_command_abbrev_options
sh_command_log_file
sh_continue_on_error
sh_dev_null
sh_eco_enabled
sh_enable_line_editing
sh_enable_page_mode
sh_enable_stdout_redirect
sh_fast_analysis_mode_enabled
sh_help_shows_group_overview
sh_high_capacity_effort
sh_high_capacity_enabled
sh_launch_dir
sh_limited_messages
sh_line_editing_mode
sh_message_limit
sh_new_variable_message 378
sh_new_variable_message_in_proc
sh_new_variable_message_in_script
sh_output_log_file
sh_product_version
sh_script_stop_severity
sh_source_emits_line_numbers
sh_source_logging
sh_source_uses_search_path
sh_tcllib_app_dirname
sh_user_man_path
si_analysis_logical_correlation_mode
si_ccs_aggressor_alignment_mode
si_enable_analysis
si_enable_multi_input_switching_analysis
si_enable_multi_input_switching_timing_window_filter

Contents xi

si_enable_multi_valued_coupling_capacitance
si_filter_accum_aggr_noise_peak_ratio396
si_filter_keep_all_port_aggressors
si_filter_per_aggr_noise_peak_ratio
si_ilm_keep_si_user_excluded_aggressors
si_noise_composite_aggr_mode
si_noise_endpoint_height_threshold_ratio
si_noise_immunity_default_height_ratio
si_noise_limit_propagation_ratio
si_noise_skip_update_for_report_attribute
si_noise_slack_skip_disabled_arcs
si_noise_update_status_level
si_use_driving_cell_derate_for_delta_delay407
si_xtalk_composite_aggr_mode
si_xtalk_composite_aggr_noise_peak_ratio
si_xtalk_composite_aggr_quantile_high_pct
si_xtalk_delay_analysis_mode
si_xtalk_double_switching_mode
si_xtalk_exit_on_max_iteration_count
si_xtalk_exit_on_max_iteration_count_incr
si_xtalk_max_transition_mode
svr_enable_vpp 417
svr_keep_unconnected_nets
synopsys_program_name
synopsys_root
tcl_interactive
tcl_library
tcl_pkgPath
timing_all_clocks_propagated
timing_allow_short_path_borrowing
timing_aocvm_analysis_mode
timing_aocvm_enable_analysis
timing_aocvm_ocv_precedence_compatibility
timing_arc_attributes
timing_bidirectional_pin_max_transition_checks
timing calculation across broken hierarchy compatibility

Contents xii

timing_check_defaults 4	438
timing_clock_gating_check_fanout_compatibility	439
timing_clock_gating_propagate_enable	440
timing_clock_reconvergence_pessimism	441
timing_crpr_remove_clock_to_data_crp	442
timing_crpr_remove_muxed_clock_crp	443
timing_crpr_threshold_ps	444
timing_disable_bus_contention_check	445
timing_disable_clock_gating_checks	446
timing_disable_cond_default_arcs	447
timing_disable_floating_bus_check	448
timing_disable_internal_inout_cell_paths	449
timing_disable_internal_inout_net_arcs	450
timing_disable_recovery_removal_checks	451
timing_early_launch_at_borrowing_latches	452
timing_enable_clock_propagation_through_preset_clear	454
timing_enable_clock_propagation_through_three_state_enable_pins4	455
timing_enable_constraint_variation	456
timing_enable_cross_voltage_domain_analysis	457
timing_enable_max_cap_precedence	458
timing_enable_max_capacitance_set_case_analysis	459
timing_enable_normalized_slack	460
timing_enable_preset_clear_arcs	461
timing_enable_pulse_clock_constraints	462
timing_enable_slew_variation	463
timing_enable_through_paths	464
timing_gclock_source_network_num_master_registers	465
timing_ideal_clock_zero_default_transition	466
timing_include_available_borrow_in_slack4	467
timing_include_uncertainty_for_pulse_checks	468
timing_input_port_default_clock	469
timing_keep_loop_breaking_disabled_arcs	470
timing_keep_waveform_on_points	471
timing_lib_cell_derived_clock_name_compatibility	472
timing_library_max_cap_from_lookup_table	473
timing_max_normalization_cycles	474

Contents xiii

timing_path_arrival_required_attribute_include_clock_edge	4/5
timing_path_attributes	476
timing_pocvm_corner_sigma	485
timing_pocvm_enable_analysis	486
timing_pocvm_report_sigma	487
timing_point_attributes	488
timing_prelayout_scaling	491
timing_propagate_interclock_uncertainty	492
timing_propagate_through_non_latch_d_pin_arcs	493
timing_reduce_multi_drive_net_arcs	494
timing_reduce_multi_drive_net_arcs_threshold	496
timing_reduce_parallel_cell_arcs	497
timing_remove_clock_reconvergence_pessimism	498
timing_report_always_use_valid_start_end_points	500
timing_report_hyperscale_stub_pin_paths	501
timing_report_maxpaths_nworst_reached	504
timing_report_recalculation_status	505
timing_report_skip_early_paths_at_intermediate_latches	507
timing_report_status_level	508
timing_report_unconstrained_paths	509
timing_report_use_worst_parallel_cell_arc	510
timing_save_block_level_reporting_data	511
timing_save_pin_arrival_and_required	512
timing_save_pin_arrival_and_slack	513
timing_separate_hyperscale_side_inputs	514
timing_simultaneous_clock_data_port_compatibility	516
timing_single_edge_clock_gating_backward_compatibility	517
timing_slew_threshold_scaling_for_max_transition_compatibility	518
timing_through_path_max_segments	519
timing_update_effort	520
timing_update_status_level	522
timing_use_constraint_derates_for_pulse_checks	523
timing_use_zero_slew_for_annotated_arcs	524
upf_allow_DD_primary_with_supply_sets	525
upf_attributes	526
upf create implicit supply sets	527

Contents xiv

upf_name_map52	28
upf_power_domain_attributes52	29
upf_power_switch_attributes	31
upf_supply_net_attributes53	33
upf_supply_port_attributes	35
upf_supply_set_attributes	36
upf_wscript_retain_object_name_scope53	37
variation_attributes	38
variation_derived_scalar_attribute_mode54	40
variation_report_timing_increment_format	12
wildcards	13
write_script_include_library_constraints54	15
write script output lumped net annotation	16

Contents xv

Contents xvi

arch

This is a synonym for the read-only ${\bf sh_arch}$ variable.

SEE ALSO

sh_arch(3)

attributes

This man page provides general information about attributes.

DESCRIPTION

An attribute carries information about an object. For example, the **number_of_pins** attribute attached to a cell object indicates the number of pins in the cell.

You can use the following types of attributes:

- Application attributes Predefined by the tool.
- User-defined attributes Defined, set, and removed by the **define_user_attribute**, set_user_attribute, and remove_user_attribute commands, respectively.

To see the value of an attribute, use the **get_attribute** or **report_attribute** command. To list attributes, use the **get_defined_attributes**, **help_attributes**, or **list_attributes** command.

For details about the attributes of an object class, see the man page with "_attributes" appended to the object class name. For example, to see information about design attributes, use this command:

pt_shell> man design_attributes

SEE ALSO

```
define user attribute(2)
get_attribute(2)
get_defined_attributes(2)
help_attributes(2)
list attributes(2)
remove_user_attribute(2)
set_user_attribute(2)
report_attribute(2)
category_node_attributes(3)
category_tree_attributes(3)
cell_attributes(3)
clock attributes(3)
corner_attributes(3)
correlation_attributes(3)
design_attributes(3)
qui object attributes (3)
lib attributes(3)
lib_cell_attributes(3)
lib_pg_pin_info_attributes(3)
lib_pin_attributes(3)
lib_timing_arc_attributes(3)
mode_attributes(3)
net_attributes(3)
```

```
path_group_attributes(3)
pg_pin_info_attributes(3)
pin_attributes(3)
port_attributes(3)
scenario_attributes(3)
timing_arc_attributes(3)
timing_path_attributes(3)
timing_point_attributes(3)
upf_power_domain_attributes(3)
upf_power_switch_attributes(3)
upf_supply_net_attributes(3)
upf_supply_net_attributes(3)
upf_supply_port_attributes(3)
variation_attributes(3)
```

auto link disable

Disables the autolink process.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

When this variable is set to **false** (the default), many PrimeTime commands attempt to automatically link the current design for you. For example, the **set_load** command invokes the linker if the current design is not linked. Automatic linking occurs only if the design is completely unlinked. If the current design is partially linked and has unresolved references, automatic linking does not occur. If the current design is totally linked, there is no need for an autolink, so it is not attempted.

Setting the **auto_link_disable** variable to **true** disables the autolink process. You can use this setting, along with the **link_design** command, to achieve the best possible performance when you have a large script that contains thousands of commands. Follow these steps:

- 1. Link the design manually with the **link_design** command.
- 2. Set the auto_link_disable variable to true.
- 3. Source the script.
- 4. Reset the auto_link_disable variable to false.

Note that setting the **auto_link_disable** variable to **true** is intended to be used in conjunction with a manual link step.

SEE ALSO

link_design(2)

auto_wire_load_selection

Enables the automatic selection of wire load models.

TYPE

Boolean

DEFAULT

true

DESCRIPTION

Setting this variable to **true** (the default) enables the automatic selection of wire load models, which are used to estimate net capacitances and resistances from the net fanout. When you set this variable to **false**, automatic selection of the wire load model is disabled.

The wire load models are described in the technology library. With the automatic selection of the wire load model, if the wire load mode is **segmented** or **enclosed**, the wire load model is chosen based on the area of the block containing the net either partially (for **segmented**) or fully (for **enclosed**). If the wire load mode is **top**, the wire load model is chosen based on the area of the top-level design for all nets in the design hierarchy.

When you manually select a wire load model for a block (using the **set_wire_load_model** command), automatic wire load selection for that block is disabled.

SEE ALSO

report_wire_load(2)
set_wire_load_min_block_size(2)
set_wire_load_selection_group(2)

bus_naming_style

Sets the naming format for a specific element of a bus.

TYPE

string

DEFAULT

DESCRIPTION

This variable is used by the native Verilog reader to set the naming format for a specific element of a bus. This is the way that the names of the individual bits of the bus appear in the application.

The default is "s[d]". For example, for bus A and index 12, the name would be A[12].

To determine the current value of this variable, use the following command:

prompt> report_app_var bus_naming_style

SEE ALSO

read_verilog(2)

case_analysis_log_file

Specifies the name of the file into which the details of case analysis propagation are written.

TYPE

string

DEFAULT

"" (empty)

DESCRIPTION

Specifies the name of a log file to be generated during propagation of constant values from case analysis or from nets tied to logic 0 or to logic 1. The log file contains the list of all nets and pins that propagate constants. The constant propagation algorithm is an iterative process that propagates constants through nets and cells starting from a list of constant pins. The algorithm finishes when no more constants can be propagated. The format of the log file follows the constant propagation algorithm. For each iteration of the propagation process, the log file lists all nets and cells that propagate constants.

By default, this variable is set to an empty string, and no log file is generated during constant propagation.

If the file name is specified with the .gz extension, the output file is written in compressed (gzip) format.

SEE ALSO

remove_case_analysis(2)
report_case_analysis(2)
report_disable_timing(2)
set_case_analysis(2)
disable_case_analysis(3)

case_analysis_propagate_through_icg

Specifies whether case analysis is propagated through integrated clock gating cells.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

When this variable is **false** (the default), constants propagating throughout the design stops propagating when an integrated clock gating cell is encountered. Regardless of whether the integrated clock gating cell is enabled or disabled, no logic values propagate in the fanout of the cell.

When this variable is **true**, constants propagated throughout the design propagates through an integrated clock gating cell provided the cell is enabled. An integrated clock gating cell is enabled when its enable pin (or test enable pin) is set to a high logic value. If the cell is disabled, the disable logic value for the cell is propagated in its fanout. For example, when the latch_posedge integrated clock gating is disabled, it propagates a logic 0 in its fanout.

To activate logic propagation through all integrated clock gating cells, set the following before using the **update_timing** command:

SEE ALSO

remove_case_analysis(2)
set_case_analysis(2)

case_analysis_sequential_propagation

Specifies whether case analysis is propagated across sequential cells.

TYPE

string

DEFAULT

never

DESCRIPTION

This variable specifies whether case analysis is propagated across sequential cells. Allowed values are **never** (the default) or **always**. When set to **never**, case analysis is not propagated across the sequential cells. When set to **always**, case analysis is propagated across the sequential cells.

The one exception to sequential propagation occurs when dealing with sequential integrated clock gating cells. When the **case_analysis_propagate_through_icg** variable is set to true, these types of integrated clock gating cells only propagate logic values.

SEE ALSO

set_case_analysis(2)
case_analysis_propagate_through_icg(3)

category_node_attributes

Describes the predefined application attributes for category_node objects.

DESCRIPTION

all_siblings

Type: collection

children_nodes

Type: collection

name

Type: string

object_class

Type: string

Specifies the class of the object, which is a constant equal to category_node. You cannot set this attribute.

objects

Type: collection

SEE ALSO

get_attribute(2)
help_attributes(2)
list_attributes(2)
report_attribute(2)
attributes(3)

category_tree_attributes

Describes the predefined application attributes for category_tree objects.

DESCRIPTION

is_current

Type: boolean

name

Type: string

object_class

Type: string

Specifies the class of the object, which is a constant equal to category_tree. You cannot set this attribute.

root_node

Type: collection

SEE ALSO

get_attribute(2)
help_attributes(2)
list_attributes(2)
report_attribute(2)
attributes(3)

cell_attributes

Describes the predefined application attributes for cell objects.

DESCRIPTION

area

Type: float

Specifies the area of the cell. If the cell is hierarchical, this includes net area.

base_name

Type: string

Specifies the leaf name of the cell. For example, the base_name of cell U1/U2/U3 is

block_config_name

Type: string

Specifies the named session for saved HyperScale block data; applies to hierarchical cells for HyperScale top-level runs.

block_config_path

Type: string

Specifies the configuration path of the HyperScale block; applies to hierarchical cells for HyperScale top-level runs.

bottleneck_cost

Type: float

Specifies the bottleneck cost computed by the report_bottleneck command requires running this command before querying the attribute.

clock_pin_power

Type: double

critical_path_max

Type: string

Specifies a structured list containing, for each path group present at the block level: the name of the path group, the levels of logic of the critical path, length, and slack for setup.

critical_path_min

Type: string

Specifies a structured list containing, for each path group present at the block level: the name of the path group, the levels of logic of the critical path, length,

and slack for hold.

disable_timing

Type: boolean

Returns true if the timing for the cell has been marked as disabled in set_disable_timing. You can set and unset the disable_timing attribute.

domain

Type: collection

dont_touch

Type: boolean

Returns true if the cell is excluded from optimization. Values are undefined by default. Cells with the dont_touch attribute set to true are not modified or replaced during compilation in Design Compiler. Set with the set_dont_touch command and used by ch

drc_violations

Type: string

Returns a list containing, for each violated DRC check type: the check name, the number of violations, and the violation cost.

dynamic_power

Type: double

Specifies the dynamic power of the cell in watts. It is the sum of the internal power and switching power.

early_fall_cell_check_derate_factor

Type: float

Specifies an early timing derating factor, set by the set_timing_derate command, that applies to the cell.

early_fall_clk_cell_derate_factor

Type: float

Specifies an early timing derating factor, set by the set_timing_derate command, that applies to the cell.

early_fall_clk_net_delta_derate_factor

Type: float

Specifies an early timing derating factor, set by the set_timing_derate command, that applies to the cell.

early_fall_clk_net_derate_factor

Type: float

Specifies an early timing derating factor, set by the set_timing_derate command, that applies to the cell.

early_fall_data_cell_derate_factor

Type: float

Specifies an early timing derating factor, set by the set_timing_derate command, that applies to the cell.

early_fall_data_net_delta_derate_factor

Type: float

Specifies an early timing derating factor, set by the set_timing_derate command, that applies to the cell.

early_fall_data_net_derate_factor

Type: float

Specifies an early timing derating factor, set by the set_timing_derate command, that applies to the cell.

early_rise_cell_check_derate_factor

Type: float

Specifies an early timing derating factor, set by the set_timing_derate command, that applies to the cell.

early_rise_clk_cell_derate_factor

Type: float

Specifies an early timing derating factor, set by the set_timing_derate command, that applies to the cell.

early_rise_clk_net_delta_derate_factor

Type: float

Specifies an early timing derating factor, set by the set_timing_derate command, that applies to the cell.

early_rise_clk_net_derate_factor

Type: float

Specifies an early timing derating factor, set by the set_timing_derate command, that applies to the cell.

early_rise_data_cell_derate_factor

Type: float

Specifies an early timing derating factor, set by the set_timing_derate command, that applies to the cell.

early_rise_data_net_delta_derate_factor

Type: float

Specifies an early timing derating factor, set by the set_timing_derate command, that applies to the cell.

early_rise_data_net_derate_factor

Type: float

Specifies an early timing derating factor, set by the set_timing_derate command, that applies to the cell.

escaped_full_name

Type: string

Specifies the name of the cell. Any literal hierarchy characters are escaped with a backslash.

full name

Type: string

Specifies the complete name of the cell. For example, the full name cell U3 within cell U2 within cell U1 is U1/U2/U3. The full_name attribute is not affected by current_instance.

gate_leakage_power

Type: double

Specifies the gate leakage power of the cell in watts. Gate leakage power is the leakage power from the source to the gate or the gate to the drain.

glitch_power

Type: double

Specifies the glitch power of the cell in watts. Glitch power is considered part of the dynamic power.

has_multi_ground_rails

Type: boolean

Returns true if the cell has multiple ground rails.

has_multi_power_rails

Type: boolean

Returns true if the cell has multiple power rails.

has_rail_specific_power_tables

Type: boolean

Returns true if the cell has power tables attached to rails.

hier_cell_area

Type: float

hier_cell_count

Type: integer

hier_pin_count

Type: integer

internal_power

Type: double

Specifies the internal power of the cell in watts. Internal power is any dynamic power dissipated within the boundary of the cell.

internal_power_derate_factor

Type: float

Specifies the power derating factor on the cell. To set this value, use the set_power_derate command.

intrinsic_leakage_power

Type: double

Specifies the intrinsic leakage power of the cell in watts. Most intrinsic leakage power results from source-to-drain subthreshold leakage.

is_black_box

Type: boolean

Returns true if the cell's reference is not linked to a library cell or design. This attribute is read-only; you cannot change the setting.

is_clock_gating_check

Type: boolean

Returns true if the cell is a clock-gating check cell.

is clock network cell

Type: boolean

Returns true if the cell is in the clock network of any clock.

is_combinational

Type: boolean

Returns true if the corresponding library cell has no sequential timing arcs. This attribute is not valid for hierarchical and black-box cells. See also the is_hierarchical and is_black_box cell attributes.

is_design_mismatch

Type: boolean

Returns true if an object is directly affected by a mismatch between the block and top-level design.

is_dummy

Type: boolean

is_edited

Type: boolean

Returns true if the hierarchical cell has been uniquified as a result of a netlist editing (ECO) change. It is only defined for hierarchical cells.

is_fall_edge_triggered

Type: boolean

Returns true if the cell is used as a falling-edge-triggered flip-flop.

is hierarchical

Type: boolean

Returns true for hierarchical cells and false for leaf cells. Hierarchical cells represent instances of other designs, while leaf cells represent instances of library cells.

is_hyperscale_block

Type: boolean

Returns true if the hierarchical cell is a HyperScale block.

is_ideal

Type: boolean

Returns true if the cell has been marked ideal using the set_ideal_network command.

is_integrated_clock_gating_cell

Type: boolean

Returns true if the cell is defined in the library as an integrated clock-gating

cell.

is_interface_logic_model

Type: boolean

is_macro_switch

Type: boolean

Returns true if the reference library cell is defined as a fine-grain switch cell in the library.

is_memory_cell

Type: boolean

Returns true if the cell is a memory cell. This attribute is inherited from the reference library cell. It is used by PrimeTime PX to identify memory cells when reporting power or activity annotation for different cell types, such as sequential, combinational, and memories cell types.

is_mux

Type: boolean

Returns true if the cell is a multiplexer.

is_negative_level_sensitive

Type: boolean

Returns true if the cell is used as a negative level-sensitive latch.

cell attributes

is_pad_cell

Type: boolean

Returns true if the cell is a pad cell.

is_positive_level_sensitive

Type: boolean

Returns true if the cell is used as a positive level-sensitive latch.

is_power_standby_cell

Type: boolean

Returns true if the cell is a power standby cell.

is_rise_edge_triggered

Type: boolean

Returns true if the cell is used as a rising-edge-triggered flip-flop.

is_sequential

Type: boolean

Returns true if the corresponding library cell has at least one sequential timing arc. This attribute is not valid for hierarchical and black-box cells. See also the is_hierarchical and is_black_box cell attributes.

is three state

Type: boolean

Returns true if the cell is a three-state device.

late_fall_cell_check_derate_factor

Type: float

Specifies a late timing derating factor, set by the set_timing_derate command, that applies to the cell.

late_fall_clk_cell_derate_factor

Type: float

Specifies a late timing derating factor, set by the set_timing_derate command, that applies to the cell.

late_fall_clk_net_delta_derate_factor

Type: float

Specifies a late timing derating factor, set by the set_timing_derate command, that

applies to the cell.

late_fall_clk_net_derate_factor

Type: float

Specifies a late timing derating factor, set by the set_timing_derate command, that applies to the cell.

late_fall_data_cell_derate_factor

Type: float

Specifies a late timing derating factor, set by the set_timing_derate command, that applies to the cell.

late_fall_data_net_delta_derate_factor

Type: float

Specifies a late timing derating factor, set by the set_timing_derate command, that applies to the cell.

late_fall_data_net_derate_factor

Type: float

Specifies a late timing derating factor, set by the set_timing_derate command, that applies to the cell.

late_rise_cell_check_derate_factor

Type: float

Specifies a late timing derating factor, set by the set_timing_derate command, that applies to the cell.

late_rise_clk_cell_derate_factor

Type: float

Specifies a late timing derating factor, set by the set_timing_derate command, that applies to the cell.

late_rise_clk_net_delta_derate_factor

Type: float

Specifies a late timing derating factor, set by the set_timing_derate command, that applies to the cell.

late_rise_clk_net_derate_factor

Type: float

Specifies a late timing derating factor, set by the set_timing_derate command, that

applies to the cell.

late_rise_data_cell_derate_factor

Type: float

Specifies a late timing derating factor, set by the set_timing_derate command, that applies to the cell.

late_rise_data_net_delta_derate_factor

Type: float

Specifies a late timing derating factor, set by the set_timing_derate command, that applies to the cell.

late_rise_data_net_derate_factor

Type: float

Specifies a late timing derating factor, set by the set_timing_derate command, that applies to the cell.

leaf_cell_count

Type: integer

Returns the cell count in the hierarchical block that was used to create the abstracted hierarchical instance.

leakage_power

Type: double

Specifies the leakage power of the cell in watts. It is the power that the cell dissipates when it is not switching. Leakage power is the sum of the intrinsic leakage and gate leakage.

leakage_power_derate_factor

Type: float

Specifies the power derating factors, specified using the set_power_derate command, that apply to the cell.

lib_cell

Type: collection

Specifies a collection of library cells for this cell; this attribute is defined only on leaf cells.

number_of_pins

Type: integer

Specifies the number of pins on the cell. The number of pins can be different before and after linking. For example, if some pins were unconnected in a Verilog instance, after linking to the lower-level design, additional pins can be created on the cell.

object_class

Type: string

Specifies the class of the object, which is a constant equal to cell. You cannot set this attribute.

original_ref_name

Type: string

Specifies the original reference name of hierarchical blocks within the HyperScale model. This attribute applies to hierarchical cells for HyperScale top-level runs. This attribute is needed to apply constraints and LEF files to non-HyperScale subdesigns within HyperScale models at the top level.

peak_power

Type: double

Specifies the peak power of the cell in watts. This is the largest power value for that cell in the simulation waveform.

peak_power_end_time

Type: double

Specifies the end time of the time interval in which peak power is measured for that cell. The unit of measurement is nanoseconds.

peak_power_start_time

Type: double

Specifies the start time of the time interval in which peak power is measured for that cell. The unit of measurement is nanoseconds.

pg_pin_info

Type: collection

Specifies a collection of these pg_pin_info objects: pin_name, type, voltage_for_max_delay, voltage_for_min_delay, supply_connection.

pin_count

Type: integer

Returns the pin count in the hierarchical block that was used to create the abstracted hierarchical instance.

power_cell_type

Type: string

power_states

Type: double

Specifies the number of power state changes for the cell. This is the sum of the number of transitions on all input and output pins of the cell.

ref name

Type: string

Specifies the name of the design or library cell of which the cell is (or will be) an instantiation. Also known as the reference name. The linker looks for a design or library cell by this name to resolve the reference.

switching_power

Type: double

Specifies the switching power of the cell in watts. It is the power dissipated by the charging and discharging of the load capacitance at the output of the cell.

switching_power_derate_factor

Type: float

Specifies the power derating factor, specified by the set_power_derate command, that applies to the cell.

temperature_max

Type: float

Specifies the maximum temperature for the cell specified by the operating condition or the set_temperature command.

temperature_min

Type: float

Specifies the minimum temperature for the cell specified by the operating condition or the set_temperature command.

timing_model_type

Type: string

Specifies the timing model type of the cell. The possible values are ITS (interface timing specification), quick timing model, extracted, and none (normal library model). You can set this attribute.

total_power

Type: double

Specifies the total power of the cell in watts. It is the sum of dynamic power and leakage power.

upf_isolation_strategy

Type: string

Specifies the strategy name (created by the set_isolation command) that was used to derive rail supply and ground nets of the cell.

upf_retention_strategy

Type: string

Specifies the strategy name (created by the set_retention command) that was used to derive backup rail supply and ground nets.

wire_load_model_max

Type: string

Specifies the name of the wire load model effective on a hierarchical cell for the maximum operating condition. You can set this attribute.

wire_load_model_min

Type: string

Specifies the name of the wire load model effective on a hierarchical cell for the minimum operating condition (valid in on-chip variation analysis). You can set this attribute.

wire_load_selection_group_max

Type: string

Specifies the name of the wire load selection group on a hierarchical cell for the maximum operating condition. You can set these attributes.

wire_load_selection_group_min

Type: string

Specifies the name of the wire load selection group on a hierarchical cell for the minimum operating condition. You can set these attributes.

x_coordinate_max

Type: float

Specifies the maximum x-coordinate of the area occupied by the cell.

x_coordinate_min

Type: float

Specifies the minimum x-coordinate of the area occupied by the cell.

x_transition_power

Type: double

Specifies the dynamic power used by the cell during transitions from the unknown (X) state to a known state (0 or 1).

y_coordinate_max

Type: float

Specifies the maximum y-coordinate of the area occupied by the cell.

y_coordinate_min

Type: float

Specifies the minimum y-coordinate of the area occupied by the cell.

SEE ALSO

get_attribute(2)
help_attributes(2)

list_attributes(2)

report_attribute(2)

attributes(3)

clock_attributes

Describes the predefined application attributes for clock objects.

DESCRIPTION

clock_aggregate_pins

Type: collection

clock_latency_fall_max

Type: float

Specifies the maximum fall latency (insertion delay) for the clock. Set with the set_clock_latency command.

clock_latency_fall_min

Type: float

Specifies the minimum fall latency (insertion delay) for the clock. Set with the set_clock_latency command.

clock_latency_rise_max

Type: float

Specifies the maximum rise latency (insertion delay) for the clock. Set with the set_clock_latency command.

clock_latency_rise_min

Type: float

Specifies the minimum rise latency (insertion delay) for the clock. Set with the set_clock_latency command.

clock_network_pins

Type: collection

Specifies a collection of pin and port objects that make up the propagation path of this clock.

clock_source_latency_early_fall_max

Type: float

Specifies the maximum early falling source latency. Set with the set_clock_latency command.

clock_source_latency_early_fall_min

Type: float

Specifies the minimum early falling source latency. Set with the set_clock_latency command.

clock_source_latency_early_rise_max

Type: float

Specifies the maximum early rising source latency. Set with the set_clock_latency command.

clock_source_latency_early_rise_min

Type: float

Specifies the minimum early rising source latency. Set with the set_clock_latency command

clock_source_latency_late_fall_max

Type: float

Specifies the maximum late falling source latency. Set with the set_clock_latency command.

clock_source_latency_late_fall_min

Type: float

Specifies the minimum late falling source latency. Set with the set_clock_latency command.

clock_source_latency_late_rise_max

Type: float

Specifies the maximum late rising source latency. Set with the set_clock_latency command.

clock_source_latency_late_rise_min

Type: float

Specifies the minimum late rising source latency. Set with the set_clock_latency command.

clock_source_latency_pins

Type: collection

Specifies a collection of pins and ports in the source latency network of a generated clock. This attribute is not defined for master clocks.

full name

Type: string

Specifies the name of the clock. This is set with the create_clock command. It is either the name given with the -name option, or the name of the first object to which the clock is attached. After the name is set, this attribute is read-only.

generated_clocks

Type: collection

Specifies a collection of generated clock objects. This attribute is defined for any clock that is the parent of one or more generated clocks.

hold_uncertainty

Type: float

Specifies the clock uncertainty (skew) of the clock used for hold (and other minimum delay) timing checks. Set with the set_clock_uncertainty command.

is_active

Type: boolean

Returns true if the clock is active (the default state). To make an active clock, use the set_active_clocks command.

is_generated

Type: boolean

Returns true for a generated clock. To create a generated clock, use the create_generated_clock command.

master_clock

Type: collection

Specifies the master clock of a generated clock. This attribute is defined on generated clock objects only.

master_pin

Type: collection

Specifies the master source pin or port object used to determine the identity and polarity of the master clock. This corresponds to the pin or port provided with the -source option of the create_generated_clock command. This This attribute is defined on generated clocks only.

max_capacitance_clock_path_fall

Type: float

Specifies a floating-point number that establishes an upper limit for the falling

clock attributes

maximum capacitance for all pins in this clock path. Set with the set max capacitance command.

max_capacitance_clock_path_rise

Type: float

Specifies a floating-point number that establishes an upper limit for the rising maximum capacitance for all pins in this clock path. Set with the set_max_capacitance command.

max_capacitance_data_path_fall

Type: float

Specifies a floating-point number that establishes an upper limit for the falling maximum capacitance for all pins in the data path launched by this clock. Set with the set_max_capacitance command.

max_capacitance_data_path_rise

Type: float

Specifies a floating-point number that establishes an upper limit for the rising maximum capacitance for all pins in the data path launched by this clock. Set with the set_max_capacitance command.

max_fall_delay

Type: float

Specifies the maximum falling delay on ports, clocks, pins, cells, or on paths between such objects. Set with the set_max_delay command.

max_rise_delay

Type: float

Specifies the maximum rising delay on ports, clocks, pins, cells, or on paths between such objects. Set with the set_max_delay command.

max_time_borrow

Type: float

Specifies a floating-point number that establishes an upper limit for time borrowing; that is, it prevents the use of the entire pulse width for level-sensitive latches. Units are those used in the logic library. Set with the set_max_time_borrow command.

max_transition_clock_path_fall

Type: float

Specifies a floating-point number that establishes an upper limit for the falling maximum transition for all pins in this clock path. Set with the set_max_transition

command.

max_transition_clock_path_rise

Type: float

Specifies a floating-point number that establishes an upper limit for the rising maximum transition for all pins in this clock path. Set with the set_max_transition command.

max_transition_data_path_fall

Type: float

Specifies a floating-point number that establishes an upper limit for the falling maximum transition for all pins in the data path launched by this clock. Set with the set_max_transition command.

max_transition_data_path_rise

Type: float

Specifies a floating-point number that establishes an upper limit for the rising maximum transition for all pins in the data path launched by this clock. Set with the set_max_transition command.

min_fall_delay

Type: float

Specifies the minimum falling delay on ports, clocks, pins, cells, or on paths between such objects. Set with set_min_delay.

min_rise_delay

Type: float

Specifies the minimum rising delay on ports, clocks, pins, cells, or on paths between such objects. Set with the set_min_delay command.

object_class

Type: string

Specifies the class of the object, which is a constant equal to clock. You cannot set this attribute.

period

Type: float

Specifies the clock period (or cycle time), which is the shortest time during which the clock waveform repeats. For a simple waveform with one rising and one falling edge, the period is the difference between successive rising edges. Set with the create_clock -period command.

propagated_clock

Type: boolean

Returns true if clock latency (insertion delay) is determined by propagating delays from the clock source to destination register clock pins. If this attribute is not present, ideal clocking is assumed. Set with the set_propagated_clock command.

setup_uncertainty

Type: float

Specifies the clock uncertainty (skew) of the clock used for setup (and other maximum delay) timing checks. Set with the set_clock_uncertainty command.

sources

Type: collection

Specifies a collection of the source pins or ports of the clock. The sources are defined with the create_clock command.

waveform

Type: string

Specifies a string representation of the clock waveform. For example, a clock rising at 2.5 and falling at 5.0 has a waveform attribute value of {2.5 5}. To define the clock waveform, use the create_clock command.

SEE ALSO

get_attribute(2)
help_attributes(2)
list_attributes(2)
report_attribute(2)
attributes(3)

collection_result_display_limit

Sets the maximum number of objects that can be displayed by any command that displays a collection.

TYPE

integer

DEFAULT

100

DESCRIPTION

Sets the maximum number of objects that can be displayed by any command that displays a collection. The default is 100.

When a command, such as the **add_to_collection**) command, is issued at the command prompt, the result is implicitly queried, as though the **query_objects** command was called. To limit the number of objects displayed, set the **collection_result_display_limit** variable to an appropriate integer.

A value of -1 displays all objects; a value of 0 displays the collection handle ID instead of the object names in the collection.

SEE ALSO

collections(2)
query_objects(2)

corner_attributes

Describes the predefined application attributes for corner objects.

DESCRIPTION

name

Type: string

para_corner_name

Type: string

SEE ALSO

get_attribute(2)
help_attributes(2)
list_attributes(2)
report_attribute(2)
attributes(3)

correlation_attributes

Describes the predefined application attributes for correlation objects.

DESCRIPTION

constant

Type: integer

full_name

Type: string

object_class

Type: string

Specifies the class of the object, which is a constant equal to correlation. You cannot set this attribute.

SEE ALSO

get_attribute(2)
help_attributes(2)
list_attributes(2)
report_attribute(2)
attributes(3)

create_clock_no_input_delay

Specifies delay propagation characteristics of clock sources created using the create_clock command.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

This variable affects the delay propagation characteristics of clock sources created using the **create_clock** command. When the variable is set to **false** (the default), the clock sources used in the data path are established as timing startpoints. The clock sources in the design propagates rising delays on every rising clock edge and propagates falling delays on every falling clock edge. To disable this behavior, set the **create_clock_no_input_delay** variable to **true**.

SEE ALSO

create_clock(2)

dbr ignore external links

Determines whether to ignore external links when reading in database files.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

When this variable is set to its default of false, if the read_db command encounters an external link when reading a database (db) file, it extracts as much information as possible from the database (db) file so that the linker can restore the link. When you set this variable to true, the read_db command ignores external links and searches for an object by name only in the libraries set using the link_path command.

External links are written by Design Compiler for objects (for example, wire load models and operating conditions), when there is a link from a design to another object in a library. The external link records information about the library to which the wire load was linked. For example, if the TOP design has an external link for a wire load model named B100 in the nominal.db library, by default the linker attempts to load a nominal.db library. If it is not already loaded, the tool looks in that library for a wire load model named B100. To override this default behavior and use B100 instead from min.db, set the $dbr_ignore_external_links$ variable to true and specify min.db in the $link_path$ variable.

To determine the current value of this variable, type one of the following:

printvar dbr_ignore_external_links

echo \$dbr_ignore_external_links

SEE ALSO

link_design(2)
read_db(2)
link_path(3)
search_path(3)

default_oc_per_lib

Enables the use of a default operating condition per individual library.

TYPE

Boolean

DEFAULT

true

DESCRIPTION

Enables the use of a default operating condition per individual library. When this variable is set to its default of *true*, each cell that does not have an explicitly-set operating condition (on the cell itself, on any of its parent cells, or on the design) is assigned the default operating condition of the library to which the cell belongs.

When set to false all cells that do not have any explicitly-set operating condition are assigned the default operating condition of the main library (the first library set in the link_path command).

The recommended flow is to explicitly set operating conditions on the design or on each hierarchical block that is powered by the same voltage (also called the voltage island).

This variable is mainly for obtaining backward compatibility for the corner case of using default conditions in PrimeTime version T-2002.09 and earlier releases.

To determine the current value of this variable, type the following:

printvar default_oc_per_lib

SEE ALSO

set_operating_conditions(2)
link_path(3)

delay_calc_waveform_analysis_mode

Controls usage of CCS-based waveform analysis for uncoupled and signal integrity calculation.

TYPE

string

DEFAULT

disabled

DESCRIPTION

You can set this variable to one of the following:

- disabled (default) Disables CCS waveform analysis.
- **clock_network** Enables CCS waveform analysis on the clock network. This setting is deprecated because its usage might create significantly optimistic results due to the clock skew effect.
- full_design Enables CCS waveform analysis on the entire design.

CCS waveform analysis requires libraries that contain CCS timing and CCS noise data. This feature, which includes uncoupled calculation, requires a PrimeTime SI license. However, you do not need to set the **si_enable_analysis** variable for uncoupled analysis.

SEE ALSO

report_timing(2)
update_timing(2)
si_enable_analysis(3)

design_attributes

Describes the predefined application attributes for design objects.

DESCRIPTION

analysis_type

Type: string

Specifies the analysis type: single or on_chip_variation.

area

Type: float

Specifies the total area of the design. This is the sum of the areas of all leaf cells and nets.

capacitance_unit_in_farad

Type: float

Specifies the unit of capacitance in the main library in farads. This attribute is read-only; you cannot change the setting.

config_name

Type: string

Specifies the name of the session saved for the current HyperScale run.

config_path

Type: string

Specifies the HyperScale configuration path of the current HyperScale run.

context_config_name

Type: string

Specifies the named session of HyperScale top context applied in HyperScale block-level runs.

context_config_path

Type: string

Specifies the configuration path of HyperScale top context applied in HyperScale block-level runs.

context_timestamp

Type: string

Specifies the timestamp of the HyperScale top context applied in HyperScale block-

level runs.

current_unit_in_amp

Type: float

Specifies the unit of capacitance in the main library in amps. This attribute is

read-only; you cannot change the setting.

designWare

Type: boolean

Returns true for a DesignWare design.

dont_touch

Type: boolean

Returns true if the design is excluded from optimization in Design Compiler. Values are undefined by default. Designs with the dont_touch attribute set to true are not modified or replaced during compile in Design Compiler. Set with the set_dont_touch command and used by the characterize_context and create_timing_context commands.

dynamic_power

Type: double

Specifies the dynamic power of the design in watts. It is the sum of the dynamic

power of all the cells of the design.

early_fall_cell_check_derate_factor

Type: float

Specifies an early timing derating factor, specified using the set_timing_derate

command, that applies to the design.

early_fall_clk_cell_derate_factor

Type: float

Specifies an early timing derating factor, specified using the set_timing_derate command, that applies to the design.

early_fall_clk_net_delta_derate_factor

Type: float

Specifies an early timing derating factor, specified using the set_timing_derate command, that applies to the design.

early_fall_clk_net_derate_factor

Type: float

Specifies an early timing derating factor, specified using the set_timing_derate command, that applies to the design.

early_fall_data_cell_derate_factor

Type: float

Specifies an early timing derating factor, specified using the set_timing_derate command, that applies to the design.

early_fall_data_net_delta_derate_factor

Type: float

Specifies an early timing derating factor, specified using the set_timing_derate command, that applies to the design.

early_fall_data_net_derate_factor

Type: float

Specifies an early timing derating factor, specified using the set_timing_derate command, that applies to the design.

early_rise_cell_check_derate_factor

Type: float

Specifies an early timing derating factor, specified using the set_timing_derate command, that applies to the design.

early_rise_clk_cell_derate_factor

Type: float

Specifies an early timing derating factor, specified using the set_timing_derate command, that applies to the design.

early_rise_clk_net_delta_derate_factor

Type: float

Specifies an early timing derating factor, specified using the set_timing_derate command, that applies to the design.

early_rise_clk_net_derate_factor

Type: float

Specifies an early timing derating factor, specified using the set_timing_derate command, that applies to the design.

early_rise_data_cell_derate_factor

Type: float

Specifies an early timing derating factor, specified using the set_timing_derate command, that applies to the design.

early_rise_data_net_delta_derate_factor

Type: float

Specifies an early timing derating factor, specified using the set_timing_derate command, that applies to the design.

early_rise_data_net_derate_factor

Type: float

Specifies an early timing derating factor, specified using the set_timing_derate command, that applies to the design.

enable bias

Type: boolean

Enables the UPF well bias mode when true. Set this attribute in the UPF command file with the following command:

set_design_attributes -elements {.} -attribute enable_bias true

extended_name

Type: string

Specifies the complete, unambiguous name of the design. The extended_name of the design is the source_file_name attribute followed by a colon (:) followed by the full_name attribute. For example, the extended_name of design TOP read in from /u/user/simple.db is /u/user/simple.db:TOP.

full name

Type: string

Specifies the name of the design. For example, the full_name of design TOP read in from /u/user/simple.db is TOP. This name can be ambiguous because several designs of the same name can be read in from different files.

gate_leakage_power

Type: double

Specifies the gate leakage power of the design in watts. It is the sum of the gate leakage of all the cells of the design.

glitch_power

Type: double

Specifies the glitch power of the design in watts. It is the sum of the glitch power of all the cells of the design.

internal_power

Type: double

Specifies the internal power of the design in watts. It is the sum of the internal power of all the cells of the design.

internal_power_derate_factor

Type: float

Specifies the power derating factors, specified using the set_power_derate command, that apply to the design.

intrinsic_leakage_power

Type: double

Specifies the intrinsic leakage power of the design in watts. It is the sum of the intrinsic leakage of all the cells of the design.

is_context_available

Type: boolean

Returns true if HyperScale top context is available to be applied. This attribute is applicable only for HyperScale block runs. The attribute returns true after link and after update_timing only if top-level context exists for each configuration.

is_context_loaded

Type: boolean

Returns true if HyperScale top context has been loaded and applied during update_timing. This attribute is applicable only for HyperScale block runs. The attribute returns true after update_timing only if top-level context data was loaded during update_timing, even if the context was not fully applied because of override controls. The attribute is never true before update_timing.

is_current

Type: boolean

Returns true for the current design. This attribute changes for all designs when you use the current_design command.

is edited

Type: boolean

Returns true if the design has been uniquified as a result of a netlist editing (ECO) change.

is_hyperscale_block

Type: boolean

Returns true if the current design is a HyperScale block.

is_hyperscale_top

Type: boolean

Returns true if the current design is a HyperScale top. Mid-level HyperScale runs are considered to be both top and block.

late_fall_cell_check_derate_factor

Type: float

Specifies a late timing derating factor, specified using the set_timing_derate command, that applies to the design.

late_fall_clk_cell_derate_factor

Type: float

Specifies a late timing derating factor, specified using the set_timing_derate command, that applies to the design.

late_fall_clk_net_delta_derate_factor

Type: float

Specifies a late timing derating factor, specified using the set_timing_derate command, that applies to the design.

late_fall_clk_net_derate_factor

Type: float

Specifies a late timing derating factor, specified using the set_timing_derate command, that applies to the design.

late_fall_data_cell_derate_factor

Type: float

Specifies a late timing derating factor, specified using the set_timing_derate command, that applies to the design.

late_fall_data_net_delta_derate_factor

Type: float

Specifies a late timing derating factor, specified using the set_timing_derate

design_attributes

command, that applies to the design.

late_fall_data_net_derate_factor

Type: float

Specifies a late timing derating factor, specified using the set_timing_derate command, that applies to the design.

late_rise_cell_check_derate_factor

Type: float

Specifies a late timing derating factor, specified using the set_timing_derate command, that applies to the design.

late rise clk cell derate factor

Type: float

Specifies a late timing derating factor, specified using the set_timing_derate command, that applies to the design.

late_rise_clk_net_delta_derate_factor

Type: float

Specifies a late timing derating factor, specified using the set_timing_derate command, that applies to the design.

late_rise_clk_net_derate_factor

Type: float

Specifies a late timing derating factor, specified using the set_timing_derate command, that applies to the design.

late_rise_data_cell_derate_factor

Type: float

Specifies a late timing derating factor, specified using the set_timing_derate command, that applies to the design.

late_rise_data_net_delta_derate_factor

Type: float

Specifies a late timing derating factor, specified using the set_timing_derate command, that applies to the design.

late_rise_data_net_derate_factor

Type: float

Specifies a late timing derating factor, specified using the set_timing_derate

command, that applies to the design.

leakage_power

Type: double

Specifies the leakage power of the design in watts. It is the sum of the leakage power of all the cells of the design.

leakage_power_derate_factor

Type: float

Specifies the power derating factor on the design. To set this value, use the set power derate command.

lower_domain_boundary

Type: boolean

Adds lower-domain boundary in the boundary definition. You can set this attribute at any level of the hierarchy. To include lower-domain boundaries in the current scope, use the following command:

set_design_attributes -elements {.} -attribute lower_domain_boundary true

max_area

Type: float

Specifies a floating-point number that represents the target area of the design. The units must be consistent with the units used from the logic library during optimization. The max_area value is set in Design Compiler using the set_max_area command.

max_capacitance

Type: float

Specifies the default maximum capacitance design rule limit for the design. The units must be consistent with those of the logic library used during optimization. Set with the set_max_capacitance command.

max_fanout

Type: float

Specifies the default maximum fanout design rule limit for the design. The units must be consistent with those of the logic library used during optimization. Set with the set_max_fanout command.

max_transition

Type: float

Specifies the default maximum transition design rule limit for the design. The units

must be consistent with those of the logic library used during optimization. Set with the set max transition command.

min_capacitance

Type: float

Specifies the default minimum capacitance design rule limit for the design. The units must be consistent with those of the logic library used during optimization. Set with the set_min_capacitance command.

min_fanout

Type: float

Specifies the default minimum fanout design rule limit for the design. The units must be consistent with those of the logic library used during optimization.

min_transition

Type: float

Specifies the default minimum transition design rule limit for the design. The units must be consistent with those of the logic library used during optimization.

object_class

Type: string

Specifies the class of the object, which is a constant equal to design. You cannot set this attribute.

operating_condition_max

Type: string

Specifies the name of the maximum or single operating condition for the design. Set with the set_operating_conditions command.

operating_condition_min

Type: string

Specifies the name of the minimum operating condition for the design. This attribute is not valid in single operating condition analysis.

peak_power

Type: double

Specifies the peak power of the design in watts. The peak power of the design is not the sum of the peak power of the cells of the design.

peak_power_end_time

Type: double

Specifies the end time of the time interval in which peak power is measured for the design. The unit is nanoseconds (ns).

peak_power_start_time

Type: double

Specifies the start time of the time interval in which peak power is measured for the design. The unit is nanoseconds (ns).

power_simulation_time

Type: float

Specifies the total simulation time in averaged mode. In nanoseconds (ns).

power_states

Type: double

Specifies the sum of the power_states of all the cells of the design

process_max

Type: float

Specifies the process value of the maximum or single operating condition for the design. The operating condition is defined in a library or by the create_operating_conditions command. To associate operating conditions with the design, use the set operating conditions command.

process_min

Type: float

Specifies the process value of the minimum operating condition for the design. The operating condition is defined in a library or by the create_operating_conditions command. To associate operating conditions with the design, use the set_operating_conditions command.

rc_input_threshold_pct_fall

Type: float

Specifies the characterization trip point (waveform measurement threshold) factor that the tool uses to calculate delays and transition times. Specifies the value obtained from the main library (the first library in the link path).

rc_input_threshold_pct_rise

Type: float

Specifies the characterization trip point (waveform measurement threshold) factor

design_attributes

that the tool uses to calculate delays and transition times. Specifies the value obtained from the main library (the first library in the link path).

rc_output_threshold_pct_fall

Type: float

Specifies the characterization trip point (waveform measurement threshold) factor that the tool uses to calculate delays and transition times. Specifies the value obtained from the main library (the first library in the link path).

rc_output_threshold_pct_rise

Type: float

Specifies the characterization trip point (waveform measurement threshold) factor that the tool uses to calculate delays and transition times. Specifies the value obtained from the main library (the first library in the link path).

rc_slew_derate_from_library

Type: float

Specifies the slew derating factor that the tool uses to calculate delays and transition times. Specifies the value obtained from the main library (the first library in the link path).

rc_slew_lower_threshold_pct_fall

Type: float

Specifies the characterization trip point (waveform measurement threshold) factor that the tool uses to calculate delays and transition times. Specifies the value obtained from the main library (the first library in the link path).

rc_slew_lower_threshold_pct_rise

Type: float

Specifies the characterization trip point (waveform measurement threshold) factor that the tool uses to calculate delays and transition times. Specifies the value obtained from the main library (the first library in the link path).

rc_slew_upper_threshold_pct_fall

Type: float

Specifies the characterization trip point (waveform measurement threshold) factor that the tool uses to calculate delays and transition times. Specifies the value obtained from the main library (the first library in the link path).

rc_slew_upper_threshold_pct_rise

Type: float

Specifies the characterization trip point (waveform measurement threshold) factor

that the tool uses to calculate delays and transition times. Specifies the value obtained from the main library (the first library in the link path).

resistance_unit_in_ohm

Type: float

Specifies the unit of resistance in the main library in farads. This attribute is read-only; you cannot change the setting.

source_file_name

Type: string

Specifies the name of the file from which the design was read. For example, the source_file_name of design TOP read in from /u/user/simple.db is /u/user/simple.db.

switching_power

Type: double

Specifies the switching power of the design in watts. It is the sum of the switching power of all the cells of the design.

switching_power_derate_factor

Type: float

Specifies power derating factors, specified using the set_power_derate command, that apply to the design.

temperature_max

Type: float

Specifies the ambient temperature value of the maximum or single operating condition for the design. The operating condition is defined in a library or by the create_operating_conditions command. To associate operating conditions with a design, use the set_operating_conditions command.

temperature min

Type: float

Specifies the ambient temperature value of the minimum operating condition for the design. The operating condition is defined in a library or by the create_operating_conditions command. To associate operating conditions with a design, use the set_operating_conditions command.

time_unit_in_second

Type: float

Specifies the unit of time in the main library in farads. This attribute is readonly; you cannot change the setting.

timestamp

Type: string

Specifies the timestamp for the current HyperScale run. This attribute applies to top and block designs.

total_power

Type: double

Specifies the total power of the design in watts. It is the sum of the total power of all the cells of the design.

tree_type_max

Type: string

Specifies the tree_type value of the maximum or single operating condition for the design. The operating condition is defined in a library or by the create_operating_conditions command. You associate operating conditions with a design using the set_operating_conditions command. The tree_type value is used in prelayout interconnect delay estimation, and can have a value of best_case, balanced_case, balanced_resistance (cmos2 only), or worst_case.

tree_type_min

Type: string

Specifies the tree_type value of the minimum operating condition for the design. The operating condition is defined in a library or by the create_operating_conditions command. You associate operating conditions with a design using the set_operating_conditions command. The tree_type value is used in prelayout interconnect delay estimation, and can have a value of best_case, balanced_case, balanced_resistance (cmos2 only), or worst_case.

violating_endpoints_max

Type: collection

Specifies the timing path endpoints that have maximum delay violations, sorted in order of increasing slack.

violating_endpoints_min

Type: collection

Specifies the timing path endpoints that have minimum delay violations, sorted in order of increasing slack.

voltage_max

Type: float

Specifies the voltage value of the maximum or single operating condition for the design. The operating condition is defined in a library or by the create_operating_conditions command. You associate operating conditions with a

design using the set_operating_conditions command. This attribute represents the supply voltage value for the operating condition.

voltage_min

Type: float

Specifies the voltage value of the minimum operating condition for the design. The operating condition is defined in a library or by the create_operating_conditions command. You associate operating conditions with a design using the set_operating_conditions command. This attribute represents the supply voltage value for the operating condition.

voltage_unit_in_volt

Type: float

Specifies the unit of voltage in the main library in farads. This attribute is readonly; you cannot change the setting.

wire load min block size

Type: float

Specifies the smallest hierarchical cell that has automatic wire load selection by area applied. If an automatic wire load selection group is specified as the default in the main library, or through the set_wire_load_selection_group command, it is applied to all hierarchical cells larger than the specified minimum block size.

wire_load_mode

Type: string

Specifies the wire load model used to compute wire capacitance, resistance, and area for nets in a hierarchical design that has different wire load models at different hierarchical levels. Allowed values:

- top (default) Uses the wire load model at the top hierarchical level.
- ullet enclosed Uses the wire load model on the smallest design that encloses a net completely.
- segmented Breaks the net into segments, one within each hierarchical level. In the segmented mode, each net segment is estimated using the wire load model on the design that encloses that segment. The segmented mode is not supported for wire load models on clusters. If no value is specified for this attribute, PrimeTime searches for a default in the first library in the link path. Set with the set_wire_load_model command.

wire_load_model_max

Type: string

Specifies the name of the design's wire load model for maximum conditions. Set with set_wire_load_model.

wire_load_model_min

Type: string

Specifies the name of the design's wire load model for minimum conditions. This attribute is not valid for single operating condition analysis. Set with

set_wire_load_model.

wire_load_selection_group_max

Type: string

Specifies the name of the design's wire load selection group for maximum conditions. Set with set_wire_load_selection_group.

wire_load_selection_group_min

Type: string

Specifies the name of the design's wire load selection group for minimum conditions. Set with set_wire_load_selection_group.

x_coordinate_max

Type: float

Specifies the maximum x-coordinate of the area occupied by the design.

x_coordinate_min

Type: float

Specifies the minimum x-coordinate of the area occupied by the design.

x_transition_power

Type: double

Specifies the dynamic power used during transitions from the unknown (X) state to a known state (0 or 1).

y_coordinate_max

Type: float

Specifies the maximum y-coordinate of the area occupied by the design.

y_coordinate_min

Type: float

Specifies the minimum y-coordinate of the area occupied by the design.

SEE ALSO

get_attribute(2)
help_attributes(2)
list_attributes(2)
report_attribute(2)
attributes(3)

disable_case_analysis

Specifies whether case analysis is disabled.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

When this variable is set to its default of <code>false</code>, constant propagation is performed in the design from pins either that are tied to a logic constant value or for those specified using the <code>case_analysis</code> command. For example, a typical design has several pins set to a constant logic value. By default, this constant value propagates through the logic to which it connects. When you set the <code>disable_case_analysis</code> variable to <code>true</code>, case analysis and constant propagation are not performed.

If you set the **disable_case_analysis_ti_hi_lo** variable to *true*, constant propagation from pins that are tied to a logic constant value are not performed.

To determine the current value of this variable, type the following:

printvar disable_case_analysis

SEE ALSO

remove_case_analysis(2)
report_case_analysis(2)
set_case_analysis(2)
disable_case_analysis_ti_hi_lo(3)

disable_case_analysis_ti_hi_lo

Specifies if logic constants should be propagated from pins that are tied to a logic constant value.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

When this variable is set to its default of *false*, constant propagation is performed from pins that are tied to a logic constant value. For example, a typical design has several pins set to a constant logic value. By default, this constant value propagates through the logic to which it connects. When you set this variable to *true*, constant propagation is not performed from these pins.

This current value of this variable does not alter the propagation of logic values from pins where the logic value has been set by the **set_case_analysis** command.

If you set the **disable_case_analysis** variable to *true*, all constant propagation is disabled regardless of the current value of the **disable_case_analysis_ti_hi_lo** variable.

To determine the current value of this variable, type the following:

printvar disable_case_analysis_ti_hi_lo

SEE ALSO

remove_case_analysis(2)
report_case_analysis(2)
set_case_analysis(2)
disable_case_analysis(3)

eco allow filler cells as open sites

Specifies whether physically-aware ECO commands treat filler cells as open sites.

TYPE

Boolean

DEFAULT

true

DESCRIPTION

The eco_allow_filler_as_open_sites variable controls whether physically-aware ECO commands treat filler cells as open sites.

Filler cells are defined in the LEF (Library Exchange Format) file. In the LEF File, the CLASS construct specifies the type of macro used in the design. CORE macros are used to specify standard cells used in the core area of the design. A CORE macro can be one of the following types: FEEDTHRU, TIEHIGH, TIELOW, SPACER, and ANTENNACELL. Physically-aware ECO commands treat LEF CORE macros of type SPACER and FEEDTHRU as filler cells.

By default, the **eco_allow_filler_cells_as_open_sites** variable is set to **true**, and physical ECO treats all filler cells as open sites.

To change the default behavior and ignore filler cells during physical ECO, set the eco_allow_filler_cells_as_open_sites variable to false.

You must set the eco_allow_filler_cells_as_open_sites variable before using the set_eco_options command. If you change the variable setting after using the set_eco_options command, the new setting has no effect on the physically-aware ECO behavior.

SEE ALSO

set_eco_options(2)

eco alternative area ratio threshold

Specifies the maximum allowable area increase when resizing a cell during the fixing process.

TYPE

float

DEFAULT

2.0

DESCRIPTION

This variable specifies the maximum allowable area increase when resizing a cell during the fixing process. By default, the cell size increase is limited to twice the area of the original cell. To override the default, set this variable to a positive value that specifies the maximum area increase as a ratio. If you want to resize without a maximum area limit, set the variable to 0.

Limiting the area increase can improve the timing predictability after physical implementation of an engineering change order (ECO), as greatly enlarged cells have a higher chance of perturbing the layout during incremental placement and routing. This can result in poor timing correlation after the implementation tool performs ECO changes.

SEE ALSO

fix_eco_drc(2)
fix_eco_timing(2)

eco_alternative_cell_attribute_restrictions

Specifies lib_cell attributes used to restrict cell sizing.

TYPE

string

DEFAULT

11 1

DESCRIPTION

This variable is used to restrict the choice of alternative library cells for the purposes of cell sizing. The variable accepts a whitespace delimited list of application or user-defined attributes on the <code>lib_cell</code> objects. A pair of library cells are considered equivalent if value of each of the attributes specified match. Note that the implicit cell equivalency checks performed by PrimeTime must also match. This variable affects all PrimeTime commands that perform cell sizing.

The following example of a usage model restricts cells to the same *area* (an application-defined attribute) and the same *family* (a user-defined attribute):

pt_shell> define_user_attribute -classes lib_cell -type string family
pt_shell> set eco_alternative_cell_attribute_restrictions "area family"

To determine the current value of this variable, type the following:

printvar eco_alternative_cell_attribute_restrictions

SEE ALSO

define_user_attribute(2)
get_alternative_lib_cells(2)
report_alternative_lib_cells(2)
set_user_attribute(2)
size_cell(2)

eco_enable_mim

Enables ECO with multiply intantiated modules (MIMs).

TYPE

Boolean

DEFAULT

false

DESCRIPTION

When this variable is set to **true**, the **fix_eco_timing**, **fix_eco_drc**, and **fix_eco_power** commands identify MIMs in the design and make same changes across the MIM instances.

If this variable is set to **true**, a PrimeTime-ADV license is checked out when fixing is performed.

For distributed multi-scenario analysis (DMSA), set this variable in the master.

For the detailed information about ECO with MIM, see the man pages of the fix_eco_timing, fix_eco_drc, and fix_eco_power commands.

SEE ALSO

fix_eco_timing(2)
fix_eco_drc(2)
fix_eco_power(2)
set_eco_options(2)
write_changes(2)

eco_enable_more_scenarios_than_hosts

Enables ECO fixing with more scenarios than available hosts.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

When this variable is set to **false** (the default), the **fix_eco_timing**, **fix_eco_drc**, and **fix_eco_leakage** commands require an equal number of scenarios and hosts.

To perform ECO fixing when the number of scenarios exceeds the number of available hosts, set the **eco_enable_more_scenarios_than_hosts** variable to **true**. However, the runtime and quality of results (QoR) might be affected because of limited resources.

SEE ALSO

fix_eco_drc(2)
fix_eco_leakage(2)
fix_eco_timing(2)

eco_estimation_output_columns

Specifies output columns to be printed by the **estimate_eco** command for nonverbose reporting.

TYPE

string

DEFAULT

{area stage_delay arrival slack}

DESCRIPTION

This variable controls which output columns are printed by the **estimate_eco** command for nonverbose reporting.

The following keywords are available:

- area Area of the specified lib_cell
- stage_delay Delay from the input pin of the current cell to the most slack-critical load pin
- arrival Arrival time at the most slack-critical load pin
- ullet slack Timing slack at the most slack-critical load pin
- transition Transition time at the most slack-critical load pin
- \bullet min_transition Worst min_transition design rule checking (DRC) for any pin in the estimated stage
- min_capacitance Worst min_capacitance DRC for any pin in the estimated stage
- max_transition Worst max_transition DRC for any pin in the estimated stage
- max_capacitance Worst max_capacitance DRC for any pin in the estimated stage
- max_fanout Worst max_fanout DRC for any pin in the estimated stage

The DRC keywords return the worst DRC value for all pins in the stage, including all load pins. For example, to see only area, slack, and maximum transition information, set the **eco_estimation_output_columns** variable to area slack max_transition.

To determine the current value of this variable, type one of the following:

printvar eco_estimation_output_columns

echo \$eco_estimation_output_columns

SEE ALSO

estimate_eco(2)

eco_instance_name_prefix

Specifies the prefix used for naming new cell instances that are created by the insert_buffer command.

TYPE

string

DEFAULT

U

DESCRIPTION

By default, when creating new instances, the **insert_buffer** command uses the following instance names: U1, U2, U3, and so on.

To specify a different instance name prefix, set the **eco_instance_name_prefix** variable according to the following rules:

- The first character must be A-Z or a-z.
- Subsequent characters must be A-Z, a-z, 0-9, or an underscore (_).

An instance number is appended to this prefix to form the new cell name. If the resulting cell name is already used, the instance number is incremented until an unused instance name is found. Changing the value of this variable does not affect the current value of the instance number.

In the distributed multi-scenario analysis (DMSA) flow, specify the prefix name by setting this variable in the master. The tool uses the variable setting in the master regardless of the variable setting in the slaves.

EXAMPLES

Consider the case where the engineering change order (ECO) is made during the second iteration of timing closure. You can set this variable so that newly-created buffer and inverter instances are named in an easily-identifiable manner. For example,

```
pt_shell> set eco_instance_name_prefix {Ueco2_}
Ueco2_
pt_shell> insert_buffer U2/Y slow/BUFX2
Information: Inserted 'Ueco2_1' at 'U2/Y'. (NED-046)
{"Ueco2_1"}
pt_shell> insert_buffer U2319/A slow/BUFX2
Information: Inserted 'Ueco2_2' at 'U2/A'. (NED-046)
{"Ueco2_2"}
```

SEE ALSO

insert_buffer(2)
eco_net_name_prefix(3)

eco_leakage_exclude_unconstrained_cells

Specifies whether to exclude unconstrained cells during the leakage recovery.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

This variable specifies whether to exclude unconstrained cells during leakage recovery. When this variable is set to **false** (the default), PrimeTime can swap unconstrained cells with more preferred library cells during leakage recovery to maximize leakage power reduction.

In the distributed multi-scenario analysis flow:

- A cell is considered to be unconstrained only if it is unconstrained across all scenarios. If the cell is constrained in at least one scenario, the cell is considered to be constrained.
- ullet You must set this variable in the master. The tool honors the variable setting only in the master and ignores the variable setting in the slaves.

SEE ALSO

fix_eco_leakage(2)

eco_net_name_prefix

Specifies the prefix used for naming nets created by the insert_buffer command.

TYPE

string

DEFAULT

net

DESCRIPTION

By default, when creating new nets, the **insert_buffer** command uses the following net names: net1, net2, net3, and so on.

To specify a different net name prefix, set the **eco_net_name_prefix** variable according to the following rules:

- The first character must be A-Z or a-z.
- Subsequent characters must be A-Z, a-z, 0-9, or an underscore (_).

A net number is appended to this prefix to form the new net name. If the resulting net name is already used, the net number is incremented until an unused net name is found. Changing the value of this variable does not affect the current value of the net number.

In the distributed multi-scenario analysis (DMSA) flow, specify the prefix name by setting this variable in the master. The tool uses the variable setting in the master regardless of the variable setting in the slaves.

EXAMPLES

Consider a case where the engineering change order (ECO) changes are being made during the second iteration of timing closure. You can set this variable so that newly-created buffer and inverter nets are named in an easily-identifiable manner. For example,

```
pt_shell> set eco_net_name_prefix {NETeco2_}
NETeco2_
pt_shell> insert_buffer U2/Y slow/BUFX2
Information: Inserted 'U1' at 'U2/Y'. (NED-046)
{"U1"}
pt_shell> all_connected [get_pins U1/Z]
{"NETeco2_1"}
```

SEE ALSO

insert_buffer(2)
eco_instance_name_prefix(3)

eco_power_exclude_unconstrained_cells

Specifies whether to exclude unconstrained cells during the power recovery.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

This variable specifies whether to exclude unconstrained cells during power recovery. When this variable is set to **false** (the default), PrimeTime can size unconstrained cells with more preferred library cells during power recovery to maximize power reduction.

In the distributed multi-scenario analysis flow:

- A cell is considered to be unconstrained only if it is unconstrained across all scenarios. If the cell is constrained in at least one scenario, the cell is considered to be constrained.
- ullet You must set this variable in the master. The tool honors the variable setting only in the master and ignores the variable setting in the slaves.

SEE ALSO

fix_eco_power(2)

eco_report_unfixed_reason_max_endpoints

Specifies the maximum number of violating endpoints listed in the unfixed reason report generated by the **fix_eco_timing** command.

TYPE

integer

DEFAULT

0

DESCRIPTION

This variable specifies the maximum number of violating endpoints listed in the unfixed reason report generated by the **fix_eco_timing** command. By default, the unfixed reason report is turned off. To enable the unfixed reason report, set this variable to a positive number. For the DMSA flow, you need to set this variable at the master instead of at the slave.

SEE ALSO

fix_eco_timing(2)

eco_strict_pin_name_equivalence

Specifies whether only cells with identical pin names are equivalent for cell sizing.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

If this variable is set to **false** (the default), the tool can size cells even when the pin names of the cells are not identical. The tool uses other library cell information to match the pins of each cell.

In some cases, this behavior might not be desirable. If you set this variable to **true**, the tool considers cells to be equivalent only when the pin names on each cell match exactly.

SEE ALSO

get_alternative_lib_cells(2)
report_alternative_lib_cells(2)
size_cell(2)

eco_write_changes_prepend_libfile_to_libcell

Prepends link library file name information to library cell references in the **write_changes** command change list.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

When this variable is set to its default of **false**, references to library cells in the **write_changes** command output contains only the library name and reference cell name information. For example,

```
pt_shell> write_changes
create_cell {U1} {slow/BUFX1}
insert_buffer [get_pins {U2320/Y}] slow/BUFX4 -new_net_names {net1} -
new_cell_names {U2}
size_cell {U2} {slow/BUFX2}
```

When you set this variable to **true**, the library's file name information is prepended to the library name to fully specify the library cell reference. For example,

```
pt_shell> write_changes
create_cell {U1} {slow.db:slow/BUFX1}
insert_buffer [get_pins {U2320/Y}] slow.db:slow/BUFX4 -new_net_names {net1} -
new_cell_names {U2}
size_cell {U2} {slow.db:slow/BUFX2}
```

This can be useful in multilibrary flows, such as voltage islands, to fully specify the library that should be used to link the new instances. Only the library file name itself is prepended; the full file system path to the library is not included.

Note that this variable controls whether the library file name information is saved at the time of the ECO operation. Changing the value of the variable does not modify the **create_cell**, **insert_buffer**, or **size_cell** command, which has already been executed and recorded.

Note that variable has no impact if the **eco_write_changes_prepend_libname_to_libcell** variable is set to **false**. In this case, neither library name nor library file name are prepended.

SEE ALSO

```
create_cell(2)
insert_buffer(2)
size_cell(2)
```

eco_write_changes_prepend_libfile_to_libcell(3)

eco_write_changes_prepend_libname_to_libcell

Prepends link library information to library cell references in the **write_changes** change list.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

When you set this variable to **true**, references to library cells in the **write_changes** output contain library name and reference cell name information:

By default, the library's name is not prepended to the cell name:

```
pt_shell> write_changes
create_cell {U1} {BUFX1}
insert_buffer [get_pins {U2320/Y}] BUFX4 -new_net_names {net1} -new_cell_names {U2}
size_cell {U2} {BUFX2}

When this variable is set to true, the library's name is prepended to the cell name:
pt_shell> write_changes
create_cell {U1} {slow/BUFX1}
insert_buffer [get_pins {U2320/Y}] slow/BUFX4 -new_net_names {net1} -
new_cell_names {U2}
```

Note that the variable controls whether the library name information is saved at the time of the engineering change order (ECO) operation. Changing the value of this variable does not modify the **create_cell**, **insert_buffer**, or **size_cell** command that has already been executed and recorded.

SEE ALSO

size_cell {U2} {slow/BUFX2}

```
create_cel1(2)
insert_buffer(2)
size_cel1(2)
eco_write_changes_prepend_libfile_to_libcel1(3)
```

enable_golden_upf

Enables the golden UPF flow.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

When you set this variable to **true**, PrimeTime supports the golden UPF flow.

SEE ALSO

load_upf(2)

enable license auto reduction

Determines whether or not the master returns licenses to the license server after a slave has finished using them.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

When a slave finishes processing a task, it returns the licenses it used to the master. When the **enable_license_auto_reduction** variable is set to its default of **false**, the master keeps the licenses checked out for future slave usage. When you set this variable to **true**, the master returns the licenses it receives from the slaves back to the license server unless another slave has already requested usage of that license.

The enable_license_auto_reduction variable should be enabled with care. When the master returns the licenses to the license server it might not be able to acquire them again. This reduces the number of slaves that can execute concurrently leading to a degradation in performance during the subsequent analysis.

The enable_license_auto_reduction variable only has an impact if the master was launched with incremental license handling enabled. Incremental license handling can be enabled by setting the SNPSLMD_ENABLE_INCREMENTAL_LICENSE_HANDLING UNIX environmental variable to 1.

To activate automatic license reduction, set the variable to true.

pt_shell> set_app_var enable_license_auto_reduction true

enable_rule_based_query

Enables or disables rule-based matching.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

When this variable is set to **true**, rule-based matching is enabled. However, you must run the **set_query_rules** command first. If you set this variable to **true** without running the **set_query_rules** command first, the default query rules are used.

When this variable is set to **true**, the runtime for the query might be slower. Disable rule-based matching when it is no longer needed.

SEE ALSO

set_query_rules(2)

env_variables

Specifies the hierarchical boundary check violation type shown by **report_constraint** in the HyperScale flow.

DESCRIPTION

This is a non_auto_fixable violation. An **env_variables** violation means that PrimeTime detected some differences in the environment variables set between block-and top-level analysis. The tool does not check all variables, but only those application-defined Tcl variables affect the results (QoR) of the timing analysis are checked.

WHAT NEXT

You must resolve the difference in variable settings. Consistent settings of environment variables are required to ensure consistent results for the timing analysis.

EXAMPLES

The following example shows verbose report of simple difference of top level enabling CCS calculation while block level used non-CCS -

pt_shell> report_constraint -boundary_check_inc {env_variables} -all_vio -verbose

Report : constraint

-verbose Design : wrapper

•••

HyperScale constraints report

Constraint: env_variables

Instance	Attribute	Block	Тор
core2	rc_driver_model_mode	basic	advanced

SEE ALSO

report_constraint(2)
non_auto_fixable(3)

extract_model_capacitance_limit

Defines the maximum bound on the capacitance value for output ports of the netlist.

TYPE

float.

DEFAULT

64

DESCRIPTION

Specifies the maximum permissible capacitance (load) at an output port. The extract_model command characterizes circuit timing from zero to the value specified by this variable. Setting a tight capacitance bound through this variable improves the accuracy of the extracted delay tables for a range of anticipated capacitive load. If a gate in the design does not have a max_capacitance attribute in its library definition, the extract_model command uses the value of the extract_model_capacitance_limit variable when adding a max_capacitance design rule attribute to output pins of the model. If the design rule is already defined in library, the extract_model_capacitance_limit variable is used to establish a more constraining design rule in the resulting timing model.

SEE ALSO

```
extract_model(2)
extract_model_clock_transition_limit(3)
extract_model_data_transition_limit(3)
extract_model_num_capacitance_points(3)
```

extract_model_clock_latency_arcs_include_all_registers

Determines whether all clock paths are included in the computation when creating clock tree latency or clock insertion delay arcs in the extracted timing models (ETM).

TYPE

string

DEFAULT

true

DESCRIPTION

If you set this variable to **false**, when extracting the clock tree latency, or clock insertion delay arcs, the PrimeTime model-generating commands traverse only the clock tree paths to the boundary registers. If this variable is set to **true** (the default), all clock tree paths, including those to the internal registers, are traversed.

This variable is effective only if the extract_model_with_clock_latency_arc variable is set to true.

The only modeling commands affected by this variable is the **extract_model** command. All formats of the extracted models are affected.

SEE ALSO

extract_model(2)
extract_model_with_clock_latency_arcs(2)
report_clock_timing(2)

extract model clock transition limit

Defines the maximum bound on the transition time (slew) for ports that transitively drive the CLK pins of registers.

TYPE

float

DEFAULT

5

DESCRIPTION

Defines the maximum bound (in nanoseconds) on the transition time (slew) for ports that transitively drive the CLK pins of registers. Extracted timing tables are characterized for a transition range from zero to the specified bound. Specifying a tight bound for this variable improves the accuracy of extracted timing tables for a specified transition time range.

If a gate in the design whose input pin is connected to a clock port does not have a max_transition design rule in its library definition, the **extract_model** command uses the value of the **extract_model_data_transition_limit** variable when defining a max_transition design rule for the input port. If the design rule is already defined in library, this variable is used to establish a more constraining design rule in the resulting timing model.

SEE ALSO

```
extract_model(2)
extract_model_capacitance_limit(3)
extract_model_data_transition_limit(3)
extract_model_num_capacitance_points(3)
extract_model_num_clock_transition_points(3)
extract_model_num_data_transition_points(3)
```

extract model data transition limit

Defines the maximum bound on the transition time (slew) for ports that transitively drive the D pins of registers.

TYPE

float

DEFAULT

5

DESCRIPTION

Defines the maximum bound on the transition time (slew) for ports that transitively drive the D pins of registers. Extracted timing tables are characterized for a transition range from zero to the specified bound. Specifying a tight bound for this variable improves the accuracy of extracted timing tables for a specified transition time range.

If a gate in the design whose input pin is connected to an input port does not have a max_transition design rule in its library definition, the **extract_model** command uses the value of the **extract_model_data_transition_limit** variable when defining a max_transition design rule for the input port. If the design rule is already defined in library, then this variable is used to establish a more constraining design rule in the resulting timing model.

SEE ALSO

```
extract_model(2)
extract_model_capacitance_limit(3)
extract_model_clock_transition_limit(3)
extract_model_num_capacitance_points(3)
extract_model_num_clock_transition_points(3)
extract_model_num_data_transition_points(3)
```

extract_model_db_naming_compatibility

Determines whether the library name used in the .db format extracted model (ETM) should maintain the same naming style as in previous releases.

TYPE

string

DEFAULT

true

DESCRIPTION

ETMs generated by PrimeTime can be written in either .lib (Liberty) or .db (Synopsys database) format. Historically, the naming of the library in these two formats output can be different. The .lib format uses the string specified for the -output option; while the library naming of the .db format has been using the design name of the block being extracted. When this variable is set to its default of true, the above behavior is unchanged for backward compatibility.

If you set this variable to false, the .db format naming follows the .lib format. For example, both formats use the value specified for the -output option. This might improve scripting convenience when both the .lib and .db formats ETM models are mixed in the flow.

To determine the current value of this variable, type the following:

printvar extract_model_db_naming_compatibility

SEE ALSO

extract_model(2)

extract_model_enable_report_delay_calculation

Determines report delay calculation to be performed on the timing arcs contained in models.

TYPE

string

DEFAULT

true

DESCRIPTION

When you set this variable to *false*, the models generated by PrimeTime model extraction do not allow report delay calculation to be performed on the timing arcs contained in models. The default value is *true*. This is enforceable only for the Synopsys database (.db) format output. For Liberty (.lib) format models, you can always modify the files before compiling them to enable or disable the feature of the resulting library.

To determine the current value of this variable, type the following:

printvar extract_model_enable_report_delay_calculation

SEE ALSO

extract_model(2)
report_delay_calculation(2)

extract_model_gating_as_nochange

Controls the conversion from clock-gating setup and hold arcs into no-change arcs in the extracted model.

TYPE

string

DEFAULT

false

DESCRIPTION

When you set this variable to **true**, the clock gating setup and hold constraints are modeled as no-change arcs on the extracted model. When this variable is set to **false** (the default), clock gating checks are represented as separate setup and hold constraints.

This variable affects models in all output formats, such as the Synopsys database (.db) and Liberty (.lib) formats.

SEE ALSO

extract_model(2)
extract_model_capacitance_limit(3)

extract_model_include_ideal_clock_network_latency

Use this variable to control the behavior of accounting user-defined network latencies for ideal clocks in the extracted timing models (ETM). When this variable is set to its default of false, ETMs do not account for any network latency for ideal clock trees, meaning delays to registers clocked by ideal clocks are always treated as 0.0 in the delay arcs.

TYPE

string

DEFAULT

false

DESCRIPTION

When you set this variable to *true*, the PrimeTime model extraction uses the the user-defined network latency for ideal clock paths leading to registers. This impacts the delay tables created for constraint arcs such as setup, hold from the ideal clock port to data input ports, as well as sequential rising_edge and falling_edge delay arcs from ideal clock ports to output ports. It also impacts the clock insertion delay arcs created in the model if extraction of such arcs are enabled by the **extract_model_with_clock_latency_arcs** variable.

When this variable is set to the default of *false*, the extracted models treat ideal clock paths as zero delay in creating timing arcs, you are expected to re-apply the same clock network latency values when the model is used. This has been the same behavior of model extraction since PrimeTime version V-2004.06 and later releases.

The only modeling command affected by this variable is the **extract_model** command. All formats of the extraced models are affected.

To determine the current value of this variable, type the following:

printvar extract_model_include_ideal_clock_network_latency

SEE ALSO

extract_model(2)
extract_model_with_clock_latency_arcs(3)

extract_model_include_upf_data

Determines if the UPF data is extracted or merged in the models.

TYPE

string

DEFAULT

false

DESCRIPTION

When you set this variable to *true*, the models generated by PrimeTime model extraction or merging contains UPF data reflecting the UPF data existing in the original design or models. The default value is *false*.

To determine the current value of this variable, type the following:

printvar extract_model_include_upf_data

SEE ALSO

extract_model(2)
merge_models(2)

extract_model_keep_inferred_nochange_arcs

Controls whether to keep PrimeTime inferred nochange relationships as nochange timing arcs in the extracted model.

TYPE

string

DEFAULT

false

DESCRIPTION

There are two ways for PrimeTime to perform a nochange constraint check between a data and a clock signal at a cell. The standard mechanism come explicitly from the library, when the timing arcs are defined as nochange timing types. The second mechanism is implicit. When interpreting cells based on its library arc types, PrimeTime can detect that between a data pin and a reference clock pin, there are pair-wise setup and hold arcs defined relative to the opposite edges of the clock signal, and the arcs do not form a standard edge-triggered regular flip-flop and also do not form a level-sensitive latch, PrimeTime may infer nochange relationship for the arc pair. For example, a setup_clock_rise and hold_clock_fall arc pair implies a nochange_clock_high check, meaning the data signal should be stable during the high pulse of the reference clock signal. This can be regarded as PrimeTime overrides the library defined arc types and treats the pair as forming a nochange type constraints instead of regular simple setup and hold.

In general, the extracted timing model (ETM) gives precedence to the library-defined timing types. This means, ETM always extracts those explicitly defined nochange arcs as nochange arcs in the model. For those implicitly inferred nochange arcs, by default, ETM extracts them as regular setup and hold arcs.

When you set this variable to *true*, model extraction aligns with PrimeTime timing analysis, detect those implicit nochange relationships, and overrides the setup/hold arc types as nochange the same way as timing analysis does. In certain special path or arc configuration, this alignment provides better match between timing analysis with the original netlists and with the extracted model during model validation. The default value is *false*.

This variable affects models in all output formats, such as Synopsys database (.db) and Liberty (.lib) format.

To determine the current value of this variable, type the following:

printvar extract_model_keep_inferred_nochange_arcs

SEE ALSO

extract_model(2)

extract_model_lib_format_with_check_pins

Determines if PrimeTime model extraction should write the internal check pins created for Synopsys .db format models explicitly in the .lib format model files.

TYPE

string

DEFAULT

false

DESCRIPTION

When you set this variable to *true*, the .lib format model files generated by PrimeTime model extraction has the same set of internal check pins that are created in the .db format models under certain conditions so that the PrimeTime timing engine correctly interprets the timing models. The default value is *false*. This might mean that the check pins need to be created by the down stream tools that interpret the .lib model files.

To determine the current value of this variable, type the following:

printvar extract_model_lib_format_with_check_pins

SEE ALSO

extract_model(2)
report_delay_calculation(2)

extract_model_merge_clock_gating

Indicates whether to merge clock gating setup and hold constraints with only nonclock gating clock constraints.

TYPE

string

DEFAULT

false

DESCRIPTION

When you set this variable to *true*, the PrimeTime **extract_model** command merges clock gating setup and hold constraints with nonclock gating clock constraints only keeping the most critical setup and hold constraints for any combination of input pin and clock edge. Even when the most critical constraint was originated from a clock gating constraint, the model constraint is not labeled as a clock gating constraint.

If you intend to use the generated models with a third-party tool that does not accept multiple setup or hold constraint between the same input pin and clock edge, set this variable to *true*. When using models with Synopsys tools, ensure this variable is set to its default of *false*.

To determine the current value of this variable, type the following:

printvar extract_model_merge_clock_gating

SEE ALSO

extract_model(2)

extract_model_noise_iv_index_lower_factor

Controls the scale factor of the minimum index value used to create a steady-state current table, such as the I-V curve.

TYPE

float

DEFAULT

-1

DESCRIPTION

This variable controls the scale factor of the minimum index value used to create a steady-state current table (for example, I-V curve). This variable is a scale factor that is multiplied by VDD (the power supply voltage). For example, if VDD is 1.8, the minimum voltage used is -1.0*1.8 = -1.8.

SEE ALSO

```
extract_model(2)
report_noise(2)
extract_model_clock_transition_limit(3)
extract_model_data_transition_limit(3)
extract_model_noise_iv_index_upper_factor(3)
extract_model_num_clock_transition_points(3)
extract_model_num_data_transition_points(3)
extract_model_num_noise_width_points(3)
```

extract_model_noise_iv_index_upper_factor

Controls the scale factor of the minimum index value used to create a steady-state current table, such as the I-V curve.

TYPE

float

DEFAULT

2

DESCRIPTION

Controls the scale factor of the maximum index value used to create a steady-state current table, such as the I-V curve. This variable is a scale factor that is multiplied by VDD (the power supply voltage). For example, if VDD is 1.8, the maximum voltage used is 2.0*1.8 = 3.6.

SEE ALSO

```
extract_model(2)
report_noise(2)
extract_model_clock_transition_limit(3)
extract_model_data_transition_limit(3)
extract_model_noise_iv_index_lower_factor(3)
extract_model_num_clock_transition_points(3)
extract_model_num_data_transition_points(3)
extract_model_num_noise_width_points(3)
```

extract_model_noise_width_points

Selects the exact noise width points of extracted noise immunity tables.

TYPE

string

DEFAULT

"" (empty string)

DESCRIPTION

Selects the exact noise width points of extracted noise immunity tables. The tool uses this variable only when you use the **extract_model -noise** command, and PrimeTime SI selects the library's noise immunity table for detecting noise on the input ports.

The value of this variable is a string of spaced floating values. For example,

set extract_model_noise_width_points "0.1 0.2 0.5 1.0"

```
extract_model(2)
report_noise(2)
extract_model_clock_transition_limit(3)
extract_model_data_transition_limit(3)
extract_model_num_clock_transition_points(3)
extract_model_num_data_transition_points(3)
extract_model_num_noise_width_points(3)
```

extract_model_num_capacitance_points

Controls the size of extracted timing tables by defining the number of capacitance (load) points in these tables.

TYPE

integer

DEFAULT

5

DESCRIPTION

Controls the size of extracted timing tables by defining the number of capacitance (load) points in these tables.

```
extract_model(2)
extract_model_capacitance_limit(3)
extract_model_clock_transition_limit(3)
extract_model_data_transition_limit(3)
extract_model_num_clock_transition_points(3)
extract_model_num_data_transition_points(3)
```

extract_model_num_clock_transition_points

Controls the size of extracted timing tables by defining the number of clock transition time (slew) points in these tables.

TYPE

integer

DEFAULT

5

DESCRIPTION

Controls the size of extracted timing tables by defining the number of clock transition time (slew) points in these tables.

```
extract_model(2)
extract_model_capacitance_limit(3)
extract_model_clock_transition_limit(3)
extract_model_data_transition_limit(3)
extract_model_num_data_transition_points(3)
extract_model_num_capacitance_points(3)
```

extract_model_num_data_transition_points

Controls the size of extracted timing tables by defining the number of data transition time (slew) points in these tables.

TYPE

integer

DEFAULT

5

DESCRIPTION

Controls the size of extracted timing tables by defining the number of data transition time (slew) points in these tables.

```
extract_model(2)
extract_model_capacitance_limit(3)
extract_model_clock_transition_limit(3)
extract_model_data_transition_limit(3)
extract_model_num_clock_transition_points(3)
extract_model_num_capacitance_points(3)
```

extract model num noise iv points

Controls the size of extracted noise steady-state current tables, for example I-V curve, by defining the number of index, such as voltage, points in these tables.

TYPE

integer

DEFAULT

10

DESCRIPTION

Controls the size of extracted noise steady-state current tables, such as I-V curve, by defining the number of index (for example, voltage) points in these tables.

The tool uses this variable only when you use the **extract_model -noise** command, and PrimeTime SI selects the library's steady-state current tables for detecting noise on the output and inout ports.

```
extract_model(2)
report_noise(2)
extract_model_clock_transition_limit(3)
extract_model_data_transition_limit(3)
extract_model_noise_iv_index_lower_factor(3)
extract_model_noise_iv_index_upper_factor(3)
extract_model_num_clock_transition_points(3)
extract_model_num_data_transition_points(3)
extract_model_num_noise_width_points(3)
```

extract_model_num_noise_width_points

Controls the size of extracted noise immunity tables by defining the number of noise width points in these tables.

TYPE

int

DEFAULT

5

DESCRIPTION

Controls the size of extracted noise immunity tables by defining the number of noise width points in these tables.

The tool uses this variable only when you use the **extract_model -noise** command, and PrimeTime SI selects the library's noise immunity tables for detecting noise on the input ports.

```
extract_model(2)
report_noise(2)
extract_model_clock_transition_limit(3)
extract_model_data_transition_limit(3)
extract_model_noise_width_points(3)
extract_model_num_clock_transition_points(3)
extract_model_num_data_transition_points(3)
```

extract_model_single_pin_cap

This variable provides backward compatibility with the introduction of the minimum, maximum, rise, and fall specific pin capacitances to account for Miller effect. When the variable is set to its default of **true**, the models extracted keep only a single capacitance value for a pin. The capacitance written is the maximum of all the minimum, maximum, rise, and fall values.

TYPE

string

DEFAULT

true

DESCRIPTION

This variable is needed to deal with libraries accounting for Miller Effect by having different minimum, maximum, rise, and fall capacitance values for pins of library cells. The actual timing arcs extracted is not impacted by this variable and still accounts for the Miller effect if it is available in the library and applicable in the analysis condition. For minimum and maximum paths and rise and fall transitions, the pin capacitances used to calculate the path delay are different if they are different in the library and the analysis type is not "single" operating condition.

When you set this variable to **false** and you are using the .lib and .db file formats, different minimum, maximum, rise, and fall pin capacitance values are extracted, if available and applicable. These values are written as per the .lib and .db syntax.

The only modeling command affected by this variable is the extract_model command.

SEE ALSO

extract model(2)

extract_model_single_pin_cap_max

Provides a method to write only minimum capacitance values in a model that is in single capacitance mode. If the <code>extract_model_single_pin_cap</code> variable is set to its default of <code>true</code>, the maximum capacitance is written to the model. If this variable is set to <code>false</code>, the minimum capacitance is written to the model.

TYPE

string

DEFAULT

true

DESCRIPTION

This variable is needed to deal with libraries accounting for Miller Effect by having different minimum, maximum, rise, and fall capacitances for pins of library cells. The actual timing arcs extracted is not impacted by this variable and still accounts for the Miller effect, if available in the library and applicable in the analysis condition. For minimum and maximum paths and rise and fall transitions, the pin capacitances used to calculate the path delay are different if they are different in the library and the analysis type is not a "single" operating condition.

This variable only effects the model if the <code>extract_model_single_pin_cap</code> variable is set to its default of <code>true</code>. If this variable is <code>true</code> and the minimum values if this variable is set to <code>false</code>, the single capacitance written are the maximum values.

When the variable is *false* and in .lib and .db formats, different minimum, maximum, rise, and fall pin capacitance are extracted, if available and applicable. These values are written as per the .lib and .db syntax.

The only modeling command affected by this variable is the extract_model command.

To determine the current value of this variable, type the following:

printvar extract_model_single_pin_cap_max

SEE ALSO

extract_model(2)
extract_model_single_pin_cap(3)

extract model split partial clock gating arcs

Controls whether to split the incomplete clock gating check setup and hold arcs in the extracted timing model (ETM).

TYPE

string

DEFAULT

false

DESCRIPTION

When the value is set to its default of *false*, all clock gating checks are merged together and attached to the same pin.

When you set this variable to *true* and model extraction detects clock gating setup and hold constraints that cannot be paired together, a seperate internal check pin is created to avoid difference in timing analysis with the model in PrimeTime.

This variable affects models in all output formats, such as the Synopsys database (.db) and Liberty (.lib) formats.

Standard clock gating constraint is essentially a no-change check to ensure that the active clock pulses are not clipped by the gating control signal. Therefore, setup and hold arcs need to be paired to check against opposite edges of the active clock pulse. For example, a setup on clock rise arc needs to be paired with a hold on clock fall edge to ensure no clipping of the positive clock pulse by the gating signal. However, there is no explicit syntax support in the Library to define such arc pairing. Therefore, the pairing must occur automatically by PrimeTime when lirary cell timing arcs are analyzed. Consequently, this pair-wise relationship between setup and hold also determines the clock edges/cycles to be used when performing the checks.

In particular, when setup check present, the hold check is performed on the edge whose opposit edege has been pre-chosen as the most constraining or setup analysis. In cases where a proper pairing relationship cannot be established among the arcs, PrimeTime treats the missing part as not being constrained. If the setup check is missing, hold is used as the primary constaint in choosing the most constaining edge.

As a compact timing model, ETM retains the most constraining relationship exists between an input port and its related clock port. There are many paths and endpoints that contribute to the constraints between them. ETM must evaluate the worst-case and lump all the originally separate clock gating checks existed in pair but at different cells in the netlist into simple setup/hold arcs all between the same input and clock of the macro library cell. In doing so, the details of the original arc and path pairing relationship is lost, resulting in potentially different arc pairing when the ETM is used versus during netlist timing. Consequently, model validation may show a mismatch dur to differen clock edges are used for the

orginally mis-pairing check. The difference arises most commonly when:

- The original setup and hold arcs in the library cells in the netlist are not standard clock-gating checks. For example, they are defined to be the same clock edge.
- There are non-unate clock paths reaching the same cell, or a mixture of inverting and non-inverting clock paths reaching different gating check cells.

To retain the original arc relationships without the standard syntax support in Liberty to define arc pairing, internal pins need to be introduced to force split of different classes of pairing on to different pins. This arc seperation controls the automatic pairing process when ETM is used in PrimeTime, thus reproducing the original timing behavior existed in the netlist.

To determine the current value of this variable, type the following:

printvar extract_model_split_partial_clock_gating_arcs

SEE ALSO

extract_model(2)
extract_model_capacitance_limit(3)

extract_model_status_level

Controls the message displaying for progress of the model extraction process.

TYPE

string

DEFAULT

none

DESCRIPTION

Controls the number of progress messages displayed during the timing model extraction process. The allowed values are the default of none, low, medium, and high.

When set to none, no messages are displayed. When set to low, medium, or high, the progress of the model extraction is reported.

The number of messages varies based on the value of the variable, as follows:

- When set to *low*, messages are displayed at the beginning of major phases of the **extract_model** command.
- When set to *medium*, all messages for *low* are displayed. Additionally, messages are displayed at the beginning of extraction subphases that may involve significant processing time.
- When set to high, all messages for medium are displayed. Additionally, percent complete messages are displayed for the long running subphases.

To determine the current value of this variable, type one of the following:

printvar extract_model_status_level

echo \$extract_model_status_level

SEE ALSO

extract_model(2)

extract_model_suppress_three_state

Determines report delay calculation to be performed on the timing arcs contained in models.

TYPE

string

DEFAULT

false

DESCRIPTION

When you set this variable to **true**, the generated models do not contain the **is_three_state** pin attribute.

The extract_model command adds the is_three_state pin attribute to the .lib models. The attribute is added for pins that are driven by three state logic. This allows for the extracted models to be used along with other three state drivers. The tool assumes that only one of the three state drivers is driving at a time.

SEE ALSO

extract_model(2)

extract_model_upf_supply_precedence

Controls the precedence of **set_port_attributes**, **set_related_supply_net**, and netlist logic in determining the related_power_pin and related_ground_pin attributes of a pin in an ETM.

TYPE

string

DEFAULT

netlist

DESCRIPTION

This variable controls how the values are determined for the related_power_pin and related_ground_pin attributes. Set this variable to one of the following values:

- **netlist** (the default) Specifies the following precedence (from highest to lowest):
- 1. Netlist logic
- 2. **set_port_attributes -receiver_supply** for input and **set_port_attributes -driver_supply** for output
- 3. Primary supply net of the power domain
- internal Specifies the following precedence (from highest to lowest):
- 1. set_port_attributes -receiver_supply for input and set_port_attribute driver_supply for output
- 2. Netlist logic
- 3. Primary supply net of the power domain
- external Specifies the following precedence (from highest to lowest):
- 1. **set_port_attributes -driver_supply** for input and **set_port_attributes -receiver_supply** for output
- 2. set_related_supply_net
- 3. Netlist logic
- 4. Primary supply net of the power domain

SEE ALSO

extract_model(2)
set_port_attributes(2)
set_related_supply_net(2)

extract model use conservative current slew

Enables or disables the adjustment with the current context slew if it is more conservative during the extraction of a timing path. The adjusted models model the netlist behavior better if the netlist is in the worst-slew propagation mode.

TYPE

string

DEFAULT

false

DESCRIPTION

When this variable is set to **false**, no adjustment is made in the extraction, and the models created are the same as before extraction. When you set the variable to **true**, the extracted tables are adjusted with the current context slew, if it is more conservative to do so. This results in a model that generally passes the model validation better if the netlist is also timed in the worst-slew propagation mode. The adjusted model is generally more pessimistic compare to the model extracted when the variable is set to **false**.

The only modeling command affected by this variable is the **extract_model** command. All formats of the extraced models are affected.

SEE ALSO

extract_model(2)

extract model with 3d arcs

Enables or disables creating models contain arcs with three-dimentional delay and transition tables.

TYPE

string

DEFAULT

true

DESCRIPTION

When this variable is set to its default of *true*, the PrimeTime model-generating commands attempt to merge certain output-to-output delays, clock-to-output, or both arcs into three-dimensional arcs with related_output_load as the third variable in the delay table, transition table, or both tables.

When you set this variable to *false*, the model keeps all output-to-output, clock-to-output, or both constraint arcs as they are, which is the default behavior of model extraction for PrimeTime version T-2002.09 and earlier releases.

The only modeling command affected by this variable is the **extract_model** command. All formats of the extraced models are affected.

If your downstream tools do not know how to handle timing arcs with three-dimensional delay tables, set this variable to *false* before extracting the timing model.

To determine the current value of this variable, type the following:

printvar extract_model_with_3d_arcs

SEE ALSO

extract_model(2)

extract model with clock latency arcs

Enables or disables creating clock tree latency, or clock insertion delay arcs in extracted timing models (ETM).

TYPE

string

DEFAULT

false

DESCRIPTION

When you set this variable to **true**, the PrimeTime model-generating commands traverse all the clock tree paths, compute the insertion delay of the paths, and create clock latency arcs in the model. Note clock insertion delay is the path delay measured between clock source and the destination registers, constraints from such as clock-gating cells are not considered.

When this variable is set to its default of **false**, the extracted models do not have clock insertion delay arcs in them. This is the default behavior of model extraction for PrimeTime version U-2003.03 and earlier releases.

The only modeling command affected by this variable is the **extract_model** command. All formats of the extracted models are affected.

If you extracted models with clock latency arcs in them and the format of the models is .lib, you are required to use the Library Compiler version V-2003.12 or later to compile the model.

The clock latency arcs are meant to be used by tools such as Astro and Physical Compiler to compensate and balance clock tree skews at chip level. Those clock latency arcs in the models are also respected by the **report_clock_timing** PrimeTime command when reporting the clock tree latency and skews. Commands such as the **report_delay_calculation**, **set_timing_derate**, **set_annotated_delay**, and **get_timing_arcs** commands also recognize the new insertion delay arcs.

```
extract_model(2)
report_clock_timing(2)
extract_model_clock_latency_arcs_include_all_registers(3)
```

extract_model_with_min_max_delay_constraint

Enables or disables creating models contain set_min/max_delay constraints.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

When this variable is set to its default value of <code>false</code>, it indicates that the PrimeTime model-generating commands ignore all of the <code>set_min_delay</code> and <code>set_max_delay</code> constraints; you must delete these constraints before extracting the model to pass the model validation. When you set this variable to <code>true</code>, the PrimeTime model-generating commands create internal check pins and construct arcs between ports and internal check pins. PrimeTime also writes the <code>set_min_delay</code> and <code>set_max_delay</code> constraints into constraint files.

The only modeling commands affected by this variable is the **extract_model** command. All formats of the extracted models are also affected.

To determine the current value of this variable, type the following:

printvar extract_model_with_min_max_delay_constraint

SEE ALSO

extract_model(2)
set_max_delay(2)

set_min_delay(2)

extract model write case values to constraint file

Controls whether to write logic values seperately into the extracted timing model (ETM) constraint file due to the user-defined case analysis value propagation.

TYPE

string

DEFAULT

false

DESCRIPTION

When this variable is set to its default of *false*, all logic constant values reaching block I/O ports are written into the .lib and .db files as a function attribute for the pin. This occurs regardless of whether the logic value is due to propagate circuit intrinsic functional constants or user-defined case analysis values. This is the behavior of the ETM.

When you set this variable to *true* and model extraction detects any logic constant set or propagated to the I/O boundary of the block as a result of user-defined analysis settings, the logic value is written into the ETM constraint file with the proper **set_case_analysis** command.

This variable affects models in all output formats, such as Synopsys database (.db) and Liberty (.lib) formats.

An ETM generated by PrimeTime, captures I/O timing behavior for the purpose of static timing analysis. By design, the primary flow intention is to improve the capacity and performance of downstream consumer tools in their timing driven implementation, optimization, and analysis steps. By design, the ETM does not retain any functional information about the original netlist and is essentially a functional black-box. Lacking functional definition, an ETM by itself might not be well suited for design steps where the cell function is of primary concern. However, because logic values and their propagation impact timing of both the block and higher level netlist where the model becomes instances, ETMs have to keep the logic values from the block that propagated to the output ports, so that their effects to timing analysis can be carried consistently to higher level. These logic values can come from inherent netlist logic constants or from user-defined case analysis values. PrimeTime represents the logic values of the macro block with the simple function attribute on pins. This ensures consistency from a timing analysis perspective. For certain design flows where some tools consuming ETMs in certain steps need to be able to differentiate logic values resulted from functional constant versus case analysis propagation. Optionally, it is possible to write logic values resulting from case analysis to a seperate constraint file, and write only the functional constant with function attribute.

It is worth noting that the constraint file written along with the .lib, .db model, or both files should be used together with the ETM to completely reproduce the timing behavior of the original netlist with the model.

To determine the current value of this variable, type the following:

printvar extract_model_write_case_values_to_constraint_file

SEE ALSO

extract_model(2)
set_case_analysis(2)

extract_model_write_verilog_format_wrapper

Write Verilog format wrapper for wrapper plus core style ETM.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

When this variable is set to its default of <code>false</code>, the <code>extract_model</code> command generates a database format wrapper for wrapper plus core style extracted timing model (ETM). When you set this variable to <code>true</code>, a Verilog format wrapper is created instead.

To determine the current value of this variable, type the following:

printvar extract_model_write_verilog_format_wrapper

SEE ALSO

extract_model(2)

gca_setup_file

Specifies the name of the file that is read by the In-Design PrimeTime GCA flow before constraint analysis.

TYPE

string

DEFAULT

"" (empty)

DESCRIPTION

This variable specifies the name of a Tcl setup file to be read by the In-Design PrimeTime GCA flow before constraint analysis. You can specify user-defined constraint checking rules and violation waivers for PrimeTime GCA in this setup file. PrimeTime GCA sources this file after loading the design and constraints.

Note: This setup file is read by PrimeTime GCA at a different time than the .synopsys_gca.setup initialization file, which is loaded during the startup of PrimeTime GCA.

By default, this variable is set to an empty string, and no setup file is read after design loading during the In-Design PrimeTime GCA flow.

SEE ALSO

check_constraints(2)

golden_upf_report_missing_objects

Specifies whether to report missing object errors in the golden UPF flow.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

All UPF tools are expected to suppress missing object errors during golden UPF reapplication with a few exceptions. If you set this variable to **true**, PrimeTime displays information messages for missing objects.

SEE ALSO

load_upf(2)
enable_golden_upf(3)

gui_object_attributes

Describes the predefined application attributes for gui_object objects.

DESCRIPTION

core_obj

Type: collection

name

Type: string

query_text

Type: string

signature

Type: integer

type

Type: string

SEE ALSO

get_attribute(2)
help_attributes(2)
list_attributes(2)
report_attribute(2)
attributes(3)

hier_modeling_version

Specifies the current modeling technique version.

TYPE

float

DEFAULT

1.0

DESCRIPTION

Specifies the current modeling technique version. In the default version of 1.0, the verification script duplicates constraints in the instance script. There is no good way to test the instance script. When an ETM is instantiated at the top level, you must change the names of generated clocks in the constraint file so they match the names of clocks. For ILM, when a model is instantiated more than once at the top level, you must also change the constraint file such that the names of clocks are uniquified.

If you set this variable to 2.0, the -validate option of the **create_ilm** and **extract_model** commands is enabled, and the generated models are automatically validated after they are created. In addition, all interface logic model (ILM) files generated are added to the pt_model_dir/ILM/design_name directory, and all extracted timing model (ETM) files are added to the pt_model_dir/ETM/output directory. These names are consistent for ILM and ETM.

In version 2.0, a test design is always created for ETM and ILM. This netlist information of the test design is in the mod_verif.v file. The constraints in the mod_verif.pt.gz file are those constraints that define the outside context (for example, the **set_input_delay** command), and the constraints in the mod_inst.pt.gz file are those constraints that are brought to the top level by the model. The mod_verif.pt.gz file sources the mod_inst.pt.gz file directly, and there are no duplicated constraints in these two files.

In version 2.0, all constraints in the mod_inst.pt.gz file are in a Tcl procedure. This procedure has two arguments: inst_name and clock_name_prefix. The constraint file needs to be sourced only once although the model might be instantiated more than once. The names of clocks whose sources are inside the block and all generated clocks are uniquified. You do not need to change the constraint script to uniquify clocks. You do not need to use the **current_instance** command before sourcing this constraint file.

In version 2.0, internal nongenerated clocks are created in the mod_inst.pt.gz file for ETM. The uncertainty information of all generated clocks and internal nongenerated clocks are also added to the mod_inst.pt.gz file.

To determine the current value of this variable, type one of the following:

printvar hier_modeling_version

echo \$hier_modeling_version

SEE ALSO

create_ilm(2)
extract_model(2)
pt_model_dir(3)

hier scope check defaults

Defines the types of scope checks to be performed by the **check_block_scope** command or reported by the **report_scope_data** command. Note that this variable does not impact the scope information to be captured by the **create_ilm** and **extract_model** PrimeTime model creation commands.

The allowed value for this variable is one or more of the following: clock_arrival, clock_transition, data_input_arrival, data_input_transition, clock_uncertainty, and clock_skew_with_uncertainty.

TYPE

list

DEFAULT

clock_arrival clock_transition clock_skew_with_uncertainty

GROUP

hierarchy_variables

DESCRIPTION

All the applicable scoping information is captured and store in files during the block-level analysis and model creation time. When integrating at the top-level with some blocks being replaced by their timing models, it is recommended that you perform the checks to confirm that the models are indeed instantiated within the ranges they are originally validated for. Any violations reported by the scope check for the model can potentially result in timing violations; however, there is no implication by the scope violation on whether, where, and how much the timing violations would be.

You can use this variable to customize the types of scope checks to be performed by the **check_block_scope** command at top-level and concentrate on the ones that are important for the flow and each instance.

The available check type options are clock_arrival, clock_transition, data_input_arrival, data_input_transition, clock_uncertainty, and clock_skew_with_uncertainty.

SEE ALSO

check_block_scope(2)
create_ilm(2)
extract_model(2)
report_scope_data(2)

hierarchy_separator

Determines how hierarchical elements of the netlist are delimited in reports and how they are searched for in selections and other commands.

TYPE

string

DEFAULT

/ (forward slash)

DESCRIPTION

This command determines how hierarchical elements of the netlist are delimited in reports and how they are searched for in selections and other commands. The choice of a separator is limited to these characters: bar (|), caret $(^{\circ})$, at (@), dot (.), and the default of a forward slash (/).

Normally, you should accept the default, forward slash (/). However, in some cases where the hierarchy character is embedded in some names, the search engine might produce results that are not intended. Using the **hierarchy_separator** variable is a convenient method for dealing with this situation. For example, consider a design that contains a hierarchical cell A, which contains hierarchical cells B and B/C; B/C contains D; B contains C. Searching for A/B/C/D is ambiguous and might not match what you intended. However, if you set the **hierarchy_separator** variable to the vertical bar |, searching for A/B/C/D is explicit, as is A/B/C/D.

hyperscale_constraint_extractor_output_all_variables

Specifies whether the constraint extractor writes out all variables, including variables with default settings.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

This variable controls variables written out by the HyperScale constraint extractor. Bt default, the tool writes out only changed variables. If you set this variable to **true**, the constraint extractor writes out all variables, including variables with default settings.

SEE ALSO

save_session(2)
set_hyperscale_config(2)
hyperscale_block_constraint_extractor_output_format(3)
hyperscale_block_constraint_extractor_output_no_split(3)

ilm_ignore_percentage

Specifies a threshold for the percentage of total registers in the transitive fanout of an input port, beyond which the port is to be ignored when identifying interface logic.

TYPE

float.

DEFAULT

25

DESCRIPTION

Specifies a minimum threshold for the percentage of the total registers in the transitive fanout of an input port, beyond which the port is to be ignored when identifying interface logic.

This variable affects the <code>-auto_ignore</code> option of the <code>identify_interface_logic</code> command. The <code>-auto_ignore</code> option automatically determines those ports (for example, scan enable and reset ports) that should be ignored when the <code>identify_interface_logic</code> command places the <code>is_interface_logic_pin</code> attribute on objects to identify them as part of the interface logic model (ILM) for the design. Ports are automatically ignored if they fan out to a percentage of total registers in the design greater than the value specified by this variable.

For more information about creating ILMs and associated commands, see the identify_interface_logic man page.

To determine the current value of this variable, type following:

printvar ilm_ignore_percentage

SEE ALSO

identify_interface_logic(2)

in_gui_session

This read-only variable is true when the graphical user interface (GUI) is active and false, the default, when the GUI is inactive.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

You can use this variable when writing Tcl code that depends on the presence of the GUI. If you have invoked the **gui_start** command and the GUI is active, the read-only variable is *true*. Otherwise, the variable is *false* and the GUI is inactive.

SEE ALSO

gui_start(2)
gui_stop(2)

lib_attributes

Describes the predefined application attributes for lib objects.

DESCRIPTION

capacitance_unit_in_farad

Type: float

Specifies the unit of capacitance in the main library in farads. This attribute is

read-only; you cannot change the setting.

current_unit_in_amp

Type: float

Specifies the unit of capacitance in the main library in amps. This attribute is

read-only; you cannot change the setting.

default_connection_class

Type: string

Specifies the default connection class string for the connection class attribute of

a pin or port.

default max capacitance

Type: float

Specifies the library default maximum capacitance design rule limit.

default_max_fanout

Type: float

Specifies the library default maximum fanout design rule limit.

default_max_transition

Type: float

Specifies the library default maximum transition design rule limit.

default_min_capacitance

Type: float

Specifies the library default minimum capacitance design rule limit.

default_min_fanout

Type: float

lib attributes

124

Specifies the library default minimum fanout design rule limit.

default_min_transition

Type: float

Specifies the library default minimum transition design rule limit.

default_threshold_voltage_group

Type: string

extended name

Type: string

Specifies the complete, unambiguous name of the library. The extended_name of the library is the source_file_name attribute followed by a colon (:) followed by the full_name attribute. For example, the extended_name of library tech1 read in from / u/user/lib1.db is /u/user/lib1.db:tech1.

full_name

Type: string

Specifies the name of the library. For example, the full_name of library tech1 read in from /u/user/lib1.db is tech1. This name can be ambiguous because several libraries of the same name can be read in from different files.

has_sensitization_data

Type: boolean

Returns true if the library has sensitization data.

k_process_cell_fall

Type: float

k_process_cell_rise

Type: float

k_process_fall_transition

Type: float

k_process_rise_transition

Type: float

k_temp_cell_fall

Type: float

k_temp_cell_rise

Type: float

k_temp_fall_transition

Type: float

k_temp_rise_transition

Type: float

k_volt_cell_fall

Type: float

k_volt_cell_rise

Type: float

k_volt_fall_transition

Type: float

k_volt_rise_transition

Type: float

lib_scaling_group

Type: collection

Specifies a collection of libraries in the scaling library group to which the library belongs, which is set with the define_scaling_lib_group command.

min extended name

Type: string

Specifies the full name (filename:lib_name) of the minimum library of the given library. This attribute is read-only; you cannot change the setting.

min_source_file_name

Type: string

Specifies the full name of the minimum library of the given library. This attribute is read-only; you cannot change the setting.

object_class

Type: string

Specifies the class of the object, which is a constant equal to lib. You cannot set this attribute.

resistance_unit_in_ohm

Type: float

Specifies the unit of resistance in the main library in farads. This attribute is read-only; you cannot change the setting.

source file name

Type: string

Specifies the name of the file from which the library was read. For example, the source_file_name of library tech1 read in from /u/user/lib1.db is /u/user/lib1.db.

time_unit_in_second

Type: float

Specifies the unit of time in the main library in farads. This attribute is readonly; you cannot change the setting.

voltage_unit_in_volt

Type: float

Specifies the unit of voltage in the main library in farads. This attribute is readonly; you cannot change the setting.

SEE ALSO

get_attribute(2)
help_attributes(2)
list_attributes(2)
report_attribute(2)
attributes(3)

lib_cell_attributes

Describes the predefined application attributes for lib_cell objects.

DESCRIPTION

always_on

Type: boolean

Returns true if the library cell is always on.

area

Type: float

Specifies the area of the library cell.

base_name

Type: string

Specifies the name of the library cell. For example, the base_name of library cell tech1/AN2 is AN2.

disable_timing

Type: boolean

Returns true if the timing for the library cell has been specified to be disabled using the set_disable_timing command.

dont_touch

Type: boolean

Returns true if the library cell is excluded from optimization. Values are undefined by default. Library cells with the dont_touch attribute set to true are not modified or replaced during compile. Set with the set_dont_touch command.

dont_use

Type: boolean

Returns true if the library cell is excluded from the target library during optimization. Its setting is obtained from synthesis or place and route.

full name

Type: string

Specifies the fully qualified name of the library cell. This is the name of the library followed by the library cell name. For example, the full_name of library cell AN2 in library tech1 is tech1/AN2.

function_id

Type: string

Specifies the name of the function that is created by Library Compiler.

has_multi_ground_rails

Type: boolean

Returns true if the library cell has multiple ground rails.

has_multi_power_rails

Type: boolean

Returns true if the library cell has multiple power rails.

has_rail_specific_power_tables

Type: boolean

Returns true if the library cell has multiple tables attached to rails.

is_black_box

Type: boolean

Returns true if there is no reference library cell from any of the link libraries.

is combinational

Type: boolean

Returns true if the library cell has no sequential timing arcs. See also the report_lib command.

is_fall_edge_triggered

Type: boolean

Returns true if the library cell is used as a falling-edge-triggered flip-flop.

is_instantiated

Type: boolean

Returns true if the library cell is instantiated in the current design.

is_integrated_clock_gating_cell

Type: boolean

Returns true if the cell's reference is not linked to a library cell or design. This attribute is read-only; you cannot change the setting.

is_isolation

Type: boolean

Returns true if the library cell is an isolation cell.

is_level_shifter

Type: boolean

Returns true if the library cell is a level shifter cell.

is_macro_switch

Type: boolean

Returns true if the library cell is defined as a fine-grain switch cell in the

library.

is_memory_cell

Type: boolean

is_mux

Type: boolean

Returns true if the library cell is a multiplexer.

is_negative_level_sensitive

Type: boolean

Returns true if the library cell is used as a negative level-sensitive latch.

is_pad_cell

Type: boolean

Returns true if the library cell is a pad cell.

is_pll_cell

Type: boolean

Returns true if the library cell is used as a phase locked loop (PLL) cell.

is_positive_level_sensitive

Type: boolean

Returns true if the library cell is used as a positive level-sensitive latch.

is_retention

Type: boolean

Returns true if the library cell is a retention cell.

is_rise_edge_triggered

Type: boolean

Returns true if the library cell is used as a rising-edge-triggered flip-flop.

is_sequential

Type: boolean

Returns true if the library cell has at least one sequential timing arc. See also the report_lib command.

is_three_state

Type: boolean

Returns true if the library cell is a three-state device.

lib_pg_pin_info

Type: collection

Specifies a collection of lib_pg_pin_info objects with these attributes: pin_name, type, voltage.

mog_func_id

Type: string

Specifies the name of the cell's function that is created by Library Compiler for multiple output gate (MOG) cells.

number_of_pins

Type: integer

Specifies the number of pins on the library cell.

object_class

Type: string

Specifies the class of the object, which is a constant equal to lib_cell. You cannot set this attribute.

power_cell_type

Type: string

lib_cell_attributes

threshold_voltage_group

Type: string

timing_model_type

Type: string

Specifies the timing model type of the library cell. The possible values are ITS (interface timing specification), quick timing model, extracted, and none (normal library model).

user_function_class

Type: string

SEE ALSO

get_attribute(2)
help_attributes(2)
list_attributes(2)
report_attribute(2)
attributes(3)

lib_pg_pin_info_attributes

Describes the predefined application attributes for lib_pg_pin_info objects.

DESCRIPTION

pin_name

Type: string Specifies the pin name.

type

Type: string
Specifies primary_power or primary_ground.

voltage

Type: float Specifies the pin voltage.

SEE ALSO

get_attribute(2)
help_attributes(2)
list_attributes(2)
report_attribute(2)
attributes(3)

lib_pin_attributes

Describes the predefined application attributes for lib_pin objects.

DESCRIPTION

base_name

Type: string

Specifies the leaf name of the library cell pin. For example, the base_name of

tech1/AN2/Z is Z.

clock

Type: boolean

Returns true when a clock attribute is attached to the library pin in the library

definition.

connection_class

Type: string

Specifies the connection class string for the pin.

direction

Type: string

Specifies the direction of the pin. Value can be in, out, inout, or internal.

disable_timing

Type: boolean

Returns true if the library pin has been specified to be disabled using the

set_disable_timing command.

drive_resistance_fall

Type: float

Specifies the linear drive resistance for falling delays of the library pin.

drive_resistance_rise

Type: float

Specifies the linear drive resistance for rising delays of the library pin.

driver_waveform_fall

Type: string

Specifies the type of driver waveform for the library pin, either ramp or standard.

driver_waveform_rise

Type: string

Specifies the type of driver waveform for the library pin, either ramp or standard.

fanout load

Type: float

Specifies the fanout load value of the library pin. This value is used in computing max_fanout design rule cost.

full name

Type: string

Specifies the fully qualified name of a library cell pin. This is the name of the library followed by the library cell name followed by a pin name. For example, the full_name of pin Z on library cell AN2 in library techl is tech1/AN2/Z.

has_ccs_noise_above_high

Type: boolean

Returns true if CCS noise information is present for a pin in a library.

has_ccs_noise_above_low

Type: boolean

Returns true if CCS noise information is present for a pin in a library.

has_ccs_noise_below_high

Type: boolean

Returns true if CCS noise information is present for a pin in a library.

has_ccs_noise_below_low

Type: boolean

Returns true if CCS noise information is present for a pin in a library.

has_ccs_receiver_fall

Type: boolean

Returns true if CCS information is present for a pin in a library, for receiver fall analysis.

has_ccs_receiver_rise

Type: boolean

Returns true if CCS information is present for a pin in a library, for receiver rise analysis.

is_async_pin

Type: boolean

Returns true if the library pin is an asynchronous preset/clear pin.

is clear pin

Type: boolean

Returns true if the library pin is an asynchronous clear pin.

is_clock_pin

Type: boolean

Returns true if at least one instance of that clock pin exists that has the is_clock_pin attribute equal to true.

is_data_pin

Type: boolean

Returns true if at least one instance of that data pin exists that has the is_data_pin attribute equal to true.

is_fall_edge_triggered_clock_pin

Type: boolean

Returns true if the library pin is used as a falling-edge-triggered flip-flop clock pin.

is_fall_edge_triggered_data_pin

Type: boolean

Returns true if the library pin is used as a falling-edge-triggered flip-flop data pin.

is_mux_select_pin

Type: boolean

Returns true if the library pin is a select pin of a multiplexer device.

is_negative_level_sensitive_clock_pin

Type: boolean

Returns true if the library pin is used as a negative level-sensitive latch clock pin.

is_negative_level_sensitive_data_pin

Type: boolean

Returns true if the library pin is used as a negative level-sensitive latch data

pin.

is_pad

Type: boolean

Returns true if the library pin is a pad. See the Library Compiler documentation.

is_pll_feedback_pin

Type: boolean

Returns true if the library pin is a feedback pin of a phase locked loop (PLL) cell.

is_pll_output_pin

Type: boolean

Returns true if the library pin is an output pin of a phase locked loop (PLL) cell.

is_pll_reference_pin

Type: boolean

Returns true if the library pin is a reference pin of a phase locked loop (PLL)

cell.

is_positive_level_sensitive_clock_pin

Type: boolean

Returns true if the library pin is used as a positive level-sensitive latch clock

pin.

is_positive_level_sensitive_data_pin

Type: boolean

Returns true if the library pin is used as a positive level-sensitive latch data

pin.

is_preset_pin

Type: boolean

Returns true if the library pin is an asynchronous preset pin.

is_rise_edge_triggered_clock_pin

Type: boolean

Returns true if the library pin is used as a rising-edge-triggered flip-flop clock

pin.

is_rise_edge_triggered_data_pin

Type: boolean

Returns true if the library pin is used as a rising-edge-triggered flip-flop data

pin.

is three state

Type: boolean

Returns true if the library pin is a three-state driver.

is_three_state_enable_pin

Type: boolean

Returns true if the library pin is an enable pin of a three-state device.

is_three_state_output_pin

Type: boolean

Returns true if the library pin could output a three-state signal.

is unbuffered

Type: boolean

Returns true if the library pin is unbuffered. See the Library Compiler

documentation.

load_of_pin_capacitance

Type: float

Specifies the capacitance as specified by the Liberty file by the capacitance

attribute in the pin object class.

max_capacitance

Type: float

Specifies the maximum capacitance design rule limit for the library pin.

max fanout

Type: float

Specifies the maximum fanout design rule limit for the library pin.

max_transition

Type: float

Specifies the maximum transition time design rule limit for the library pin.

min_capacitance

Type: float

Specifies the minimum capacitance design rule limit for the library pin.

min_fanout

Type: float

Specifies the minimum fanout design rule limit for the library pin.

min_transition

Type: float

Specifies the minimum transition time design rule limit for the library pin.

object_class

Type: string

Specifies the class of the object, which is a constant equal to lib_pin. You cannot set this attribute.

original_pin

Type: string

pin_capacitance

Type: float

Specifies the capacitance of the library pin.

pin_capacitance_max_fall

Type: float

Specifies the maximum fall capacitance of the library pin. This attribute is readonly; you cannot change the setting.

pin_capacitance_max_rise

Type: float

Specifies the maximum rise capacitance of the library pin. This attribute is readonly; you cannot change the setting.

lib_pin_attributes

pin_capacitance_min_fall

Type: float

Specifies the minimum fall capacitance of the library pin. This attribute is readonly; you cannot change the setting.

pin_capacitance_min_rise

Type: float

Specifies the minimum rise capacitance of the library pin. This attribute is readonly; you cannot change the setting.

pin_direction

Type: string

Specifies the direction of a pin. Allowed values are in, out, inout, or unknown. This attribute is read-only; you cannot change the settings.

rc_input_threshold_pct_fall

Type: float

Specifies the characterization trip point (waveform measurement threshold) that the tool uses to calculate delays and transition times. Specifies the value obtained from the library to which the pin belongs.

rc_input_threshold_pct_rise

Type: float

Specifies the characterization trip point (waveform measurement threshold) that the tool uses to calculate delays and transition times. Specifies the value obtained from the library to which the pin belongs.

rc_output_threshold_pct_fall

Type: float

Specifies the characterization trip point (waveform measurement threshold) that the tool uses to calculate delays and transition times. Specifies the value obtained from the library to which the pin belongs.

rc_output_threshold_pct_rise

Type: float

Specifies the characterization trip point (waveform measurement threshold) that the tool uses to calculate delays and transition times. Specifies the value obtained from the library to which the pin belongs.

rc_slew_derate_from_library

Type: float

Specifies the slew derating factor that the tool uses to calculate delays and transition times. Specifies the value obtained from the library to which the pin belongs.

rc_slew_lower_threshold_pct_fall

Type: float

Specifies the characterization trip point (waveform measurement threshold) that the tool uses to calculate delays and transition times. Specifies the value obtained from the library to which the pin belongs.

rc_slew_lower_threshold_pct_rise

Type: float

Specifies the characterization trip point (waveform measurement threshold) that the tool uses to calculate delays and transition times. Specifies the value obtained from the library to which the pin belongs.

rc_slew_upper_threshold_pct_fall

Type: float

Specifies the characterization trip point (waveform measurement threshold) that the tool uses to calculate delays and transition times. Specifies the value obtained from the library to which the pin belongs.

rc_slew_upper_threshold_pct_rise

Type: float

Specifies the characterization trip point (waveform measurement threshold) that the tool uses to calculate delays and transition times. Specifies the value obtained from the library to which the pin belongs.

si_has_immunity_above_high

Type: boolean

Returns true if NLDM noise immunity information is present for a pin in a library.

si_has_immunity_above_low

Type: boolean

Returns true if NLDM noise immunity information is present for a pin in a library.

si_has_immunity_below_high

Type: boolean

Returns true if NLDM noise immunity information is present for a pin in a library.

si_has_immunity_below_low

Type: boolean

Returns true if NLDM noise immunity information is present for a pin in a library.

SEE ALSO

get_attribute(2)
help_attributes(2)
list_attributes(2)
report_attribute(2)
attributes(3)

lib_timing_arc_attributes

Describes the predefined application attributes for lib_timing_arc objects.

DESCRIPTION

from_lib_pin

Type: collection

Specifies a collection containing the from library pin of the library timing arc.

has_ccs_driver_fall

Type: boolean

Returns true if the library timing arc has CCS timing driver information for fall analysis.

has_ccs_driver_rise

Type: boolean

Returns true if the library timing arc has CCS timing driver information for rise analysis.

has_ccs_noise_above_high

Type: boolean

Returns true if CCS noise information is present in the timing arc object in a library.

has_ccs_noise_above_low

Type: boolean

Returns true if CCS noise information is present in the timing arc object in a library.

has_ccs_noise_below_high

Type: boolean

Returns true if CCS noise information is present in the timing arc object in a library.

has ccs noise below low

Type: boolean

Returns true if CCS noise information is present in the timing arc object in a library.

has_ccs_receiver_fall

Type: boolean

Returns true if CCS receiver information is present in the timing arc object in a library, for fall analysis.

has_ccs_receiver_rise

Type: boolean

Returns true if CCS receiver information is present in the timing arc object in a library, for rise analysis.

is disabled

Type: boolean

Returns true if the library timing arc is disabled.

is_user_disabled

Type: boolean

Returns true if the library timing arc is disabled by using the set_disable_timing command,

mode

Type: string

Specifies the mode string of the library timing arc.

object_class

Type: string

Specifies the class of the object, which is a constant equal to lib_timing_arc. You cannot set this attribute.

sdf_cond

Type: string

Specifies a string representing the SDF condition of the library timing arc.

sense

Type: string

Specifies a string representing the sense of the library timing arc.

si_has_immunity_above_high

Type: boolean

Returns true if NLDM noise immunity information is present in the timing arc object

in a library.

si_has_immunity_above_low

Type: boolean

Returns true if NLDM noise immunity information is present in the timing arc object in a library.

si_has_immunity_below_high

Type: boolean

Returns true if NLDM noise immunity information is present in the timing arc object in a library.

si_has_immunity_below_low

Type: boolean

Returns true if NLDM noise immunity information is present in the timing arc object in a library.

si_has_iv_above_high

Type: boolean

Returns true if the library timing arc contains output steady-state information in the form of I/V relationships (polynomials or tables).

si_has_iv_above_low

Type: boolean

Returns true if the library timing arc contains output steady-state information in the form of I/V relationships (polynomials or tables).

si_has_iv_below_high

Type: boolean

Returns true if the library timing arc contains output steady-state information in the form of I/V relationships (polynomials or tables).

si_has_iv_below_low

Type: boolean

Returns true if the library timing arc contains output steady-state information in the form of I/V relationships (polynomials or tables).

si_has_propagation_above_high

Type: boolean

Returns true if the library timing arc contains information about how bumps present

lib_timing_arc_attributes

at the arc input are propagated across the arc to the output.

si_has_propagation_above_low

Type: boolean

Returns true if the library timing arc contains information about how bumps present at the arc input are propagated across the arc to the output.

si_has_propagation_below_high

Type: boolean

Returns true if the library timing arc contains information about how bumps present at the arc input are propagated across the arc to the output.

si_has_propagation_below_low

Type: boolean

Returns true if the library timing arc contains information about how bumps present at the arc input are propagated across the arc to the output.

si_has_resistance_above_high

Type: boolean

Returns true if the library timing arc contains output steady-state information in the form of simple steady drive resistance.

si_has_resistance_above_low

Type: boolean

Returns true if the library timing arc contains output steady-state information in the form of simple steady drive resistance.

si_has_resistance_below_high

Type: boolean

Returns true if the library timing arc contains output steady-state information in the form of simple steady drive resistance.

si_has_resistance_below_low

Type: boolean

Returns true if the library timing arc contains output steady-state information in the form of simple steady drive resistance.

to_lib_pin

Type: collection

Specifies a collection containing the to library pin of the library timing arc.

when

Type: string

Specifies a string representing the when string of the library timing arc.

SEE ALSO

get_attribute(2)
help_attributes(2)
list_attributes(2)
report_attribute(2)
attributes(3)

library_pg_file_pattern

Specifies the file name pattern for the power and ground (PG) Tcl side files for library PG conversion and update.

TYPE

string

DEFAULT

" 1

DESCRIPTION

Use this variable to specify the file name pattern for the PG Tcl side files for library PG conversion and update. By setting the variable to a valid file name pattern, the tool finds the associated PG Tcl side file for the technology libraries provided. At library loading time, the tool performs on-the-fly PG updates on the in-memory databases. With this on-the-fly library PG conversion and update capability, the tool relaxes the requirement of complete PG pin library for UPF specifications.

As default, the variable is set to "", which means that there is no PG Tcl side file, unless specified.

For advanced users, string substitution can be used for finding PG Tcl side file (limit one occurrence per pattern):

- use pattern "__DIR__" for path to .db dir - use pattern "__FILE__" for leaf file name for .db

There can be one Tcl for all databases, one Tcl per database, or one Tcl per a group of databases. For examples,

1. One Tcl for all databases: a. At the current directory

set library_pg_file_pattern "libpg_sidefile.pg"

b. At different location

set library_pg_file_pattern "/my_dir/libpg_sidefile.pg"

2. One Tcl per database: a. At the same location as the original database files

set library_pg_file_pattern "%d/%f.pg"

b. At a directory called "pg_sidefiles" under the same directory as original the original database

set library_pg_file_pattern "%d/pg_sidefiles/%f.pg"

c. At a different location called "/my_dir"

set library_pg_file_pattern "/my_dir/%d/%f.pg"

3. One Tcl for a group of databases at the same location as the database files

set library_pg_file_pattern "%d/libpg_sidefile.pg"

Note: You must set this variable before loading the libraries.

This on-the-fly database updates is disabled in the power domain backward compatibility mode (set power_domains_compatibility TRUE).

To determine the current value of this variable, type one of the following:

printvar library_pg_file_pattern

echo \$library_pg_file_pattern

SEE ALSO

power_domains_compatibility(3)

link allow design mismatch

Controls the behavior of the link design when pin mismatch between instance and reference occur.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

This variable controls whether the link still succeeds or not when pin mismatches between instance and reference occur. By default, link fails when there are pin mismatches between instance and reference. For example, when a pin exists in the instance but does not exist in the library, link issues an error and fails. When you set this variable to *true*, this extra pin is ignored and the link still succeeds. This allows you to gather as many as possible useful information even when part of a design is in the early stage.

Common causes of those mismatches include:

- 1) A pin has different directions in instance and reference.
- 2) A pin of instance does not exist in reference.
- 3) A bus has different widths in instance and reference.

When a mismatch occurs, reference always wins. For case 1, the direction of the pin in the linked design is from reference; for case 2, that pin is ignored and does not exist in the reference; for case 3, all extra bits in instance are ignored, and the bus width in the linked design is the same with the bus width from reference.

Note that for bus width mismatch, LSB of instance is mapped to LSB of reference, and all extra bits of instance are ignored and all extra bits of reference are dangling.

To determine the current value of this variable, type one of the following:

printvar link_allow_design_mismatch

echo \$link_allow_design_mismatch

To report mismatches found in link, use report_design_mismatch command.

SEE ALSO

report_design_mismatch(2)

link_create_black_boxes

Enables the linker to automatically convert each unresolved reference into a black box.

TYPE

Boolean

DEFAULT

true

DESCRIPTION

When this variable is set to the default of *true*, the linker automatically converts each unresolved reference into a black box, which is essentially an empty cell with no timing arcs. The result is a completely linked design on which analysis can be performed.

When you set this variable to *false*, unresolved references remain unresolved and most analysis commands cannot function.

To determine the current value of this variable, type one of the following:

printvar link_create_black_boxes

echo \$link_create_black_boxes

SEE ALSO

link_design(2)
search_path(3)

link force case

Controls the case sensitivity behavior of the link design command.

TYPE

string

DEFAULT

check reference

DESCRIPTION

This variable controls the case-sensitive or insensitive behavior of the <code>link_design</code> command. Allowed values are the default of <code>check_reference</code>, <code>case_sensitive</code>, or <code>case_insensitive</code>. The <code>check_reference</code> option means that the case sensitivity of the link is determined only by the case sensitivity of the input format that created that reference. For example, a VHDL reference is linked case-insensitively, whereas a Verilog reference is linked case-sensitively.

Some caveats apply to this variable, as follows:

- 1. Do not set the <code>link_force_case</code> variable to <code>case_insensitive</code> if you are reading in source files from case-sensitive formats (for example, Verilog). Doing so could cause inconsistent, unexpected, and undesirable results. For example, you might have an instance ul of design 'inter', but might have loaded a design 'Inter'. If you do a case-insensitive link, you get design 'Inter'. The side effect is that the relationship between ul and 'inter' is gone; it has been replaced by a relationship between ul and 'Inter'. Changing the <code>link_force_case</code> variable back to <code>check_reference</code> or <code>case_sensitive</code> does not restore the original relationship. You would have to remove the top design, reload it, and relink. Note: Design Compiler has the same restriction.
- 2. Do not change the value of this variable within a session. Doing so could cause numerous error and warning messages that can cause confusion.
- 3. Be aware that setting the **link_force_case** variable to *case_insensitive* can decrease the performance of the **link_design** command.

To determine the current value of this variable, type one of the following:

printvar link_force_case

echo \$link_force_case

For a list of all link-related variables and their current values, use the **printvar** link* command.

SEE ALSO

link_design(2)

link_create_black_boxes(3)

link_library

This is a synonym for the $\mbox{link_path}$ variable.

SEE ALSO

link_path (3)

link_path

Specifies a list of libraries, design files, and library files used during linking.

TYPE

list

DEFAULT

*

DESCRIPTION

Specifies a list of libraries, design files, and library files used during linking. The **link_design** command looks at those files and tries to resolve references in the order of the specified files.

The **link_path** variable can contain three different types of elements: *, a library name, or a file name.

The "*" entry in the value of this variable indicates that the **link_design** command should search all the designs loaded in the pt_shell while trying to resolve references. Designs are searched in the order in which they were read.

For elements other than "*", PrimeTime searches for a library that has already been loaded. If that search fails, PrimeTime searches for a file name using the **search_path** variable.

SEE ALSO

link_design(2)
search_path(3)

link_path_per_instance

Overrides the default link path for selected leaf cell or hierarchical cell instances.

TYPE

list

DEFAULT

(empty)

DESCRIPTION

This variable, which takes effect only if set prior to linking the current design, overrides the default <code>link_path</code> variable for selected leaf cell or hierarchical cell instances. The format is a list of lists. Each sublist consists of a pair of elements: a set of instances, and a <code>link_path</code> specification that should be used for and within these instances. For example,

```
set link_path {* lib1.db}
set link_path_per_instance [list
    [list {ucore} {* lib2.db}]
    [list {ucore/usubblk} {* lib3.db}]]
```

Entries are used to link the specified level and below. If a given block matches multiple entries in the per-instance list, the more specific entry overrides the more general entry. In the example above:

- 1. lib3.db would be used to link blocks 'ucore/usubblk' and below.
- 2. lib2.db would be used to link 'ucore' and below (except within 'ucore/subblk').
- 3. lib1.db would be used for the remainder of the design (everything except within 'ucore').

The default value of the **link_path_per_instance** variable is an empty list, meaning that the feature is disabled.

To determine the current value of this variable, use one of the following:

```
set link_path_per_instance
```

echo \$link_path_per_instance

SEE ALSO

```
link_design(2)
link_path(3)
link_path_per_instance(3)
```

lp_default_ground_pin_name

Specifies the default ground pin name for creating default PG pins for the library cells in non-PG pin libraries.

TYPE

string

DEFAULT

11 11

DESCRIPTION

Use this variable to specify the default ground pin name for default PG pin creation. This variable is also used for ground pin name for database conversion for legacy rail_connection libraries. One default power and one default ground PG pins are created for the library cells in non-PG pin libraries, which will be performed on the in-memory databases by the tool at library loading time. With this capability, the tool relaxes the requirement of PG pin library for UPF specifications.

The name is used for pg_pin of library cells and voltage_map defined at library level. For library cells from PG pin libraries, the variable have no impact. The default PG pin creation isl only triggered when the PG Tcl side file is not provided (specified by the library_pg_file_pattern variable). UPF explicit connections (using the connect_supply_net command) are not allowed on default PG pins created based on the default PG pin name variables.

The default of this variable is empty "", which means that there is no default PG pin added unless specified. To enable default PG pin creation, set the lp_default_power_pin_name variable to a valid name.

Note: You must set this variable before loading libraries.

Database updates are disabled in power domain backward compatibility mode (when you set the **power_domains_compatibility** variable to *true*).

To determine the current value of this variable, type one of the following:

printvar lp_default_ground_pin_name

echo \$1p_default_ground_pin_name.

SEE ALSO

connect_supply_net(2)
library_pg_file_pattern(3)
lp_default_power_pin_name(3)
power_domains_compatibility(3)

Ip default power pin name

Specifies the default Power pin name for creating default PG pins for the library cells in non-PG pin libraries.

TYPE

string

DEFAULT

11 11

DESCRIPTION

Use this variable to specify the default Power pin name for default PG pin creation. One default power and one default ground PG pins is created for the library cells in non-PG pin libraries, which is performed on the in-memory databases by the tool at the time the library is loaded. With this capability, the tool relaxes the requirement of PG pin library for UPF specifications.

The name is used for pg_pin of library cells and voltage_map defined at library level. For library cells from PG pin libraries, the variable have no impact. The default PG pin creation is triggered only when the PG Tcl side file is not provided (specified by the library_pg_file_pattern variable). UPF explicit connections (using the connect_supply_net) is not allowed on default PG pins created based on the default PG pin name variables.

The default of this variable is empty "", which means that there is no default PG pin added unless specified. To enable default PG pin creation, you must set the lp_default_ground_pin_name variable to a valid name.

Note: You must set this variable before loading the library.

The database updates are disabled in power domain backward compatibility mode (Use the **set power_domains_compatibility TRUE** command).

To determine the current value of this variable, type one of the following:

printvar lp_default_power_pin_name

echo \$1p_default_power_pin_name.

SEE ALSO

connect_supply_net(2)
library_pg_file_pattern(3)
lp_default_ground_pin_name(3)
power_domains_compatibility(3)

merge_model_allow_generated_clock_renaming

Enables or disables forcing merging ETM models by resolving conflicting generated clocks.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

When you merge an extracted timing model (ETM), generated clocks in each ETM model with the same name should have the same definition. By default, if you use the merge_models command to merge ETMs with generated clocks of the same name but different definitions, the tool issues an error message, and the model merging fails.

When you set this variable to **true**, this issue is resolved by renaming the generated clock to include the corresponding mode name as suffixes.

SEE ALSO

merge_model_ignore_pin_function_check(3)

merge_model_ignore_pin_function_check

Enables or disables forcing merging ETM models to ignore function attributes.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

When you merge ETM models, the tool expects either a **true** or a **false** in the **function** attribute. If you use the **merge_models** command to merge ETM models with non-constant Boolean functions, the tool issues an error, and model merging fails. If you set this variable to **true**, the models are forced to merge, ignoring the **function** attribute.

SEE ALSO

merge_models(2)
merge_model_allow_generated_clock_renaming(3)

mode_attributes

Describes the predefined application attributes for mode objects.

DESCRIPTION

name

Type: string

SEE ALSO

get_attribute(2)
help_attributes(2)
list_attributes(2)
report_attribute(2)
attributes(3)

model_validation_capacitance_tolerance

Specifies the absolute error tolerance for capacitance data.

TYPE

list.

DEFAULT

{0.001 0.001}

DESCRIPTION

Specifies the absolute error tolerance for capacitance data. If this is used in conjunction with the *-percent_tolerance* option, both tolerances must be exceeded to cause a FAIL. For information about other absolute tolerances, see the **model_validation_timing_tolerance** man page.

This variable is effective only in the automatic model validation flow, such as when the output from either the **create_ilm** or **extract_model** command is used with the - validate option. The output of the **compare_interface_timing** command is not affected by this variable.

To determine the current value of this variable, type one of the following:

printvar model_validation_capacitance_tolerance

echo \$model_validation_capacitance_tolerance.

SEE ALSO

create_ilm(2)
extract_model(2)
hier_modeling_version(3)
model_validation_timing_tolerance(3)

model_validation_check_design

Checks the design constraints and settings when auto model validation fails

TYPE

Boolean

DEFAULT

true

DESCRIPTION

If you set this variable to **true**, the tool tries to find design constraints and settings that are not recommended for creating and validating models.

If you set this variable to false, no checking is performed.

This variable is effective only in the automatic model validation flow.

SEE ALSO

create_ilm(2)
extract_model(2)
hier_modeling_version(3)

model_validation_ignore_pass

Excludes all passing comparisons; therefore, fails are only displayed if this variable is set to its default of true.

TYPE

Boolean

DEFAULT

true

DESCRIPTION

Excludes all passing comparisons; therefore, fails are only displayed if this variable is set to its default of *true*.

This variable is effective only in the automatic model validation flow, such as when the output from either the **create_ilm** or **extract_model** command is used with the - validate option. The output of the **compare_interface_timing** command is not affected by this variable.

To determine the current value of this variable, type one of the following:

printvar model_validation_ignore_pass

echo \$model_validation_ignore_pass

SEE ALSO

model_validation_output_file

The name of the file that stores the model validation results.

TYPE

string

DEFAULT

verif.out

DESCRIPTION

Specifies where the model validation results should be written. If this variable is empty, the results are printed at the standard output. If no path is given in this name, this file is created in the model_validation subdirectory under the directory specified by the **pt_model_dir** variable.

This variable is effective only in the automatic model validation flow, such as when the output from either the **create_ilm** or **extract_model** command is used with the - validate option. The output of the **compare_interface_timing** command is not affected by this variable.

To determine the current value of this variable, type one of the following:

printvar model_validation_output_file

echo \$model_validation_output_file

SEE ALSO

create_ilm(2)
extract_model(2)
hier_modeling_version(3)
pt_model_dir(3)

model_validation_pba_clock_path

Perform path-based analysis on clock portion of mismatched paths.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

By default, path-based analysis in model validation is only performed on the data portion of mismatched paths. When you set this variable to *true*, path-based analysis is performed on the clock portion too. This can help resolving mismatched paths.

This variable is effective only in the automatic model validation flow, such as when the output from either the **create_ilm** or **extract_model** command is used with the - validate option. The output of the **compare_interface_timing** command is not affected by this variable.

To determine the current value of this variable, type one of the following:

printvar model_validation_pba_clock_path

echo \$model_validation_pba_clock_path

SEE ALSO

model_validation_percent_tolerance

Specifies the absolute error tolerance for time data during model validation.

TYPE

list.

DEFAULT

{0.00 0.00}

DESCRIPTION

This option is similar to the model_validation_timing_tolerance variable except that it uses the percent relative error instead of an absolute error. The exception is that slack data ignores this variable and uses only the model_validation_timing_tolerance variable. If this variable is specified in conjunction with either the model_validation_timing_tolerance or model_validation_capacitance_tolerance variable, both tolerances must be exceeded to cause a FAIL.

This variable is effective only in the automatic model validation flow, such as when the output from either the **create_ilm** or **extract_model** command is used with the - validate option. The output of the **compare_interface_timing** command is not affected by this variable.

To determine the current value of this variable, type one of the following:

printvar model_validation_percent_tolerance

echo \$model_validation_percent_tolerance

SEE ALSO

create_ilm(2)
extract_model(2)
hier_modeling_version(3)
model_validation_timing_tolerance(3)
model_validation_capacitance_tolerance(3)

model_validation_reanalyze_max_paths

Specifies the maximum number of mismatched paths that are analyzed again.

TYPE

int

DEFAULT

1000

DESCRIPTION

During automatic model validation, some mismatched paths after graph-based analysis are reselected to do path-based analysis. This variable specifies the maximum number of selected paths. The smaller the number, the faster the validation occurs; however, more unresolved mismatches might occur.

This variable is effective only in the automatic model validation flow, such as when the output from either the **create_ilm** or **extract_model** command is used with the - validate option. The output of the **compare_interface_timing** command is not affected by this variable.

To determine the current value of this variable, type one of the following:

printvar model_validation_reanalyze_max_paths

echo \$model_validation_reanalyze_max_paths

SEE ALSO

model_validation_report_split

Allow line-splitting in report.

TYPE

Boolean

DEFAULT

true

DESCRIPTION

Allows line-splitting in a report. This is most useful for performing diffs on previous scripts or for postprocessing the script.

This variable is effective only in the automatic model validation flow, such as when the output from either the **create_ilm** or **extract_model** command is used with the - validate option. The output of the **compare_interface_timing** command is not affected by this variable.

To determine the current value of this variable, type one of the following:

printvar model_validation_report_split

echo \$model_validation_report_split

SEE ALSO

model_validation_save_session

Saves a session during model validation that constrains the testing design of the model.

TYPE

Boolean

DEFAULT

true

DESCRIPTION

When the **model_validation_save_session** variable is set to **true** (the default), a session is saved that constrains the testing design of the model.

If you set this variable to false, no session is saved.

This variable is effective only in the automatic model validation flow.

SEE ALSO

model_validation_section

Specifies a list of data sections to be included in the comparison.

TYPE

string

DEFAULT

"" (empty)

DESCRIPTION

Specifies a list of data sections to be included in the validation; only those sections are validated. By default, all sections are validated. If it is not empty, defined sections are validated. The following list describes the keywords that are accepted in the section_list as valid:

- slack Specifies that only worst-case slacks are to be validated.
- transition_time Specifies that only actual transition times on ports are to be validated.
- capacitance Specifies that only actual capacitances on ports are to be validated.
- design_rules Specifies that only design rules on ports are to be validated.
- missing_arcs Specifies that only arcs in the reference timing file that are missing from the compare timing file are to be included in the report.

This variable is effective only in the automatic model validation flow, such as when the output from either the **create_ilm** or **extract_model** command is used with the **-validate** option. The output of the **compare_interface_timing** command is not affected by this variable.

SEE ALSO

model_validation_significant_digits

Specifies the number of digits to the right of the decimal point that are to be reported in the validation results.

TYPE

int

DEFAULT

2

DESCRIPTION

Allowed values are 0-13. The default value is 2.

This variable is effective only in the automatic model validation flow, such as when the output from either the **create_ilm** or **extract_model** command is used with the - validate option. The output of the **compare_interface_timing** command is not affected by this variable.

To determine the current value of this variable, type one of the following:

printvar model_validation_significant_digits

echo \$model_validation_significant_digits

SEE ALSO

model_validation_sort_by_worst

Specifies that the output is to be sorted from worst to best.

TYPE

Boolean

DEFAULT

true

DESCRIPTION

Specifies that the output is to be sorted from negative to positive, with the worst failure first. After the FAIL section, all PASS lines are sorted alphabetically within each path attribute.

This variable is effective only in the automatic model validation flow, such as when the output from either the **create_ilm** or **extract_model** command is used with the - validate option. The output of the **compare_interface_timing** command is not affected by this variable.

To determine the current value of this variable, type one of the following:

printvar model_validation_sort_by_worst

echo \$model_validation_sort_by_worst

SEE ALSO

model_validation_timing_tolerance

Specifies the absolute error tolerance for time data during model validation.

TYPE

list.

DEFAULT

{0.01 0.025}

DESCRIPTION

Specifies the absolute error tolerance for time data during model validation. Each tolerance is a list of either one or two floating point numbers. All tolerances are inclusive, and the sign of the values has no effect. The first value is the optimistic tolerance and the second value is the pessimistic tolerance. If there is only one number it serves to specify both the pessimistic and optimistic tolerances. If this is used in conjunction with the **model_validation_percent_tolerance** variable, both tolerances must be exceeded to cause a FAIL. For other absolute tolerances, see the **model_validation_capacitance_tolerance** man page.

This variable is effective only in the automatic model validation flow, such as when the output from either the **create_ilm** or **extract_model** command is used with the - validate option. The output of the **compare_interface_timing** command is not affected by this variable.

To determine the current value of this variable, type one of the following:

printvar model_validation_timing_tolerance

echo \$model_validation_timing_tolerance

SEE ALSO

create_ilm(2)
extract_model(2)
hier_modeling_version(3)
model_validation_percent_tolerance(3)

model_validation_verbose

Specifies that detailed debugging of mismatched paths is performed.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

Specifies that a detailed debugging of mismatched paths is performed. When this variable is set to its non-default of *true*, a detailed debugging of mismatched paths is performed, which generates a report that shows why those paths are mismatched. The name of the report is the name of the output file specified by the **model_validation_output_file** variable with the .detail extension.

For ILMs, the tolerance of delay and slews is one-tenth of the tolerance specified by the **model_validation_timing_tolerance** variable, and the tolerance of capacitance is the same with the **model_validation_capacitance_tolerance** variable. If either of these tolerances are violated for a stage, the detailed information of this stage is printed; however, only the first stage violating the tolerances is printed.

For ETMs, since paths from the model are generally simple, the **report_etm_arc** style report is printed for each mismatched arc and stage information is not compared.

If it is found that the topologies of paths from the netlist and the model are different with each other, another detailed debugging is performed: the exactly same path from the model is selected from the netlist and compared against with the original path selected from the netlist. This debugging can help you understand why the **create_ilm** or **extract_model** command picks a different critical path.

This variable is effective only in the automatic model validation flow, such as when the output from either the **create_ilm** or **extract_model** command is used with the - validate option. The output of the **compare_interface_timing** command is not affected by this variable.

EXAMPLES

The following examples shows that the mismatch is because an aggressor that is not screened in the block gets screened when the interface logic model (ILM) is used.

Netlist path:

```
Startpoint: IN (input port clocked by CLK)
```

Endpoint: ff1 (rising edge-triggered flip-flop clocked by CLK')

Path Group: CLK Path Type: max

Point	Fanout	Cap	Trans	Incr	Path
clock CLK (rise edge) clock network delay (prop				0.00	
input external delay	agacca			0.20	
IN (in)			0.00	0.00	
IN (net)	1	1.00	0.00	0.00	0.20 2
U1/A (ND2)			0.00	0.00	0.20 f
U1/Z (ND2)			0.17	0.67 &	0.87 r
n1 (net)	1	1.23			
ff1/D (FD1)			0.18	0.01 &	0.88 r
data arrival time					0.88
clock CLK' (rise edge)				0.60	0.60
clock source latency				0.00	0.60
CLK (in)			0.00	0.00	0.60 f
CLK (net)	3	3.00			
U2/A (IV)			0.00	0.00	0.60 f
U2/Z (IV)			0.14	0.52	1.13 r
n2 (net)	1	1.00			
ff1/CP (FD1)			0.14	0.00	· -
library setup time				-0.80	
data required time					0.33
data required time					0.33
data arrival time					-0.88
slack (VIOLATED)					-0.55

The dominant exceptions are:
None

Model path:

Startpoint: IN (input port clocked by CLK)

Endpoint: ff1 (rising edge-triggered flip-flop clocked by CLK')

Path Group: CLK Path Type: max

Scenario: model_validation

Point	Fanout	Cap	Trans	Incr	Path
clock CLK (rise edge) clock network delay (p:	ropagated)			0.00 0.00 0.20	0.00 0.00 0.20 f
IN (in)			0.00	0.00	0.20 f
IN (net)	1	1.00			
U1/A (ND2)			0.00	0.00	0.20 f
U1/Z (ND2)			0.17	0.67 &	0.87 r
n1 (net)	1	1.23			
ff1/D (FD1)			0.17	0.00 &	0.87 r
data arrival time					0.87

			0.60	0.60
			0.00	0.60
		0.00	0.00	0.60 f
3	3.00			
		0.00	0.00	0.60 f
		0.14	0.52	1.13 r
1	1.00			
		0.14	0.00	1.13 r
			-0.80	0.33
				0.33
				0.33
				-0.87
				-0.54
	_		3 3.00 0.00 0.14 1 1.00	0.00 0.00 0.00 0.00 0.00 0.14 0.52 1 1.00 0.14 0.00

The dominant exceptions are: None

Stage 0 with difference :

Point		Fanout	Cap	Trans	Incr	Path
U1/Z (U1/Z (ff1/D ff1/D	ND2) (FD1)			0.17 0.17 0.18 0.17	0.67 & 0.67 & 0.01 & 0.00 &	0.87 r 0.87 r 0.88 r 0.87 r
Path	Aggressor Net	Screen			Switching Bump (ratio of VDD)	
0 1	n5 n5		active screened_by_macro_model		0.03	

SEE ALSO

multi_core_allow_overthreading

Controls over-threading with more than one thread per CPU core.

TYPE

Boolean

DEFAULT

true

DESCRIPTION

Given a maximum limit on the CPU cores that the current PrimeTime process can use, the count of simultaneously active threads can exceed that limit. This is determined differently for different threaded algorithms and commands. The degree of overthreading is set up with the guarantee that most of the time the cores usage limit that you set is honored. However, it is possible that for very short intervals, the usage might exceed that limit. If this is absolutely undesirable, setting the multi_core_allow_overthreading variable to false guarantees the process cores utilization never exceeds the user maximum cores limit. This would result in reduced multicore analysis performance.

It is important to note that modifying this variable only impacts algorithms invoked within Tcl commands launched subsequent to the variable setting.

To determine the current value of this variable, type the following:

printvar multi_core_ allow_overthreading

SEE ALSO

set_host_options(2)

multi scenario fault handling

Controls how fatal errors are handled in remote processes.

TYPE

string

DEFAULT

ignore

DESCRIPTION

Controls how fatal errors are handled in remote processes. Allowed values are exit and ignore (the default).

- When you set this variable to *exit*, if the master detects fatal errors in the remote processes, it shuts down the entire analysis after all the executing tasks have been processed. Before exiting, the master reports which scenarios have caused a fatal error.
- When this variable is set to its default of *ignore*, if the master detects fatal errors in the remote processes, it removes the scenarios that caused a fatal error from the current session when all the executing tasks have been processed. It then re-runs the command encountering the fatal error on the remaining scenarios in command focus. It repeats this process until the command either succeeds or the command focus is depleted of all scenarios. If there are no scenarios left in command focus, the command does not run again. If all the scenarios in the session are removed, the session is removed. If the resources required to sustain a session are no longer available, the current session is removed. For the resource requirements needed to sustain a session, see the **current_session** man page.

To determine the current value of this variable, type the following:

printvar multi_scenario_fault_handling

SEE ALSO

current_scenario(2)
current_session(2)

multi scenario merged error limit

Defines the maximum number of errors or warnings of a particular type to be considered for merging in the merged error log on a per task basis.

TYPE

int

DEFAULT

100

DESCRIPTION

In multi-scenario analysis, errors, warnings, and informational messages are produced by both the master and slave processes. For the data produced by the slaves, full (compressed) error, warning, and informational messages are stored in the file specified by the multi_scenario_merged_error_log variable. To avoid excessive memory usage and network traffic, the number of errors on a per type basis is limited to the number set using the multi_scenario_merged_error_limit variable. For example, if the multi_scenario_merged_error_limit variable is set to 10, a maximum of 10 errors of type CMD-003 is written to the log specified using the multi_scenario_merged_error_log variable. The default value of the multi_scenario_merged_error_limit variable is 100.

To determine the current value of this variable, type

printvar multi_scenario_merged_error_limit

SEE ALSO

multi_scenario_merged_error_log(3)

multi scenario merged error log

Use to specify a file location where full (compressed) error, warning, and informational messages are stored for data produced by the slaves.

TYPE

string

DESCRIPTION

In multi-scenario analysis, errors, warnings, and informational messages are produced by both the master and slave processes. For the data produced by the slaves, full (compressed) error, warning, and informational messages are stored in the file specified by the multi_scenario_merged_error_log variable. All errors, warnings, and informational messages are displayed as in regular PrimeTime, with the addition of the name of the scenario where the message occurred. If all scenarios produce the same message, only one message is stored with all used instead of listing all scenario names. This describes the term compressed used above. Along with the multi-scenario merged error log, slave errors are displayed in full at the master while slave warnings are summarized at the master (slave informational messages are not displayed at the master). At each slave, the errors and warnings are written in full to the slave log file.

To determine the current value of this variable, type one of the following:

printvar multi_scenario_merged_error_log

echo \$multi_scenario_merged_error_log.

SEE ALSO

multi_scenario_merged_error_limit(3)

multi_scenario_message_verbosity_level

Define the verbosity level of messages printed at the master during slave processing.

TYPE

string

DEFAULT

default

DESCRIPTION

During slave processing, the master reports back several different types of messages. You can use the **multi_scenario_message_verbosity_level** variable to control the types of messages reported at the master. The variable can take two values, *low* or *default*. If the variable is set to *low*, the master prints out the following messages:

errors, fatal, and task failure

If the variable is the default, the master prints out the following messages:

licensing, errors, warnings, fatal, task status, and task failure

To determine the current value of this variable, type the following:

printvar multi_scenario_message_verbosity_level

SEE ALSO

multi_scenario_merged_error_log(3)

multi_scenario_working_directory

Defines the root working directory for all multi-scenario analysis data, including log files.

TYPE

string

DEFAULT

(current working directory)

DESCRIPTION

In multi-scenario analysis, the working directory can be explicitly specified using the multi_scenario_working_directory variable. This defines the root working directory for all multi-scenario analysis data, including log files. The working directory must be visible to the master and all the slaves. You must have write permissions in the specified directory. If no value is specified for the multi_scenario_working_directory variable, the working directory defaults to the directory from which the analysis was invoked.

To determine the current value of this variable, type one of the following commands:

printvar multi_scenario_working_directory

echo \$multi_scenario_working_directory

SEE ALSO

multi_scenario_working_directory(3)

mv_allow_pg_pin_reconnection

TYPE

Boolean

DEFAULT

false

DESCRIPTION

Set this variable to ${\bf true}$ to enable reconnection of a supply net to a PG pin that already has a connection.

This variable allows reconnections on only PG pins. Reconnection of a supply net to a port is not allowed even with the variable is set to ${\bf true}$.

SEE ALSO

connect_supply_net(2)

mv_input_enforce_simple_names

Enforces usage of simple names for restricted commands as per the IEEE 1801 Unified Power Format (UPF) standard.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

This variable controls whether hierarchical names are accepted when you specify an argument that requires simple names, according to the UPF standard.

By default, the tool accepts hierarchical names even if the UPF standard requires them to be simple.

If you set this variable to **true**, the restricted command causes the tool to error out when you use hierarchical names. Note that this variable does not affect the **create_supply_net** and **create_supply_set** commands, which always require simple names.

SEE ALSO

connect_supply_net(2)
create_power_domain(2)
create_power_switch(2)
create_supply_port(2)

mw_design_library

This variable stores the name of the design library for the read_milkyway command.

TYPE

string

DEFAULT

"" (empty)

GROUP

milkyway variables

DESCRIPTION

This variable has the name of the design library for the **read_milkyway** command. If the **read_milkyway** command is issued without the design library name on the command line, the command reads this variable to get the name. If the **read_milkyway** command is issued with the design library name, this variable is set to that name.

To determine the current value of this variable, type one of the following:

printvar mw_design_library

echo \$mw_design_library.in -0.25in

SEE ALSO

read_milkyway(2)

mw_logic0_net

This variable controls the name of constant zero net for the read_milkyway command.

TYPE

string

DEFAULT

VSS

GROUP

milkyway variables

DESCRIPTION

This variable determines the name of the net is the logic low net for the **read_milkyway** command. When the **read_milkyway** command is reading a design and sees a net by this name it treats it as if it were tied to logic 0.

To determine the current value of this variable, type one of the following:

printvar mw_logic0_net

echo \$mw_logic0_net

SEE ALSO

read_milkyway(2)
mw_logic1_net(3)

mw_logic1_net

This variable controls the name of the constant one net for the **read_milkyway** command.

TYPE

string

DEFAULT

VDD

GROUP

milkyway variables

DESCRIPTION

This variable determines the name of the net is the logic high net for the **read_milkyway** command. When the **read_milkyway** command is reading a design and sees a net by this name it treats it as if it were tied to logic 1.

To determine the current value of this variable, type one of the following:

printvar mw_logic1_net

echo \$mw_logic1_net

SEE ALSO

read_milkyway(2)
mw_logic0_net(3)

net_attributes

Describes the predefined application attributes for net objects.

DESCRIPTION

activity_source

Type: string

Specifies the source of switching activity information for the net. It is one of the following: file, set_switching_activity, set_case_analysis, propagated, implied,

default, or UNINITIALIZED.

aggressors

Type: string

Specifies the aggressor nets that affect the victim net.

annotated_delay_delta_max

Type: float

Specifies the maximum of the annotated_delay_delta_max attributes on all net arcs.

annotated_delay_delta_min

Type: float

Specifies the minimum of the annotated_delay_delta_min attributes on all net arcs.

annotated_transition_delta_max

Type: float

Specifies the maximum of the annotated_transition_delta_max attributes on all leaf pins and ports.

annotated_transition_delta_min

Type: float

Specifies the minimum of the annotated_transition_delta_min attributes on all leaf pins and ports.

area

Type: float

Specifies the estimated area of the net. The net area is calculated using a wire load model.

ba_capacitance_max

Type: float

Specifies the back-annotated capacitance on the net for maximum conditions. Set with the set_load or read_parasitics command.

ba_capacitance_min

Type: float

Specifies the back-annotated capacitance on the net for minimum conditions. Set with the set load or read parasitics command.

ba_resistance_max

Type: float

Specifies the back-annotated resistance on the net for maximum conditions. Set with the set_resistance or read_parasitics command.

ba resistance min

Type: float

Specifies the back-annotated resistance of the net for minimum conditions. Set with the set_resistance or read_parasitics command.

base_name

Type: string

Specifies the leaf name of the net. For example, the base name of net i1/i1z1 is i1z1. You cannot set this attribute.

coupling_capacitors

Type: string

Lists the cross-coupling capacitance values in pF. With this attribute the nets are explicitly identified. For example,

```
{u1a/A (n1) u2b/Z (n2) 0.40 not_filtered}
{n1:3 (n1) n2:5 (n2) 0.03 filtered_by_accum_noise_peak}
{in_port (n1) n3:7 (n3) 0.01 filtered_by_accum_noise_peak}
```

dont_touch

Type: boolean

Returns true if the net is excluded from optimization in Design Compiler. Values are undefined by default. Nets with the dont_touch attribute set to true are not modified or replaced during compile with Design Compiler. Set with the set_dont_touch command.

early_fall_clk_net_delta_derate_factor

Type: float

Specifies an early timing derating factor, specified by the set_timing_derate command, that applies to the net.

early_fall_clk_net_derate_factor

Type: float

Specifies an early timing derating factor, specified by the set_timing_derate command, that applies to the net.

early_fall_data_net_delta_derate_factor

Type: float

Specifies an early timing derating factor, specified by the set_timing_derate command, that applies to the net.

early_fall_data_net_derate_factor

Type: float

Specifies an early timing derating factor, specified by the set_timing_derate command, that applies to the net.

early_rise_clk_net_delta_derate_factor

Type: float

Specifies an early timing derating factor, specified by the set_timing_derate command, that applies to the net.

early_rise_clk_net_derate_factor

Type: float

Specifies an early timing derating factor, specified by the set_timing_derate command, that applies to the net.

early_rise_data_net_delta_derate_factor

Type: float

Specifies an early timing derating factor, specified by the set_timing_derate command, that applies to the net.

early_rise_data_net_derate_factor

Type: float

Specifies an early timing derating factor, specified by the set_timing_derate command, that applies to the net.

effective_aggressors

Type: string

Lists the effective aggressors for the net. Effective aggressors are aggressors that are analyzed. For example,

get_attribute -class net n5 effective_aggressors n7

For more information, see the si_xtalk_bumps attribute

effective_coupling_capacitors

Type: string

Lists the effective cross-coupling capacitance values in pF. Only the capacitors that are not excluded are shown.

escaped_full_name

Type: string

Specifies the name of the cell. Any literal hierarchy characters are escaped with a backslash.

full name

Type: string

Specifies the complete name of the net. For example, the full_name of net i1z1 within cell i1 is i1/i1z1. The full_name attribute is not affected by current instance. The full_name attribute is read-only; you cannot change the setting.

glitch_count

Type: float

Specifies the number of glitch transitions on the net during the duration of power_simulation_time.

glitch_rate

Type: double

Specifies the rate at which glitch transitions occur on the net. It is equal to glitch_count/power_simulation_time

has_detailed_parasitics

Type: boolean

Returns true if any part of the net has annotated detailed parasitics (even if only one segment of the net at different levels of hierarchy).

has_valid_parasitics

Type: boolean

Returns true if the net has an annotated pi model, or if all segments of the net are annotated with properly connected detailed parasitics that form a valid representation of physical interconnection between drivers and loads.

is_clock_network

Type: boolean

Returns true if the net is in the combinational fanout of a clock source, that is, the is_clock_network attribute is true on any of the leaf pins or ports of the net.

is_clock_source_network

Type: boolean

Returns true if the net is part of clock source latency network, that is, the is_clock_source_network attribute is true on any of its leaf pins or ports.

is_design_mismatch

Type: boolean

Returns true if an object is dirty, that is, the object is directly affected by a mismatch between the block and top-level design.

is ideal

Type: boolean

Returns true if the net has been marked ideal using the set_ideal_network command.

is_power_control_signal_net

Type: boolean

Returns true if the signal net is used to control any power rail or PrimeTime PX rail mapping modes.

late_fall_clk_net_delta_derate_factor

Type: float

Specifies a late timing derating factor, specified by the set_timing_derate command, that applies to the net.

late_fall_clk_net_derate_factor

Type: float

Specifies a late timing derating factor, specified by the set_timing_derate command, that applies to the net.

late_fall_data_net_delta_derate_factor

Type: float

Specifies a late timing derating factor, specified by the set_timing_derate command, that applies to the net.

late_fall_data_net_derate_factor

Type: float

Specifies a late timing derating factor, specified by the set_timing_derate command, that applies to the net.

late rise clk net delta derate factor

Type: float

Specifies a late timing derating factor, specified by the set_timing_derate command, that applies to the net.

late_rise_clk_net_derate_factor

Type: float

Specifies a late timing derating factor, specified by the set_timing_derate command, that applies to the net.

late_rise_data_net_delta_derate_factor

Type: float

Specifies a late timing derating factor, specified by the set_timing_derate command, that applies to the net.

late_rise_data_net_derate_factor

Type: float

Specifies a late timing derating factor, specified by the set_timing_derate command, that applies to the net.

leaf_drivers

Type: collection

Specifies a collection of leaf driver pins and ports of a net.

leaf_loads

Type: collection

Specifies a collection of leaf load pins and ports of a net.

max_slack

Type: float

Specifies the minimum of the max_slack of all leaf pins and ports; this attribute is computed only when the timing_save_pin_arrival_and_slack variable is set to true.

min_slack

Type: float

Specifies the minimum of the min_slack attribute on all leaf pins and ports; this attribute is computed only when the timing_save_pin_arrival_and_slack variable is set to true.

net resistance max

Type: float

Specifies the resistance of the net for maximum conditions. Can be computed from wire load models or set using set_resistance or read_parasitics.

net_resistance_min

Type: float

Specifies the resistance of the net for minimum conditions. Can be computed from wire load models or set using set_resistance or read_parasitics.

number_of_aggressors

Type: integer

Specifies the number of aggressor nets to a victim net. For example,

get_attribute -class net n5
 number_of_aggressors 1

Note that any coupled net is an aggressor net.

number_of_coupling_capacitors

Type: integer

Specifies the number of coupling capacitors.

number_of_effective_aggressors

Type: integer

Specifies the number of effective aggressor nets to a victim net. Only the effective aggressors are used for analysis. For example,

get_attribute -class net n5
number_of_effective_aggressors 1

number_of_effective_coupling_capacitors

Type: integer

Specifies the number of effective coupling capacitors on the net. Only the effective coupling capacitors are used for the analysis.

number_of_leaf_drivers

Type: integer

Specifies the number of driver leaf pins that are connected to the net. Because a leaf pin is connected to a leaf cell, this attribute does not include pins at hierarchical boundaries. For hierarchical nets, this attribute reflects the total number of driver pins connected to all net segments.

number_of_leaf_loads

Type: integer

Specifies the number of load leaf pins that are connected to the net. Because a leaf pin is connected to a leaf cell, this attribute does not include pins at hierarchical boundaries. For hierarchical nets, this attribute reflects the total number of leaf pins connected to all net segments.

object_class

Type: string

Specifies the class of the object, which is a constant equal to net. You cannot set this attribute.

pin_capacitance_max

Type: float

Specifies the sum of all pin capacitances of the net for maximum conditions. You cannot set this attribute.

pin_capacitance_max_fall

Type: float

Specifies the maximum fall capacitance of all pins and ports for the net. This attribute is read-only; you cannot change the setting.

pin_capacitance_max_rise

Type: float

Specifies the maximum rise capacitance of all pins and ports for the net. This attribute is read-only; you cannot change the setting.

pin_capacitance_min

Type: float

Specifies the sum of all pin capacitances of the net for minimum conditions. You cannot set this attribute.

pin_capacitance_min_fall

Type: float

Specifies the minimum fall capacitance of all pins and ports for the net. This attribute is read-only; you cannot change the setting.

pin_capacitance_min_rise

Type: float

Specifies the minimum rise capacitance of all pins and ports for the net. This attribute is read-only; you cannot change the setting.

power_base_clock

Type: string

Specifies the name of the base clock associated with this net. If the net belongs to multiple clock domains, the power_base_clock attribute is set to the fastest of the clocks

rc_annotated_segment

Type: boolean

Returns true if the specific net segment has annotated parasitics. For two segments at different levels of hierarchy (for example, n1 and h1/n1), the attribute values can differ.

rc network

Type: string

Specifies a string describing the parasitic data that has been back-annotated on the net, including resistor values (in KOhms) and capacitor values (in pF).

rc_network_with_sensitivity

Type: string

Specifies the full RC network of the net with sensitivity values included. This attribute is read-only; you cannot change the setting.

si_double_switching_slack

Type: float

Returns true if the net has double-switching slack on the victim net.

si_has_double_switching

Type: boolean

Returns true if the net has double-switching violation. Double-switching analysis needs to be enabled.

si_xtalk_bumps

Type: string

Lists each aggressor net and the voltage bumps that rising and falling aggressor transitions induce on the victim net (worst of rising minimum or maximum bumps and worst of falling minimum or maximum bumps, each expressed as a decimal fraction of the rail-to-rail voltage), or gives the reason that an aggressor net has no effect on the victim net.

si_xtalk_bumps_max_fall

Type: string

Lists each aggressor net and the voltage induced on the victim net (expressed as a decimal fraction of the rail-to-rail voltage) for a maximum fall transition.

si_xtalk_bumps_max_rise

Type: string

Lists each aggressor net and the voltage induced on the victim net (expressed as a decimal fraction of the rail-to-rail voltage) for a maximum rise transition.

si_xtalk_bumps_min_fall

Type: string

Lists each aggressor net and the voltage induced on the victim net (expressed as a decimal fraction of the rail-to-rail voltage) for a minimum fall transition.

si xtalk bumps min rise

Type: string

Lists each aggressor net and the voltage induced on the victim net (expressed as a decimal fraction of the rail-to-rail voltage) for a minimum rise transition.

si_xtalk_composite_aggr_max_fall

Type: collection

Specifies a collection of aggressors in a potential composite aggressor group for a maximum fall transition.

si_xtalk_composite_aggr_max_rise

Type: collection

Specifies a collection of aggressors in a potential composite aggressor group for a

maximum rise transition.

si_xtalk_composite_aggr_min_fall

Type: collection

Specifies a collection of aggressors in a potential composite aggressor group for a minimum fall transition.

si_xtalk_composite_aggr_min_rise

Type: collection

Specifies a collection of aggressors in a potential composite aggressor group for a minimum rise transition.

si_xtalk_used_ccs_max_fall

Type: boolean

Returns true if the net was analyzed for crosstalk delay using CCS timing models for that type of timing constraint and transition.

si_xtalk_used_ccs_max_rise

Type: boolean

Returns true if the net was analyzed for crosstalk delay using CCS timing models for that type of timing constraint and transition.

si_xtalk_used_ccs_min_fall

Type: boolean

Returns true if the net was analyzed for crosstalk delay using CCS timing models for that type of timing constraint and transition.

si_xtalk_used_ccs_min_rise

Type: boolean

Returns true if the net was analyzed for crosstalk delay using CCS timing models for that type of timing constraint and transition.

static_probability

Type: float

Specifies the static probability of the net, which is the probability that the net has the logic value 1.

switching_power

Type: double

Specifies the switching power of the net in watts, which is the power dissipated by

net attributes

the charging and discharging of the capacitance of the net.

toggle_count

Type: float

Specifies the number of transitions of the net during the duration of the power_simulation_time attribute.

toggle_rate

Type: double

Specifies the rate at which transitions occur on the net. It is equal to

toggle_count/power_simulation_time

total_capacitance_max

Type: float

Specifies the sum of all pin capacitances and the wire capacitance of the net for maximum conditions. This attribute is read-only; you cannot change the setting.

total_capacitance_min

Type: float

Specifies the sum of all pin capacitances and the wire capacitance of the net for minimum conditions. This attribute is read-only; you cannot change the setting.

total_ccs_capacitance_max_fall

Type: float

Specifies the total capacitance of wire capacitance and CCS receiver capacitances. For example, total_ccs_capacitance_max_fall is the sum of wire capacitance and maximum of fall_c1/rise_c2.

total_ccs_capacitance_max_rise

Type: float

Specifies the total capacitance of wire capacitance and CCS receiver capacitances. For example, total_ccs_capacitance_max_rise is the sum of wire capacitance and maximum of rise_c1/rise_c2.

total_ccs_capacitance_min_fall

Type: float

Specifies the total capacitance of wire capacitance and CCS receiver capacitances. For example, total_ccs_capacitance_min_fall is the sum of wire capacitance and minimum of fall_c1/rise_c2.

total_ccs_capacitance_min_rise

Type: float

Specifies the total capacitance of wire capacitance and CCS receiver capacitances. For example, total_ccs_capacitance_min_rise is the sum of wire capacitance and minimum of rise_c1/rise_c2.

total_coupling_capacitance

Type: float

Specifies the total cross-coupling capacitance (in pf) of the victim net.

total_effective_coupling_capacitance

Type: float

Specifies the total effective cross capacitance (in pF) of the victim net. Only effective values are used during the analysis.

user_global_coupling_separated

Type: boolean

Returns true if this net has been globally separated with the set_coupling_separation command.

user_pairwise_coupling_separated

Type: collection

Specifies a collection of nets that have been pairwise-separated with the set coupling separation command.

wire_capacitance_max

Type: float

Specifies the wire capacitance of the net for maximum conditions. The value can be computed from wire load models or set using set_load or read_parasitics.

wire_capacitance_min

Type: float

Specifies the wire capacitance of the net for minimum conditions. The value can be computed from wire load models or set using set_load or read_parasitics.

x_coordinate_max

Type: float

Specifies the maximum x-coordinate of the area occupied by the net.

x_coordinate_min

Type: float

Specifies the minimum x-coordinate of the area occupied by the net.

y_coordinate_max

Type: float

Specifies the maximum y-coordinate of the area occupied by the net.

y_coordinate_min

Type: float

Specifies the minimum y-coordinate of the area occupied by the net.

SEE ALSO

get_attribute(2)

help_attributes(2)

list_attributes(2)

report_attribute(2)

attributes(3)

old_port_voltage_assignment

Reverts to a port's previous voltage assignment.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

By default, the tool infers a port voltage from its load or driver pins. If you set this variable is set to **true**, the tool reverts to the previous voltage assignment mode for ports and no longer infers port voltages from load or driver pins.

parasitic corner_name

Specifies the parasitic corner to be loaded by the read_parasitics command.

TYPE

string

DEFAULT

11 11

DESCRIPTION

This variable specifies the parasitic corner to be loaded by the **read_parasitics** command. Setting this variable is optional. The tool behavior in relation to parasitic corners is as follows:

- If you set the variable to a specified corner: a) If the tool reads SPEF or SBPF files with multiple corners, the **read_parasitics** command annotates the nets with only the data of the specified corner. b) If the specified corner does not exist in the SPEF or SBPF files, the tool issues an error.
- If the variable is not set: a) If the tool reads SPEF or SBPF files with multiple corners, the tool issues an error. b) Otherwise, the tool reads the parasitic data.
- You can set this variable at any time before reading the parasitic data.
- After reading parasitic data, you cannot create a new or destroy an existing parasitic corner. This means that you can set the variable only to an existing parasitic corner.

SEE ALSO

read_parasitics(2)

parasitics_cap_warning_threshold

Specifies a capacitance threshold beyond which a warning message is issued during the reading of a parasitics file.

TYPE

float

DEFAULT

0.0

DESCRIPTION

When this variable is set with a value greater than 0.0, the **read_parasitics** command issues a PARA-014 warning if it finds in the parasitics file a capacitance value, in picofarads, greater than this threshold. The default is 0.0, in which case no checking is done. Use this variable to detect large, unexpected capacitance values written to parasitics files by other applications. The capacitor is still used, but you can quickly find it in the parasitics file.

You can define an analogous resistance threshold by using the **parasitics_res_warning_threshold** variable.

To determine the current value of this variable, type one of the following commands:

printvar parasitics_cap_warning_threshold

echo \$parasitics_cap_warning_threshold

SEE ALSO

read_parasitics(2)
parasitics_res_warning_threshold(3)
PARA-014(n)

parasitics_log_file

Specifies the location of the output of parasitic commands when run in the background process.

TYPE

string

DEFAULT

parasitics_command.log

DESCRIPTION

The tool might launch a side process to perform parasitic operations in parallel with portions of the main run. This variable determines where the output data of the side process should go. By default, it goes to a file named parasitics_command.log in the current working directory. To modify the file name, set this variable.

SEE ALSO

read_parasitics(2)

parasitics_rejection_net_size

Defines a threshold number of nodes in an annotated parasitic network beyond which the detailed network is automatically replaced by a lumped capacitance.

TYPE

int

DEFAULT

20000

DESCRIPTION

Defines a threshold number of nodes in an annotated parasitic network beyond which the detailed network is automatically replaced by a lumped capacitance. The default is 20000.

This variable is one of a pair of variables, parasitics_warning_net_size and parasitics_rejection_net_size, that help you prevent unacceptable or unexpected run times caused by large numbers of nodes in an annotated parasitic network. If the read_parasitics command finds a number of nodes that exceeds the value of the parasitics_warning_net_size variable (default 10000), you receive a PARA-003 message warning you that extended run time could occur. If the read_parasitics command finds a number of nodes that exceeds the value of the parasitics_rejection_net_size variable (default 20000), the network is rejected and automatically replaced by a lumped capacitance, and you receive a PARA-004 message warning.

The value of the **parasitics_warning_net_size** variable is ignored if it is greater than or equal to the value of the **parasitics_rejection_net_size** variable.

To determine the current value of this variable, enter the following command:

pt_shell> printvar parasitics_rejection_net_size

SEE ALSO

read_parasitics(2)
parasitics_warning_net_size(3)

parasitics_res_warning_threshold

Specifies a resistance threshold beyond which a warning message is issued during the reading of a parasitics file.

TYPE

float

DEFAULT

0.0

DESCRIPTION

When this variable is set with a value greater than 0.0, the **read_parasitics** command issues a PARA-014 warning if it finds in the parasitics file a resistance value, in ohms, greater than this threshold. The default is 0.0, in which case no checking is done. Use this variable to detect large, unexpected resistance values written to parasitics files by other applications. The resistor is still used, but you can quickly find it in the parasitics file.

You can define an analogous capacitance threshold by using the parasitics_cap_warning_threshold variable.

To determine the current value of this variable, type one of the following commands:

printvar parasitics_res_warning_threshold

echo \$parasitics_res_warning_threshold.

SEE ALSO

read_parasitics(2)
parasitics_cap_warning_threshold(3)
PARA-014(n)

parasitics_warning_net_size

Defines a threshold number of nodes in an annotated parasitic network beyond which a message is issued that warns of a potential extended run time.

TYPE

int

DEFAULT

10000

DESCRIPTION

Defines a threshold number of nodes in an annotated parasitic network beyond which a message is issued that warns of a potential extended run time. The default is 10000.

This variable is one of a pair of variables, <code>parasitics_warning_net_size</code> and <code>parasitics_rejection_net_size</code>, that help you prevent unacceptable or unexpected run times caused by large numbers of nodes in an annotated parasitic network. If the <code>read_parasitics</code> command finds a number of nodes that exceeds the value of the <code>parasitics_warning_net_size</code> variable (default 10000), you receive a PARA-003 message warning you that extended run time could occur. If the <code>read_parasitics</code> command finds a number of nodes that exceeds the value of the <code>parasitics_rejection_net_size</code> variable (default 20000), the network is rejected and automatically replaced by a lumped capacitance. You receive a PARA-004 message warning you of that action.

The value of the **parasitics_warning_net_size** variable is ignored if it is greater than or equal to the value of the **parasitics_rejection_net_size** variable.

To determine the current value of this variable, enter the following command:

pt_shell> printvar parasitics_warning_net_size

SEE ALSO

read_parasitics(2)
parasitics_rejection_net_size(3)

partition

Specifies the partition name in context of the current task in execution.

TYPE

string

DEFAULT

(none)

DESCRIPTION

SEE ALSO

remote_execute(2)
set_distributed_analysis(2)

path_group_attributes

Describes the predefined application attributes for path_group objects.

DESCRIPTION

full_name

Type: string

Specifies the name of the path group. Path groups are created by group_path or implicitly using create_clock. This attribute is read-only; you cannot change the setting.

object_class

Type: string

Specifies the class of the object, which is a constant equal to path_group. You cannot set this attribute.

weight

Type: float

Specifies the cost function weight assigned to this path group. The weight of a group specifies how much the group influences the total maximum delay cost and can be used to guide optimization. You can specify the weight with group_path.

SEE ALSO

get_attribute(2)
help_attributes(2)
list_attributes(2)
report_attribute(2)
attributes(3)

pba_aocvm_only_mode

Specifies that only advanced on-chip variation (advanced OCV) is performed during path-based analysis.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

This variable applies to the path-based analysis performed during the **get_timing_paths** and **report_timing** commands when the **-pba_mode** option is specified. This option controls whether or not regular path-based analysis (path-specific slew propagation) effects are performed during a path-based analysis in addition to advanced OCV path-based analysis.

When the variable is set to its default of **false**, PrimeTime performs both regular path-based analysis and advanced OCV path-based analysis during a path-based analysis. This option removes the maximum amount of pessimism from the design, but the runtime can be large.

When the variable is set to **true**, PrimeTime only performs advanced OCV path-based analysis during a path-based analysis. This option is recommended for fastest runtime in an advanced OCV flow.

Note that advanced OCV path-based analysis is applied only if user-specified advanced OCV information exists.

This variable is deprecated and superseded by the **pba_derate_only_mode** variable. It will be obsolete in a future release of PrimeTime.

SEE ALSO

get_timing_paths(2)
read_aocvm(2)
report_timing(2)
pba_derate_only_mode(3)

pba derate list

Specifies path-based derate factors.

TYPE

string

DEFAULT

11 11

GROUP

timing_variables

DESCRIPTION

This variable specifies a list of **set_timing_derate** commands. Each **set_timing_derate** command specifies a derating factor applicable only during path-based analysis and does not impact regular graph-based timing analysis during the **update_timing** command. During path-based analysis, path-based derate factors have higher precedence over graph-based derate factors.

The **pba_derate_list** variable is only effective when the -pba_mode option of the **get_timing_paths** or **report_timing** command is set to path.

Note: The -pba_mode option cannot be specified in an advanced on-chip variation (OCV) flow.

In the following example the **pba_derate_list** variable is used to define a late path-based derate factor for cell 'buf0'. It is important to reset the **pba_derate_list** variable after the path-based analysis so that subsequent path reports are not affected.

```
pt_shell> set pba_derate_list "set_timing_derate -late 1.12 buf0"
pt_shell> report_timing -pba_mode path $PATH
pt_shell> set pba_derate_list ""
```

This next example for the **get_timing_paths** command is quite similar.

```
pt_shell> set pba_derate_list "set_timing_derate -late 1.12 buf0"
pt_shell> get_timing_paths -pba_mode path -to FF4/D
pt_shell> set pba_derate_list ""
```

To determine the current value of this variable, enter the following command:

pt_shell> printvar pba_derate_list

SEE ALSO

get_timing_paths(2)
report_timing(2)
set_timing_derate(2)

pba_derate_only_mode

Specifies that only the path derates are reevaluated during path-based analysis.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

This variable applies to the path-based analysis performed during the **get_timing_paths** and **report_timing** commands when you specify the **-pba_mode** option. This variable controls whether regular path-based analysis (path-specific slew propagation) effects are performed during a path-based analysis in addition to adjusting the deratings on the path according to the path-based conditions.

If the variable is set to **false** (the default), the tool performs both regular path-based analysis and derating adjustment during a path-based analysis. This option removes the maximum amount of pessimism from the design, but the runtime can be long.

If you set the variable to **true**, the tool only adjusts the derating according to the path-based conditions during the path-based analysis.

This variable is useful in the advanced OCV flow, parametric OCV flow, and simultaneous multivoltage analysis (SMVA) used with a derating method and is recommended in these flows to achieve the fastest runtime.

Note that advanced or parametric OCV path-based analysis is applied only if user-specified advanced or parametric OCV information exists.

Also note that in parametric OCV analysis, the random variation pessimism of graph-based analysis over path-based analysis is zero. Therefore, running path-based analysis with this variable set to **true** in parametric OCV only removes pessimism resulting from systematic variation, that is, distance-based derating.

SEE ALSO

get_timing_paths(2)
read_aocvm(2)
report_timing(2)

pba_enable_path_based_physical_exclusivity

This variable controls whether a path-based or stage-based physical exclusivity crosstalk computation is used during path-based analysis of paths involving physically exclusive clocks.

TYPE

int

DEFAULT

false

DESCRIPTION

When set to false (the default), each delay calculation stage is evaluated independently of the other stages in the path. For instance, consider two clocks which are physically exclusive, CLK1 and CLK2. For one stage in the path, an aggressor clocked by CLK1 might result in the worst delta delay. For the next stage, an aggressor clocked by CLK2 might result in the worst delta delay. In a stage-based approach, these deltas are both used for the corresponding stages in the path. This approach is runtime efficient, but can possibly result in some pessimism.

When set to *true*, the path is recalculated multiple times to consider each possible victim and aggressor combination across the physically exclusive clocks. In this case, aggressors from CLK1 and CLK2 could not simultaneously attack different stages across the path. This removes the pessimism of the stage-based approach, but at the cost of additional runtime. The recommendation is to leave the default value of *false* for most analysis, but to set it to true for the final signoff run if additional pessimism removal is desired during path-based analysis.

To determine the current value of this variable, type one of the following commands:

printvar pba_enable_path_based_physical_exclusivity
echo \$pba_enable_path_based_physical_exclusivity

SEE ALSO

report_timing(2)
get_timing_paths(2)

pba_enable_xtalk_delay_ocv_pessimism_reduction

Reduces the pessimism during path-based crosstalk delay analysis due to clock on-chip variation (OCV).

TYPE

Boolean

DEFAULT

false

DESCRIPTION

When you set this variable to **true**, during path-based crosstalk delay analysis, PrimeTime SI reduces the pessimism due to the effect of clock on-chip-variation (OCV) on the victim and aggressor arrivals. This pessimism reduction is computationally intensive and should be used only when the clock path is long, and the on-chip variation is large.

To use this feature, you must enable clock reconvergence pessimism removal (CRPR) by setting the **timing_remove_clock_reconvergence_pessimism** variable to **true**.

When you set the <code>pba_enable_xtalk_delay_ocv_pessimism_reduction</code> variable to <code>true</code>, setting the <code>pba_recalculate_full_path</code> variable to <code>true</code> affects the pessimism reduction of the <code>pba_enable_xtalk_delay_ocv_pessimism_reduction</code> variable. Therefore, setting both variables to <code>true</code> is not recommended.

SEE ALSO

get_timing_paths(2)
report_timing(2)
timing_remove_clock_reconvergence_pessimism(3)

pba exhaustive endpoint path limit

Defines a limit for exhaustive path-based analysis.

TYPE

int (Range: 1 to 2000000)

DEFAULT

25000

GROUP

timing_variables

DESCRIPTION

This variable applies to the exhaustive path-based analysis performed during the **get_timing_paths** or **report_timing** command when the *-pba_mode exhaustive* option is specified. This exhaustive analysis is computationally intensive, and it is intended to be used only when the design is approaching signoff.

In certain badly-behaved designs the exhaustive analysis can run for a long time. This variable restricts the exhaustive path search so that the number of paths recalculated at any endpoint is limited. You can adjust this limit; however, increasing the value to a larger number increases the runtime of the analysis.

When the **pba_path_recalculation_limit_compatibility** variable is set to *false*, graph-based analysis paths are included in the results from exhaustive path-based analysis mode after the endpoint path limit is reached.

There are several other measures that improve the runtime of the analysis.

- · Uniquify path through parallel arcs
- Use conservative values for the -nworst and -max_paths options
- Set a realistic threshold for the -slack_lesser_than option

When an advanced on-chip variation (OCV) analysis is being performed, there are several additional variable settings that improve the runtime of the analysis.

- Enable CRPR
- Enable graph-based advanced OCV

• Enable path-based advanced OCV only mode

To determine the current value of this variable, enter the following command:

pt_shell> printvar pba_exhaustive_endpoint_path_limit

SEE ALSO

get_timing_paths(2)
report_timing(2)
pba_aocvm_only_mode(3)
timing_aocvm_enable_analysis(3)
timing_remove_clock_reconvergence_pessimism(3)
timing_report_use_worst_parallel_cell_arc(3)

pba_path_mode_sort_by_gba_slack

Specifies how paths are sorted when you use the -pba_mode path option.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

This variable applies to path-based analysis when you use the **report_timing** or **get_timing_paths** command with the **-pba_mode_path** option.

When the variable is set to **false** (the default), the tool sorts and filters paths based on the recalculated slack. For example, if you use the **report_timing - slack_lesser_than 0 -pba_mode path** command, and the worst path has a graph-based slack of -1 and a recalculated slack of 1, this path does not appear in the final report.

When you set the variable to **true**, the tool sorts and filters paths based on the graph-based slack calculated during the **update_timing** command. With this setting, the **-pba_mode path** option does not change the order of the paths generated by the **report_timing** or **get_timing_paths** command.

SEE ALSO

get_timing_paths(2)
report_timing(2)

pba_path_recalculation_limit_compatibility

Controls whether graph-based analysis paths are included in results from path-based analysis recalculation when the path recalculation limit is reached.

TYPE

Boolean

DEFAULT

true

DESCRIPTION

When set to its default of *true*, PrimeTime only returns path-based analysis paths from the **get_timing_paths** command when the *-pba_mode* option is not set to none. Also, when this variable is *true*, the **report_timing** command with the *-pba_mode* option set to anything other than *none* reports only recalculated paths. This behavior is similar to the behavior in PrimeTime version D-2009.12.

When set to false, PrimeTime can report both recalculated and non-recalculated paths.

For the *-pba_mode exhaustive* option, the per-endpoint limit can be controlled using the **pba_exhaustive_endpoint_path_limit** variable.

To determine the current value of this variable, type the following command:

printvar pba_path_recalculation_limit_compatibility

SEE ALSO

get_timing_paths(2)
report_timing(2)
pba_exhaustive_endpoint_path_limit(3)

pba_recalculate_full_path

Allow regular path-based analysis to recalculate full clock paths, borrowing path segments and data check reference paths.

TYPE

int

DEFAULT

false

DESCRIPTION

When this variable is set to *true*, PrimeTime allows all path-based analysis commands (**report_timing** and **get_timing_paths**) to recalculate full clock paths, borrowing paths and data check reference paths in addition to the data paths.

When this variable is set to its default of false, PrimeTime blocks recalculation of clock paths, borrowing path portions and data check reference paths and the original timing is retained. This allows paths obtained with the -path full_clock, -path full_clock_expanded, and -trace_latch_borrow options to be fully reported, while avoiding recalculation on the borrowing, data check reference and clock portions of the path. The reason this may be desirable is that with certain circuit topologies, a conservative path-based recalculation of the clock, data check reference or borrowing path may not be guaranteed. This can happen when there are multiple clock, data check reference or borrowing paths which can apply to the path. Only the worst pre-recalculation clock, data check reference or borrowing path is included for recalculation. This may not be the worst path after recalculation.

In advanced on-chip variation (OCV) mode, the depth and distance metrics are always recomputed by path recalculation regardless of the value of this variable. In advanced OCV mode, this variable only has an effect when path slew recomputation is enabled when the <code>pba_aocvm_only_mode</code> variable is set to its default of <code>false</code>. When this variable is set to <code>true</code>, path-specific delay calculation is performed along the clock and data paths. When this variable is set to <code>false</code>, path-specific delay calculation is only performed along the data path.

To determine the current value of this variable, type

printvar pba_recalculate_full_path

SEE ALSO

report_timing(2)
get_timing_paths(2)

pg_pin_info_attributes

Describes the predefined application attributes for pg_pin_info objects.

DESCRIPTION

pin_name

Type: string Specifies the pin name.

supply_connection

Type: string Specifies the supply collection.

type

Type: string
Specifies primary_power or primary_ground.

voltage_for_max_delay

Type: float
Specifies the voltage for maximum delay.

voltage_for_min_delay

Type: float Specifies the voltage for minimum delay.

SEE ALSO

get_attribute(2)
help_attributes(2)
list_attributes(2)
report_attribute(2)
attributes(3)

pin_attributes

Describes the predefined application attributes for pin objects.

DESCRIPTION

actual_fall_transition_max

Type: float

Specifies the largest falling transition time for the pin.

actual_fall_transition_min

Type: float

Specifies the smallest falling transition time for the pin.

actual_min_clock_pulse_width_high

Type: string

Specifies a string containing a per-clock actual minimum pulse width value at the pin (high pulse).

actual_min_clock_pulse_width_low

Type: string

Specifies a string containing a per-clock actual minimum pulse width value at the pin (low pulse).

actual_rise_transition_max

Type: float

Specifies the largest rising transition time for the pin.

actual_rise_transition_min

Type: float

Specifies the smallest rising transition time for the pin.

actual_transition_max

Type: float

Specifies the maximum of the actual_rise_transition_max and actual_fall_transition_max attributes.

actual_transition_min

Type: float

Specifies the minimum of the actual_rise_transition_min and actual fall transition min attributes.

annotated_fall_transition_delta_max

Type: float

Specifies the additional transition time added to the maximum falling transition time on the pin. The additional transition time is set by either the set_annotated_transition -delta_only command or by PrimeTime SI during crosstalk analysis.

annotated_fall_transition_delta_min

Type: float

Specifies the additional transition time added to the minimum falling transition time on the pin. The additional transition time is set by either the set_annotated_transition -delta_only command or by PrimeTime SI during crosstalk analysis.

annotated rise transition delta max

Type: float

Specifies the additional transition time added to the maximum rising transition time on the pin. The additional transition time is set by either the set_annotated_transition -delta_only command or by PrimeTime SI during crosstalk analysis.

annotated_rise_transition_delta_min

Type: float

Specifies the additional transition time added to the minimum rising transition time on the pin. The additional transition time is set by either the set_annotated_transition -delta_only command or by PrimeTime SI during crosstalk analysis.

annotated_transition_delta_max

Type: float

Specifies the maximum of the annotated_rise_transition_delta_max and annotated_fall_transition_delta_max attributes.

annotated transition delta min

Type: float

Specifies the minimum of the annotated_rise_transition_delta_min and annotated_fall_transition_delta_min attributes.

arrival_window

Type: string

Specifies the minimum and maximum arrivals for rise and fall transitions. To get the

arrival_window attribute on pins that are not endpoints, set the

timing_save_pin_arrival_and_slack variable to true.

cached_c1_max_fall

Type: float

Specifies the C1 CCS receiver model for a maximum fall transition.

cached_c1_max_rise

Type: float

Specifies the C1 CCS receiver model for a maximum rise transition.

cached_c1_min_fall

Type: float

Specifies the C1 CCS receiver model for a minimum fall transition.

cached_c1_min_rise

Type: float

Specifies the C1 CCS receiver model for a minimum rise transition.

cached c2 max fall

Type: float

Specifies the C2 CCS receiver model for a maximum fall transition.

cached_c2_max_rise

Type: float

Specifies the C2 CCS receiver model for a maximum rise transition.

cached_c2_min_fall

Type: float

Specifies the C2 CCS receiver model for a minimum fall transition.

cached_c2_min_rise

Type: float

Specifies the C2 CCS receiver model for a minimum rise transition.

cached_ceff_max_fall

Type: float

Specifies the worst effective capacitance of a net with detailed parasitics stored during the delay calculation that is connected to this output pin. This requires the rc_cache_min_max_rise_fall_ceff variable to be set to true before the timing update.

cached_ceff_max_rise

Type: float

Specifies the worst effective capacitance of a net with detailed parasitics stored during the delay calculation that is connected to this output pin. This requires the rc_cache_min_max_rise_fall_ceff variable to be set to true before the timing update.

cached_ceff_min_fall

Type: float

Specifies the worst effective capacitance of a net with detailed parasitics stored during the delay calculation that is connected to this output pin. This requires the rc_cache_min_max_rise_fall_ceff variable to be set to true before the timing update.

cached_ceff_min_rise

Type: float

Specifies the worst effective capacitance of a net with detailed parasitics stored during the delay calculation that is connected to this output pin. This requires the rc_cache_min_max_rise_fall_ceff variable to be set to true before the timing update.

case_value

Type: string

Specifies the user-specified logic value of the pin or port propagated from a case analysis or logic constant. This attribute is computed only for leaf pins.

ceff params max

Type: string

Specifies the parameters internally computed by PrimeTime to compute the effective capacitance of a driver pin of a cell, respectively for maximum operating conditions. The returned parameters are rd, t0, delta_t, and Ceff; they represent how a driver is modeled for computing the effective capacitance.

ceff_params_min

Type: string

Specifies the parameters internally computed by PrimeTime to compute the effective capacitance of a driver pin of a cell, respectively for minimum operating conditions. The returned parameters are rd, t0, delta_t, and Ceff; they represent how a driver is modeled for computing the effective capacitance.

cell

Type: collection

Specifies a collection that contains the cell that this pin belongs to.

clock_capture_arrival_dynamic

Type: string

clock_capture_arrival_static

Type: string

clock_latency_fall_max

Type: float

Specifies the user-specified maximum fall latency (insertion delay) of a pin in the clock network. Set with the set_clock_latency command.

clock_latency_fall_min

Type: float

Specifies the user-specified minimum fall latency (insertion delay) of a pin in the clock network. Set with the set_clock_latency command.

clock_latency_rise_max

Type: float

Specifies the user-specified maximum rise latency (insertion delay) of a pin in the clock network. Set with set_clock_latency.

clock_latency_rise_min

Type: float

Specifies the user-specified minimum rise latency (insertion delay) of a pin in the clock network. Set with set_clock_latency.

clock_launch_arrival_dynamic

Type: string

clock_launch_arrival_static

Type: string

clock_source_latency_early_fall_max

Type: float

Specifies the maximum early falling source latency. Set with the set_clock_latency command.

clock_source_latency_early_fall_min

Type: float

Specifies the minimum early falling source latency. Set with the set_clock_latency command.

clock_source_latency_early_rise_max

Type: float

Specifies the maximum early rising source latency. Set with the set_clock_latency command.

clock_source_latency_early_rise_min

Type: float

Specifies the minimum early rising source latency. Set with the set_clock_latency command.

clock_source_latency_late_fall_max

Type: float

Specifies the maximum late falling source latency. Set with the set_clock_latency command.

clock_source_latency_late_fall_min

Type: float

Specifies the minimum late falling source latency. Set with the set_clock_latency command.

clock_source_latency_late_rise_max

Type: float

Specifies the maximum late rising source latency. Set with the set_clock_latency command.

clock_source_latency_late_rise_min

Type: float

Specifies the minimum late rising source latency. Set with the set_clock_latency command.

clocks

Type: collection

Specifies a collection of clock objects that propagate through the pin. It is undefined if no clocks are present.

constant value

Type: string

Specifies the logic value of a pin tied to logic constant zero or one in the netlist.

constraining_max_transition

Type: float

Specifies the most constraining user-defined maximum transition value at a pin.

direction

Type: string

Specifies the direction of the pin. Value can be in, out, inout, or internal. The pin_direction attribute is a synonym for direction. Directions can change as a result of linking a design, as references are resolved.

disable_timing

Type: boolean

Returns true for a disabled timing arc. This has the same effect on timing as not having the arc in the library. Set with the set_disable_timing command.

driver_model_scaling_libs_max

Type: collection

Specifies a collection of library objects used for driver model scaling, where applicable, for libs maximum analysis.

driver_model_scaling_libs_min

Type: collection

Specifies a collection of library objects used for driver model scaling, where applicable, for libs minimum analysis.

driver_model_type_max_fall

Type: string

Specifies the driver model type, either basic (NLDM) or advanced (CCS timing), for maximum fall analysis.

driver_model_type_max_rise

Type: string

Specifies the driver model type, either basic (NLDM) or advanced (CCS timing), for maximum rise analysis.

driver_model_type_min_fall

Type: string

Specifies the driver model type, either basic (NLDM) or advanced (CCS timing), for minimum fall analysis.

driver_model_type_min_rise

Type: string

Specifies the driver model type, either basic (NLDM) or advanced (CCS timing), for minimum rise analysis.

effective_capacitance_max

Type: float

Specifies the effective capacitance for maximum operating conditions. Valid only for driver pins attached to annotated RC networks.

effective_capacitance_min

Type: float

Specifies the effective capacitance for minimum operating conditions. Valid only for driver pins attached to annotated RC networks.

escaped_full_name

Type: string

Specifies the name of the cell. Any literal hierarchy characters are escaped with a backslash.

fanout_load

Type: float

Specifies the fanout load value of a pin. This value is used in computing max_fanout design rule cost.

full_name

Type: string

Specifies the complete name of the pin to the top of the hierarchy. For example, the full name of pin Z on cell U2 within cell U1 is U1/U2/Z. The setting of the current instance has no effect on the full name of a pin. See also the lib_pin_name attribute.

pin_attributes

glitch_rate

Type: double

Specifies the rate at which the glitch transitions occur on the pin within a specific time period.

has_model_mismatch_clock

Type: boolean

hold_uncertainty

Type: float

Specifies the clock uncertainty (skew) of a clock used for hold (and other minimum delay) timing checks. Set with the set_clock_uncertainty command.

ideal_latency_max_fall

Type: float

Specifies the ideal delay value annotated on a pin in an ideal network, using the set_ideal_latency command.

ideal_latency_max_rise

Type: float

Specifies the ideal delay value annotated on a pin in an ideal network, using the set_ideal_latency command.

ideal_latency_min_fall

Type: float

Specifies the ideal delay value annotated on a pin in an ideal network, using the set_ideal_latency command.

ideal_latency_min_rise

Type: float

Specifies the ideal delay value annotated on a pin in an ideal network, using the set_ideal_latency command.

ideal_transition_max_fall

Type: float

Specifies the ideal transition time annotated on a pin in an ideal network, using the set_ideal_transition command.

ideal_transition_max_rise

Type: float

Specifies the ideal transition time annotated on a pin in an ideal network, using the set_ideal_transition command.

ideal_transition_min_fall

Type: float

Specifies the ideal transition time annotated on a pin in an ideal network, using the set ideal transition command.

ideal transition min rise

Type: float

Specifies the ideal transition time annotated on a pin in an ideal network, using the set_ideal_transition command.

is abstracted

Type: boolean

Returns true if the port is abstracted in the HyperScale model. This attribute applies only to ports at the block level and corresponding pins at the top level. This attribute is available only after update_timing at the block level. The attribute returns true for set_port_abstraction -ignore. Ports with is_user_abstracted == true are a subset of ports with is_abstracted == true.

is_async_pin

Type: boolean

Returns true for an asynchronous preset/clear pin.

is_clear_pin

Type: boolean

Returns true for an asynchronous clear pin.

is_clock_gating_pin

Type: boolean

Returns true for a pin of a clock-gating cell.

is_clock_network

Type: boolean

Returns true if the pin is in the combinational fanout of a clock source.

is_clock_pin

Type: boolean

Returns true on a valid instance pin object and on an active clock pin that is reached by a clock signal and where that sequential cell is not disabled by disabled timing arcs or case analysis.

is_clock_source

Type: boolean

is_clock_source_network

Type: boolean

Returns true if the pin is part of a clock source latency network.

is_clock_used_as_clock

Type: boolean

Returns true if the clock through the pin acts as a clock.

is_clock_used_as_data

Type: boolean

Returns true if the clock through the pin acts as data.

is data pin

Type: boolean

Returns true if a pin is a data pin of a sequential cell. For instance pin objects, this attribute is true if the pin is a valid and active data pin that is reached by a clock signal and where that sequential cell is not disabled by disabled timing arcs or case analysis.

is_design_mismatch

Type: boolean

Returns true if an object is dirty, that is, the object is directly affected by a mismatch between the block and top-level design.

is_driver_scaled_max_fall

Type: boolean

Returns true if the pin uses scaling between libraries for the driver model for maximum fall analysis.

is_driver_scaled_max_rise

Type: boolean

Returns true if the pin uses scaling between libraries for the driver model for maximum rise analysis.

is_driver_scaled_min_fall

Type: boolean

Returns true if the pin uses scaling between libraries for the driver model for minimum fall analysis.

is_driver_scaled_min_rise

Type: boolean

Returns true if the pin uses scaling between libraries for the driver model for minimum rise analysis.

is excluded

Type: boolean

Returns true if the pin is excluded from timing analysis. The pin is inside the HyperScale block and visible at HyperScale top, retained for circuit completion.

is_fall_edge_triggered_clock_pin

Type: boolean

Returns true if the pin is used as a falling-edge-triggered flip-flop clock pin.

is_fall_edge_triggered_data_pin

Type: boolean

Returns true if the pin is used as a falling-edge-triggered flip-flop data pin.

is_hierarchical

Type: boolean

Returns true if the pin that is an instantiation of another design, and false if the pin that is an instantiation of a library pin (also known as leaf pins).

is_ideal

Type: boolean

Returns true if the pin has been marked ideal using the set_ideal_network command.

is_interface_logic_pin

Type: boolean

pin_attributes

236

Returns true if the pin is in the interface logic model (ILM) of the design. This attribute is read-only; you cannot change the setting.

is_mux_select_pin

Type: boolean

Returns true if the pin is the select pin of a multiplexer device.

is_negative_level_sensitive_clock_pin

Type: boolean

Returns true if the pin is used as a negative level-sensitive latch clock pin.

is_negative_level_sensitive_data_pin

Type: boolean

Returns true if the pin is used as a negative level-sensitive latch data pin.

is_port

Type: boolean

Returns true for a pin or a port. Pins or ports are accessible only from a timing_point object.

is_positive_level_sensitive_clock_pin

Type: boolean

Returns true if the pin is used as a positive level-sensitive latch clock pin.

is_positive_level_sensitive_data_pin

Type: boolean

Returns true if the pin is used as a positive level-sensitive latch data pin.

is_preset_pin

Type: boolean

Returns true if the pin is an asynchronous preset pin.

is_receiver_scaled_max_fall

Type: boolean

Returns true if the pin uses scaling between libraries for the receiver model for maximum fall analysis.

is_receiver_scaled_max_rise

Type: boolean

Returns true if the pin uses scaling between libraries for the receiver model for maximum rise analysis.

is_receiver_scaled_min_fall

Type: boolean

Returns true if the pin uses scaling between libraries for the receiver model for minimum fall analysis.

is_receiver_scaled_min_rise

Type: boolean

Returns true if the pin uses scaling between libraries for the receiver model for minimum rise analysis.

is_rise_edge_triggered_clock_pin

Type: boolean

Returns true if the pin is used as a rising-edge-triggered flip-flop clock pin.

is_rise_edge_triggered_data_pin

Type: boolean

Returns true if the pin is used as a rising-edge-triggered flip-flop data pin.

is side input

Type: boolean

Returns true if the pin is inside the HyperScale block and visible at HyperScale top, where the entire fanin (starting from internal registers) is removed, and valid slews, arrivals, or case values are annotated.

is_stub

Type: boolean

Returns true if the pin is inside the HyperScale block and visible at HyperScale top, where the entire fanout (ending at internal registers) is removed, and valid required times are annotated for accurate slack computation.

is_three_state

Type: boolean

Returns true if the pin is a three-state driver.

is_three_state_enable_pin

Type: boolean

Returns true if the pin is an enable pin of a three-state device.

is_three_state_output_pin

Type: boolean

Returns true if the pin could output a three-state signal.

is_user_abstracted

Type: boolean

Returns true if the pin is abstracted because of user-specified settings (set_port_abstraction -ignore) in the HyperScale model. This attribute applies only to ports at the block level and corresponding pins at the top level. This attribute is available only update_timing at the block level. Ports with is_user_abstracted == true also have is_abstracted == true.

launch_clocks

Type: collection

Specifies a collection of the clocks that launch signals reaching the pin.

lib_pin

Type: collection

Specifies a collection of library pins for this pin; this attribute is defined only on pins of leaf cells.

lib_pin_name

Type: string

Specifies the leaf pin name. For example, the lib_pin_name of pin U2/U1/Z is Z. This attribute is read-only.

max_capacitance

Type: float

Specifies the maximum capacitance design rule limit for a pin.

max_fall_arrival

Type: float

Specifies the arrival time for the longest path with a falling transition on a pin. In best-case, worst-case mode, this value is for the worst-case operating condition.

max_fall_delay

Type: float

Specifies the maximum falling delay on ports, clocks, pins, cells, or on paths between such objects. Set with the set_max_delay command.

max_fall_local_slack

Type: float

These attributes are defined on the D pins of latches and other timing endpoints.

These attributes are not defined for combinational pins.

max_fall_slack

Type: float

Specifies the worst slack at a pin for falling maximum path delays. This attribute is valid for path endpoints (register data pins and primary outputs) after timing has been updated.

max_fanout

Type: float

Specifies the maximum fanout design rule limit for a pin.

max_rise_arrival

Type: float

Specifies the arrival time for the longest path with a rising transition on a pin. In best-case, worst-case mode, this value is for the worst-case operating condition.

max_rise_delay

Type: float

Specifies the maximum rising delay on ports, clocks, pins, cells, or on paths between such objects. Set with the set_max_delay command.

max_rise_local_slack

Type: float

These attributes are defined on the D pins of latches and other timing endpoints.

These attributes are not defined for combinational pins.

max_rise_slack

Type: float

Specifies the worst slack at a pin for rising maximum path delays. This attribute is valid for path endpoints (register data pins and primary outputs) after timing has been updated.

max_slack

Type: float

Specifies the minimum of the max_rise_slack and max_fall_slack attributes.

max_time_borrow

Type: float

Specifies a floating-point number that establishes an upper limit for time borrowing; that is, it prevents the use of the entire pulse width for level-sensitive latches. Units are those used in the logic library. Set with the set_max_time_borrow command.

max_transition

Type: float

Specifies the maximum transition time design rule limit for a pin.

min_capacitance

Type: float

Specifies the minimum capacitance design rule limit for a pin.

min_fall_arrival

Type: float

Specifies the arrival time for the shortest path with a falling transition on a pin. In best-case worst-case mode, this value is for the best-case mode.

min_fall_delay

Type: float

Specifies the minimum falling delay on clocks, pins, cells, or on paths between such objects. Set with the set_min_delay command.

min_fall_slack

Type: float

Specifies the worst slack at a pin for falling minimum path delays. This attribute is valid for path endpoints (register data pins and primary outputs) after timing is updated.

min_fanout

Type: float

Specifies the minimum fanout design rule limit for a pin.

min_rise_arrival

Type: float

Specifies the worst hold slack of all paths passing through a pin with a rising transition at a pin. In best-case, worst-case operating conditions, this value is for the best-case condition. If all such paths are unconstrained, the value is infinity.

min_rise_delay

Type: float

Specifies the minimum rising delay on ports, clocks, pins, cells, or on paths between such objects. Set with the set_min_delay command.

min_rise_slack

Type: float

Specifies the worst slack at a pin for rising minimum path delays. This attribute is valid for path endpoints (register data pins and primary outputs) after timing has been updated.

min_slack

Type: float

Specifies the minimum of the min_rise_slack and min_fall_slack attributes.

min_transition

Type: float

Specifies the minimum transition time design rule limit for a pin.

net

Type: collection

Specifies a collection that contains the net connected to this pin; this attribute is defined only if the pin is connected to a net.

object_class

Type: string

Specifies the class of the object, which is a constant equal to pin. You cannot set this attribute.

pin_capacitance_max

Type: float

Specifies the capacitance of a pin for maximum conditions.

pin_capacitance_max_fall

Type: float

Specifies the maximum fall capacitance of the pin. This attribute is read-only; you cannot change the setting.

pin_capacitance_max_rise

Type: float

Specifies the maximum rise capacitance of the pin. This attribute is read-only; you cannot change the setting.

pin_capacitance_min

Type: float

Specifies the capacitance of a pin for minimum conditions.

pin_capacitance_min_fall

Type: float

Specifies the minimum fall capacitance of the pin. This attribute is read-only; you cannot change the setting.

pin_capacitance_min_rise

Type: float

Specifies the minimum rise capacitance of the pin. This attribute is read-only; you cannot change the setting.

pin_direction

Type: string

Specifies the direction of the pin. Value can be in, out, inout, or internal. This attribute exists for backward compatibility with dc_shell. See the direction attribute.

power_base_clock

Type: string

Specifies the name of the base clock associated with this pin. If the pin belongs to multiple clock domains, the power_base_clock attribute is set to the fastest of the clocks.

power_rail_voltage_bidir_input_max

Type: float

Specifies the input voltage of a bidirectional pin.

power_rail_voltage_bidir_input_min

Type: float

Specifies the input voltage of a bidirectional pin.

power_rail_voltage_max

Type: float

Specifies the maximum power rail voltage set on the pin. In the case of a bidirectional pin, the output voltage is returned by default. To return the input voltage of a bidirectional pin, query the power_rail_voltage_bidir_input_max attribute.

power_rail_voltage_min

Type: float

Specifies the minimum power rail voltage set on the pin. In the case of a bidirectional pin, the output voltage is returned by default. To return the input voltage of a bidirectional pin, query the power_rail_voltage_bidir_input_min attribute.

propagated_clock

Type: boolean

Returns true if clock edge times are delayed by propagating the values through the clock network. If this attribute is not present, ideal clocking is assumed. Set with set_propagated_clock.

rc_input_threshold_pct_fall_max

Type: float

Specifies the characterization trip point (waveform measurement threshold) that the tool uses to calculate delays and transition times. This attribute on an instance pin returns the library threshold value obtained from the maximum library in a min-max analysis.

rc_input_threshold_pct_fall_min

Type: float

Specifies the characterization trip point (waveform measurement threshold) that the tool uses to calculate delays and transition times. This attribute on an instance pin returns the library threshold value obtained from the maximum library in a min-max analysis.

rc_input_threshold_pct_rise_max

Type: float

Specifies the characterization trip point (waveform measurement threshold) that the tool uses to calculate delays and transition times. This attribute on an instance pin returns the library threshold value obtained from the maximum library in a min-

max analysis.

rc_input_threshold_pct_rise_min

Type: float

Specifies the characterization trip point (waveform measurement threshold) that the tool uses to calculate delays and transition times. This attribute on an instance pin returns the library threshold value obtained from the maximum library in a min-max analysis.

rc_output_threshold_pct_fall_max

Type: float

Specifies the characterization trip point (waveform measurement threshold) that the tool uses to calculate delays and transition times. This attribute on an instance pin returns the library threshold value obtained from the maximum library in a min-max analysis.

rc_output_threshold_pct_fall_min

Type: float

Specifies the characterization trip point (waveform measurement threshold) that the tool uses to calculate delays and transition times. This attribute on an instance pin returns the library threshold value obtained from the maximum library in a min-max analysis.

rc_output_threshold_pct_rise_max

Type: float

Specifies the characterization trip point (waveform measurement threshold) that the tool uses to calculate delays and transition times. This attribute on an instance pin returns the library threshold value obtained from the maximum library in a min-max analysis.

rc_output_threshold_pct_rise_min

Type: float

Specifies the characterization trip point (waveform measurement threshold) that the tool uses to calculate delays and transition times. This attribute on an instance pin returns the library threshold value obtained from the maximum library in a min-max analysis.

rc_slew_derate_from_library_max

Type: float

Specifies the slew derating factor that the tool uses to calculate delays and transition times. This attribute on an instance pin returns the library threshold value obtained from the maximum library in a min-max analysis.

rc_slew_derate_from_library_min

Type: float

Specifies the slew derating factor that the tool uses to calculate delays and transition times. This attribute on an instance pin returns the library threshold value obtained from the maximum library in a min-max analysis.

rc_slew_lower_threshold_pct_fall_max

Type: float

Specifies the characterization trip point (waveform measurement threshold) that the tool uses to calculate delays and transition times. This attribute on an instance pin returns the library threshold value obtained from the maximum library in a min-max analysis.

rc_slew_lower_threshold_pct_fall_min

Type: float

Specifies the characterization trip point (waveform measurement threshold) that the tool uses to calculate delays and transition times. This attribute on an instance pin returns the library threshold value obtained from the maximum library in a min-max analysis.

rc_slew_lower_threshold_pct_rise_max

Type: float

Specifies the characterization trip point (waveform measurement threshold) that the tool uses to calculate delays and transition times. This attribute on an instance pin returns the library threshold value obtained from the maximum library in a min-max analysis.

rc_slew_lower_threshold_pct_rise_min

Type: float

Specifies the characterization trip point (waveform measurement threshold) that the tool uses to calculate delays and transition times. This attribute on an instance pin returns the library threshold value obtained from the maximum library in a min-max analysis.

rc_slew_upper_threshold_pct_fall_max

Type: float

Specifies the characterization trip point (waveform measurement threshold) that the tool uses to calculate delays and transition times. This attribute on an instance pin returns the library threshold value obtained from the maximum library in a min-max analysis.

rc_slew_upper_threshold_pct_fall_min

Type: float

pin_attributes

246

Specifies the characterization trip point (waveform measurement threshold) that the tool uses to calculate delays and transition times. This attribute on an instance pin returns the library threshold value obtained from the maximum library in a min-max analysis.

rc_slew_upper_threshold_pct_rise_max

Type: float

Specifies the characterization trip point (waveform measurement threshold) that the tool uses to calculate delays and transition times. This attribute on an instance pin returns the library threshold value obtained from the maximum library in a min-max analysis.

rc_slew_upper_threshold_pct_rise_min

Type: float

Specifies the characterization trip point (waveform measurement threshold) that the tool uses to calculate delays and transition times. This attribute on an instance pin returns the library threshold value obtained from the maximum library in a min-max analysis.

receiver_model_scaling_libs_max

Type: collection

Specifies a collection of library objects used for receiver model scaling, where applicable, for libs maximum analysis.

receiver_model_scaling_libs_min

Type: collection

Specifies a collection of library objects used for receiver model scaling, where applicable, for libs minimum analysis.

receiver_model_type_max_fall

Type: string

Specifies the receiver model type, basic (NLDM) or advanced (CCS timing), for maximum fall analysis.

receiver_model_type_max_rise

Type: string

Specifies the receiver model type, basic (NLDM) or advanced (CCS timing), for maximum rise analysis.

receiver_model_type_min_fall

Type: string

Specifies the receiver model type, basic (NLDM) or advanced (CCS timing), for

minimum fall analysis.

receiver_model_type_min_rise

Type: string

Specifies the receiver model type, basic (NLDM) or advanced (CCS timing), for

minimum rise analysis.

setup_uncertainty

Type: float

Specifies the clock uncertainty (skew) of a clock used for setup (and other maximum

delay) timing checks. Set with set_clock_uncertainty.

si_noise_active_aggressors_above_high

Type: collection

Specifies a collection of a subset of effective aggressors that contributed to the

worst case alignment to have largest effect on noise bump height.

si_noise_active_aggressors_above_low

Type: collection

Specifies a collection of a subset of effective aggressors that contributed to the

worst case alignment to have largest effect on noise bump height.

si_noise_active_aggressors_below_high

Type: collection

Specifies a collection of a subset of effective aggressors that contributed to the worst case alignment to have largest effect on noise bump height.

si_noise_active_aggressors_below_low

Type: collection

Specifies a collection of a subset of effective aggressors that contributed to the worst case alignment to have largest effect on noise bump height.

si_noise_bumps_above_high

Type: string

Specifies a string that lists the aggressor nets for the input pin and their corresponding coupled bump heights and widths, considering noise bumps in the abovehigh region. The format of the string is:

```
{{aggr1_name height width}
{aggr2_name height width}
... }
```

Height is in volts and width is in library time units.

si_noise_bumps_above_low

```
Type: string
```

Specifies a string that lists the aggressor nets for the input pin and their corresponding coupled bump heights and widths, considering noise bumps in the above-low region. The format of the string is:

```
{{aggr1_name height width}
{aggr2_name height width}
...}
```

Height is in volts and width is in library time units.

si_noise_bumps_below_high

```
Type: string
```

Specifies a string that lists the aggressor nets for the input pin and their corresponding coupled bump heights and widths, considering noise bumps in the belowhigh region. The format of the string is:

```
{{aggr1_name height width}
{aggr2_name height width}
...}
```

Height is in volts and width is in library time units.

si_noise_bumps_below_low

```
Type: string
```

Specifies a string that lists the aggressor nets for the input pin and their corresponding coupled bump heights and widths, considering noise bumps in the below-low region. The format of the string is:

```
{{aggr1_name height width}
{aggr2_name height width}
... }
```

Height is in volts and width is in library time units.

si_noise_height_factor_above_high

```
Type: float
```

Specifies the noise height derating factor for the pin in the above-high region.

si_noise_height_factor_above_low

Type: float

Specifies the noise height derating factor for the pin in the above-low region.

si_noise_height_factor_below_high

Type: float

Specifies the noise height derating factor for the pin in the below-high region.

si_noise_height_factor_below_low

Type: float

Specifies the noise height derating factor for the pin in the below-low region.

si_noise_height_offset_above_high

Type: float

Specifies the noise height derating factor for the pin in the above-high region.

si_noise_height_offset_above_low

Type: float

Specifies the noise height derating factor for the pin in the above-low region.

si_noise_height_offset_below_high

Type: float

Specifies the noise height derating factor for the pin in the below-high region.

si_noise_height_offset_below_low

Type: float

Specifies the noise height derating factor for the pin in the below-low region.

si_noise_lib_pin_name

Type: string

Specifies the name of the library pin of equivalent library cell specified for noise analysis.

si_noise_prop_bumps_above_high

Type: string

Specifies a string that shows the bump height and width at the input pin caused by noise propagation in the above-high region. The format of the string is: {height width}. Height is in volts and width is in library time units.

si_noise_prop_bumps_above_low

Type: string

Specifies a string that shows the bump height and width at the input pin caused by noise propagation in the above-low region. The format of the string is: {height

pin_attributes

width }. Height is in volts and width is in library time units.

si_noise_prop_bumps_below_high

Type: string

Specifies a string that shows the bump height and width at the input pin caused by noise propagation in the below-high region. The format of the string is: $\{height\ width\}$. Height is in volts and width is in library time units.

si_noise_prop_bumps_below_low

Type: string

Specifies a string that shows the bump height and width at the input pin caused by noise propagation in the below-low region. The format of the string is: {height width}. Height is in volts and width is in library time units.

si_noise_slack_above_high

Type: float

Specifies the amount of noise slack for the pin in the above-high region.

si_noise_slack_above_low

Type: float

Specifies the amount of noise slack for the pin in the above-low region.

si_noise_slack_below_high

Type: float

Specifies the amount of noise slack for the pin in the below-high region.

si_noise_slack_below_low

Type: float

Specifies the amount of noise slack for the pin in the below-low region.

si_noise_total_bump_above_high

Type: string

Specifies a string that shows the total bump height and width at the input pin caused by crosstalk and noise propagation in the above-high region. The format of the string is: {height width}. Height is in volts and width is in library time units.

si_noise_total_bump_above_low

Type: string

Specifies a string that shows the total bump height and width at the input pin

caused by crosstalk and noise propagation in the above-low region. The format of the string is: {height width}. Height is in volts and width is in library time units.

si_noise_total_bump_below_high

Type: string

Specifies a string that shows the total bump height and width at the input pin caused by crosstalk and noise propagation in the below-high region. The format of the string is: {height width}. Height is in volts and width is in library time units.

si_noise_total_bump_below_low

Type: string

Specifies a string that shows the total bump height and width at the input pin caused by crosstalk and noise propagation in the below-low region. The format of the string is: {height width}. Height is in volts and width is in library time units.

si_noise_width_factor_above_high

Type: float

Specifies the noise width derating factor for the pin in the above-high region.

si_noise_width_factor_above_low

Type: float

Specifies the noise width derating factor for the pin in the above-low region.

si_noise_width_factor_below_high

Type: float

Specifies the noise width derating factor for the pin in the below-high region.

si noise width factor below low

Type: float

Specifies the noise width derating factor for the pin in the below-low region.

si_noise_worst_prop_arc_above_high

Type: collection

Specifies the cell arc that corresponds to the worst noise propagation to an output pin of a cell.

si_noise_worst_prop_arc_above_low

Type: collection

Specifies the cell arc that corresponds to the worst noise propagation to an output

pin of a cell.

si_noise_worst_prop_arc_below_high

Type: collection

Specifies the cell arc that corresponds to the worst noise propagation to an output

pin of a cell.

si_noise_worst_prop_arc_below_low

Type: collection

Specifies the cell arc that corresponds to the worst noise propagation to an output

pin of a cell.

static_probability

Type: float

Specifies the static probability that the pin has the logic value 1.

temperature_max

Type: float

Specifies the maximum temperature for the cell. This value is set by the operating condition specification or the set_temperature command.

temperature_min

Type: float

Specifies the minimum temperature for the cell. This value is set by the operating

condition specification or the set_temperature command.

toggle_rate

Type: double

Specifies the rate at which transitions occur on the pin within a time period.

user_case_value

Type: string

Specifies the user-specified logic value of a pin or port.

x_coordinate

Type: float

Specifies the x-coordinate of the pin.

y_coordinate

Type: float Specifies the y-coordinate of the pin.

SEE ALSO

get_attribute(2)
help_attributes(2)
list_attributes(2)
report_attribute(2)
attributes(3)

port_attributes

Describes the predefined application attributes for port objects.

DESCRIPTION

actual_fall_transition_max

Type: float

Specifies the largest falling transition time for the port. You cannot set this

attribute.

actual_fall_transition_min

Type: float

Specifies the smallest falling transition time for the port. You cannot set this

attribute.

actual_min_clock_pulse_width_high

Type: string

Specifies a string containing a per-clock actual minimum pulse width value at the

port (high pulse).

actual min clock pulse width low

Type: string

Specifies a string containing a per-clock actual minimum pulse width value at the

port (low pulse).

actual_rise_transition_max

Type: float

Specifies the largest rising transition time for the port. You cannot set this

attribute.

actual_rise_transition_min

Type: float

Specifies the smallest rising transition time for the port. You cannot set this

attribute.

actual_transition_max

Type: float

Specifies the maximum of the actual rise transition max and

actual_fall_transition_max attributes.

actual_transition_min

Type: float

Specifies the minimum of the actual_rise_transition_min and actual_fall_transition_min attributes.

annotated_fall_transition_delta_max

Type: float

Specifies the additional transition time added to the maximum falling transition time on the port. The additional transition time is set by either the set_annotated_transition -delta_only command or by PrimeTime SI during crosstalk analysis.

annotated_fall_transition_delta_min

Type: float

Specifies the additional transition time added to the minimum falling transition time on the port. The additional transition time is set by either the set_annotated_transition -delta_only command or by PrimeTime SI during crosstalk analysis.

annotated_rise_transition_delta_max

Type: float

Specifies the additional transition time added to the maximum rising transition time on the port. The additional transition time is set by either the set_annotated_transition -delta_only command or by PrimeTime SI during crosstalk analysis.

annotated_rise_transition_delta_min

Type: float

Specifies the additional transition time added to the minimum rising transition time on the port. The additional transition time is set by either the set_annotated_transition -delta_only command or by PrimeTime SI during crosstalk analysis.

annotated transition delta max

Type: float

Specifies the maximum of the annotated_rise_transition_delta_max and annotated_fall_transition_delta_max attributes.

annotated_transition_delta_min

Type: float

Specifies the minimum of the annotated_rise_transition_delta_min and annotated_fall_transition_delta_min attributes.

arrival_window

Type: string

Specifies the minimum and maximum arrivals for rising and falling transitions.

cached_c1_max_fall

Type: float

Specifies the value of C1 (first capacitance of CCS receiver model) stored during the delay calculation.

cached c1 max rise

Type: float

Specifies the value of C1 (first capacitance of CCS receiver model) stored during the delay calculation.

cached_c1_min_fall

Type: float

Specifies the value of C1 (first capacitance of CCS receiver model) stored during the delay calculation.

cached_c1_min_rise

Type: float

Specifies the value of C1 (first capacitance of CCS receiver model) stored during the delay calculation.

cached_c2_max_fall

Type: float

Specifies the value of C2 (second capacitance of CCS receiver model) stored during the delay calculation.

cached_c2_max_rise

Type: float

Specifies the value of C2 (second capacitance of CCS receiver model) stored during the delay calculation.

cached_c2_min_fall

Type: float

Specifies the value of C2 (second capacitance of CCS receiver model) stored during the delay calculation.

cached_c2_min_rise

Type: float

Specifies the value of C2 (second capacitance of CCS receiver model) stored during the delay calculation.

cached_ceff_max_fall

Type: float

Worst effective capacitance of a net with detailed parasitics stored during the delay calculation that is connected to this input port. This requires the

deray carculation that is connected to this input port. This requires the

rc_cache_min_max_rise_fall_ceff variable to be set to true before the timing update.

cached ceff max rise

Type: float

Worst effective capacitance of a net with detailed parasitics stored during the

delay calculation that is connected to this input port. This requires the

rc_cache_min_max_rise_fall_ceff variable to be set to true before the timing update.

cached_ceff_min_fall

Type: float

Worst effective capacitance of a net with detailed parasitics stored during the

delay calculation that is connected to this input port. This requires the

rc_cache_min_max_rise_fall_ceff variable to be set to true before the timing update.

cached_ceff_min_rise

Type: float

Worst effective capacitance of a net with detailed parasitics stored during the

delay calculation that is connected to this input port. This requires the

rc_cache_min_max_rise_fall_ceff variable to be set to true before the timing update.

case value

Type: string

Specifies the user-specified logic value of a pin or port propagated from a case

analysis or logic constant.

ceff_params_max

Type: string

Specifies the parameters used to find the maximum effective capacitance for each timing arc feeding a driver pin attached to an annotated RC network. The parameters specify a linear driver model (rd = drive resistance, t0 = start of voltage ramp, delta_t = duration of voltage ramp, ceff = effective capacitance).

ceff_params_min

Type: string

Specifies the parameters used to find the minimum effective capacitance for each timing arc feeding a driver pin attached to an annotated RC network. The parameters specify a linear driver model (rd = drive resistance, t0 = start of voltage ramp, delta_t = duration of voltage ramp, ceff = effective capacitance).

clock_capture_arrival_dynamic

Type: string

clock_capture_arrival_static

Type: string

clock_latency_fall_max

Type: float

Specifies the user-specified maximum fall latency (insertion delay) for clock networks through the port. Set with the set_clock_latency command.

clock_latency_fall_min

Type: float

Specifies the user-specified minimum fall latency (insertion delay) for clock networks through the port. Set with the set_clock_latency command.

clock_latency_rise_max

Type: float

Specifies the user-specified maximum rise latency (insertion delay) for clock networks through the port. Set with the set_clock_latency command.

clock_latency_rise_min

Type: float

Specifies the user-specified minimum rise latency (insertion delay) for clock networks through the port. Set with the set_clock_latency command.

clock_launch_arrival_dynamic

Type: string

clock_launch_arrival_static

Type: string

clock_source_latency_early_fall_max

Type: float

Specifies the maximum early falling source latency. Set with the set_clock_latency command.

clock_source_latency_early_fall_min

Type: float

Specifies the minimum early falling source latency. Set with the set_clock_latency command.

clock_source_latency_early_rise_max

Type: float

Specifies the maximum early rising source latency. Set with the set_clock_latency command.

clock_source_latency_early_rise_min

Type: float

Specifies the minimum early rising source latency. Set with the set_clock_latency command.

clock_source_latency_late_fall_max

Type: float

Specifies the maximum late falling source latency. Set with the set_clock_latency command.

clock_source_latency_late_fall_min

Type: float

Specifies the minimum late falling source latency. Set with the set_clock_latency command.

clock_source_latency_late_rise_max

Type: float

Specifies the maximum late rising source latency. Set with the set_clock_latency command.

clock_source_latency_late_rise_min

Type: float

Specifies the minimum late rising source latency. Set with the set_clock_latency command.

clocks

Type: collection

Specifies a collection of clock objects which propagate through this port. It is undefined if no clocks are present.

connection_class

Type: string

Specifies the connection class string for the port.

constant_value

Type: string

Specifies the logic value of the port tied to logic constant zero or one in the netlist.

constraining_max_transition

Type: float

Specifies the most constraining user-defined maximum transition value at the port.

direction

Type: string

Specifies the direction of the port. Value can be in, out, inout, or internal. The port_direction attribute is a synonym for direction. You cannot set this attribute.

disable_timing

Type: boolean

Returns true if the timing for the port has been marked as disabled with the set_disable_timing command.

drive_resistance_fall_max

Type: float

Specifies the linear drive resistance for falling delays and maximum conditions, associated with an input or inout port. Set with the set_drive command.

drive_resistance_fall_min

Type: float

Specifies the linear drive resistance for falling delays and minimum conditions, associated with an input or input port. Set with the set_drive command.

drive_resistance_rise_max

Type: float

Specifies the linear drive resistance for rising delays and maximum conditions, associated with an input or inout port. Set with the set_drive command.

drive_resistance_rise_min

Type: float

Specifies the linear drive resistance for rising delays and minimum conditions, associated with an input or inout port. Set with the set_drive command.

driver_model_scaling_libs_max

Type: collection

Specifies a collection of library objects used for driver model scaling, where applicable, for maximum analysis.

driver_model_scaling_libs_min

Type: collection

Specifies a collection of library objects used for driver model scaling, where applicable, for minimum analysis.

driver_model_type_max_fall

Type: string

Specifies the driver model type, basic (NLDM) or advanced (CCS timing), for maximum fall analysis.

driver_model_type_max_rise

Type: string

Specifies the driver model type, basic (NLDM) or advanced (CCS timing), for maximum rise analysis.

driver_model_type_min_fall

Type: string

Specifies the driver model type, basic (NLDM) or advanced (CCS timing), for minimum fall analysis.

driver_model_type_min_rise

Type: string

Specifies the driver model type, basic (NLDM) or advanced (CCS timing), for minimum rise analysis.

driving_cell_fall_max

Type: string

Specifies a library cell from which to copy maximum fall drive capability to be used in fall transition calculation for the port. Set with the set_driving_cell command.

driving_cell_fall_min

Type: string

Specifies a library cell from which to copy the minimum fall drive capability to be used in fall transition calculation for the port. Set with the set_driving_cell command.

driving_cell_from_pin_fall_max

Type: string

Specifies the driving_cell_fall_max input pin to be used to find timing arc maximum fall drive capability. Set with the set_driving_cell command.

driving_cell_from_pin_fall_min

Type: string

Specifies the driving_cell_fall_min input pin to be used to find timing arc minimum fall drive capability. Set with the set_driving_cell command.

driving_cell_from_pin_rise_max

Type: string

Specifies the driving_cell_rise_max input pin to be used to find timing arc rise drive capability. Set with the set_driving_cell command.

driving_cell_from_pin_rise_min

Type: string

Specifies the driving_cell_rise_min input pin to be used to find timing arc rise drive capability. Set with the set_driving_cell command.

driving_cell_library_fall_max

Type: string

Specifies the library in which to find the driving_cell_fall_max. Set with the set_driving_cell command.

driving_cell_library_fall_min

Type: string

Specifies the library in which to find the driving_cell_fall_min. Set with the set_driving_cell command.

driving_cell_library_rise_max

Type: string

Specifies the library in which to find the driving_cell_rise_max. Set with the set driving cell command.

driving_cell_library_rise_min

Type: string

Specifies the library in which to find the driving_cell_rise_min. Set with the set_driving_cell command.

driving_cell_max_fall_itrans_fall

Type: float

Specifies the value of the maximum input transition for the driving cell that was associated with the port by the set_driving_cell command. This attribute represents the falling transition at the from_pin of the driving cell that is used to compute the falling transition value at a pin that drives the port.

driving_cell_max_fall_itrans_rise

Type: float

Specifies the value of the maximum input transition for the driving cell that was associated with a port by the set_driving_cell command. This attribute represents the falling transition value at the from_pin of the driving cell that is used to compute the rising transition value at the pin that drives the port.

driving cell max rise itrans fall

Type: float

Specifies the value of the maximum input transition for the driving cell that was associated with a port by the set_driving_cell command. This attribute represents the rising transition value at the from_pin of the driving cell that is used to compute falling transition value at the pin that drives the port.

driving_cell_max_rise_itrans_rise

Type: float

Specifies the value of the maximum input transition for the driving cell that was associated with a port by the set_driving_cell command. This attribute represents the rising transition value at the from_pin of the driving cell that is used to compute the rising transition value at the pin that drives the port.

driving_cell_min_fall_itrans_fall

Type: float

Specifies the value of the minimum input transition for the driving cell that was associated with a port by the set_driving_cell command. This attribute represents the minimum falling transition value at the from_pin of the driving cell that is used to compute the falling transition value at the pin that drives the port.

driving_cell_min_fall_itrans_rise

Type: float

Specifies the value of the minimum input transition for the driving cell that was associated with a port by the set_driving_cell command. This attribute represents the minimum falling transition value at the from_pin of the driving cell that is used to compute the rising transition value at the pin that drives the port.

driving_cell_min_rise_itrans_fall

Type: float

Specifies the value of the minimum input transition for the driving cell that was associated with a port by the set_driving_cell command. This attribute represents the minimum rise transition value at the from_pin of the driving cell that is used to compute the falling transition value at the pin that drives the port.

driving_cell_min_rise_itrans_rise

Type: float

Specifies the value of the minimum input transition for the driving cell that was associated with a port by the set_driving_cell command. This attribute represents the minimum rise transition value at the from_pin of the driving cell that is used to compute the rising transition value at the pin that drives the port.

driving_cell_multiply_by

Type: float

Specifies a floating-point value that multiplies the transition time of the port marked with this attribute. Set with the set_driving_cell command.

driving_cell_no_design_rule

Type: boolean

Returns true if driving cell information has been set on a port with set_driving_cell -no_design_rule. If true, the driving cell's design rule limits (max_capacitance and so forth) are not used for the port.

driving_cell_pin_fall_max

Type: string

Specifies the driving_cell_fall_max output pin to be used to find timing arc fall drive capability. Set with the set_driving_cell command.

driving_cell_pin_fall_min

Type: string

Specifies the driving_cell_fall_min output pin to be used to find timing arc fall drive capability. Set with the set_driving_cell command.

driving_cell_pin_rise_max

Type: string

Specifies the driving_cell_rise_max output pin to be used to find timing arc rise drive capability. Set with the set_driving_cell command.

driving_cell_pin_rise_min

Type: string

Specifies the driving_cell_rise_min output pin to be used to find timing arc rise drive capability. Set with the set_driving_cell command.

driving_cell_rise_max

Type: string

Specifies a library cell from which to copy maximum rise drive capability to be used in rise transition calculation for the port. Set with the set_driving_cell command.

driving_cell_rise_min

Type: string

Specifies a library cell from which to copy the minimum rise drive capability to be used in rise transition calculation for the port. Set with the set_driving_cell command.

effective_capacitance_max

Type: float

Specifies the effective capacitance for maximum operating conditions. Valid only for driver pins attached to annotated RC networks.

effective_capacitance_min

Type: float

Specifies the effective capacitance for minimum operating conditions. Valid only for driver pins attached to annotated RC networks.

escaped_full_name

Type: string

Specifies the name of the cell. Any literal hierarchy characters are escaped with a backslash.

fanout_load

Type: float

Specifies the fanout load on output ports. Set with the set_fanout_load command.

full_name

Type: string

Specifies the name of a port. You cannot set this attribute.

hold_uncertainty

Type: float

Specifies the clock uncertainty (skew) of a clock used for hold (and other minimum delay) timing checks. Set with the set_clock_uncertainty command.

ideal_latency_max_fall

Type: float

Specifies the ideal delay value annotated on a port in an ideal network. To set this value, use the set_ideal_latency command.

ideal_latency_max_rise

Type: float

Specifies the ideal delay value annotated on a port in an ideal network. To set this value, use the set ideal latency command.

ideal_latency_min_fall

Type: float

Specifies the ideal delay value annotated on a port in an ideal network. To set this value, use the set_ideal_latency command.

ideal_latency_min_rise

Type: float

Specifies the ideal delay value annotated on a port in an ideal network. To set this value, use the set_ideal_latency command.

ideal_transition_max_fall

Type: float

Specifies the ideal transition time annotated on a port in an ideal network. To set this value, use the set_ideal_transition command.

ideal_transition_max_rise

Type: float

Specifies the ideal transition time annotated on a port in an ideal network. To set this value, use the set_ideal_transition command.

ideal_transition_min_fall

Type: float

Specifies the ideal transition time annotated on a port in an ideal network. To set this value, use the set ideal transition command.

ideal_transition_min_rise

Type: float

Specifies the ideal transition time annotated on a port in an ideal network. To set this value, use the set_ideal_transition command.

input_transition_fall_max

Type: float

Specifies the fixed transition time for falling delays, maximum conditions associated with an input or inout port. Set with the set_input_transition command.

input_transition_fall_min

Type: float

Specifies the fixed transition time for falling delays and minimum conditions associated with an input or input port. Set with the set_input_transition command.

input_transition_rise_max

Type: float

Specifies the fixed transition time for rising delays and maximum conditions associated with an input or input port. Set with the set_input_transition command.

input_transition_rise_min

Type: float

Specifies the fixed transition time for rising delays and minimum conditions associated with an input or inout port. Set with the set_input_transition command.

is_abstracted

Type: boolean

Returns true if the port is abstracted in the HyperScale model. This attribute applies only to ports at the block level and corresponding pins at the top level. This attribute is available only after update_timing at the block level. The attribute returns true for set_port_abstraction -ignore. Ports with

is_user_abstracted == true are a subset of ports with is_abstracted == true.

is_clock_dont_override

Type: boolean

Returns true if context override is not applied because of context referring to unmapped clocks. This attribute applies only to ports at the block level.

is_clock_network

Type: boolean

Returns true if the port is a clock source.

is clock source

Type: boolean

is_clock_source_network

Type: boolean

Returns true if the port is part of a clock source latency network.

is_clock_used_as_clock

Type: boolean

Returns true if the clock through the port acts as a clock.

is_clock_used_as_data

Type: boolean

Returns true if the clock through the port acts as data.

is_driver_scaled_max_fall

Type: boolean

Returns true if the port uses scaling between libraries for the driver model for maximum fall analysis.

is_driver_scaled_max_rise

Type: boolean

Returns true if the port uses scaling between libraries for the driver model for maximum rise analysis.

is_driver_scaled_min_fall

Type: boolean

Returns true if the port uses scaling between libraries for the driver model for minimum fall analysis.

is_driver_scaled_min_rise

Type: boolean

Returns true if the port uses scaling between libraries for the driver model for minimum rise analysis.

is_gclock_source_network_pin

Type: boolean

is_ideal

Type: boolean

Returns true if the port has been marked ideal using the set_ideal_network command.

is_netlist_dont_override

Type: boolean

Returns true if context override is not applied because of anchor leaf pin change on a port net.

is receiver scaled max fall

Type: boolean

Returns true if the port uses scaling between libraries for the receiver model for maximum fall analysis.

is_receiver_scaled_max_rise

Type: boolean

Returns true if the port uses scaling between libraries for the receiver model for maximum rise analysis.

is_receiver_scaled_min_fall

Type: boolean

Returns true if the port uses scaling between libraries for the receiver model for minimum fall analysis.

is_receiver_scaled_min_rise

Type: boolean

Returns true if the port uses scaling between libraries for the receiver model for minimum rise analysis.

is_user_abstracted

Type: boolean

Returns true if the port is abstracted because of user-specified settings (set_port_abstraction -ignore) in the HyperScale model. This attribute applies only to ports at the block level and corresponding pins at the top level. This attribute is available only update_timing at the block level. Ports with is_user_abstracted == true also have is_abstracted == true.

is_user_dont_override

Type: boolean

Returns true if context override is not applied because of user-specified settings. This attribute applies only to ports at the block level.

is_user_dont_override_noise

Type: boolean

launch_clocks

Type: collection

Specifies a collection of the clocks that launch signals reaching the port.

max_capacitance

Type: float

Specifies a floating-point number that sets the maximum capacitance value for input, output, or bidirectional ports, and designs. The units must be consistent with those of the logic library used during optimization. Set with the set_max_capacitance command.

max_fall_delay

Type: float

Specifies the maximum falling delay on ports, clocks, pins, cells, or on paths between such objects. Set with the set_max_delay command.

max_fall_local_slack

Type: float

These attributes are defined on the D ports of latches and other timing endpoints.

These attributes are not defined for combinational ports.

max_fall_slack

Type: float

Specifies the worst slack at a port for falling maximum path delays. This attribute is valid for path endpoints (register data pins and primary outputs) after timing has been updated. You cannot set this attribute.

max_fanout

Type: float

Specifies the maximum fanout load for the net connected to this port. PrimeTime ensures that the fanout load on this port is less than the specified value. Set with the set_max_fanout command

max_rise_delay

Type: float

Specifies the maximum rising delay on ports, clocks, pins, cells, or on paths between such objects. Set with the set_max_delay command.

max_rise_local_slack

Type: float

These attributes are defined on the D ports of latches and other timing endpoints. These attributes are not defined for combinational ports.

max_rise_slack

Type: float

Specifies the worst slack at a port for rising maximum path delays. This attribute is valid for path endpoints (register data pins and primary outputs) after timing is updated. You cannot set this attribute.

max slack

Type: float

Specifies the minimum of the max_rise_slack and max_fall_slack attributes.

max_transition

Type: float

Specifies the maximum transition time for the net connected to this port. The compile command ensures that value. Set with the set_max_transition command.

min_capacitance

Type: float

Specifies the minimum capacitance value for input and bidirectional ports. The units must be consistent with those of the logic library used. Set with the

set_min_capacitance command.

min_fall_delay

Type: float

Specifies the minimum falling delay on ports, clocks, pins, cells, or on paths between such objects. Set with the set_min_delay command.

min_fall_slack

Type: float

Specifies the worst slack at a port for falling minimum path delays. This attribute is valid for path endpoints (register data pins and primary outputs) after timing is updated. You cannot set this attribute.

min_fanout

Type: float

Specifies the minimum fanout design rule limit for a port.

min_rise_delay

Type: float

Specifies the minimum rising delay on ports, clocks, pins, cells, or on paths between such objects. Set with the set_min_delay command.

min_rise_slack

Type: float

Specifies the worst slack at a port for rising minimum path delays. This attribute is valid for path endpoints (register data pins and primary outputs) after timing is updated. You cannot set this attribute.

min_slack

Type: float

Specifies the minimum of the min_rise_slack and min_fall_slack attributes.

min_transition

Type: float

Specifies the minimum transition time design rule limit for a port.

net

Type: collection

Specifies a collection that contains the net connected to this port; this attribute is defined only if the port is connected to a net.

object_class

Type: string

Specifies the class of the object, which is a constant equal to port. You cannot set this attribute.

pg_pin_info

Type: collection

Specifies a collection of pg_pin_info objects with these attributes: pin_name, type, voltage_for_max_delay, voltage_for_min_delay, supply_connection.

pin_capacitance_max

Type: float

Specifies the pin capacitance of a port for maximum conditions (wire capacitance is not included). Set with the set_load command.

pin_capacitance_max_fall

Type: float

Specifies the maximum fall capacitance of the port. This attribute is read-only; you cannot change the setting.

pin_capacitance_max_rise

Type: float

Specifies the maximum rise capacitance of the port. This attribute is read-only; you cannot change the setting.

pin_capacitance_min

Type: float

Specifies the pin capacitance of a port for minimum conditions (wire capacitance is not included). Set with the set_load command.

pin_capacitance_min_fall

Type: float

Specifies the minimum fall capacitance of the port. This attribute is read-only; you cannot change the setting.

pin_capacitance_min_rise

Type: float

Specifies the minimum rise capacitance of the port. This attribute is read-only; you cannot change the setting.

port_direction

Type: string

Specifies the direction of a port. Value can be in, out, or inout. This attribute exists for backward compatibility with dc_shell. See the direction attribute. You cannot set this attribute.

power base clock

Type: string

Specifies the name of the base clock associated with this port. If the port belongs to multiple clock domains, the power_base_clock attribute is set to the fastest of the clocks.

power_rail_voltage_max

Type: float

Specifies the voltage value on port or pin object for maximum condition.

power_rail_voltage_min

Type: float

Specifies the voltage value on port or pin object for minimum condition.

propagated_clock

Type: boolean

Returns true if clock edge times are delayed by propagating the values through the clock network. Affects all sequential cells in the transitive fanout of this port. If this attribute is not present, PrimeTime assumes ideal clocking. Set with set_propagated_clock command.

receiver_model_scaling_libs_max

Type: collection

Specifies a collection of library objects used for receiver model scaling, where applicable, for libs maximum analysis.

receiver_model_scaling_libs_min

Type: collection

Specifies a collection of library objects used for receiver model scaling, where applicable, for libs minimum analysis.

receiver_model_type_max_fall

Type: string

Specifies the receiver model type, either basic (NLDM) or advanced (CCS timing), for type maximum fall analysis.

receiver_model_type_max_rise

Type: string

Specifies the receiver model type, either basic (NLDM) or advanced (CCS timing), for type maximum rise analysis.

receiver_model_type_min_fall

Type: string

Specifies the receiver model type, either basic (NLDM) or advanced (CCS timing), for type minimum fall analysis.

receiver_model_type_min_rise

Type: string

Specifies the receiver model type, either basic (NLDM) or advanced (CCS timing), for type minimum rise analysis.

setup_uncertainty

Type: float

Specifies the clock uncertainty (skew) of a clock used for setup (and other maximum delay) timing checks. Set with the set_clock_uncertainty command.

si_noise_active_aggressors_above_high

Type: collection

Specifies a collection of active aggressor nets for the input port, considering crosstalk noise bumps in the above-high region. An active aggressor is an aggressor that contributes to the worst-case noise bump on the victim net.

si_noise_active_aggressors_above_low

Type: collection

Specifies a collection of active aggressor nets for the input port, considering crosstalk noise bumps in the above-low region. An active aggressor is an aggressor that contributes to the worst-case noise bump on the victim net.

si_noise_active_aggressors_below_high

Type: collection

Specifies a collection of active aggressor nets for the input port, considering crosstalk noise bumps in the below-high region. An active aggressor is an aggressor

that contributes to the worst-case noise bump on the victim net.

si_noise_active_aggressors_below_low

Type: collection

Specifies a collection of active aggressor nets for the input port, considering crosstalk noise bumps in the below-low region. An active aggressor is an aggressor that contributes to the worst-case noise bump on the victim net.

si_noise_bumps_above_high

Type: string

Specifies a string that lists the aggressor nets for the input port and their corresponding coupled bump heights and widths, considering noise bumps in the abovehigh region. The format of the string is:

```
{{aggr1_name height width}
{aggr2_name height width}
... }
```

Height is in volts and width is in library time units.

si_noise_bumps_above_low

Type: string

Specifies a string that lists the aggressor nets for the input port and their corresponding coupled bump heights and widths, considering noise bumps in the abovelow region. The format of the string is:

```
{{aggr1_name height width}
{aggr2_name height width}
... }
```

Height is in volts and width is in library time units.

si_noise_bumps_below_high

Type: string

Specifies a string that lists the aggressor nets for the input port and their corresponding coupled bump heights and widths, considering noise bumps in the belowhigh region. The format of the string is:

```
{{aggr1_name height width}
{aggr2_name height width}
... }
```

Height is in volts and width is in library time units.

si_noise_bumps_below_low

Type: string

Specifies a string that lists the aggressor nets for the input port and their corresponding coupled bump heights and widths, considering noise bumps in the below-low region. The format of the string is:

```
{{aggr1_name height width}
{aggr2_name height width}
...}
```

Height is in volts and width is in library time units.

si_noise_height_factor_above_high

Type: float

Specifies the noise height derating factor for the port, in the above-high region.

si_noise_height_factor_above_low

Type: float

Specifies the noise height derating factor for the port, in the above-low region.

si_noise_height_factor_below_high

Type: float

Specifies the noise height derating factor for the port, in the below-high region.

si_noise_height_factor_below_low

Type: float

Specifies the noise height derating factor for the port, in the below-low region.

si_noise_height_offset_above_high

Type: float

Specifies the noise height offset derating factor for the port, in the above-high region.

si_noise_height_offset_above_low

Type: float

Specifies the noise height offset derating factor for the port, in the above-low region.

si_noise_height_offset_below_high

Type: float

Specifies the noise height offset derating factor for the port, in the below-high region.

si_noise_height_offset_below_low

Type: float

Specifies the noise height offset derating factor for the port, in the below-low

region.

si_noise_prop_bumps_above_high

Type: string

Specifies a string that shows the bump height and width at the input port caused by noise propagation, in the above-high region. The format of the string is: {height width}. Height is in volts and width is in library time units.

si_noise_prop_bumps_above_low

Type: string

Specifies a string that shows the bump height and width at the input port caused by noise propagation, in the above-low region. The format of the string is: {height width}. Height is in volts and width is in library time units.

si_noise_prop_bumps_below_high

Type: string

Specifies a string that shows the bump height and width at the input port caused by noise propagation, in the below-high region. The format of the string is: {height width}. Height is in volts and width is in library time units.

si_noise_prop_bumps_below_low

Type: string

Specifies a string that shows the bump height and width at the input port caused by noise propagation, in the below-low region. The format of the string is: {height width}. Height is in volts and width is in library time units.

si_noise_slack_above_high

Type: float

Specifies the amount of noise slack for the port in the above-high region.

si_noise_slack_above_low

Type: float

Specifies the amount of noise slack for the port in the above-low region.

si_noise_slack_below_high

Type: float

Specifies the amount of noise slack for the port in the below-high region.

si_noise_slack_below_low

Type: float

Specifies the amount of noise slack for the port in the below-low region.

si_noise_total_bump_above_high

Type: string

Specifies a string that shows the total bump height and width at the input port caused by crosstalk and noise propagation, in the above-high region. The format of the string is: {height width}. Height is in volts and width is in library time units.

si_noise_total_bump_above_low

Type: string

Specifies a string that shows the total bump height and width at the input port caused by crosstalk and noise propagation, in the above-low region. The format of the string is: {height width}. Height is in volts and width is in library time units.

si_noise_total_bump_below_high

Type: string

Specifies a string that shows the total bump height and width at the input port caused by crosstalk and noise propagation, in the below-high region. The format of the string is: {height width}. Height is in volts and width is in library time units.

si_noise_total_bump_below_low

Type: string

Specifies a string that shows the total bump height and width at the input port caused by crosstalk and noise propagation, in the below-low region. The format of the string is: {height width}. Height is in volts and width is in library time units.

si_noise_width_factor_above_high

Type: float

Specifies the noise width derating factor for the port, in the above-high region.

si_noise_width_factor_above_low

Type: float

Specifies the noise width derating factor for the port, in the above-low region.

si_noise_width_factor_below_high

Type: float

Specifies the noise width derating factor for the port, in the below-high region.

si_noise_width_factor_below_low

Type: float

Specifies the noise width derating factor for the port, in the below-low region.

si_noise_worst_prop_arc_above_high

Type: collection

Specifies the cell arc that corresponds to the worst noise propagation to an input port with a driving cell.

si_noise_worst_prop_arc_above_low

Type: collection

Specifies the cell arc that corresponds to the worst noise propagation to an input port with a driving cell.

si_noise_worst_prop_arc_below_high

Type: collection

Specifies the cell arc that corresponds to the worst noise propagation to an input port with a driving cell.

si_noise_worst_prop_arc_below_low

Type: collection

Specifies the cell arc that corresponds to the worst noise propagation to an input port with a driving cell.

temperature_max

Type: float

Specifies the maximum temperature specified for the cell through the operating condition specification or application of the set_temperature command.

temperature_min

Type: float

Specifies the minimum temperature specified for the cell through the operating condition specification or application of the set_temperature command.

user_case_value

Type: string

Specifies the user-specified logic value of a pin or port.

wire_capacitance_max

Type: float

Specifies the wire capacitance of the port for maximum conditions (pin capacitance is not included). Set with the set_load command.

wire_capacitance_max_fall

Type: float

Specifies the maximum fall wire capacitance of the net. This attribute is read-only; you cannot change the setting.

wire_capacitance_max_rise

Type: float

Specifies the maximum rise wire capacitance of the net. This attribute is read-only; you cannot change the setting.

wire_capacitance_min

Type: float

Specifies the wire capacitance of the port for minimum conditions (pin capacitance is not included). Set with the set_load command.

wire_capacitance_min_fall

Type: float

Specifies the minimum fall wire capacitance of the net. This attribute is read-only; you cannot change the setting.

wire_capacitance_min_rise

Type: float

Specifies the minimum rise wire capacitance of the net. This attribute is read-only; you cannot change the setting.

wire_load_model_max

Type: string

Specifies the name of a wire load model (for maximum conditions) that can be used for prelayout wire load estimation of the net connected to a port. Set with the set_wire_load_model command.

wire_load_model_min

Type: string

Specifies the name of a wire load model (for minimum conditions) that can be used for prelayout wire load estimation of the net connected to a port. Set with the set_wire_load_model command.

x_coordinate

Type: float

Specifies the x-coordinate of the port.

y_coordinate

Type: float

Specifies the y-coordinate of the port.

SEE ALSO

get_attribute(2)
help_attributes(2)
list_attributes(2)
report_attribute(2)
attributes(3)

port_search_in_current_instance

Controls whether the get_ports command can get ports of the current instance.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

When set to true, the **get_ports** command gets ports of the current instance; when set to false (the default), the command gets ports of the current design.

To determine the current value of this variable, type one of the following:

printvar port_search_in_current_instance
echo \$port_search_in_current_instance

SEE ALSO

get_ports(2)

power_analysis_mode

Sets the power analysis mode.

TYPE

string

DEFAULT

averaged

GROUP

power_variables

DESCRIPTION

Explicitly selects the analysis mode for power calculation. PrimeTime PX provides three different analysis modes: averaged, time_based, and leakage_variation. Set this variable before the first power command, otherwise, the default mode is assumed. For a particular analysis mode, you must provide the appropriate activity information. The allowed values are as follows:

- * averaged (the default): PrimeTime PX calculates power based on toggle-rate and state-probability. Only averaged power results are calculated. In this mode, it can take the VCD file and SAIF file as activity input files. Use the set_switching_activity and set_case_analysis commands to set the statistical switching activity on top of the default switching activity. For more information, see the update_power man page.
- * time_based: PrimeTime PX calculates power based on the events from VCD. Averaged power results are calculated, along with calculations for peak powers and time_based power waveforms. You must provide the VCD file in this mode. Both gate-level VCD and RTL VCD can be specified for this mode. For more information, see the **update_power** man page.
- * leakage_variation: PrimeTime PX performs leakage variation analysis. For more information, see the **power_enable_leakage_variation_analysis** man page.

The **power_analysis_options** variable can change in one run. However once changed, all the activity and power data is removed internally. You must provide activity information before the **update_power** command.

In addition, you can use the **set_power_analysis_options** to specify the options for power analysis.

SEE ALSO

power_enable_analysis(3)
update_power (2)

```
set_power_analysis_options(2)
report_power(2)
read_vcd(2)
read_saif(2)
set_switching_activity(2)
set_case_analysis(2)
power_enable_leakage_variation_analysis(3)
printvar(2)
```

power_calc_use_ceff_for_internal_power

Specifies whether to use effective C for internal power calculation.

TYPE

Boolean

DEFAULT

false

GROUP

power_variables

DESCRIPTION

This variable controls whether to use effective capacitance in the sense of timing as the output net capacitance parameter when looking up internal power tables during the power calculation stage. If the variable is *true*, use effective capacitance; otherwise use the total net capacitance.

To determine the current value of this variable, type one of the following commands:

printvar power_calc_use_ceff_for_internal_power

echo \$power_calc_use_ceff_for_internal_power

power_check_defaults

Defines the default checks for the check_power command.

TYPE

list

DEFAULT

out_of_table_range missing_table missing_function

DESCRIPTION

Defines the default checks performed when the **check_power** command is executed without any options. The same default checks are also performed if the **check_power** command is used with the **-include** or **-exclude** options. The default check list defined by this variable can be overridden by either redefining it before the **check_power** command is executed or using the **-override_defaults** option of the **check_power** command.

If an undefined check is specified while redefining this variable, a warning is issued by the next execution of the **check_power** command.

SEE ALSO

check_power(2)

power_clock_network_include_clock_gating_network

Indicates that clock gating networks are included in the clock network.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

This variable affects the predefined <code>clock_network</code> and <code>register</code> power groups. When the variable is set to <code>true</code>, discrete logic structure that functions as clock gating belongs to the <code>clock_network</code> power group. Only the typical clock gating logic is considered a qualified clock gating network included in the clock network. The typical clock gating logic starts from the output of a level-sensitive latch driven by the specified clock. The clock gating logic possibly goes through some buffers, and returns to the specified clock network through one of the input pins of an AND or OR gate. The input pin must be a PrimeTime clock check enabled pin, either inferred or manually set. Therefore, the results can be affected by clock gating check related commands or variables. When the clock gating network is included in the clock network, the latch is regarded as part of the <code>clock_network</code> power group, but not the <code>register</code> power group.

To determine the current value of this variable, type one of the following commands:

printvar power_clock_network_include_clock_gating_network
echo \$power_clock_network_include_clock_gating_network

SEE ALSO

report_power(2)
create_power_group(2)

power_clock_network_include_register_clock_pin_power

Indicates whether the register clock pin power is included when reporting clock_network power.

TYPE

Boolean

DEFAULT

true

DESCRIPTION

This variable affects the power report for the predefined **clock_network** and **register** power groups. When set to its default of *true*, the internal power of registers caused by the toggling of register clock pin when output pin does not toggle is included as **clock_network** power and excluded from **register** power. When set to *false*, the power is included as **register** power and excluded from **clock_network** power.

To determine the current value of this variable, type one of the following commands:

printvar power_clock_network_include_register_clock_pin_power

echo \$power_clock_network_include_register_clock_pin_power

SEE ALSO

report_power(2)
create_power_group(2)

power_default_static_probability

Specifies the default static probability value.

TYPE

Float

DEFAULT

0.5

DESCRIPTION

The power_default_static_probability variable (along with the power_default_toggle_rate and power_default_toggle_rate_reference_clock variables) is used to determine the switching activity of unannotated nets that are driven by primary inputs or black box cells. The power_default_toggle_rate variable is used to specify the default toggle rate value and the

power_default_toggle_rate_reference_clock variable is used to specify how the related clock for default toggle rate is determined.

For other unannotated nets, PrimeTime PX propagates the switching activities of the driving cell inputs based on the cell functionality to derive the switching activity required for power calculations. This mechanism cannot be used for primary inputs and black box outputs. Instead, the following values are used for these type of nets:

- Annotated values are used.
- In some cases, unannotated switching activity values can still be accurately derived. For example, if the net drives a buffer cell and the output of this cell is annotated, your annotated values are used as the default values. Also, if the input is a clock the clock period and waveform are used to derive the switching activity values.
- If the static probability is not annotated, the value of the power_default_static_probability variable is used for the static probability value.
- If the toggle rate is not annotated by you, whether the static probability is set or not, the following is used for the toggle rate value:

dtr * fclk

where fclk is the frequency of the related clock, and the dtr is the value of the power_default_toggle_rate variable.

The related clock is determined by the value of the power_default_toggle_rate_reference_clock variable. Two values (fastest and related) are allowed for the power_default_toggle_rate_reference_clock variable. If the fastest value is specified, the related clock is the fastest clock in the design. If the related value is given, the related clock would depend on which clock domain the

net belongs to.

The value of the **power_default_static_probability** variable should be between 0.0 and 1.0, both inclusive. The value of the **power_default_toggle_rate** should be greater or equal to 0.0. Also, if the value of the **power_default_static_probability** variable is 0.0 or 1.0, the value of the **power_default_toggle_rate** variable should be 0.0. If the value of the **power_default_toggle_rate** variable is 0.0, the value of the **power_default_static_probability** should be either 0.0 or 1.0.

The default value of power_default_static_probability is 0.5 and the default value of power_default_toggle_rate is 0.1.

SEE ALSO

power_default_toggle_rate(3)
power_default_toggle_rate_reference_clock(3)
set_switching_activity(2)

power default toggle rate

Specifies the default toggle rate value.

TYPE

float

DEFAULT

0.1

DESCRIPTION

The power_default_toggle, power_default_toggle_rate_reference_clock, and power_default_static_probability variables are used to determine the switching activity of non-user-annotated nets that are driven by primary inputs or black-box cells.

For other nonannotated nets, PrimeTime PX propagates the switching activities of the driving cell inputs based on the cell functionality to derive the switching activity required for power calculations. This mechanism cannot be used for primary inputs and black-box outputs. Instead the following values are used for these type of nets:

- User-annotated values are used.
- In some cases, unannotated switching activity values may still be accurately derived, for example, if the net drives a buffer cell and the output of this cell is user annotated, then the user annotated values are used as the default values. Also, if the input is a clock then the clock period and waveform are used to derive the switching activity values.
- If the static probability is not annotated then the value of the power_default_static_probability variable is used for the static probability value.
- If the toggle rate is not user annotated, no mater the static probability is set or not, the following is used for the toggle rate value: dtr * fclk

where fclk is the frequency of the related clock, and dtr is the value of the power_default_toggle_rate variable.

The related clock is determined by the value of <code>power_default_toggle_rate_reference_clock</code>. Two values (fastest, related) are allowed for the value of <code>power_default_toggle_rate_reference_clock</code> variable. If the value fastest is specified, the related clock would be simply the fastest clock in the design. If the value related is given, the related clock would depend on which clock domain the net belongs to.

The value of power_default_static_probability should be between 0.0 and 1.0, both inclusive. The value of power_default_toggle_rate should be greater or equal to 0.0. Also, if the value of power_default_static_probability is 0.0 or 1.0, then the value of power_default_toggle_rate should be 0.0. If the value of power_default_toggle_rate is 0.0, then the value of power_default_static_probability should be either 0.0 or 1.0.

The default of **power_default_static_probability** is 0.5 and the default of **power_default_toggle_rate** is 0.1.

SEE ALSO

set_switching_activity(2)
power_default_static_probability(3)
power_default_toggle_rate_reference_clock(3)

power_default_toggle_rate_reference_clock

Specifies how the related clock for default toggle rate is determined.

TYPE

string

DEFAULT

related

DESCRIPTION

The power_default_toggle_rate_reference_clock, power_default_toggle_rate, and power_default_static_probability variables are used to determine the switching activity of non-user-annotated nets that are driven by primary inputs or black-box cells. The power_default_toggle_rate is used to specify the default toggle rate value, and the power_default_toggle_rate_reference_clock variable is used to specify how the related clock for default toggle rate is determined.

For other nonannotated nets, PrimeTime PX propagates the switching activities of the driving cell inputs based on the cell functionality to derive the switching activity required for power calculations. This mechanism cannot be used for primary inputs and black-box outputs. Instead the following values are used for these type of nets:

- User-annotated values are used.
- In some cases, unannotated switching activity values may still be accurately derived, for example, if the net drives a buffer cell and the output of this cell is user annotated, then the user annotated values are used as the default values. Also, if the input is a clock then the clock period and waveform are used to derive the switching activity values.
- If the static probability is not annotated then the value of the power_default_static_probability variable is used for the static probability value.
- If the toggle rate is not user annotated, the following is used for the toggle rate value regardless of whether the static probability is set or not: dtr * fclk

where fclk is the frequency of the related clock, and the dtr is the value of the power_default_toggle_rate variable.

The related clock is determined by the value of power_default_toggle_rate_reference_clock. Two values (fastest, related) are allowed for the value of power_default_toggle_rate_reference_clock variable. If the value fastest is specified, the related clock would be simply the fastest clock in the design. If the value related is given, the related clock would depend on which clock

domain the net belongs to.

The value of power_default_static_probability should be between 0.0 and 1.0, both inclusive. The value of power_default_toggle_rate should be greater or equal to 0.0. Also, if the value of power_default_static_probability is 0.0 or 1.0, then the value of power_default_toggle_rate should be 0.0. If the value of power_default_toggle_rate is 0.0, then the value of power_default_static_probability should be either 0.0 or 1.0.

The default of both variables is 0.5.

SEE ALSO

set_switching_activity(2)
power_default_static_probability(3)
power_default_toggle_rate(3)

power_disable_exact_name_match_to_hier_pin

Enables or disables exact matching of VCD / SAIF objects to hierarchical pin names in the gate-level netlist when annotating activity for PrimeTime PX power analysis.

TYPE

Boolean

DEFAULT

false

GROUP

power_variables

DESCRIPTION

When set to true, the variable dissables exact name matching of VCD / SAIF objects to gate-level hierarchical pins. Only hierarchical pins which are explicitly mapped with the $set_rtl_to_gate_name$ command will be honored.

For the current value of this variable, type the following command:

report_app_var power_disable_exact_name_match_to_hier_pin

SEE ALSO

set_rtl_to_gate_name(2)

power_disable_exact_name_match_to_net

Use this variable to enable or disable exact name matching of the RTL VCD or SAIF objects to the net names in the gate-level netlist when annotating switching activity during power analysis.

TYPE

Boolean

DEFAULT

false

GROUP

power_variables

DESCRIPTION

When you set the **power_disable_exact_name_match_to_net** variable to *true*, the exact name matching of the RTL VCD or SAIF objects to gate-level nets stops. Only the nets which are explicitly mapped using the <code>set_rtl_to_gate_name</code> command will be honored.

To report the current value of this variable, use the following command:

pt_shell> report_app_var power_disable_exact_name_match_to_net

SEE ALSO

set_rtl_to_gate_name(2)

power domains compatibility

Indicates whether to revert to power domains mode and disable UPF mode.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

When this variable is set to true, PrimeTime reverts to power domains mode and disables UPF mode. Power domains are the previous (PrimeTime version Z-2007.06) method of specifying virtual power network and power intent. Starting with version A-2007.12, PrimeTime will be in UPF mode by default and all power domain commands are not available.

When you set this variable to true,

- All UPF commands are disabled
- Power domain commands are enabled
- All designs and their annotations are removed from memory

This variable is equivalent to the Design Compiler shell startup option -upf_mode.

Note: this variable should not be changed after library loading, or you must reload the libraries. The reason is that the tool performs library PG conversion and update in UPF mode but not in power domains mode. For more information, see the man page for library_pg_file_pattern variable.

To determine the current value of this variable, use the following command:

prompt> report_app_var power_domains_compatibility

SEE ALSO

To list commands available in UPF mode, use help upf.

To list commands available in power domains mode, use help "power domains".

power_enable_analysis

Enables or disables PrimeTime PX, which provides power analysis.

TYPE

Boolean

DEFAULT

false

GROUP

power_variables

DESCRIPTION

When set to *true*, enables PrimeTime PX, so that you can perform power analysis. Without this variable set to *true*, you cannot see power related data. By default, PrimeTime PX is disabled; this variable is set to *false*.

If you set this variable to *true* and enable PrimeTime PX, you must obtain a PrimeTime PX license. You cannot use PrimeTime PX without a license.

For the current value of this variable, type the following command:

printvar power_enable_analysis

SEE ALSO

power_enable_clock_scaling

Enables or disables clock scaling for power analysis in PrimeTime PX.

TYPE

Boolean

DEFAULT

false

GROUP

power_variables

DESCRIPTION

When set to *true*, this variable enables PrimeTime PX to scale average power number according to clock frequencies specified in SDC and the **set_power_clock_scaling** command.

For the current value of this variable, type the following command:

printvar power_enable_clock_scaling

SEE ALSO

set_power_clock_scaling(2)
printvar(2)

power_enable_feedthrough_in_empty_cell

Enables PTPX to test for feedthrough nets in empty hierarchical cell.

TYPE

boolean

DEFAULT

false

GROUP

power_variables

DESCRIPTION

PTPX, by default, identifies a hierarchal cell as blackbox if the cell does not contain any cell inside it. If this variable is set to true, PTPX also tests presence of feedthrough nets in such cases and if such net is present, the cell is no longer treated as blackbox cell.

SEE ALSO

power_enable_multi_rail_analysis

Enables or disables PrimeTime PX concurrent multirail power analysis.

TYPE

Boolean

DEFAULT

false

GROUP

power_variables

DESCRIPTION

When this variable is set to *true*, PrimeTime PX starts concurrent multirail power analysis power updates. Under concurrent multirail power analysis mode, power data for each rails or supply nets is maintained and processed individually and concurrently. Power reports of different combinations of rail and supply net specifications can be generated without the need to update power again.

The -rails option of the **report_power** command requires that this variable is set to true.

For the current value of this variable, type

printvar power_enable_multi_rail_analysis

SEE ALSO

report_power(2)

power_estimate_power_for_unmatched_event

Controls to estimate power when no table is found in the library to match a certain event.

TYPE

Boolean

DEFAULT

true

GROUP

power_variables

DESCRIPTION

Sometimes when an output pin toggles, PrimeTime PX cannot find a matching table in the library based on the current state of the cell. This variable controls whether PrimeTime PX should skip this event without power contribution or try to estimate a power number for it according to all the tables in the library relating to this output pin.

To determine the current value of this variable, type one of the following commands:

printvar power_estimate_power_for_unmatched_event

echo \$power_estimate_power_for_unmatched_event

power_include_initial_x_transitions

Controls to count x power in the power up initialization stage.

TYPE

Boolean

DEFAULT

false

GROUP

power_variables

DESCRIPTION

Initially, if you do not set a logic value to a certain net, PrimeTime PX assumes the logic value is X. In the later stage, the value becomes θ or θ . This variable controls whether PrimeTime PX should count the power caused by the X->0 or X->1 toggle.

To determine the current value of this variable, type one of the following commands:

printvar power_include_initial_x_transitions

echo \$power_include_initial_x_transitions

power_limit_extrapolation_range

Specifies if extrapolation is limited to a certain range for internal power calculation.

TYPE

Boolean

DEFAULT

false

GROUP

power_variables

DESCRIPTION

This variable specifies if extrapolation is limited to certain range for internal power calculation. By default, PrimeTime PX does extrapolation with no limit if the data point for internal power table lookup is out-of-range. This applies for both nlpm (non-linear power model) and sppm (scalable polynomial power model) types of internal power table. If this variable is set to true, PrimeTime PX stops extrapolation as follows:

for nlpm power table: PrimeTime PX stops extrapolation at one additional index grid. for sppm power table: PrimeTime PX stops extrapolation at the specified range.

For the current value of this variable, type the following command:

printvar power_limit_extrapolation_range

SEE ALSO

power_match_state_for_logic_x

Specifies logic x interpretation.

TYPE

char

DEFAULT

0

GROUP

power_variables

DESCRIPTION

Specifies how PrimeTime PX interprets logic x in the Boolean function of the when state of a power table. This variable uses the following settings:

```
0: regards x as zero (0)
1: regards x as one (1)
```

x/X: regards x as neither 0 nor 1. For example, when there is any x logic, the Boolean function is evaluated as false.

"SEE ALSO

power_model_preference

Specifies the power model preference if the library contains both CCS power and NLPM data.

TYPE

string

DEFAULT

CCS

GROUP

power_variables

DESCRIPTION

A library can contain either CCS power data, NLPM data, or both types of data within a cell definition. Use this variable to specify the power model preference if the library contains both CCS power and NLPM data. This variable must be set before library power data loading, otherwise, it is ignored. Allowed values are:

- * ccs (the default): PrimeTime PX uses CCS power data in the library (if present) and ignores any NLPM data for the cell. CCS power data calculates both static and dynamic power. If no CCS power data is found, PrimeTime PX uses NLPM data.
- * nlpm: If this variable is set to nlpm, PrimeTime PX uses NLPM data. If no NLPM data is found, PrimeTime PX uses CCS power data.

If neither CCS power or NLPM data is found for a cell in the library, the cell is not characterized for power analysis.

SEE ALSO

power_rail_output_file

Specifies the output file name for writing out power information for PrimeRail users.

TYPE

string

DEFAULT

"" (empty)

GROUP

power_variables

DESCRIPTION

The **power_rail_output_file** variable is provided for PrimeRail users. If the file name is provided with this variable, during power calculation relevant power information is written into the file provided. Note that information is written in a binary format. This file is then read by PrimeRail.

Starting with the B-2008.12 release, the **update_power** command can perform both average and peak power analysis. The **power_analysis_mode** variable can be used to specify the power analysis mode to perform. PrimeTime PX can perform different types of power analysis based on the mode setting. The default power analysis mode is averaged. For more information, see the **power_analysis_mode** man page.

The **set_power_analysis_options** command can be used to specify the options for power analysis. It must be set before the **update_power** command to take effect in power analysis. Issuing the **set_power_analysis_options** command with no option can reset all the power analysis options to default. Use the **report_power_analysis_options** command to get the current analysis option settings. See the **set_power_analysis_options** man page for more information.

PrimeTime PX can consume either time-based (for example, a VCD file) or statistical switching activity information (for example, a SAIF file) for power calculation. For a particular analysis mode, appropriate activity information must be provided. For example, in time-based power analysis mode, a VCD file must be provided. In averaged power analysis mode, any form of switching activity information is accepted. You can specify a VCD file by using the **read_vcd** command. The statistical switching activity can be specified by using the **read_saif** or **set_switching_activity** commands.

For the current value of this variable, type the following command:

printvar power_rail_output_file

SEE ALSO

printvar(2)
update_power(2)
power_analysis_mode(3)
set_power_analysis_options(2)
report_power_analysis_options(2)

power_rail_static_analysis

Excludes timing data in the PrimeTime PX binary report file.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

This variable controls whether the PrimeTime PX binary report file includes timing data such as timing windows. If you set this variable to **true**, the purpose of the PrimeTime PX report file is used only for static rail analysis. In this case, timing data is not needed, and the PrimeTime PX report excludes the timing data to speed up and also reduces the file size.

SEE ALSO

update_power(2)

power_read_activity_ignore_case

Use the **power_read_activity_ignore_case** variable instead of the power_read_vcd_ignore_case variable to control ignore case when reading activity files.

TYPE

Boolean

DEFAULT

true

GROUP

power_variables

DESCRIPTION

The power_read_vcd_ignore_case variable has been replaced with the power_read_activity_ignore_case variable. For backward compatibility, the power_read_vcd_ignore_case variable is an alias for the power_read_activity_ignore_case variable.

The power_read_activity_ignore_case variable controls match pin, net and cell names from VCD or SAIF file and those from the design case sensitively if the value of this variable is false or design case insensitively if the value is true. This variable also affects the **set_rtl_to_gate_name** command.

To determine the current value of this variable, use the following command:

prompt> report_app_var power_read_activity_ignore_case

SEE ALSO

set_rtl_to_gate_name(2) read_saif(2) read_vcd(2)

power_report_leakage_breakdowns

Controls to report leakage components.

TYPE

Boolean

DEFAULT

false

GROUP

power_variables

DESCRIPTION

Controls whether or not the **report_power** command prints out leakage power components. By default, the variable value is *false*, which means the **report_power** command does not report leakage power components. For example, only total leakage is reported. If the variable is set to *true*, then intrinsic leakage and gate leakage is also reported, in addition to the total leakage in the summary report and the cell based power report.

SEE ALSO

printvar(2)
report_power(2)

power_reset_negative_extrapolation_value

Resets the negative extrapolated energy value from library to zero.

TYPE

Boolean

DEFAULT

false

GROUP

pwr_variables

DESCRIPTION

The **power_reset_negative_extrapolation_value** variable is used to reset the negative extrapolated energy value from library to zero, if the energy value for the boundary points is positive. If this variable is set to *true*, the negative extrapolated energy value is reset to zero.

In some cases, the values of variables (mostly output capacitance and input slew), which is used for extracting the energy number from library energy tables is out of range. For example, the values can be greater or smaller than the boundary points. In this scenario, extrapolation techniques are used for deriving the energy number from library energy tables. If the variable values are too small or too big, the derived energy number can come out negative. However, the energy number corresponding to the boundary points can be positive. Using the negative energy number given the fact that the energy number corresponding to boundary points is positive, results in incorrect energy numbers. To resolve this problem, use the power_reset_negative_extrapolation_value variable, which if set to true, resets the negative extrapolated energy numbers to zero, if the energy number for boundary points is positive.

To determine the current value of this variable, type one of the following commands:

printvar power_reset_negative_extrapolation_value

echo \$power_reset_negative_extrapolation_value

power_reset_negative_internal_power

Resets the negative internal power to zero.

TYPE

Boolean

DEFAULT

false

GROUP

power_variables

DESCRIPTION

Resets the negative internal power to zero. This variable can be used if you are confident about the accuracy of the power tables. Furthermore, if the values of capacitance and input slew values are out of range from the range specified in the power tables, the internal energy number can be negative due to extra/intrapolation. This variable gives you the choice to reset the negative internal energy numbers to zero.

To determine the current value of this variable, type the following command:

printvar power_reset_negative_internal_power

SEE ALSO

printvar(2)

power_scale_dynamic_power_at_power_off

Indicates if the dynamic power is scaled according to the static probability of the corresponding power supply net. When this variable is set to *false*, only leakage power is scaled by the power-on probability.

TYPE

Boolean

DEFAULT

false

GROUP

power_variables

DESCRIPTION

The statistical activity information can be input from the SAIF file, the **set_switching_activity** and **set_case_analysis** commands, or from default settings and propagated through the whole design. PrimeTime PX is built with power management awareness and can reflect power saving technology used in the design in the calculated power results. If the power supply net is switched off during simulation, PrimeTime PX can report the correct dynamic and static (leakage) power based on the statistical activity information.

If the given statistical activity information does not contain any toggle happened at the power-off state, only leakage power is scaled by the power-on probability. This is the default behavior. However, if the input activity information includes toggles happened at the power-off state, both dynamic and leakage power is scaled. Under such situation, you need to set the **power_scale_dynamic_power_at_power_off** variable to *true*, so that PrimeTime PX applies the scaling to dynamic power as well.

This variable has no effect if there is no power switch Boolean function defined. Also it only applies to averaged power analysis mode. It has no effect for time-based power analysis mode. As in time-based mode, PrimeTime PX monitors the status of the power supply net and determines the power consumption at event basis.

To determine the current value of this variable, type one of the following commands:

printvar power_scale_dynamic_power_at_power_off

echo \$power_scale_dynamic_power_at_power_off

SEE ALSO

power_analysis_mode(3)
read_saif(2)
set_switching_activity(2)

set_case_analysis(2)

power_scale_internal_arc

Enables scaling of state probabilities of internal power arcs.

TYPE

Boolean

DEFAULT

false

GROUP

power_variables

DESCRIPTION

By default this variable is set to *false*, which will disable scaling. If user sets the tcl variable to *true* then the sum of the probabilities of internal arc matches with the toggle rate of the pin even if there is no default arc for the pin in the library.

power table include switching power

Indicates whether power tables in technology library include switch power.

TYPE

Boolean

DEFAULT

true

DESCRIPTION

Indicates whether the nonlinear power model (NLPM) in the technology library includes switch power components. There can be 2 types of NLPM internal power tables from characterization. One type contains pure internal energy. Another type contains (total energy - 0.5 * switching energy). PrimeTime PX supports the second format by default. For average power analysis, the difference of these two types of characterization does not have significant impact on the results. The effects of added switching energy canceled out by events of opposite edges. For power waveform generation, the added 0.5 switching energy makes the difference, especially for single cell or very small designs. For correlation and characterization verification purposes, small designs or single cell designs might be used and the differences can be significant.

When the variable is set to *false*, it means the power tables in the technology library are of the first type. For example, the values in the tables are pure internal energy. When it is set to *true*, the values in power tables are of the second type. PrimeTime PX chooses the proper power calculation approach based on this variable.

When using CCS Power tables, this variable should alway be set to false.

power_use_ccsp_pin_capacitance

Specifies whether¬† to include ¬†the additional capacitance contribution of the Miller Effect ¬†when deriving capacitance values for power analysis.

TYPE

Boolean

DEFAULT

false

GROUP

power_variables

DESCRIPTION

When this variable is set to true, PrimeTime PX takes into account the waveform distortion due to the Miller Effect, when calculating the input capacitance. It is recommended when analyzing power for ¬† deep submicron, low voltage technologies where ¬†the gate-to-source and gate-to-drain capacitance contributions to the Miller Effect are more pronounced.

To report the current value of this variable, use the following command:

pt_shell> report_app_var power_use_ccsp_pin_capacitance

power_x_transition_derate_factor

Sets the scale factor for X-transition power.

TYPE

float

DEFAULT

0.5

GROUP

power_variables

DESCRIPTION

Controls a scale factor for X-transition power.

SEE ALSO

printvar(2)

pt_ilm_dir

Specifies a directory for PrimeTime to create ILM related files.

TYPE

string

DEFAULT

(current directory)

DESCRIPTION

Specifies a directory for PrimeTime to create ILM related files. By default, the value is ".", the current directory. You can set this variable to any directory, such as /u/primetime/ilm.

Note that if **hier_modeling_version** is set to 2.0, the directory to create ILM related files is specified by **pt_model_dir** instead of this variable.

To determine the current value of this variable, use the following command:

prompt> report_app_var pt_ilm_dir

SEE ALSO

hier_modeling_version(3)
create_ilm(2)
create_si_context(2)
write_arrival_annotations(2)

pt_model_dir

Specifies a directory for PrimeTime to create model related files.

TYPE

string

DEFAULT

(current directory)

DESCRIPTION

Specifies a directory for PrimeTime to create model related files. By default, the value is ".", the current directory. You can set this variable to any directory, such as /u/primetime/model.

This variable is only effective when variable **hier_modeling_version** is 2.0. All the ILM/ETM related files are in the ilm/etm subdirectory under **pt_model_dir**.

To determine the current value of this variable, use the following command:

prompt> report_app_var pt_model_dir

SEE ALSO

create_ilm(2)
extract_model(2)
create_si_context(2)
write_arrival_annotations(2)
pt_model_dir(3)

pt_shell_mode

Describes the mode of operation of the current shell.

TYPE

string

DESCRIPTION

This read-only variable describes the mode of operation of the current shell. The mode 'primetime' indicates that the current PrimeTime shell was launched in non multi_scenario mode. The mode 'primetime_master'indicates that the current shell was launched by the user with the -multi_scenario option. The mode 'primetime_slave' indicates that the current shell was launched by the **start_hosts** command in multi-scenario mode. The **pt_shell_mode** variable is useful in scripts or setup files that are sourced by both the master and the slave.

To determine the current value of this variable, use the following command:

prompt> report_app_var pt_shell_mode

pt_tmp_dir

Specifies a directory for PrimeTime to use as temporary storage.

TYPE

string

DEFAULT

/tmp (the local /tmp partition)

DESCRIPTION

This variable specifies a directory for PrimeTime to use as temporary storage. By default, the value is "/tmp". You can set this variable to any directory with proper read/write permissions, such as ".", the current directory.

A very important use of the disk storage specified by **pt_tmp_dir** is for the high capacity mode (for more details about high capacity mode, see **set_program_options**). From a storage point of view, there are temporary files created during the run of PrimeTime to store some data at runtime, the files stored in pt_tmp_dir are automatically removed either during the run or at the exit of the program. To monitor and identify the subdirectories and files that are still in active use inside **pt_tmp_dir**, the tool writes special empty files with names in the form of LOCK#hostname#pid to indicate the host and pid of the PrimeTime process that is actively using the files in the directory.

To determine the current value of this variable, use the following command:

prompt> report_app_var pt_tmp_dir

SEE ALSO

set_program_options(2)

ptxr_root

Specifies an alternative installation root path for PrimeTime to look for the executables required by the PrimeTime External Reader (ptxr).

TYPE

string

DEFAULT

By default, this variable is the same as the root path where PrimeTime is installed.

DESCRIPTION

When set to a different path from the default PrimeTime installation root, this variable contains a path name to the executables specific to PrimeTime external reader (ptxr). Instead of using the reader programs installed within the PrimeTime root path, this provides user with the flexibility of supplying an alternative program that is equivalent to the natively installed executable to achieve reading of file formats that are only supported by ptxr.

Because this alternative root path is outside of PrimeTime, the availability and completeness of that installation is not guaranteed by PrimeTime. When the expected ptxr executables cannot be located within the user specified root path, PrimeTime will fall back and proceed with the natively installed program.

This variable is intended for use only when the natively installed ptxr programs do not work with certain files of supported formats. Most often it happens when trying to read files generated by a newer version of synopsys tool such as DesignCompiler or PhysicalCompiler.

The following example uses the **ptxr_root** variable to specify an alternative ptxr program.

```
pt_shell> set ptxr_root /tools/DC2004.12-SP1/snps/synopsys
/tools/DC2004.12-SP1/snps/synopsys
pt_shell> read_ddc new_design.ddc
Information: Using user set ptxr_root '/tools/DC2004.12-SP1/snps/synopsys'.
Beginning read_ddc...
```

Note: When this variable is set, all downstream file reading that requires ptxr will use the reader from the specified path unless you explicitly set it to the default.

SEE ALSO

```
read_ddc(2)
read_lib(2)
read_vhdl(2)
ptxr_setup_file(3)
```

query_objects_format

TYPE

string

DEFAULT

application specific

DESCRIPTION

This variable sets the format that the **query_objects** command uses to print its result. There are two supported formats: Legacy and Tcl.

```
The Legacy format looks like this:
```

```
{"or1", "or2", "or3"}
The Tcl format looks like this:
{or1 or2 or3}
```

Please see the man page for query_objects for complete details.

SEE ALSO

query_objects(2)

rc adjust rd when less than rnet

Enables or disables overriding of library-derived drive resistance when it is much less than the dynamic RC network impedance to ground.

TYPE

Boolean

DEFAULT

true

DESCRIPTION

When this variable is set to **true** (the default), the tool checks the library-derived drive resistance, and if it is less than the dynamic RC network impedance to ground by an amount equal to or greater than the threshold value contained in the **rc_rd_less_than_rnet_threshold** variable (default 0.45), PrimeTime adjusts the drive resistance using an empirical formula. To disable the checking and adjustment, set the **rc_adjust_rd_when_less_than_rnet** variable to **false**.

When the library-derived drive resistance is much less than the dynamic RC network impedance to ground, the behavior of the resistor-based driver model can deviate from that of transistors. In this case, the tool replaces the drive resistance with a value obtained by using an empirical formula to improve accuracy, and issues the RC-009 message. This entire process of checking, detection, replacement, and issuing of the message is referred to as the "RC-009 condition".

This variable is one of a set of four variables relevant to the RC-009 condition. The other three are effective only when **rc_adjust_rd_when_less_than_rnet** is true, and are as follows:

- rc_degrade_min_slew_when_rd_less_than_rnet determines whether or not slew degradation is used in min analysis mode when the RC-009 condition occurs. The default is false. To use slew degradation during the RC-009 condition, set this variable to true.
- rc_filter_rd_less_than_rnet determines whether the RC-009 message is issued only when a network delay is greater than the corresponding driver transition time. The default is true. To receive RC-009 messages every time PrimeTime overrides the drive resistance, set this variable to false.
- rc_rd_less_than_rnet_threshold specifies the threshold beyond which PrimeTime overrides the library-derived drive resistance with an empirical formula. The default is 0.45. If there is a reason why the default is not appropriate in your situation, you can set this variable to another value.

SEE ALSO

rc_degrade_min_slew_when_rd_less_than_rnet(3)
rc_filter_rd_less_than_rnet(3)
rc_rd_less_than_rnet_threshold(3)
RC-009(n)

rc_always_use_max_pin_cap

Specifies whether to use the pin capacitances from the minimum or maximum library during minimum RC delay calculation.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

To specify which pin capacitances are used during minimum RC delay calculation, set the rc_always_use_max_pin_cap variable to one of these values:

- false (the default) Uses the pin capacitances from the minimum library.
- true Uses the pin capacitances from the maximum library.

SEE ALSO

set_min_library(2)

rc cache min max rise fall ceff

Specifies whether to cache min/max rise/fall values of effective capacitance computed during RC delay calculation.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

Specifies whether to cache min/max rise/fall values of effective capacitance computed during RC delay calculation. These cached values can be queried via attributes on driver pins and ports with driving cells.

If you set the **rc_cache_min_max_rise_fall_ceff** variable to **true** before a timing update, the tool caches the effective capacitance (Ceff) associated with propagated driver behavior according to min/max and rise/fall characteristics.

To return the cached values, query the following driver pin or port attributes:

- cached_ceff_max_rise
- · cached_ceff_min_rise
- cached_ceff_max_fall
- cached_ceff_min_fall

These cached attributes are useful for obtaining the worst-case effective capacitance for every driver in the design. The values of the cached attributes depend on the selected slew-propagation mode.

Notes:

- If the rc_cache_min_max_rise_fall_ceff variable is false during the most recent timing update, the cached values are not created or updated. This means that the attribute values might be nonexistent or invalid.
- Other effective capacitance attributes -- that is, **effective_capacitance_min**, **effective_capacitance_max**, **ceff_params_min**, and **ceff_params_max**) -- are computed at query time; therefore returning those values takes considerably more runtime.

The following example shows how to use the attribute query results only when the attributes exist.

```
set ceff \
[get_attribute -quiet $obj ceff_min_rise]
if {[string length $ceff] != 0} {
   ...
}
```

The cached values are removed only when you execute the **remove_annotated_parasitics** command or when a netlist editing command has similar reason to remove annotated parasitics.

SEE ALSO

remove_annotated_parasitics(2)

rc_ceff_use_delay_reference_at_cpin

Specifies whether to compute C-effective using a driver delay relative to that for the output pin capacitance.

TYPE

boolean

DEFAULT

false

DESCRIPTION

PrimeTime adjusts C-effective to match library and RC-network delays to within a small percentage. When the library delay is very large, as would be the case for a driver with many internal stages (such as an extracted timing model), this criterion can be met without a sufficient number of C-effective iterations.

If you set rc_ceff_use_delay_reference_at_cpin to true, then PrimeTime excludes the portion of the library delay due to output pin capacitance from the C-effective convergence criterion. This allows a sufficient number of iterations to occur.

Note: if rc_ceff_use_delay_reference_at_cpin is true, then the library data must be characterized all the way down to the output pin capacitance.

rc degrade min slew when rd less than rnet

Enables or disables the use of slew degradation in min analysis mode during the RC-009 condition.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

When this variable is **false** (the default), the tool does not use slew degradation through RC networks in min analysis mode during the RC-009 condition. When **true**, the tool uses slew degradation during the RC-009 condition. This variable is effective only if the **rc_adjust_rd_when_less_than_rnet** variable is **true**.

The "RC-009 condition" means a condition in which the tool checks the library-derived drive resistance, and if it is less than the dynamic RC network impedance to ground by an amount equal to or greater than the value of the <code>rc_rd_less_than_rnet_threshold</code> variable, the tool adjusts the drive resistance using an empirical formula to improve accuracy, and issues the RC-009 message. In case this improved accuracy is not sufficient, the tool provides extra pessimism by not using slew degradation in min analysis mode; however, superfluous min delay violations could occur as a side effect. You can keep slew degradation on in min analysis mode after you have qualified the RC-009 methodology for your accuracy requirements, by setting this variable to true.

rc_degrade_min_slew_when_rd_less_than_rnet is one of a set of four variables
relevant to the RC-009 condition. The other three are as follows:

- rc_adjust_rd_when_less_than_rnet enables or disables the RC-009 condition; the default is true. When this variable is set to false, PrimeTime does not check the drive resistance, and the values of the other related variables do not matter.
- rc_filter_rd_less_than_rnet determines whether the RC-009 message is issued only when a network delay is greater than the corresponding driver transition time. The default is true. To receive RC-009 messages every time PrimeTime overrides the drive resistance, set this variable to false. This variable has no effect if rc_adjust_rd_when_less_than_rnet is false.
- rc_rd_less_than_rnet_threshold specifies the threshold beyond which PrimeTime overrides the library-derived drive resistance with an empirical formula. The default is 0.45 ohms. You can override this default by setting the variable to another value. This variable has no effect if rc_adjust_rd_when_less_than_rnet is false.

Note: If rc_degrade_slew_when_rd_less_than_rnet is false while rc_filter_rd_less_than_rnet is true, the RC-009 message is not issued.

SEE ALSO

rc_adjust_rd_when_less_than_rnet(3)
rc_filter_rd_less_than_rnet(3)
rc_rd_less_than_rnet_threshold(3)
RC-009 (n)

rc driver model mode

Specifies the driver model type for RC delay calculation.

TYPE

string

DEFAULT

advanced

DESCRIPTION

To specify the driver model type for RC delay calculation, set the rc_driver_model_mode variable to one of these values:

- basic Uses the driver models derived from the conventional delay and slew schema present in design libraries.
- advanced Uses the advanced driver model if Composite Current Source (CCS) data is available. The **report_delay_calculation** command used on a cell arc shows the "Advanced driver modeling" message.

If the rc_driver_model_mode variable is set to basic, and the variable rc_receiver_model_mode is set to advanced, the tool uses the advanced voltage-dependent capacitance models to derive an equivalent single capacitance dependent only on the rise, fall, minimum, or maximum arc condition. These equivalent capacitances are used in analysis instead of the pin capacitances from the library.

SEE ALSO

report_delay_calculation(2)
rc_receiver_model_mode(3)

rc_filter_rd_less_than_rnet

Enables or disables the display of RC-009 messages when the network delay is less than the corresponding driver transition time.

TYPE

Boolean

DEFAULT

true

DESCRIPTION

To control the display of RC-009 messages, set the **rc_filter_rd_less_than_rnet** variable to one of these values:

- **true** (the default) Displays the RC-009 message only when a network delay is greater than the corresponding driver transition time.
- **false** Displays the RC-009 message whenever it overrides the library-derived drive resistance during the RC-009 condition.

This variable is effective only if the rc_adjust_rd_when_less_than_rnet variable is true

The "RC-009 condition" means a condition in which PrimeTime checks the library-derived drive resistance. If the drive resistance is less than the dynamic RC network impedance to ground by an amount equal to or greater than the value of the rc_rd_less_than_rnet_threshold variable, the tool replaces the drive resistance with a value obtained by using an empirical formula to improve accuracy and issues the RC-009 message. The filtering provided by rc_filter_rd_less_than_rnet isolates those timing calculations known to be most sensitive to drive resistance. The network delay is not compared with the slew itself, but with the time the driver reaches its later slew trip point.

In addition to the **rc_filter_rd_less_than_rnet** variable, the following variables also affect the RC-009 condition:

- rc_adjust_rd_when_less_than_rnet
- rc_degrade_min_slew_when_rd_less_than_rnet
- rc_rd_less_than_rnet_threshold

SEE ALSO

```
rc_adjust_rd_when_less_than_rnet(3)
rc_degrade_min_slew_when_rd_less_than_rnet(3)
rc_rd_less_than_rnet_threshold(3)
RC-009(n)
```

rc rd less than rnet threshold

Specifies the RC-009 threshold, beyond which the tool overrides the library-derived drive resistance with an empirical formula, to improve accuracy.

TYPE

float

DEFAULT

0.45

DESCRIPTION

This variable specifies a metric threshold to be used by PrimeTime to determine whether to adjust the library-derived drive resistance using an empirical formula; see the RC-009 man page for more information about this condition. This variable is effective only if the rc_adjust_rd_when_less_than_rnet variable is true.

To determine the value appropriate for a given technology, look at PrimeTime accuracy versus drive strength for cells connected to very resistive networks, such as top-level routes, with <code>rc_adjust_rd_when_less_than_rnet</code> set false. At a particular drive strength, the accuracy suffers due to the limitation in the delay/ slew schema that RC-009 addresses. Then set <code>rc_adjust_rd_when_less_than_rnet</code> true and use a value of <code>rc_rd_less_than_rnet_threshold</code> high-enough to be used for all the drivers (such as, 1.0). Next, gradually decrease <code>rc_rd_less_than_rnet_threshold</code> until RC-009 switches off at the specified drive strength.

As technology shrinks, so do drive resistances, causing an increased occurrence of RC-009. In that case, you can decrease the **rc_rd_less_than_rnet_threshold** variable or switch to using Composite Current Source (CCS) data for delay calculation.

SEE ALSO

rc_degrade_min_slew_when_rd_less_than_rnet(3)
rc_filter_rd_less_than_rnet(3)
rc_rd_less_than_rnet_threshold(3)
RC-009(n)

rc_receiver_model_mode

Specifies the receiver model type for RC delay calculation.

TYPE

string

DEFAULT

advanced

DESCRIPTION

To specify the receiver model type for RC delay calculation, set the rc_receiver_model_mode variable to one of these values:

- **basic** Uses the pin capacitances specified in the design libraries. The basic model is a single capacitance dependent only on the rise, fall, minimum, or maximum arc condition.
- advanced Uses the advanced receiver model if data for it is present, and if the network is driven by the advanced driver model. The advanced model is a voltage-dependent capacitance additionally dependent on input-slew and output capacitance. The advanced receiver model is part of the Synopsys Composite Current-Source (CCS) model. The report_delay_calculation command used on a network arc shows the "Advanced receiver modeling" message.

The advanced model has many advantages, such as the improvement accuracy of delays and slews. Another advantage is that nonlinearities, such as the Miller effect, are addressed.

When the rc_receiver_model_mode variable is set to advanced, and the network is not driven by the advanced driver model -- for example, the variable rc_driver_model_mode is set to basic or lumped load is used -- the tool uses the advanced voltage-dependent capacitance models to derive an equivalent single capacitance dependent only on the rise, fall, minimum, or maximum arc condition. These equivalent capacitances are used in analysis instead of the pin capacitances from the library. The report_delay_calculation command used on a network arc does not show the "Advanced receiver modeling" message for these calculations, since only an equivalent single capacitance is used.

SEE ALSO

report_delay_calculation(2)
rc_driver_model_mode(3)

read_parasitics_load_locations

Specifies that **read_parasitics** should load location information during the reading of a parasitics file.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

When this variable is set to **true**, **read_parasitics** loads the locations of various nodes of nets, pins, and ports that are present in the parasitic file. The default is **false**, in which case location data is not be loaded into PrimeTime.

The location data is stored using attributes. The attributes are set to the coordinate value directly from the parasitics files, and no interpretation or unit conversion is performed. The following attributes are available on pin and port objects:

- x_coordinate (float)
- y_coordinate (float)

These attributes define a single (x, y) point. The following attributes are available on cell and net objects.

- x_coordinate_min (float)
- x_coordinate_max (float)
- y_coordinate_min (float)
- y_coordinate_max (float)

These attributes define a bounding box around the cell or net. For cells, the bounding box is computed using all pins of the cell. For nets, the bounding box is computed using all net terminals (port and pins). If the parasitics file includes coordinates for intermediate modes, these are also considered for the net's bounding box.

If location data has been loaded, the data is included in any parasitics files

written out by PrimeTime. If you remove the parasitics from a net (using the remove_annotated_parasitics command, for example), PrimeTime also deletes the location data.

SEE ALSO

read_parasitics(2)

report_capacitance_use_ccs_receiver_model

affects pin capacitance reporting, not delay calculation.

Specifies whether the basic or advanced receiver model is used to report receiver pin capacitance.

TYPE

Boolean

DEFAULT

true

DESCRIPTION

When this variable is set to **true**, the advanced CCS receiver model is used to report receiver pin capacitance by the **report_net**, **report_attribute**, **report_delay_calculation**, and **report_timing** commands. When it is set to **false**, the basic library-derived lumped pin capacitance is used. The variable setting only

SEE ALSO

report_timing(2)
report_net(2)
report_delay_calculation(2)

report_default_significant_digits

The default number of significant digits used to display values in reports.

TYPE

int

DEFAULT

2

DESCRIPTION

Sets the default number of significant digits for many reports. Allowed values are 0-13; the default is 2. Some report commands (for example, the **report_timing** command) have a **-significant_digits** option that overrides the value of this variable.

Not all reports respond to this variable. Check the man page of individual reports to determine whether they support this feature.

To determine the current value of this variable, type one of the following:

printvar report_default_significant_digits

echo report_default_significant_digits

SEE ALSO

report_timing(2)

scenario_attributes

Describes the predefined application attributes for scenario objects.

DESCRIPTION

name

Type: string

SEE ALSO

get_attribute(2)
help_attributes(2)
list_attributes(2)
report_attribute(2)
attributes(3)

sdc save source file information

Enables or disables source file name and line number information of a subset of SDC commands related to the current design constraints PrimeTime context.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

Setting this variable to *true* enables PrimeTime to preserve source location information, namely the source file name and line number. The scope of source location tracking only applies to the following timing exceptions commands:

set_false_path

set_multicycle_path

set_max_delay

set_min_delay

Important Note: The value of this variable is only allowed to be modified as long as no exceptions have been input. If at least one exception command has already been successfully input, attempting to set this variable results in the CMD-013 error message being issued, and the variable value remains unchanged.

Note that source information is not available for any commands that were not input using source. (Tcl files sourced using the -f command line option are internally processed through the source command for the purposes of this feature.) Therefore, commands entered interactively at the shell prompt would not preserve nor print source location data. Also, commands input inside control structures, such as ifstatements, loops, or procedure calls are not accurately tracked.

This location data per exception command could be viewed using either the report_exceptions or report_timing -exceptions command.

To determine the current value of this variable, type one of the following:

printvar sdc_save_source_file_information

echo \$sdc_save_source_file_information.

EXAMPLES

Here is an example of the timing exceptions report using the report_exceptions

```
command.
pt_shell> report_exceptions
**********
Report : exceptions
Design : dma
Version: Z-2007.06
Date : Thu Apr 5 19:42:40 2007
Reasons: f invalid start points
         t invalid end points
         p non-existent paths
         o overridden paths
                            Setup
                                      Hold
From
______
arbiter/lat_reg/CK { arbiter/state_reg_3_/D arbiter/state_reg_2_/D }
                                cycles=2 *
       [ location = /path/constraints.tcl:197 ]
Here is another example of the timing exceptions report using the report_timing -
exceptions command.
pt_shell> report_timing -exceptions all
*********
Report : timing
      -path_type full
      -delay_type max
      -max_paths 1
      -exceptions all
Design : dma
Version: Z-2007.06
Date : Thu Apr 5 19:46:44 2007
**********
[ Timing report omitted. ]
The dominant exceptions are:
    То
From
                      Setup
                                          Hold
arbiter/lat_reg/CK
           { arbiter/state_reg_3_/D arbiter/state_reg_2_/D }
                       cycles=2
       [ location = /path/constraints.tcl:197 ]
The overridden exceptions are:
      None
```

SEE ALSO

```
report_exceptions(2)
```

report_timing(2)

sdc_version

Specifies the Synopsys Design Constraints (SDC) version that was written.

TYPE

string

DEFAULT

2.0

DESCRIPTION

The **sdc_version** variable is meaningful only within the context of reading an SDC file. Setting it outside an SDC file has no impact, other than to produce an informational message.

The write_sdc command writes a command to the SDC file to set the sdc_version variable to the version that was written. There is no user control over the version of SDC that is written. The most current version is written. When the read_sdc command reads the SDC file, it validates the version specified in the file (if present) with the version requested by the command.

SEE ALSO

read_sdc(2)
write_sdc(2)

sdc_write_unambiguous_names

Determines whether or not ambiguous hierarchical names are made unambiguous when they are written to SDC files.

TYPE

Boolean

DEFAULT

true

DESCRIPTION

When this variable is set to its default of *true*, the application ensures that cell, net, pin, lib_cell, and lib_pin names written to the Synopsys Design Constraints (SDC) file are not ambiguous. When hierarchy has been partially flattened, embedded hierarchy separators can make names ambiguous, so that it is unclear which hierarchy separator characters are part of the name, and which are real separators. Beginning with SDC Version 1.2, hierarchical names can be made unambiguous using the **set_hierarchy_separator** SDC command and the *-hsc* option of the following SDC object access commands:

get_cells
get_lib_cells
get_lib_pins
get_nets
get_pins

By default, PrimeTime and Design Compiler writes an SDC file using these features to create unambiguous names.

The recommended practice is to accept the default behavior and allow the application to write SDC files that do not contain ambiguous names. However, if you are using a third-party application that does not support the unambiguous hierarchical names feature of SDC (in SDC Versions 1.2 and later), you can suppress this feature by setting the **sdc_write_unambiguous_names** variable to false. The **write_sdc** command issues a warning if you set this variable to false.

To determine the current value of this variable, type the following:

printvar sdc_write_unambiguous_names

SEE ALSO

write_sdc(2)

sdf_align_multi_drive_cell_arcs

Boolean variable which specifies whether PrimeTime will unify the small timing differences in driver cell outputs of a parallel network, when writing out sdf delay values.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

Small timing differences in the timed switching characteristics of the mesh arcs can cause the simulation to fail. By setting the $sdf_align_multi_drive_cell_arcs$ variable to true, PrimeTime attempts to align the delays between the driver pins of the parallel network and the load pins of the network. The cell and net delay arcs written to the SDF file is adjusted to make this happen. The net arcs are only altered if you set the $sdf_enable_port_construct$ variable to true. Therefore, to eliminated the small timing differences, you must set both the $sdf_align_multi_drive_cell_arcs$ and $sdf_enable_port_construct$ variable to true, and the following criteria must be true:

1. All cells have to be nonsequential, nonhierarchical cells. 2. All cells must be single input, single output devices. 3. None of the drivers of the parallel network are three-state buffers.

To determine the current value of this variable, type the following:

printvar sdf_align_multi_drive_cell_arcs

SEE ALSO

sdf_align_multi_drive_cell_arcs_threshold(3)
sdf_enable_port_construct(3)
sdf_enable_port_construct_threshold(3)

sdf align multi drive cell arcs threshold

Specifies the threshold below which multidrive cell arcs are aligned during the write_sdf command.

TYPE

float

DEFAULT

1

DESCRIPTION

Small timing differences in the timed switching characteristics of the mesh arcs can cause the simulation to fail. When you set the **sdf_align_multi_drive_cell_arcs** variable to *true*, PrimeTime attempts to unify the delays between the driver pins of the parallel network and the load pins of the network. The cell delay arcs written to the Standard Delay Format (SDF) file is adjusted to make this happen. The criteria for this to occur is that the delay values of the parallel cells are within a threshold of each other, where the threshold is specified by the **sdf_align_multi_drive_cell_arcs_threshold** variable. The threshold value is specified in pico seconds (ps), where the default value is 1 ps.

To determine the current value of this variable, type the following:

 ${\tt sdf_align_multi_drive_cell_arcs_threshold}$

SEE ALSO

```
sdf_align_multi_drive_cell_arcs_threshold(3)
sdf_enable_port_construct(3)
sdf_enable_port_construct_threshold(3)
```

sdf_enable_cond_start_end

Enables or disables support for the sdf_cond_start and sdf_cond_end attributes.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

When you set this variable to true, PrimeTime supports the sdf_cond_start and sdf_cond_end attributes on timing arcs. These attributes impact the way the $read_sdf$ and $write_sdf$ commands deal with timing arcs.

SEE ALSO

read_sdf(2)

sdf_enable_port_construct

Enables or disables support for port construct usage during the write_sdf command.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

For designs with high-fanin, high-fanout mesh clock networks, large Standard Delay Format (SDF) files are produced. When you set the **sdf_enable_port_construct** variable to *true*, PrimeTmie attempts to reduce the size of the produced SDF file. PrimeTime uses the port construct instead of the interconnect construct when executing the **write_sdf** command.

Using the port construct is restricted by the **sdf_enable_port_construct_threshold** variable. Any group of parallel nets in the design that are not driven or driving three-state buffers and that have a delay value within the threshold as defined by the **sdf_enable_port_construct_threshold** variable is written out using a port construct. Otherwise, the interconnect construct is used. The port construct is not used on nets outside the clock network. It must be noted that the produced SDF file can contain both port and interconnect statements for a given load pin. In this case, the port statement is written out first, followed by interconnect statements.

SEE ALSO

sdf_enable_port_construct_threshold(3)

sdf_enable_port_construct_threshold

Sets the threshold value for the parallel net arcs delay variance below which parallel nets are written out using the port construct during the **write_sdf** command.

TYPE

float

DEFAULT

1

DESCRIPTION

For designs with high-fanin, high-fanout mesh clock networks, large Standard Delay Format (SDF) files are produced. When you set the **sdf_enable_port_construct** variable to true, PrimeTime attempts to reduce the size of the produced SDF file. The **sdf_enable_port_construct_threshold** variable provides a maximum value for the parallel net arcs delay variance below which parallel nets are written out using the port construct.

The threshold value is specified in pico seconds, where the default value is 1 ps.

To determine the current value of this variable, type one of the following:

printvar sdf_enable_port_construct_threshold

echo \$sdf_enable_port_construct_threshold

SEE ALSO

sdf_enable_port_construct(3)

search_path

Shows a list of directory names that contain design and library files that are specified without directory names.

TYPE

list

DEFAULT

"" (empty)

DESCRIPTION

A list of directory names that specifies which directories to search for design and library files that are specified without directory names. Normally, the **search_path** variable is set to a central library directory. The default value of this variable is the empty string, "". The **read_db** and **link_design** commands particularly depend on the **search_path** variable.

You can cause the **source** command to search for scripts using the **search_path** variable, by setting the **sh_source_uses_search_path** variable to *true*.

To determine the current value of this variable, type one of the following:

printvar search_path

echo \$search_path

SEE ALSO

link_design(2)
read_db(2)
source(2)
sh_source_uses_search_path(3)

sh_allow_tcl_with_set_app_var

Allows the **set_app_var** and **get_app_var** commands to work with application variables.

TYPE

string

DEFAULT

application specific

DESCRIPTION

Normally the **get_app_var** and **set_app_var** commands only work for variables that have been registered as application variables. Setting this variable to **true** allows these commands to set a Tcl global variable instead.

These commands issue a CMD-104 error message for the Tcl global variable, unless the variable name is included in the list specified by the sh_allow_tcl_with_set_app_var_no_message_list variable.

SEE ALSO

```
get_app_var(2)
set_app_var(2)
sh_allow_tcl_with_set_app_var_no_message_list(2)
```

sh_allow_tcl_with_set_app_var_no_message_list

Suppresses CMD-104 messages for variables in this list.

TYPE

string

DEFAULT

application specific

DESCRIPTION

This variable is consulted before printing the CMD-104 error message, if the **sh_allow_tcl_with_set_app_var** variable is set to **true**. All variables in this Tcl list receive no message.

SEE ALSO

```
get_app_var(2)
set_app_var(2)
sh_allow_tcl_with_set_app_var(2)
```

sh_arch

Indicates the system architecture of your machine.

TYPE

string

DEFAULT

platform-dependent

DESCRIPTION

The **sh_arch** variable is set by the application to indicate the system architecture of your machine. Examples of machines being used are sparcOS5, amd64, and so on. This variable is read-only.

sh_command_abbrev_mode

Sets the command abbreviation mode for interactive convenience.

TYPE

string

DEFAULT

application specific

DESCRIPTION

This variable sets the command abbreviation mode as an interactive convenience. Script files should not use any command or option abbreviation, because these files are then susceptible to command changes in subsequent versions of the application.

Although the default value is **Anywhere**, it is recommended that the site startup file for the application set this variable to **Command-Line-Only**. It is also possible to set the value to **None**, which disables abbreviations altogether.

To determine the current value of this variable, use the **get_app_var sh_command_abbrev_mode** command.

SEE ALSO

sh_command_abbrev_options(3)
get_app_var(2)
set_app_var(2)

sh_command_abbrev_options

Turns off abbreviation of command dash option names when false.

TYPE

boolean

DEFAULT

application specific

DESCRIPTION

When command abbreviation is currently off (see sh_command_abbrev_mode) then setting this variable to false will also not allow abbreviation of command dash options. This variable also impacts abbreviation of the values specified to command options that expect values to be one of an allowed list of values.

This variable exists to be backward compatible with previous tool releases which always allowed abbreviation of command dash options and option values regardless of the command abbreviation mode.

It is recommended to set the value of this variable to false.

To determine the current value of this variable, use the **get_app_var sh_command_abbrev_options** command.

SEE ALSO

sh_command_abbrev_mode(3)
get_app_var(2)
set_app_var(2)

sh_command_log_file

Specifies the name of the file to which the application logs the commands you executed during the session.

TYPE

string

DEFAULT

empty string

DESCRIPTION

This variable specifies the name of the file to which the application logs the commands you run during the session. By default, the variable is set to an empty string, indicating that the application's default command log file name is to be be used. If a file named by the default command log file name cannot be opened (for example, if it has been set to read only access), then no logging occurs during the session.

This variable can be set at any time. If the value for the log file name is invalid, the variable is not set, and the current log file persists.

To determine the current value of this variable, use the **get_app_var sh_command_log_file** command.

SEE ALSO

get_app_var(2)
set_app_var(2)

sh_continue_on_error

Allows processing to continue when errors occur during script execution with the source command.

TYPE

Boolean

DEFAULT

application specific

DESCRIPTION

This variable is deprecated. It is recommended to use the **-coninue_on_error** option to the **source** command instead of this variable because that option only applies to a single script, and not the entire application session.

When set to **true**, the **sh_continue_on_error** variable allows processing to continue when errors occur. Under normal circumstances, when executing a script with the **source** command, Tcl errors (syntax and semantic) cause the execution of the script to terminate.

When **sh_continue_on_error** is set to **false**, script execution can also terminate due to new error and warning messages based on the value of the **sh_script_stop_severity** variable.

To determine the current value of the **sh_continue_on_error** variable, use the **get_app_var sh_continue_on_error** command.

SEE ALSO

get_app_var(2)
set_app_var(2)
source(2)
sh_script_stop_severity(3)

sh_dev_null

Indicates the current null device.

TYPE

string

DEFAULT

platform dependent

DESCRIPTION

This variable is set by the application to indicate the current null device. For example, on UNIX machines, the variable is set to /dev/null. This variable is readonly.

SEE ALSO

get_app_var(2)

sh_eco_enabled

Read-only variable that indicates if the engineering change order (ECO) commands are enabled.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

This variable indicates if the program is in ECO mode or not. In not in ECO mode, unconnected cells are removed to get better performance and capacity, and the ECO parasitics (such as the **read_parasitics** command with the -eco option) cannot be read.

If you must change the value of this variable, use the **set_program_options** command.

To determine the current value of this variable, type the following command:

pt_shell> printvar sh_eco_enabled

SEE ALSO

set_program_options(2)

sh_enable_line_editing

Enables the command line editing capabilities in PrimeTime.

TYPE

Boolean

DEFAULT

true

DESCRIPTION

If this variable set to its default of true, advanced UNIX like shell capabilities are enabled

This variable needs to be set in the .synopsys_pt.setup file to take effect.

Key Bindings

The **list_key_bindings** command displays current key bindings and the edit mode. To change the edit mode, the **sh_line_editing_mode** variable can be set in either the .synopsys_pt.setup file or directly in the shell.

Command Completion

The editor is able to complete commands, options, variables, and files given a unique abbreviation. You must type part of a word and hit the tab key to get the complete command, variable, or file. For command options, type - and hit tab key to get the options list.

If no match is found, the terminal bell rings. If the word is already complete, a space is added to the end if it isn't already there, to speed typing and provide a visual indicator of successful completion. Completed text pushes the rest of the line to the right. If there are multiple matches, all the matching commands, options, files, or variables are autolisted.

Completion works in following context sensitive way:

The first token of a command line : completes commands

Token that begins with "-" after a command : completes command arguments

After a ">", "|" or a "sh" command : completes file names

After a set, unset or printvar command: completes variables

After '\$' symbol : completes variables

After the help command : completes command

After the man command : completes commands or variables

Any token which is not the first token and does not match any of the above rules : completes file names

SEE ALSO

list_key_bindings(2)
sh_line_editing_mode(3)

sh_enable_page_mode

Displays long reports one page at a time (similar to the UNIX more command.

TYPE

Boolean

DEFAULT

application specific

DESCRIPTION

This variable displays long reports one page at a time (similar to the UNIX **more** command), when set to **true**. Consult the man pages for the commands that generate reports to see if they are affected by this variable.

To determine the current value of this variable, use the **get_app_var sh_enable_page_mode** command.

SEE ALSO

get_app_var(2)
set_app_var(2)

sh_enable_stdout_redirect

Allows the redirect command to capture output to the Tcl stdout channel.

TYPE

Boolean

DEFAULT

application specific

DESCRIPTION

When set to **true**, this variable allows the redirect command to capture output sent to the Tcl stdout channel. By default, the Tcl **puts** command sends its output to the stdout channel.

SEE ALSO

get_app_var(2)
set_app_var(2)

sh_fast_analysis_mode_enabled

Read-only variable that indicates if fast analysis mode is enabled.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

This variable indicates if fast analysis mode is enabled. In fast analysis mode, there is a trade-off between accuracy and better performance.

To change the value of this variable, use the **set_program_options** command.

To determine the current value of this variable, type the following:

pt_shell> printvar sh_fast_analysis_mode_enabled

SEE ALSO

set_program_options(2)

sh_help_shows_group_overview

Changes the behavior of the "help" command.

TYPE

string

DEFAULT

application specific

DESCRIPTION

This variable changes the behavior of the **help** command when no arguments are specified to help. Normally when no arguments are specified an informational message with a list of available command groups is displayed.

When this variable is set to false the command groups and the commands in each group is printed instead. This variable exists for backward compatibility.

SEE ALSO

help(2)
set_app_var(2)

sh_high_capacity_effort

Specifies the level of capacity effort for the timing analysis of PrimeTime and PrimeTime SI. It only provides simple heuristics for trade-off between capacity and performance of the program. It does not have any impact on the analysis results.

TYPE

string

DEFAULT

default

DESCRIPTION

Specifies the effort level for capacity improved mode of the program. Allowed values are **default**, **low**, **medium**, and **high**. The **default** value corresponds to the **medium** setting.

When effort level increases, the peak memory required by the tool is expected to reduce, with potentially slightly longer runtime. It should be clarified that this variable only provides simple heuristic control on the trade-off between capacity and performance. And most importantly, regardless of the value, this variable alone does not change the results of the analysis.

This variable is only effective when the program is running in high capacity mode by using the **set_program_options -enable_high_capacity** command.

If the program is already in high capacity mode, further change of this variable do not have any effect until the next time the above command is issued.

SEE ALSO

set_program_options(2)

sh_high_capacity_enabled

A read-only variable for you to query whether high capacity mode is currently enabled or not. The value of this variable changes upon a successful change of the state with the **set_program_options** command.

TYPE

Boolean

DEFAULT

true

DESCRIPTION

This is a read-only variable. You can query its value for the mode of analysis and program accordingly. The value of this variable changes after successfully executing the **set_program_options** command.

From the D-2010.06 release, this variable and the **sh_high_capacity_effort** variable are saved and restored. For more information, see the **set_program_options** man page.

To determine the current value of this variable, type the following:

printvar sh_high_capacity_enabled

SEE ALSO

set_program_options(2)
sh_high_capacity_effort(3)

sh_launch_dir

Defines the launch directory of the current PrimeTime shell.

TYPE

string

DESCRIPTION

This read-only variable defines the launch directory of the current PrimeTime shell. In multi-scenario analysis, all slaves are launched from the same directory as the master. However during the course of analysis, the slave changes its current working directory multiple times but the **sh_launch_dir** variable remains constant across all slaves and the master.

To determine the current value of this variable, use the following command:

prompt> report_app_var sh_launch_dir

sh_limited_messages

The set of message types that have a limit by default when the **read_parasitics**, **report_annotated_parasitics** with the -check option, **read_sdf**, or **update_timing** command is invoked. This limit is defined by the **sh_message_limit** command.

TYPE

string

DEFAULT

"DES-002 PARA-004 PARA-006 PARA-007 PARA-040 PARA-041 PARA-043 PARA-044 PARA-045 PARA-046 PARA-047 PARA-050 PARA-051 PARA-053 RC-002 RC-004 RC-005 RC-009 RC-011 RC-104 PTE-014 PTE-060 PTE-070 PTE-114 SDF-036 UITE-494 LNK-039 LNK-038 LNK-043 LNK-044 HS-015 HS-031 PTE-101 PTIO-5 UITE-504"

DESCRIPTION

This command defines the set of messages that have a limit by default when the read_parasitics, report_annotated_parasitics with the -check option, read_sdf, report_constraint, or update_timing command is executed. This limit has no impact on messages that are emitted from other commands.

This limit is refreshed per invoking of the **read_parasitics**, **report_annotated_parasitics** with the -check option, **read_sdf**, **report_constraint**, or implicit or explicit **update_timing** command. Each time one of these commands is invoked the **sh_message_limit** command allows a number of messages to show up for each message type specified with the **sh_limited_messages** command. If the limit is exceeded for one type of message, a warning message appears showing the type of message that is suppressed.

The setting of this variable has lower priority than the **set_message_info** command. If the **set_message_info** command is already used to set the limit for a message type, this command has no impact for the default limit for that message type.

If it is needed to remove this default limit, either set the $sh_limited_messages$ variable to "" or set the $sh_message_limit$ variable to 0.

To determine the current value of this variable, type the following command:

pt_shell> printvar sh_limited_messages

SEE ALSO

get_message_info(2)
print_message_info(2)
set_message_info(2)
sh_message_limit(3)

sh_line_editing_mode

Enables vi or Emacs editing mode in the PrimeTime shell.

TYPE

string

DEFAULT

emacs

DESCRIPTION

Used to set the command line editor mode to either vi or Emacs. Valid values are the default of Emacs and vi.

Use the list_key_bindings command to display the current key bindings and edit mode.

This variable can be set in the either the .synopsys_pt.setup file or directly in the shell. The **sh_enable_line_editing** variable must be set to its default of *true*.

SEE ALSO

list_key_bindings(2)
sh_enable_line_editing(3)

sh message limit

Specifies the default limit of messages defined by the **sh_limited_messages** variable during the **read_parasitics**, **report_annotated_parasitics -check**, **read_sdf**, and **update_timing** commands.

TYPE

integer

DEFAULT

100

DESCRIPTION

This variable defines the default limit for messages in the **sh_limited_messages** variable printed from several commands, including **link_design**, **read_parasitics**, **report_annotated_parasitics** (with the **-check** option), **read_sdf**, and **update_timing**. This limit is not used for messages issued by other commands.

This limit is refreshed when you use the **read_parasitices**, **report_annotated_parasitics -check**, **read_sdf**, or implicit or explicit **update_timing** command. Each time you invoke one of these commands, the **sh_message_limit** variable displays the number of messages that show up for each message type set using the **sh_limited_messages** variable. If the limit is exceeded for one type of message, a warning message explains that this type of message is being suppressed.

This variable setting has lower priority than the **set_message_info** command. If you use the **set_message_info** command to specify the limit for a message type, the default limit on that message type is not effective.

To remove this default limit, set the **sh_limited_messages** variable to "" (no value), or set the **sh_message_limit** variable to 0.

SEE ALSO

get_message_info(2)
print_message_info(2)
set_message_info(2)
sh_limited_messages(3)

sh_new_variable_message

Controls a debugging feature for tracing the creation of new variables.

TYPE

Boolean

DEFAULT

application specific

DESCRIPTION

The **sh_new_variable_message** variable controls a debugging feature for tracing the creation of new variables. Its primary debugging purpose is to catch the misspelling of an application-owned global variable. When set to **true**, an informational message (CMD-041) is displayed when a variable is defined for the first time at the command line. When set to **false**, no message is displayed.

Note that this debugging feature is superseded by the new **set_app_var** command. This command allows setting only application-owned variables. See the **set_app_var** command man page for details.

Other variables, in combination with **sh_new_variable_message**, enable tracing of new variables in scripts and Tcl procedures.

Warning: This feature has a significant negative impact on CPU performance when used with scripts and Tcl procedures. This feature should be used only when developing scripts or in interactive use. When you turn on the feature for scripts or Tcl procedures, the application issues a message (CMD-042) to warn you about the use of this feature.

To determine the current value of this variable, use the **get_app_var sh_new_variable_message** command.

SEE ALSO

```
get_app_var(2)
set_app_var(2)
sh_new_variable_message_in_proc(3)
sh_new_variable_message_in_script(3)
```

sh new variable message in proc

Controls a debugging feature for tracing the creation of new variables in a Tcl procedure.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

The **sh_new_variable_message_in_proc** variable controls a debugging feature for tracing the creation of new variables in a Tcl procedure. Its primary debugging purpose is to catch the misspelling of an application-owned global variable.

Note that this debugging feature is superseded by the new **set_app_var** command. This command allows setting only application-owned variables. Please see the **set_app_var** command man page for details.

Note that the **sh_new_variable_message** variable must be set to **true** for this variable to have any effect. Both variables must be set to **true** for the feature to be enabled. Enabling the feature simply enables the **print_proc_new_vars** command. In order to trace the creation of variables in a procedure, this command must be inserted into the procedure, typically as the last statement. When all of these steps have been taken, an informational message (CMD-041) is generated for new variables defined within the procedure, up to the point that the **print_proc_new_vars** commands is executed.

Warning: This feature has a significant negative impact on CPU performance. This should be used only when developing scripts or in interactive use. When you turn on the feature, the application issues a message (CMD-042) to warn you about the use of this feature.

To determine the current value of this variable, use the **get_app_var sh_new_variable_message_in_proc** command.

SEE ALSO

```
get_app_var(2)
print_proc_new_vars(2)
set_app_var(2)
sh_new_variable_message(3)
sh_new_variable_message_in_script(3)
```

sh new variable message in script

Controls a debugging feature for tracing the creation of new variables within a sourced script.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

The **sh_new_variable_message_in_script** variable controls a debugging feature for tracing the creation of new variables within a sourced script. Its primary debugging purpose is to catch the misspelling of an application-owned global variable.

Note that this debugging feature is superseded by the new **set_app_var** command. This command allows setting only application-owned variables. See the **set_app_var** command man page for details.

Note that the **sh_new_variable_message** variable must be set to **true** for this variable to have any effect. Both variables must be set to **true** for the feature to be enabled. In that case, an informational message (CMD-041) is displayed when a variable is defined for the first time. When **sh_new_variable_message_in_script** is set to **false** (the default), no message is displayed at the time that the variable is created. When the **source** command completes, however, you see messages for any new variables that were created in the script. This is because the state of the variables is sampled before and after the **source** command. It is not because of inter-command sampling within the script. So, this is actually a more efficient method to see if new variables were created in the script.

For example, given the following script a.tcl:

```
echo "Entering script"
set a 23
echo a = $a
set b 24
echo b = $b
echo "Exiting script"
```

When **sh_new_variable_message_in_script** is **false** (the default), you see the following when you source the script:

```
prompt> source a.tcl
Entering script
a = 23
b = 24
```

Warning: This feature has a significant negative impact on CPU performance. This should be used only when developing scripts or in interactive use. When you turn on the feature, the application issues a message (CMD-042) to warn you about the use of this feature.

To determine the current value of this variable, use the **get_app_var sh_new_variable_message_in_script** command.

```
get_app_var(2)
set_app_var(2)
sh_new_variable_message(3)
sh_new_variable_message_in_proc(3)
```

sh_output_log_file

Specifies the name of the file to which all application output is logged.

TYPE

string

DEFAULT

"" (empty)

DESCRIPTION

Specifies the name of the file to which the application logs all output information during a session. By default, this variable is set to an empty string, indicating that the application's output is not logged.

This variable can be set only in a setup file. After setup files have been read, the variable becomes read-only.

To determine the current value of this variable, type the following:

printvar sh_output_log_file

SEE ALSO

sh_command_log_file(3)

sh_product_version

Indicates the version of the application currently running.

TYPE

string

DESCRIPTION

This variable is set to the version of the application currently running. The variable is read only.

To determine the current value of this variable, use the **get_app_var sh_product_version** command.

SEE ALSO

get_app_var(2)

sh_script_stop_severity

Indicates the error message severity level that would cause a script to stop running before it completes.

TYPE

string

DEFAULT

application specific

DESCRIPTION

When a script is run with the **source** command, there are several ways to get it to stop running before it completes. One is to use the **sh_script_stop_severity** variable. This variable can be set to **none**, **W**, or **E**.

- ullet When set to ullet, the generation of one or more error messages by a command causes a script to stop.
- \bullet When set to $\boldsymbol{W},$ the generation of one or more warning or error messages causes a script to stop.

Note that **sh_script_stop_severity** is ignored if **sh_continue_on_error** is set to **true**.

To determine the current value of this variable, use the **get_app_var sh_script_stop_severity** command.

```
get_app_var(2)
set_app_var(2)
source(2)
sh_continue_on_error(3)
```

sh source emits line numbers

Indicates the error message severity level that causes an informational message to be issued, listing the script name and line number where that message occurred.

TYPE

string

DEFAULT

application specific

DESCRIPTION

When a script is executed with the **source** command, error and warning messages can be emitted from any command within the script. Using the **sh_source_emits_line_numbers** variable, you can help isolate where errors and warnings are occurring.

This variable can be set to none, W, or E.

- When set to **E**, the generation of one or more error messages by a command causes a CMD-082 informational message to be issued when the command completes, giving the name of the script and the line number of the command.
- \bullet When set to \mathbf{W} , the generation of one or more warning or error messages causes a the CMD-082 message.

The setting of **sh_script_stop_severity** affects the output of the CMD-082 message. If the setting of **sh_script_stop_severity** causes a CMD-081 message, then it takes precedence over CMD-082.

To determine the current value of this variable, use the **get_app_var sh_source_emits_line_numbers** command.

```
get_app_var(2)
set_app_var(2)
source(2)
sh_continue_on_error(3)
sh_script_stop_severity(3)
CMD-081(n)
CMD-082(n)
```

sh_source_logging

Indicates if individual commands from a sourced script should be logged to the command log file.

TYPE

Boolean

DEFAULT

application specific

DESCRIPTION

When you source a script, the **source** command is echoed to the command log file. By default, each command in the script is logged to the command log file as a comment. You can disable this logging by setting **sh_source_logging** to **false**.

To determine the current value of this variable, use the **get_app_var sh_source_logging** command.

SEE ALSO

get_app_var(2)
set_app_var(2)
source(2)

sh_source_uses_search_path

Indicates if the source command uses the search_path variable to search for files.

TYPE

Boolean

DEFAULT

application specific

DESCRIPTION

When this variable is set to ftrue the **source** command uses the **search_path** variable to search for files. When set to **false**, the **source** command considers its file argument literally.

To determine the current value of this variable, use the **get_app_var sh_source_uses_search_path** command.

SEE ALSO

get_app_var(2)
set_app_var(2)
source(2)
search_path(3)

sh_tcllib_app_dirname

Indicates the name of a directory where application-specific Tcl files are found.

TYPE

string

DESCRIPTION

The **sh_tcllib_app_dirname** variable is set by the application to indicate the directory where application-specific Tcl files and packages are found. This is a read-only variable.

SEE ALSO

get_app_var(2)

sh_user_man_path

Indicates a directory root where you can store man pages for display with the man command.

TYPE

list

DEFAULT

empty list

DESCRIPTION

The **sh_user_man_path** variable is used to indicate a directory root where you can store man pages for display with the **man** command. The directory structure must start with a directory named man. Below man are directories named cat1, cat2, cat3, and so on. The **man** command will look in these directories for files named file.1, file.2, and file.3, respectively. These are pre-formatted files. It is up to you to format the files. The **man** command effectively just types the file.

These man pages could be for your Tcl procedures. The combination of defining help for your Tcl procedures with the **define_proc_attributes** command, and keeping a manual page for the same procedures allows you to fully document your application extensions.

The **man** command will look in **sh_user_man_path** after first looking in application-defined paths. The user-defined paths are consulted only if no matches are found in the application-defined paths.

To determine the current value of this variable, use the **get_app_var sh_user_man_path** command.

SEE ALSO

define_proc_attributes(2)
get_app_var(2)
man(2)
set_app_var(2)

si_analysis_logical_correlation_mode

Enables or disables logical correlation analysis during PrimeTime SI delay or noise calculation.

TYPE

Boolean

DEFAULT

true

DESCRIPTION

When this variable is set to its default of *true*, PrimeTime SI enables logical correlation analysis while performing crosstalk delay or crosstalk noise analysis. In logical correlation analysis, PrimeTime SI considers the logical relationships between multiple aggressor nets where buffers and inverters are used, so that the analysis is less pessimistic.

When you set this variable to false, PrimeTime SI assumes that the aggressor nets switch together in the direction that causes worst-case crosstalk delay or worst-case crosstalk noise bump on a victim net. When logical correlation analysis is turned off, PrimeTime SI results are expected to be slightly more pessimistic; however, the PrimeTime SI runtime is faster.

To determine the current value of this variable, type one of the following:

printvar si_analysis_logical_correlation_mode

SEE ALSO

si_enable_analysis(3)

si_ccs_aggressor_alignment_mode

Specifies aggressor alignment mode used in the CCS-based gate-level simulation engine.

TYPE

string

DEFAULT

lookahead

DESCRIPTION

Specifies aggressor alignment mode used in the CCS-based gate-level simulation engine. You can set this variable to **lookahead** (the default) or **stage**. The default setting of **lookahead** enables the lookahead alignment feature for the CCS-based gate-level simulation engine so that PrimeTime SI finds the alignment that results to worst-case receiver output delay. Note that such an alignment may not correspond to worst-case stage delay.

SEE ALSO

si_enable_analysis(3)

si_enable_analysis

Enables or disables PrimeTime SI, which performs crosstalk analysis.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

By default, this variable is set to false, which disables PrimeTime SI.

To enable PrimeTime SI, set this variable to **true**, so that the **update_timing** and **report_timing** commands perform crosstalk-aware timing calculations. If you set this variable to **true**, you must also do the following:

- 1. Obtain a PrimeTime SI license. You cannot use PrimeTime SI without a license.
- 2. Use the **read_parasitics -keep_capacitive_coupling** command to read in the coupling parasitics for your design. PrimeTime SI is useful only if the design has coupling parasitics data.

SEE ALSO

read_parasitics(2)
report_timing(2)
update_timing(2)

si_enable_multi_input_switching_analysis

Enables or disables multi-input switching (MIS) analysis.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

Setting this variable to true enables multi-input switching (MIS) analysis, which uses the delay and slew coefficients specified by the **set_multi_input_switching_coefficient** command.

When you set this variable to true, the tools checks out a PrimeTime-ADV license.

To see the current setting of this variable, use report_app_var
si_enable_multi_input_switching_analysis.

```
set_multi_input_switching_coefficient(2)
report_multi_input_switching_coefficient(2)
reset_multi_input_switching_coefficient(2)
si_enable_multi_input_switching_timing_window_filter(3)
```

si_enable_multi_input_switching_timing_window_filter

Enables or disables the window alignment and overlap checking for multi- input switching (MIS) analysis.

TYPE

Boolean

DEFAULT

true

DESCRIPTION

Setting this variable to true enables window alignment and overlap checking during multi-input switching (MIS) analysis. The tool collects the arrival windows of input pins, performs overlap checking, and derives the actual coefficient factor.

When you set this variable to false, the tool ignores all arrival window information and applies the specified coefficient factor directly for multi-input switching analysis.

To see the setting of this variable, use report_app_var si_enable_multi_input_switching_timing_window_filter.

SEE ALSO

set_multi_input_switching_coefficient(2)
report_multi_input_switching_coefficient(2)
si_enable_multi_input_switching_analysis(3)

si_enable_multi_valued_coupling_capacitance

Enables the reading and analysis of multivalued coupling capacitances in SPEF files for the double-patterning effect.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

Setting this variable to **true** enables parasitic annotation to read the minimum and maximum triplet values in the multivalued coupling capacitance section. Delay calculation and crosstalk analysis use the minimum and maximum triplet values. For more information, see the user guide.

Set this variable before annotating parasitics.

When this variable is true,

- The **read_parasitics** command reads the minimum and maximum triplet values for coupling capacitances. For ground capacitances and resistances, the tool uses the maximum triplet values. If you specify **read_parasitics -triplet_type typ** or **min**, the tool reverts to the default behavior and issues the XTALK-307 informational message.
- The tool uses the maximum triplet values for attributes and reporting.
- The write_spice_deck and write_parasitics commands use the maximum triplet values.

SEE ALSO

read_parasitics(2)
write_parasitics(2)
write_spice_deck(2)
si_enable_analysis(3)
XTALK-307(n)

si_filter_accum_aggr_noise_peak_ratio

Specifies the threshold for the accumulated voltage bumps introduced by aggressors at a victim node, divided by VCC, below which aggressor nets can be filtered out during electrical filtering.

TYPE

float

DEFAULT

0.03

DESCRIPTION

Specifies the threshold for the accumulated voltage bumps introduced by aggressors at a victim node; the default is 0.03. PrimeTime SI uses the si_filter_accum_aggr_noise_peak_ratio and si_filter_per_aggr_noise_peak_ratio variables during the electrical filtering phase to determine whether an aggressor net can be filtered.

An aggressor net, along with its coupling capacitors, is filtered when either of the following are true:

- The peak voltage of the voltage bump induced on the victim net divided by VCC is less than the value specified with the **si_filter_per_aggr_noise_peak_ratio** variable.
- The accumulated peak voltage of voltage bumps induced on the victim by aggressor to the victim net divided by VCC is less than the value specified with the si_filter_accum_aggr_noise_peak_ratio variable.

```
si_enable_analysis(3)
si_filter_per_aggr_noise_peak_ratio(3)
```

si_filter_keep_all_port_aggressors

Specifies whether to filter the aggressors for a victim net that is connected to a port.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

When this variable is set to **false** (the default), the normal filtering algorithm is applied. When you set this variable to **true**, all aggressors for a port net are kept. It is recommended to set this variable to **true** before using the **extract_model** command.

The tool filters aggressor nets, regardless of the variable setting, when the net

- Does not have valid parasitics or driver
- Is constant logic or the cell is a single pin cell
- Is excluded by user-specified settings

SEE ALSO

si_enable_analysis(3)

si_filter_per_aggr_noise_peak_ratio

Specifies the threshold for the voltage bump introduced by an aggressor at a victim node, divided by VCC, below which the aggressor net can be filtered out during electrical filtering.

TYPE

float

DEFAULT

0.01

DESCRIPTION

Specifies the threshold for the voltage bump introduced by an aggressor at a victim node; the default is 0.01. PrimeTime SI uses the **si_filter_per_aggr_noise_peak_ratio** and **si_filter_accum_aggr_noise_peak_ratio** variables during the electrical filtering phase to determine whether an aggressor net can be filtered.

An aggressor net, along with its coupling capacitors, is filtered when either of the following are true:

- The peak voltage of the voltage bump induced on the victim net divided by VCC is less than the value specified with the **si_filter_per_aggr_noise_peak_ratio** variable.
- The accumulated peak voltage of voltage bumps induced on the victim by aggressors to the victim net divided by VCC is less than the value specified with the si_filter_accum_aggr_noise_peak_ratio variable.

```
si_enable_analysis(3)
si_filter_accum_aggr_noise_peak_ratio(3)
```

si_ilm_keep_si_user_excluded_aggressors

Specifies whether or not to include user-excluded PrimeTime SI aggressors in the interface logic model (ILM).

TYPE

Boolean

DEFAULT

false

DESCRIPTION

Specifies whether or not to include the user-excluded PrimeTime SI aggressors in the ILM. By default, aggressors that you exclude are not included in the ILM. You can exclude aggressors by setting nets to be constant or by using the **set_si_delay_analysis** or **set_si_noise_analysis** command.

To determine the current value of this variable, type one of the following:

printvar si_ilm_keep_si_user_excluded_aggressors

echo \$si_ilm_keep_si_user_excluded_aggressors

SEE ALSO

create_ilm(2)

si_noise_composite_aggr_mode

Specifies the composite aggressor mode for noise analysis.

TYPE

string

DEFAULT

disabled

DESCRIPTION

This variable specifies which composite aggressor mode is used in PrimeTime SI noise analysis. The following values are allowed for the variable:

• disabled, the default - Turns off the composite aggressor feature.

In disabled composite aggressor mode, PrimeTime SI uses its original flow with composite aggressor completely off to analyze the noise.

• statistical - Causes PrimeTime SI to calculate noise by using the statistical composite aggressor flow.

PrimeTime SI aggregates the effect of multiple small aggressors into a single composite aggressor, thereby reducing the computational complexity and improving the performance. In *statistical* composite aggressor mode, PrimeTime SI reduces the pessimism for noise analysis by reducing the effect of composite aggressor.

To determine the current value of this variable, type the following:

printvar si_noise_composite_aggr_mode

SEE ALSO

report_noise_calculation(2)

si_noise_endpoint_height_threshold_ratio

Specifies a value that defines the threshold where noise propagation stops. The ratio is between 0.0 and 1.0 of VDD.

TYPE

float

DEFAULT

0.75

DESCRIPTION

This variable sets a threshold voltage for an endpoint. When the propagated noise reaches this threshold voltage, noise propagation stops, and the load pin of the net is recorded as an endpoint. This variable only affects the **report_at_endpoint** analysis mode of the noise update.

This variable applies only to combinational circuit pins because sequential cell pins are automatically (noise) endpoints.

EXAMPLES

Suppose VDD is 1.0 V, and the variable is set to 0.75. In addition, suppose net N1 has a noise bump with the height of 0.8 V. Since the height of the noise bump is greater than 0.75 V, net N1 is recorded as an endpoint. Since N1 is an endpoint, there is no propagated noise at the next stage of net N1.

SEE ALSO

report_noise(2)
report_noise_calculation(2)
set_noise_parameters(2)

si_noise_immunity_default_height_ratio

Specifies the noise immunity default height ratio.

TYPE

float

DEFAULT

0.4

DESCRIPTION

This variable sets a noise immunity default if a noise pin is not constrained. If the noise pin has no data to compute noise immunity value, the tool calculates a default noise immunity height by multiplying this variable and VDD of the pin.

Set this variable to a value between 0.0 and 1.0.

If this variable is set to 1.0, the pin is not constrained anymore, and no noise slack is calculated. The pins with no constraints are reported as "none" by the **check_noise** command.

SEE ALSO

check_noise(2)
report_noise_calculation(2)

si_noise_limit_propagation_ratio

Specifies the maximum amount of propagated noise if the noise height passes noise immunity.

TYPE

float

DEFAULT

0.75

DESCRIPTION

During a noise update, if a noise passes the immunity criteria, then the propagated height is reduced to a specified ratio of the noise immunity value. This ratio is specified by the **si_noise_limit_propagation_ratio** variable. This variable only affects the **report_at_source** analysis mode of the noise update.

Set this variable to a value between 0.0 and 1.0.

SEE ALSO

set_noise_parameters(2)
update_noise(2)

si_noise_skip_update_for_report_attribute

Controls whether to skip the noise update during the report_attribute command.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

This variable controls whether to perform implicit noise update when reporting all attributes with the **report_attribute** command.

When this variable is set to **true**, attributes that require a noise update are reported by the **report_attribute** command only if the noise information is up-to-date.

If the variable is set to **false** (the default), reporting of noise-related attribute values in **report_attribute** triggers an implicit noise update.

SEE ALSO

report_attribute(2)
update_noise(2)

si_noise_slack_skip_disabled_arcs

Controls whether to skip disabled timing arcs for noise slack calculation.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

Controls whether to skip disabled timing arcs for noise slack calculation. The allowed values for this variable are its default of false and true.

When this variable is set to its default of false, disabled timing arcs are ignored and noise slacks are calculated for all available timing arcs. For example, if an arc is disabled by the **set_case_analysis** or **set_disable_timing** command, no noise slack is calculated for that arc by default. However, if the variable is set to its default of false, the disabled timing arc is ignored and noise slack is calculated.

When you set this variable to true, noise slack is not calculated for disabled timing arcs.

To determine the current value of this variable, type one of the following:

printvar si_noise_slack_skip_disabled_arcs

echo \$si_noise_slack_skip_disabled_arcs

SEE ALSO

get_timing_arcs(2)
set_case_analysis(2)

si noise update status level

Controls the number of progress messages displayed during the update of noise analysis.

TYPE

string

DEFAULT

none

DESCRIPTION

Controls the number of progress messages displayed during the noise update process. Allowed values are the default of none, low, or high.

When this variable is set to its default of *none*, no messages are displayed. When you set this variable to *low* or *high*, the progress of the noise update is reported for an explicit update (using the **update_noise** command) or for an implicit update invoked by another command (for example, the **report_noise** command) that forces a noise update.

When the variable is set to the following value, the number of messages displayed varies:

- none No messages are displayed.
- · low Messages are displayed only at the beginning and the end of the update.
- \bullet high all messages for low are displayed, and messages for the noise calculation step show the completion percentage in steps of 10 percents.

To determine the current value of this variable, type one of the following:

printvar si_noise_update_status_level

echo \$si_noise_update_status_level

SEE ALSO

report_noise(2)
update_noise(2)

si_use_driving_cell_derate_for_delta_delay

Allows crosstalk delta delay for one net to be derated using the relevant derate factor for the cell driving that net.

TYPE

Boolean

DEFAULT

false

GROUP

si_variables

DESCRIPTION

When you set this variable to *true*, the crosstalk delta delays for each net is derated using the derate factors from the cell driving that net.

The relevant derate factor to be applied adheres to the same precedence rules as the driving cell itself. For example, if no instance-specific derate factor was set on the driving cell then the hierarchical cell, the library cell, and finally the global derate factors are checked for a relevant derate factor.

To see what derate factors are to be applied to the net in question, first obtain the driving cell (\$driving_cell) and use the following command:

pt_shell> report_timing_derate [get_cells \$driving_cell]

If the **report_timing** command is invoked with the *-derate* option, the underated crosstalk delta delay is reported jus as before. In addition the derate column reports the net derate factor used to derate the delta-free net delay.

To determine the current value of this variable, type one of the following:

pt_shell> printvar si_use_driving_cell_derate_for_delta_delay

pt_shell> echo \$si_use_driving_cell_derate_for_delta_delay

SEE ALSO

report_timing_derate(2)
report_timing(2)
set_timing_derate(2)

si_xtalk_composite_aggr_mode

Specifies the composite aggressor mode for crosstalk delay.

TYPE

string

DEFAULT

disabled

DESCRIPTION

Specifies which composite aggressor mode is used in PrimeTime SI crosstalk delay analysis. Allowed values are *disabled* (the default), which turns off the composite aggressor feature. Selecting the *statistical* value causes PrimeTime SI to calculate crosstalk by using the statistical composite aggressor flow.

In disabled composite aggressor mode, PrimeTime SI uses its original flow with composite aggressor completely off to calculate the crosstalk delay.

PrimeTime SI aggregates the effect of some small aggressors (including filtered ones) into a single composite aggressor, reducing the computational complexity and improving the performance.

The *statistical* composite aggressor mode reduces the pessimism for crosstalk delay analysis by reducing the effect of composite aggressor.

For the current value of this variable, type the following command:

printvar si_xtalk_composite_aggr_mode

```
printvar(2)
report_delay_calculation(2)
si_xtalk_composite_aggr_noise_peak_ratio(3)
si_xtalk_composite_aggr_quantile_high_pct(3)
remove_si_delay_disable_statistical(2)
set_si_delay_disable_statistical(2)
report_si_delay_analysis(2)
```

si_xtalk_composite_aggr_noise_peak_ratio

Controls the composite aggressor selection for crosstalk analysis.

TYPE

float.

DEFAULT

0.01

DESCRIPTION

Specifies the threshold value in crosstalk bump to VDD ratio, below which aggressors are selected into composite aggressor group. The default value is 0.01, which means all the aggressor nets with crosstalk bump to VDD ratio less than 0.01 is selected into the composite aggressor group. This variable works together with other filtering thresholds, $si_filter_per_aggr_noise_peak_ratio$ and $si_filter_accum_aggr_noise_peak_ratio$, to determine which aggressors can be selected into composite aggressor group.

To determine the current value of this variable, type the following command:

printvar si_xtalk_composite_aggr_noise_peak_ratio

```
si_xtalk_composite_aggr_mode(3)
si_filter_per_aggr_noise_peak_ratio(3)
si_filter_accum_aggr_noise_peak_ratio(3)
si_xtalk_composite_aggr_quantile_high_pct(3)
remove_si_delay_disable_statistical(2)
set_si_delay_disable_statistical(2)
report_si_delay_analysis(2)
```

si_xtalk_composite_aggr_quantile_high_pct

Controls the composite aggressor creation for statistical analysis.

TYPE

float

DEFAULT

99.73

DESCRIPTION

Sets the desired probability in percentage format that any given real combined bump height is less than or equal to the computed composite aggressor bump height. Given the desired probability, the resulting quantile value for the composite aggressor bump height is calculated.

The default value of this variable is 99.73, which corresponds to a 3-sigma probability that the real bump height from any randomly-chosen combination of aggressors is covered by the composite aggressor bump height.

To determine the current value of this variable, type the following command:

printvar si_xtalk_composite_aggr_quantile_high_pct

```
si_xtalk_composite_aggr_mode(3)
si_xtalk_composite_aggr_noise_peak_ratio(3)
remove_si_delay_disable_statistical(2)
set_si_delay_disable_statistical(2)
report_si_delay_analysis(2)
```

si_xtalk_delay_analysis_mode

Specifies the arrival window alignment mode for crosstalk delay.

TYPE

string

DEFAULT

all paths

DESCRIPTION

This variable specifies how the alignment between victim & aggressors is performed to compute crosstalk delay in PrimeTime SI. The allowed values are **all_paths** (the default) and **all_path_edges**.

In the **all_paths** alignment mode, PrimeTime SI considers the largest possible crosstalk delta delay for the given victim & aggressor arrival windows. This analyzes all paths going through the victim net with different arrival times conservatively. This is the default and traditional way PrimeTime SI calculates delta delay.

In the **all_paths** alignment mode, two main factors cause pessimism in the crosstalk delay of a stage. First, the switching region of the victim is derived from the early/late timing windows without considering the individual subwindows that constitute it. Therefore, this can include regions where there is no switching on the victim. Second, the entire on-chip variation of the path is considered, creating the effect of multiple paths even when in fact only a single path can exist, for instance, with a chain of inverters. To overcome these drawbacks, in the **all_path_edges** alignment mode, PrimeTime SI considers all paths that pass through a victim by keeping track of the individual leading edges of those paths. For example, in an inverter chain, PrimeTime SI only considers the late edge of the path and not the early edge, when computing the worst case alignment for the max stage crosstalk delay. Similarly, PrimeTime SI only considers the early edge of the path and not the late edge, when computing the worst case alignment for the min stage crosstalk delay.

Note: Like the **all_paths** mode, in the **all_path_edges** mode, the crosstalk delay computed is the worst possible for all the paths through the victim. However, since early (min) and late (max) paths are separately considered, the pessimism on the early paths does not affect that of the late paths and vice versa. Therefore, this mode is less pessimistic than the **all_paths** mode, while at the same time is safe for signoff. As a consequence of considering all paths, it must also be noted that in the **all_path_edges** mode, enabling a new subcritical path can affect the delay of the critical path.

SEE ALSO

si_enable_analysis(3)

si xtalk double switching mode

Controls the double switching detection during the PrimeTime SI timing analysis.

TYPE

string

DEFAULT

disabled

DESCRIPTION

When this variable is set to disabled, double switching detection is disabled.

When you set this variable to one of the following values, PrimeTime SI checks whether crosstalk bump on the switching victim could cause the output to switch twice (and cause a pulse) instead of the desired single signal propagation:

- clock_network Detects the potential double switching in the clock network, which could cause the double clocking (where the clock could switch twice on a the sensitive edge) or false clocking (where the switching bump on the nonsensitive edge could actually latch the state).
- full_design Detects the potential double switching in the data path as well as clock path. Double switching on a data path is less severe then double switching on the clock network.

The double switching detection needs CCSN library information on the victim load cell.

After the update_timing command, you can access this information by using the report_si_double_switching command or by the net attributes by using the si_has_double_switching and si_double_switching_slack commands.

The **si_has_double_switching** victim net attribute is true whenever there is a potential double switching on any of the load pins.

The victim net attribute, **si_double_switching_slack**, has the bump slack, reducing the switching bump by that much amount could remove the double switching. If the victim net does not cause double switching the **si_double_switching_slack** attribute is "POSITIVE". If the victim net load pins does not have CCS noise model information, the attribute is reported as "INFINITY".

The victim nets having the double switching is automatically reselected to higher iteration so that they could be reanalyzed with more accurate analysis.

The double switching happens when, the switching bump and transition time are large and fed into drivers that are strong enough to amplify this. To avoid double

switching, either of them can be reduced.

SEE ALSO

report_si_double_switching(2)
si_enable_analysis(3)

si_xtalk_exit_on_max_iteration_count

Specifies a maximum number of incremental timing iterations, after which PrimeTime SI exits the analysis loop.

TYPE

integer

DEFAULT

2

DESCRIPTION

Specifies a maximum number of incremental timing iterations. PrimeTime SI exits the analysis loop after performing up to this number of iterations.

The default value of this variable is 2, meaning that PrimeTime SI exits the analysis loop after performing two iterations. You can override this default by setting the variable to another integer; the minimum allowed value is 1.

Starting 2012.06 release, there isn't any need to perform more than two timing iterations. Tool automatically will exit after two iterations.

To determine the current value of this variable, type the following command:

printvar si_xtalk_exit_on_max_iteration_count

si_xtalk_exit_on_max_iteration_count_incr

Specifies a maximum number of timing iterations following what-if change (such as size_cell) to the design, after which PrimeTime SI exits the analysis loop.

TYPE

integer

DEFAULT

2

DESCRIPTION

A timing update for signal integrity analysis is done in an iterative way. The number of iterations is controlled by the si_xtalk_exit_on_max_iteration_count variable. The si_xtalk_exit_on_max_iteration_count_incr variable has the same function but is used when update_timing can be done incrementally. Incremental signal integrity timing is only done after minor changes, such as size_cell, insert_buffer, set_coupling_separation. Large number of changes or any other change result in a full update_timing.

This variable is deprecated and will be obsolete in a future releases of PrimeTime.

SEE ALSO

si_xtalk_exit_on_max_iteration_count(3)

si_xtalk_max_transition_mode

Specifies whether PrimeTime SI uses uncoupled or coupled values for maximum and minimum transition constraint checks.

TYPE

string

DEFAULT

uncoupled

DESCRIPTION

This variable specifies how PrimeTime SI computes the transition for crosstalk delay analysis. The allowed values are

- \bullet uncoupled (the default) Uses uncoupled transition values.
- reliability Uses coupled transition values based on the delta slew.

SEE ALSO

report_constraint(2)

svr_enable_vpp

Enables or disables preprocessing of Verilog files by the Verilog preprocessor.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

Used only by the native Verilog reader. When set to *true*, before the Verilog reader reads a Verilog file, the Verilog preprocessor scans for and expands the Verilog preprocessor directives 'define, 'undef, 'include, 'ifdef, 'else, and 'endif. Intermediate files from the preprocessor are created in the directory referenced by the **pt_tmp_dir** variable. Also, the 'include directive uses the **search_path** variable to find files.

Very few structural Verilog files use preprocessor directives. Set this variable to true only if your Verilog file contains directives that require the preprocessor. Without the preprocessor, the native Verilog reader does not recognize these directives.

To determine the current value of this variable, type one of the following commands:

printvar svr_enable_vpp

echo \$svr_enable_vpp

SEE ALSO

printvar(2)
read_verilog(2)
pt_tmp_dir(3)
search_path(3)

svr_keep_unconnected_nets

Used only by the native Verilog reader to preserve or discard unconnected nets.

TYPE

Boolean

DEFAULT

true

DESCRIPTION

This variable is used only by the native Verilog reader. When set to true (the default), unconnected nets are preserved. When set to false, unconnected nets are discarded.

To determine the current value of this variable, type one of the following commands:

printvar svr_keep_unconnected_nets

echo \$svr_keep_unconnected_nets

SEE ALSO

printvar(2)
read_verilog(2)

synopsys_program_name

Indicates the name of the program currently running.

TYPE

string

DESCRIPTION

This variable is read only, and is set by the application to indicate the name of the program you are running. This is useful when writing scripts that are mostly common between some applications, but contain some differences based on the application.

To determine the current value of this variable, use **get_app_var synopsys_program_name**.

SEE ALSO

get_app_var(2).

synopsys_root

Indicates the root directory from which the application was run.

TYPE

string

DESCRIPTION

This variable is read only, and is set by the application to indicate the root directory from which the application was run.

To determine the current value of this variable, use get_app_var synopsys_root.

SEE ALSO

get_app_var(2).

tcl_interactive

Indicates whether the Tcl interpreter is operating in interactive mode.

TYPE

string

DEFAULT

0

DESCRIPTION

This global variable indicates whether the Tcl interpreter is operating in interactive mode. If the variable is set to ${\tt l}$, then the interpreter operates as an interactive interpreter.

You cannot change the setting of this read-only Tcl variable.

tcl_library

Specifies the path to the Tcl library.

TYPE

string

DEFAULT

The default path is determined by your tool installation.

DESCRIPTION

You cannot change the setting of this read-only Tcl variable.

tcl_pkgPath

Specifies the path to the Tcl library.

TYPE

string

DEFAULT

The default path is determined by your tool installation.

DESCRIPTION

You cannot change the setting of this read-only Tcl variable.

timing_all_clocks_propagated

Determines whether or not all clocks are created as propagated clocks.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

When set to *true*, all clocks subsequently created by the **create_clock** or **create_generated_clock** commands are created as propagated clocks. When set to *false* (the default), clocks are created as nonpropagated clocks.

By default, the **create_clock** and **create_generated_clock** commands create only nonpropagated clocks. You can subsequently define some or all clocks to be propagated clocks using the **set_propagated_clock** command. However, if you set the **timing_all_clocks_propagated** variable to true, the **create_clock** and **create_generated_clock** commands subsequently create only propagated clocks. Setting this variable to *true* or *false* affects only clocks created after the setting is changed. Clocks created before the setting is changed retain their original condition (propagated or nonpropagated).

To determine the current value of this variable, type one of the following commands:

printvar timing_all_clocks_propagated

echo \$timing_all_clocks_propagated

SEE ALSO

create_clock(2)
create_generated_clock(2)
printvar(2)
set_propagated_clock(2)

timing_allow_short_path_borrowing

Enables time borrowing through level sensitive latches for hold time checks.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

Affects time borrowing for short paths (used for hold checks) at a level-sensitive latch. By default, PrimeTime performs time borrowing only for long paths (used for setup checks).

The default model is a conservative model for short paths. It is valid even during power-up transient state.

An aggressive model is to allow borrowing for short paths. It is valid only during steady state.

Enable borrowing for short paths by setting the **timing_allow_short_path_borrowing** variable to *true*.

To determine the current value of this variable, type the following command:

printvar timing_allow_short_path_borrowing

SEE ALSO

report_timing(2)
set_max_time_borrow(2)

timing aocvm analysis mode

Configure an advanced on-chip variation (advanced OCV) analysis.

TYPE

string

DEFAULT

11 11

GROUP

timing_variables

DESCRIPTION

When this variable is set to "", the default advanced OCV analysis is performed. The default analysis is defined as follows:

Depth is used to index the random component of variation in an advanced OCV derate table. Depth is defined as the number of cell (or net) delay timing arcs in a path from the path common point. Separate depth values are calculated for cells and nets. Separate depth values are calculated for launch and capture paths. Both clock and data networks objects are included in the depth computation. Random coefficients affect the depth computation. For more information, see the **set_aocvm_coefficient** man page.

Distance is used to index the systematic component of variation in an advanced OCV derate table. Distance is defined as the length of the diagonal of the bounding box enclosing the cell (or net) delay timing arcs in a path from the path common point. Separate bounding boxes and distance values are calculated for cells and nets. Both clock and data networks objects are included in the bounding box. The cell at the path endpoint is included in the cell bounding box. Only nodes and terminals of the network along the net arc are included in the net bounding box.

The timing_aocvm_analysis_mode variable is used to configure an advanced OCV analysis. Choose from the following analysis modes, which can all be combined except for the combined_launch_capture_depth and separate_data_and_clock_metrics modes. Only one of these two modes can be specified due to their inherently contradictory flows.

- clock_network_only
- combined_launch_capture_depth
- separate_data_and_clock_metrics
- single_path_metrics

To configure an advanced OCV analysis, specify the analysis modes required in the timing accvm analysis mode variable. For example,

pt_shell> set timing_aocvm_analysis_mode "clock_network_only"

To determine the current value of this variable, enter the following command:

pt_shell> printvar timing_aocvm_analysis_mode

The effect that of each of the advanced OCV analysis modes has on the default analysis is described below in detail:

clock_network_only

When this option is not specified (default), advanced OCV derating is applied throughout the design and constant (OCV) derating is ignored.

When this option is specified, advanced OCV derating is applied to arc delays in the clock network only. Clock network advanced OCV depth and distance metrics are calculated based on clock network topology only. The data network receives constant (OCV) derating, if constant derates have been annotated for data network objects; otherwise they are not derated.

In the <code>clock_network_only</code> delay timing arcs in the data network are excluded from depth and distance calculations. The cell at the path endpoint is still included in the cell bounding box.

combined_launch_capture_depth In this mode, launch and capture depths are not calculated separately. The launch and capture paths are considered together and a combined depth is calculated for the entire path. This option cannot be specified together with the <code>separate_data_and_clock_metrics</code> mode.

separate_data_and_clock_metrics In this mode, separate depths are computed for the clock and data paths and the appropriate advanced OCV derates based on the separate depths are used for derating delays. This option cannot be specified together with the combined_launch_capture_depth mode.

single_path_metrics In this mode, a single set of path metrics is calculated for both cell and net objects. Separate path metrics are not calculated for cells and nets in a path. This behavior is backwardly compatible with the legacy Tcl-based "LOCV" solution.

Distance is measured by computing the diagonal of a bounding box around all of the cells in a path. Ports in the path and the common point are also included. This distance is used to lookup the systematic component of variation for both cells and nets.

Depth is measured considering only the cells in a path. This depth is used to lookup

the random component of variation for both cells and nets.

SEE ALSO

set_aocvm_coefficient(2)
read_aocvm(2)
remove_aocvm(2)
report_aocvm(2)
get_timing_paths(2)
report_timing(2)

timing aocvm enable analysis

Enables graph-based advanced on-chip variation (AOCV) analysis.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

When this variable is set to **false** (the default), the tool does not perform graph-based advanced on-chip variation (AOCV) timing updates. A path-based advanced OCV analysis can be performed in this mode using the **-pba_mode** option of the **report_timing** and **get_timing_paths** commands. In this mode, constant timing derates specified using the **set_timing_derate** command are required to pessimistically bound the analysis. You should specify constant derates that do not clip the range of the path-based advanced OCV derates to avoid optimism.

When you set this variable to **true**, the graph-based advanced OCV timing update is performed as part of the **update_timing** command. A path-based advanced OCV analysis can also be performed in this mode. In this mode, constant timing derates are not required and, in fact, constant derates for *static delays* are ignored. Graph-based advanced OCV derates computed during the **update_timing** command tightly bound the path-based advanced OCV derates without clipping their range. Note that setting this variable to **true** automatically switch the design into **on_chip_variation** analysis mode using the **set_operating_conditions** command.

SEE ALSO

get_timing_paths(2)
read_aocvm(2)
report_aocvm(2)
report_timing(2)
set_operating_conditions(2)

timing_aocvm_ocv_precedence_compatibility

Controls the fallback to on-chip variation (OCV) derates when advanced OCV is enabled.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

When this variable is set to **true**, the OCV deratings are completely ignored for AOCV analysis. However, when this variable is set to **false** (the default), for a given object both OCV and AOCV deratings are considered, and the derating with a higher order of specificity is used. The default order of specificity in decreasing priority order for both path- and graph-based analysis is:

- OCV leaf cell derating
- AOCV lib-cell derating
- OCV lib-cell derating
- AOCV hier-cell derating
- OCV hier-cell derating
- AOCV design derating
- OCV design derating

This variable controls the deratings for both cell delays and net delays. Path-based OCV deratings set using **pba_derate_list** is not supported for AOCV analysis. The AOCV guard band derating is used only if the AOCV derating factor is used for an object.

This variable is effective only when the **timing_accvm_enable_analysis** variable is set to **true**.

SEE ALSO

set_timing_derate(2)
timing_aocvm_enable_analysis(3)

timing_arc_attributes

Describes the predefined application attributes for timing_arc objects.

DESCRIPTION

annotated_delay_delta_max

Type: float

Specifies the maximum of the annotated_delay_delta_max_rise and

annotated_delay_delta_max_fall attributes.

annotated_delay_delta_max_fall

Type: float

Specifies the delay that is added to the maximum falling delay of the timing arc. The additional delay is set by either the set_annotated_delay -delta_only command or by PrimeTime SI during crosstalk analysis.

annotated_delay_delta_max_rise

Type: float

Specifies the delay that is added to the maximum rising delay of the timing arc. The additional delay is set by either the set_annotated_delay -delta_only command or by PrimeTime SI during crosstalk analysis.

annotated_delay_delta_min

Type: float

Specifies the minimum of the annotated_delay_delta_min_rise and

annotated_delay_delta_min_fall attributes.

annotated_delay_delta_min_fall

Type: float

Specifies the delay that is added to the minimum falling delay of the timing arc. The additional delay is set by either the set_annotated_delay -delta_only command or by PrimeTime SI during crosstalk analysis.

annotated_delay_delta_min_rise

Type: float

Specifies the delay that is added to the minimum rising delay of the timing arc. The additional delay is set by either the set_annotated_delay -delta_only command or by PrimeTime SI during crosstalk analysis.

delay_max

Type: float

Specifies the maximum of the delay_max_rise and delay_max_fall attributes.

delay_max_fall

Type: float

Specifies the maximum falling delay of the timing arc.

delay_max_rise

Type: float

Specifies the maximum rising delay of the timing arc.

delay_min

Type: float

Specifies the minimum of the delay_min_rise and delay_min_fall attributes.

delay_min_fall

Type: float

Specifies the minimum falling delay of the timing arc.

delay_min_rise

Type: float

Specifies the minimum rising delay of the timing arc.

from_pin

Type: collection

Specifies a collection containing the from pin of the timing arc.

is_annotated_fall_max

Type: boolean

Returns true if the maximum falling delay of the timing arc is back-annotated.

is_annotated_fall_min

Type: boolean

Returns true if the minimum falling delay of the timing arc is back-annotated.

is_annotated_rise_max

Type: boolean

Returns true if the maximum rising delay of the timing arc is back-annotated.

is_annotated_rise_min

Type: boolean

Returns true if the minimum rising delay of the timing arc is back-annotated.

is cellarc

Type: boolean

Returns true if the timing arc is a cell arc, and false for net arcs.

is_constraint_scaled_max_fall

Type: boolean

Returns true if the constraint timing arc uses scaling between libraries for the driver model for maximum fall analysis.

is_constraint_scaled_max_rise

Type: boolean

Returns true if the constraint timing arc uses scaling between libraries for the driver model for maximum rise analysis.

is constraint scaled min fall

Type: boolean

Returns true if the constraint timing arc uses scaling between libraries for the driver model for minimum fall analysis.

is_constraint_scaled_min_rise

Type: boolean

Returns true if the constraint timing arc uses scaling between libraries for the driver model for minimum rise analysis.

is_db_inherited_disabled

Type: boolean

Returns true if the arc is a database-inherited disabled arc. Such an arc has been disabled for loop breaking by upstream tools, and PrimeTime also disables these arcs to be compliant with these tools. Set the timing_keep_loop_breaking_disabled_arcs variable to true to enable inheriting of .db disabled timing arcs.

is_disabled

Type: boolean

Returns true if the timing arc is disabled.

is_user_disabled

Type: boolean

Returns true if the timing arc is disabled by using the set_disable_timing command.

mode

Type: string

Specifies the mode string of the timing arc.

object_class

Type: string

Specifies the class of the object, which is a constant equal to timing_arc. You cannot set this attribute.

sdf_cond

Type: string

Specifies the SDF condition of the timing arc.

sdf_cond_end

Type: string

Specifies the SDF condition at the endpoint of the timing arc. Variable sdf_enable_cond_start_end must be true.

sdf_cond_start

Type: string

Specifies the SDF condition at the startpoint of the timing arc. Variable sdf_enable_cond_start_end must be true.

sense

Type: string

Specifies the sense of the timing arc.

to_pin

Type: collection

Specifies a collection containing the to-pin of the timing arc.

timing_arc_attributes

when

Type: string Specifies the when string of the timing arc.

SEE ALSO

get_attribute(2)
help_attributes(2)
list_attributes(2)
report_attribute(2)
attributes(3)

timing_bidirectional_pin_max_transition_checks

Determines the extent of max transition design rule checks on bidirectional pins.

TYPE

String

DEFAULT

both

DESCRIPTION

Determines the extent of a max transition design rule check for bidirectional pins. The variable can be one of three values: both (the default), driver, and load. The both value specifies the driver and load to be checked, while the driver value only specifies the driver and the load only specifies the load.

To determine the current value of this variable, type the following command:

printvar timing_bidirectional_pin_max_transition_checks

timing_calculation_across_broken_hierarchy_compatibility

Specifies whether delay calculation ignores hierarchical pins where clock constraints are specified when performing detailed RC calculation.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

Set this variable to one of the following values:

- false (the default) Computes the interconnect delay from leaf pin to leaf pin; ignores intervening hierarchical pins where clock constraints are defined.
- true Attempts to use the hierarchical pin during calculation.

SEE ALSO

create_clock(2)
create_generated_clock(2)
report_delay_calculation(2)

timing_check_defaults

Defines the default checks for the check_timing command.

TYPE

list

DEFAULT

generated_clocks generic latch_fanout loops no_clock no_input_delay
partial_input_delay unconstrained_endpoints unexpandable_clocks no_driving_cell
pulse_clock_non_pulse_clock_merge pll_configuration

GROUP

timing_variables

DESCRIPTION

Defines the default checks to be performed when the **check_timing** command is executed without any options. The same default checks are also performed if the **check_timing** command is used with the -include or -exclude option. The default check list defined by this variable can be overriden by either redefining it before the **check_timing** command is executed or using the -override_defaults option of the **check_timing** command.

If an undefined check is specified while redefining this variable, a warning is issued by the next execution of the **check_timing** command.

SEE ALSO

check_timing(2)

timing_clock_gating_check_fanout_compatibility

Controls whether the effects of the **set_clock_gating_check** command propagates through logic, or applies only to the specified design object.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

This variable controls the behavior of the **set_clock_gating_check** command when it is applied to design netlist objects (ports, pins or cells).

When this variable is set to false, PrimeTime uses the current behavior where the effects of the **set_clock_gating_check** command apply only to the specified design objects, and do not propagate through the transitive fanout. When this behavior is enabled, specifying the command on a port has no effect. This behavior is consistent with Design Compiler and IC Compiler.

To apply the clock gating settings to an entire clock domain without enumerating all gating cells, clock objects can be provided to the **set_clock_gating_check** command. When clock objects are provided, the clock gating settings apply to all instances of clock gating for those clocks.

When this variable is set to *true*, PrimeTime uses the behavior from older versions where the **set_clock_gating_check command** also applies to the transitive fanout of the specified design objects. There is no way to configure only the specified design objects without also propagating the clock gating settings to downstream logic.

To determine the current value of this variable, enter the following command:

pt_shell> printvar timing_clock_gating_check_fanout_compatibility

SEE ALSO

set_clock_gating_check(2)

timing_clock_gating_propagate_enable

Allows the gating enable signal delay to propagate through the gating cell.

TYPE

int

DEFAULT

true

DESCRIPTION

When set to *true* (the default), PrimeTime allows the delay and slew from the data line of the gating check to propagate. When set to *false*, PrimeTime blocks the delay and slew from the data line of the gating check from propagating. Only the delay and slew from the clock line is propagated.

If the output goes to a clock pin of a latch, setting this variable to false produces the most desirable behavior.

If the output goes to a data pin, setting this variable to *true* produces the most desirable behavior.

To determine the current value of this variable, type **printvar** timing_clock_gating_propagate_enable or echo \$timing_clock_gating_propagate_enable.

SEE ALSO

timing_clock_reconvergence_pessimism

Selects signal transition sense matching for computing clock reconvergence pessimism removal.

TYPE

string

DEFAULT

normal

DESCRIPTION

Determines how the value of the clock reconvergence pessimism removal (CRPR) is computed with respect to transition sense.

Set this variable to one of the following values:

- normal The CRPR value is computed even if the clock transitions to the source and destination latches are in different directions on the common clock path. It is computed separately for rise and fall transitions and the value with smaller absolute value is used.
- same_transition The CRPR value is computed only when the clock transition to the source and destination latches have a common path and the transition is in the same direction on each pin of the common path. If the source and destination latches are triggered by different edge types, CRPR is computed at the last common pin at which the launch and capture edges match.

If the variable is set to **same_transition**, the CRPR for all min pulse width checks is zero as they are calculated using different clock edges (for example, rise and fall).

SEE ALSO

get_timing_paths(2)
report_timing(2)
timing_remove_clock_reconvergence_pessimism(3)

timing crpr remove clock to data crp

Allows the removal of clock reconvergence pessimism (CRP) from paths that fan out directly from clock source to the data pins of sequential devices.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

If this variable is set to **true**, CRP is removed for all paths that fan out directly from clock source pins to the data pins of sequential devices.

If this variable is set to *false*, only the CRP up to the clock source pin which fans out to the data pin of the sequential device is removed. This is because the path up to a clock source pin is considered to be a clock path.

Consider the following example, where GCLK1 as a generated clock with CLK as its master clock. In this case, the CRP between pins A and B would removed irrespective of the value of the variable. However, when the variable is set to **true**, additional CRP between pins B and C would also be removed.

Note:

When this variable is set to **true**, all sequential devices that reside in the fanout of clock source pins must be handled separately in the subsequent timing update. This might cause severe performance degradation to the timing update.

SEE ALSO

timing_remove_clock_reconvergence_pessimism(3)

timing_crpr_remove_muxed_clock_crp

Controls whether clock reconvergence pessimism removal (CRPR) considers common path reconvergence between related clocks.

TYPE

Boolean

DEFAULT

true

DESCRIPTION

This variable controls the CRPR in cases where two related clocks reconverge in the logic. Two clocks are related if one is a generated clock and the other is its parent, or both are generated clocks of the same parent clock. Although this variable name refers specifically to multiplexers, the variable applies to any situation where two related clocks reconverge within combinational logic.

If this variable is set to **true**, the separate clock paths up to the multiplexer are treated as reconvergent, and the CRP includes the reconvergence point as well as any downstream common logic. If this variable is set to **false**, the common pin is the last point where the clocks diverged to become related clocks.

If the design contains related clocks which switch dynamically (a timing path launches from one related clock and the clock steering logic switches dynamically so the path captures on the other related clock), then this variable should be set to false so the CRP is not removed.

The default is true, which removes the additional CRP.

SEE ALSO

timing_remove_clock_reconvergence_pessimism(3)

timing_crpr_threshold_ps

Specifies amount of pessimism that clock reconvergence pessimism removal (CRPR) is allowed to leave in the report.

TYPE

float

DEFAULT

20

DESCRIPTION

Specifies amount of pessimism that clock reconvergence pessimism removal (CRPR) is allowed to leave in the report. The unit is in picoseconds (ps), regardless of the units of the main library.

The threshold is per reported slack: setting the this variable to the TH1 value means that reported slack is no worse than S - TH1, where S is the reported slack when $timing_crpr_threshold_ps$ is set close to zero (the minimum allowed value is 1 picosecond).

The variable has no effect if CRPR is not active

(timing_remove_clock_reconvergence_pessimism is false). The larger the value of timing_crpr_threshold_ps, the faster the runtime when CRPR is active. The recommended setting is about one half of the stage (gate plus net) delay of a typical stage in the clock network. It provides a reasonable trade-off between accuracy and runtime in most cases. You can use different settings throughout the design cycle: larger during the design phase, smaller for signoff. You might have to experiment and set a different value when moving to a different technology.

SEE ALSO

timing_remove_clock_reconvergence_pessimism(3)

timing disable bus contention check

Disables checking for timing violations resulting from transient contention on design buses.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

Applies only to bus designs that have multiple three-state drivers.

When set to **false** (the default), PrimeTime reports these timing violations. When set to **true**, PrimeTime ignores timing setup and hold (max and min) violations that occur as a result of transient bus contention.

Bus contention occurs when more than one driver is enabled at the same time. By default, PrimeTime treats the bus as if it is in an unknown state during this region of contention, and reports a timing violation if the setup and hold regions extend into the contention region. Note that checking is done only for timing violations and not for logical and excessive power dissipation violations, which are outside the scope of static timing analysis tools.

Set this variable to **true** only if you are certain that transient bus contention regions never occur. By setting the value to **true**, you guarantee that on a multidriven three-state bus, the drivers in the previous clock cycle are disabled before the drivers in the current clock cycle are enabled. If you set this variable to **true**, you must ensure that the **timing_disable_bus_contention_check** variable is **false**. The **timing_disable_bus_contention_check** and **timing_disable_floating_bus_check** variables cannot both be **true** at the same time.

During the switching between the high-impedance (Z) state and the high/low state, the timing behavior (for example, intrinsic delay) of three-state buffers is captured in the Synopsys library using the three_state_disable and three_state_enable timing arc types. These timing arcs connect the enable pin to the output pin of the three-state buffers. For more information, see the Library Compiler reference manuals.

To determine the current value of this variable, type one of the following commands:

printvar timing_disable_bus_contention_checks

echo \$timing_disable_bus_contention_checks

SEE ALSO

timing_disable_floating_bus_check(3)

timing_disable_clock_gating_checks

Disables checking for setup and hold clock gating violations.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

When set to false (the default), PrimeTime automatically determines clock-gating and performs clock-gating setup and hold checks. When set to true, PrimeTime disables clock-gating setup and hold checks.

To determine the current value of this variable, type one of the following commands:

printvar timing_disable_clock_gating_checks

echo \$timing_disable_clock_gating_checks

SEE ALSO

report_constraint(2) set_clock_gating_check(2)

timing_disable_cond_default_arcs

Disables the default, nonconditional timing arc between pins that have conditional arcs.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

When set to **true**, this variable disables nonconditional timing arcs between any pair of pins that have at least one conditional arc. When this variable is set to **false**, these nonconditional timing arcs are not disabled. This variable is primarily intended to deal with the situation between two pins that have conditional arcs, where there is always a default timing arc with no condition.

When the specified conditions cover all possible state-dependent delays, set this variable to **true**, so that the default arc is not used. For example, consider a 2-input XOR gate with inputs A and B and output Z. If the delays between A and Z are specified with two arcs with respective conditions 'B' and 'B~", the default arc between A and Z is not used and should be disabled.

SEE ALSO

report_disable_timing(2)

timing_disable_floating_bus_check

Disables checking for timing violations resulting from transient floating design buses.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

Applies only to bus designs that have multiple three-state drivers. When set to **true**, PrimeTime ignores timing setup and hold (max and min) violations that occur as a result of transient floating buses. When set to **false** (the default), PrimeTime reports these timing violations.

The floating bus condition occurs when no driver controls the bus at a given time. By default, PrimeTime treats the bus as if it is in an unknown state during this region of contention, and reports a timing violation if the setup and hold regions extend into the floating region. Note that checking is done only for timing violations, and not for logical violations, which are outside the scope of static timing analysis tools.

Set this value to **true** only if you are certain that transient floating bus regions never occur. By setting the value to **true**, you guarantee that on a multidriven three-state bus, the drivers in the previous clock cycle are disabled before the new drivers in the current clock cycle are enabled. If you set this variable to **true**, you must ensure that the **timing_disable_bus_contention_check** variable is **false**. The **timing_disable_floating_bus_check** and **timing_disable_bus_contention_check** variables cannot both be **true** at the same time.

During the switching between the high-impedance (Z) state and the high/low state, the timing behavior (for example, intrinsic delay) of three-state buffers is captured in the Synopsys library using the three_state_disable and three_state_enable timing arc types. These timing arcs connect the enable pin to the output pin of the three-state buffers. For more information, see the Library Compiler reference manuals.

To determine the current value of this variable, type one of the following commands:

printvar timing_disable_floating_bus_check

echo \$timing_disable_floating_bus_check

SEE ALSO

timing_disable_bus_contention_check(3)

timing_disable_internal_inout_cell_paths

Enables bidirectional feedback paths within a cell.

TYPE

Boolean

DEFAULT

true

DESCRIPTION

When set to *true* (the default), PrimeTime automatically disables bidirectional feedback paths in a cell. When set to *false*, bidirectional feedback paths in cells are enabled.

This variable has no effect on timing of bidirectional feedback paths that involve more than one cell (that is, if nets are involved); these feedback paths are controlled by the timing_disable_internal_inout_net_arcs variable.

To determine the current value of this variable, type one of the following commands:

printvar timing_disable_internal_inout_cell_paths

echo \$timing_disable_internal_inout_cell_paths

SEE ALSO

remove_disable_timing(2)
report_timing(2)
set_disable_timing(2)
timing_disable_internal_inout_net_arcs(3)

timing_disable_internal_inout_net_arcs

Controls whether bidirectional feedback paths across nets are disabled or not.

TYPE

Boolean

DEFAULT

true

DESCRIPTION

When set to *true* (the default), PrimeTime automatically disables bidirectional feedback paths that involve more than one cell; no path segmentation is required. Note that only the feedback net arc between non-bidirectional driver and load is disabled. When set to *false*, these bidirectional feedback paths are enabled.

This variable has no effect on timing of bidirectional feedback paths that are completely contained in one cell (that is, if nets are not involved); these feedback paths are controlled by the **timing_disable_internal_inout_cell_paths** variable.

To determine the current value of this variable, type one of the following commands:

printvar timing_disable_internal_inout_net_arcs

echo \$timing_disable_internal_inout_net_arcs

SEE ALSO

remove_disable_timing(2)
report_timing(2)
set_disable_timing(2)
timing_disable_internal_inout_cell_paths(3)

timing_disable_recovery_removal_checks

Disables or enables the timing analysis of recovery and removal checks in the design.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

When set to *true*, disables recovery and removal timing analysis. When set to *false* (the default), PrimeTime performs recovery and removal checks. For a description of these checks, see the man page for the **report_constraint** command.

To determine the current value of this variable, type one of the following commands:

printvar timing_disable_recovery_removal_checks

echo \$timing_disable_recovery_removal_checks

SEE ALSO

report_constraint(2)

timing early launch at borrowing latches

Removes clock latency pessimism from the launch times for paths which begin at the data pins of transparent latches.

TYPE

Boolean

DEFAULT

true

DESCRIPTION

The following description assumes that the data paths of interest are setup paths, because it refers specifically to time borrowing scenarios. However, if the timing_allow_short_path_borrowing variable is true, the same description applies to borrowing hold paths too.

When a latch is in its transparent phase, data arriving at the D-pin passes through the element as though it were combinational. To model this scenario, whenever PrimeTime determines that time borrowing occurs at such a D-pin, paths that originate at the D-pin are created.

Sometimes there is a difference between the launching and capturing latch latencies, due to either reconvergent paths in the clock network or different minimum and maximum delays of cells in the clock network. For setup paths, PrimeTime uses the late value to launch and the early value to capture. This achieves the tightest constraint and avoids optimism. However, for paths starting from latch D-pins, this is pessimistic since data simply passes through and therefore does not even "see" the clock edge at the latch.

When the **timing_early_launch_at_borrowing_latches** variable is **true** (the default), the tools eliminates this pessimism by using the early latch latency to launch such paths. Note that only paths that originate from a latch D-pin are affected. When the variable is set to **false**, the tools uses late clock latency to launch all setup paths in the design.

When the timing_early_launch_at_borrowing_latches and timing_remove_clock_reconvergence_pessimism variables are both set to true, the tool applies CRPR to paths that do not start from transparent latch D-pins, while the paths that start from transparent latch D-pins have early launch using the minimum path. It is not possible to apply both pessimism removal techniques on the same timing path.

The following recommended settings depend on the characteristics of your design:

• On designs with long clock paths, consider setting timing_early_launch_at_borrowing_latches to false. This allows CRPR to be applied on paths that start from transparent latch D-pins. When clock paths are long, CRPR can

be a more powerful pessimism reduction technique.

• On designs with shorter common clock paths, or where critical paths traverse several latches, consider setting **timing_early_launch_at_borrowing_latches** to **true**. This results in more pessimism removal, even though paths that start from transparent D-pins do not get any CRPR credit.

SEE ALSO

report_timing(2)
timing_allow_short_path_borrowing(3)
timing_remove_clock_reconvergence_pessimism(3)

timing_enable_clock_propagation_through_preset_clear

Enables propagation of clock signals through preset and clear pins

TYPE

Boolean

DEFAULT

false

GROUP

Timing variables

DESCRIPTION

When this variable is set to *true*, clock signals propagates through the preset and clear pins of a sequential device. Naturally, this only occurs when clock signals are incident on such pins.

If CRPR is enabled, it considers any sequential devices in the fanout of such pins for analysis.

To determine the current value of this variable, type the following command:

prompt> printvar timing_enable_clock_propagation_through_preset_clear

SEE ALSO

timing_remove_clock_reconvergence_pessimism(2)

timing_enable_clock_propagation_through_three_state_enable_pins

Allows the clocks to propagate through the enable pin of a three-state cell.

TYPE

int

DEFAULT

false

DESCRIPTION

When set to *true*, PrimeTime allows the clocks to propagate through the enable pins of tristates. When set to *false* (the default), PrimeTime does not propagate clocks between a pair of pins if there is at least one timing arc with a disable sense between those pins.

To determine the current value of this variable, type one of the following commands:

printvar timing_enable_clock_propagation_through_three_state_enable_pins
echo \$timing_enable_clock_propagation_through_three_state_enable_pins

timing_enable_constraint_variation

Enables constraint variation in parametric on-chip variation (POCV) analysis.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

If you set this variable to **true** and set the **timing_pocvm_enable_analysis** variable to **true**, constraint variation is considered in parametric on-chip variation (POCV) analysis.

SEE ALSO

get_timing_paths(2)
read_aocvm(2)
report_aocvm(2)
report_timing(2)
set_operating_conditions(2)
timing_pocvm_enable_analysis(3)

timing_enable_cross_voltage_domain_analysis

Enables reduced-pessimism analysis of timing paths that cross multiple voltage domains.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

Set this variable to true to enable reduced-pessimism analysis of the timing paths that cross multiple voltage domains. Standard on-chip variation analysis leads to pessimistic results for cross-domain paths because it can consider the behavior of different cells operating at both the high voltage and low voltage within a given domain at the same time. After single-domain path violations are found and fixed using standard on-chip variation analysis, you can analyze just the cross-domain paths and reduce the pessimism of the results by setting this variable set to true.

When this variable is set to true, the **update_timing** command identifies paths that traverse multiple voltage domains and subsequently limits the reporting to only those paths. If a path-based analysis is performed by using the **-pba_mode path** option of the **report_timing** command, PrimeTime performs an efficient path-based recalculation of the cross-domain paths. This analysis finds the worst-case voltage for each domain crossed by each path, but eliminates the pessimism that occurs in standard on-chip variation analysis.

If you do not have any reliable characterization information with respect to voltage variation, you can use derating to analyze the impact of different supply voltages. The **set_cross_voltage_domain_analysis_guardband** command sets derating factors that apply whenever the **timing_enable_cross_voltage_domain_analysis** variable is set to true.

SEE ALSO

report_timing(2)
set_cross_voltage_domain_analysis_guardband(2)
update_timing(2)

timing_enable_max_cap_precedence

Enables precedence rules for max_capacitance constraints.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

If the **timing_enable_max_cap_precedence** variable is set to **false** (the default), the most restrictive (smallest) max_capacitance pertaining to a pin is applied.

If you set the **timing_enable_max_cap_precedence** variable to **true**, the pin-level max_capacitance value takes precedence over the library-derived max_capacitance value, which in turn take precedence over design-level max capacitance value.

SEE ALSO

report_constraint(2)
set_max_capacitance(2)
timing_library_max_cap_from_lookup_table(3)

timing_enable_max_capacitance_set_case_analysis

Enables the checking of the max capacitance constraint on constant pins.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

To check the max capacitance constraint for constant pins, set this variable to true

SEE ALSO

report_constraint(2)

timing_enable_normalized_slack

Enables or disables normalized slack analysis during timing updates.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

If this variable is set to *true*, the tool performs normalized slack analysis during timing updates. If set to **false** (the default), the tool does not perform normalized slack analysis and reporting.

Normalized slack analysis is an additional optional analysis that computes a normalized slack for each timing path. The normalized slack is the slack divided by the idealized allowed propagation delay. For paths in a single clock domain, the allowed propagation delay is the time between two different edges of the clock. For 50% duty cycle clocks, the allowed propagation delay is usually an integer number of half periods.

Normalized slack can be used to determine the paths which limit the clock frequency. Normalized slack prioritizes violating paths allowed few clock cycles. Fixing these paths first allows the most improvement in the clock period.

If normalized slack analysis is enabled during update timing, paths can be gathered and reported using normalized slack, using the **report_timing -normalized_slack** and **get_timing_paths -normalized_slack** commands.

SEE ALSO

report_timing(2)

timing_enable_preset_clear_arcs

Controls whether PrimeTime enables or disables preset and clear arcs.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

When set to true, this variable permanently enables asynchronous preset and clear timing arcs, so that you use them to analyze timing paths. When set to false (the default), PrimeTime disables all preset and clear timing arcs.

Note that if there are any minimum pulse width checks defined on asynchronous preset and clear pins, they are performed regardless of the value of this variable.

To determine the current value of this variable, type the following command:

printvar timing_enable_preset_clear_arcs

SEE ALSO

printvar(2)
report_timing(2)

timing_enable_pulse_clock_constraints

Enables the checking of pulse clock constraints.

TYPE

Boolean

DEFAULT

true

DESCRIPTION

This variable determines if pulse clock constraints are checked or not.

When this variable is **true**, the tool checks the pulse clock constraints set by the **set_pulse_clock_min_width**, **set_pulse_clock_max_width**, **set_pulse_clock_min_transition**, and **set_pulse_clock_max_transition** commands.

When this variable is **true**, the min pulse width constraints set by the **set_min_pulse_width** command do not apply to pulse clock networks and more specific pulse clock constraints checked.

SEE ALSO

report_constraint(2)
report_pulse_clock_max_transition(2)
report_pulse_clock_max_width(2)
report_pulse_clock_min_transition(2)
report_pulse_clock_min_width(2)
set_pulse_clock_max_transition(2)
set_pulse_clock_max_width(2)
set_pulse_clock_min_transition(2)
set_pulse_clock_min_transition(2)

timing_enable_slew_variation

Enables transition variation in parametric on-chip variation (POCV) analysis.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

If you set this variable to **true** and set the **timing_pocvm_enable_analysis** variable to **true**, transition variation is considered in parametric on-chip variation (POCV) analysis.

SEE ALSO

get_timing_paths(2)
read_aocvm(2)
report_aocvm(2)
report_timing(2)
set_operating_conditions(2)
timing_pocvm_enable_analysis(3)

timing_enable_through_paths

Enables or disables advanced analysis and reporting through transparent latches.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

When set to **true**, this variable enables advanced analysis through transparent latches during timing updates and reporting. When set to **false** (the default), the tool disables advanced analysis and reporting through transparent latches.

By default, the tool analyzes and reports paths through transparent latches as a series of path segments between latches. These segments can be reported together using the **report_timing** option **-trace_latch_borrow**. Max pin slacks (**max_rise_slack**, **max_fall_slack**) for a pin in the design can be affected by borrowing latches in the fanin of the pin, but are not affected by timing calculations in parts of the design past the first level of latches in the fanout of the pin.

If you enable advanced analysis through transparent latches, you can report paths through latches as a single timing path. Pin slacks can be affected by timing calculations past the first level of latches in the fanout. In addition, you can report specific paths through latches by using the **-from**, **-through**, and **-to** options of **report_timing**, where the options specify objects that are separated by one or more transparent latches.

The advanced analysis is limited when there are latch loops in the design. The tool chooses specific latch data pins in the loops to act as loop breaker latches. For these latch data pins, the behavior is the same as if the timing_enable_through_paths variable was set to false. Reporting through these special latch data pins is not supported. The tool automatically selects which latch data pins to act as loop breaker latches. You can guide the selection using the set_latch_loop_breaker command. Because of the runtime associated with the advanced analysis, by default the tool also selects some latch data pins outside loops to have the same behavior as if timing_enable_through_paths was false. You can use the timing_through_path_max_segments variable to control the selection of these pins.

SEE ALSO

report_timing(2)
set_latch_loop_breaker(2)
timing_through_path_max_segments(3)

timing gclock source network num master registers

The maximum number of register clock pins clocked by the master clock allowed in generated clock source latency paths.

TYPE

int

DEFAULT

10000000

DESCRIPTION

This variable allows you to control the maximum number of register clock pins clocked by the master clock allowed in generated clock source latency paths. The variable does not effect the number of register traversed in a single path that do not have a clock assigned or are clocked by another generated clock that has the same primary master as the generated clock in question.

Register clock pins or transparent-D pins of registers clocked by unrelated clocks are not traversed in determining generated clock source latency paths. An unrelated clock is any clock that the primary master clock differs from the generated clock when source latency paths are being computed.

To determine the current value of this variable, type one of the following commands:

printvar timing_gclock_source_network_num_master_registers

echo \$timing_gclock_source_network_num_master_registers

timing ideal clock zero default transition

Specifies whether or not a zero transition value is assumed for sequential devices clocked by ideal clocks.

TYPE

Boolean

DEFAULT

true

DESCRIPTION

Specifies a transition value to use at clock pins of a flip-flop. If set_clock_transition command is used and the clock is ideal, the transition value will be used. This variable has no effect. If the clock transition is not set by set_clock_transition command, and the clock is ideal, then this variable will have the following effect. When true (the default), PrimeTime uses a zero transition value for ideal clocks. When false, PrimeTime uses a propagated transition value. Note that set_clock_transition will override the effect of this variable, when clock is ideal.

Note that this behavior differs from previous behavior, where PrimeTime used a propagated transition value for an ideal clock, but zero delay values at the clock pins.

To determine the current value of this variable, type **printvar** timing_ideal_clock_zero_default_transition or echo \$timing_ideal_clock_zero_default_transition.

SEE ALSO

report_delay_calculation(2)
set_clock_transition(2)

timing include available borrow in slack

Determines whether or not PrimeTime includes available borrow time in slack.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

When set to false (the default), the slack of a signal arriving before the latch opening edge is measured relative to the open edge and does not include available borrow time. A signal arriving during the transparent interval is considered to have a slack of zero. Violations are measured with respect to the closing latch edge.

When set to true, any path terminating at the data pin of a transparent latch will have positive or negative slack measured with respect to the closing transition at the latch. That is, available borrow time is considered a component of slack. Available borrow time is typically the duration of the active clock region minus the setup time required. A maximum time borrow set on a latch could decrease this available borrow time.

To determine the current value of this variable, type one of the following commands:

printvar timing_include_available_borrow_in_slack

echo \$timing_include_available_borrow_in_slack

SEE ALSO

printvar(2)
set_max_time_borrow(2)
report_timing(2)

timing_include_uncertainty_for_pulse_checks

Specifies how the clock uncertainty is applied to minimum period and minimum pulse width checks.

TYPE

string

DEFAULT

setup_hold

DESCRIPTION

To specify how the clock uncertainty is applied for minimum period and minimum pulse width checks, set this variable to one of the following values:

- setup_hold Applies the worst setup or hold uncertainty.
- setup_only Applies only the setup uncertainty.
- hold_only Applies only the hold uncertainty.
- none Applies neither the setup nor hold uncertainty.

Use the **set_clock_uncertainty** command to specify the uncertainty for a specified clock. If you use the command with neither the **-setup** nor **-hold** option, then the clock uncertainty is applied to both setup and hold checks.

SEE ALSO

report_constraint(2)
report_min_period(2)
report_min_pulse_width(2)
set_clock_uncertainty(2)

timing_input_port_default_clock

Determines whether a default clock is assumed at input ports for which the user has not defined a clock with set_input_delay.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

This Boolean variable affects the behavior of PrimeTime when you set an input delay without a clock on an input port. When set to true (the non-default value), the input delay on the port is set with respect to one imaginary clock so that the inputs are constrained. This also causes the clocks along the paths driven by these input ports to become related. Also, the period of this clock is equal to the base period of all these related clocks. Primetime SI excludes victim and aggressor arrival windows associated with this imaginary clock for crosstalk analysis. When set to false, no such imaginary clock is assumed.

To determine the current value of this variable, type the following command:

printvar timing_input_port_default_clock

SEE ALSO

set_input_delay(2)

timing_keep_loop_breaking_disabled_arcs

Specifies whether to keep .db inherited disabled timing arcs for static loop breaking.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

When **true**, enables inheriting of .db disabled timing arcs for loop breaking. When **false** (the default), do not accept .db disabled timing arcs for loop breaking.

If the .db inherited disabled timing arcs do not break all of the loops, the default static loop breaking technique breaks the loops unless the dynamic loop breaking technique is enabled.

The .db inherited disabled timing arcs can be removed individually without affecting the other .db inherited disabled timing arcs.

There is a difference between Design Compiler and PrimeTime where additional **set_case_analysis** or **set_disable_timing** commands do not remove .db inherited disabled timing arcs.

For this variable to take effect, you must set it before link is performed. If you set this variable after linking, it has no effect.

To remove .db inherited arcs after they are accepted, use the **remove_disable_timing** command because they are user-defined.

The **is_db_inherited_disabled** timing_arc attribute indicates whether an arc is a .db inherited disabled arc.

To remove all .db inherited disable timing arcs for loop breaking, use this command:

SEE ALSO

```
remove_disable_timing(2)
report_disable_timing(2)
```

timing_keep_waveform_on_points

Keeps the waveform data from advanced waveform propagation on timing points when timing paths are created by the **get_timing_paths** command.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

By default, the tool does not keep the waveform data from advanced waveform propagation on timing points because most timing analysis flows do not use this data. This default behavior reduces the peak memory usage.

To override the default behavior and keep the waveform data on timing points during the **get_timing_paths** command, set the **timing_keep_waveform_on_points** variable to **true**. Use this variable setting when

- You use the **write_spice_deck** command. This keeps the waveform data on timing points so that the corresponding waveform can be written to the SPICE deck.
- You want to see the exact waveform in the PrimeTime GUI.

Note: This variable does not affect the advanced waveform propagation mode. This variable is only for timing paths created by the **get_timing_paths** command after a full timing update. After you change this variable setting, a full timing update is not required.

SEE ALSO

get_timing_paths(2)
write_spice_deck(2)

timing_lib_cell_derived_clock_name_compatibility

Specifies how generated clock names are derived from library files.

TYPE

Boolean

DEFAULT

true

DESCRIPTION

This variable specifies how generated clock names are derived from library files; you must set this variable before linking the design:

- **true** Derives the name of the generated clock from the name of its source or the first source name in case of multisource generated clocks.
- **false** Takes the generated clock name directly taken from the explicit specification in the library.

SEE ALSO

link_design(2)
report_clock(2)

timing_library_max_cap_from_lookup_table

Specifies whether the frequency-indexed lookup table values for max_capacitance, if they exist, override other library-derived max_capacitance constraints.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

When this variable is set to **false** (the default), the **report_constraint** command uses the most restrictive max_capacitance constraint for the specified pin. Specifically, the smallest max_capacitance value is taken among:

- The lookup table-derived value
- The library-cell max_capacitance value
- All user-specified max_capacitance values (at the pin, port, clock, or design level) at the pin

If you set this variable to **true**, and a max_capacitance lookup table is defined on the library pin, and if a valid data signal reaches the pin (that is, if there is at least one clock launching a signal that arrives at the pin), all other library-cell max_capacitance values are ignored at the pin. This variable gives precedence to the frequency-based max_capacitance constraint even when this constraint is more lenient than other library-derived constraints. The tool applies the user-specified max_capacitance constraints as normal.

SEE ALSO

report_constraint(2)
set_max_capacitance(2)
timing_enable_max_cap_precedence(3)

timing_max_normalization_cycles

Sets the upper limit for the denominator when calculating normalized slack.

TYPE

integer

DEFAULT

DESCRIPTION

Normalized slack analysis is an additional optional analysis that computes a normalized slack for each timing path. The normalized slack is the slack divided by the idealized allowed propagation delay. For paths in a single clock domain, the allowed propagation delay is the time between two different edges of the clock. For 50% duty cycle clocks, the allowed propagation delay is usually an integer number of half periods.

The denominator in the normalization is limited by the value of the timing_max_normalization_cycles variable setting multiplied by the period of the launch clock of a path. Beyond this limit, the denominator takes the value of the limit.

Limiting the denominator saves runtime during analysis. A larger value of the limit might increase runtime.

SEE ALSO

report_timing(2) timing_enable_normalized_slack(3)

timing_path_arrival_required_attribute_include_clock_edge

Includes or excludes the clock edge time (the endpoint_clock_close_edge_value and startpoint_clock_close_edge_value attributes) in the arrival and required timing path attributes.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

Set this variable to one of the following values:

• false (the default) - Excludes the clock edge time of the launching or capturing clocks of the path from the calculation of the arrival or required timing path attribute, respectively.

,ti -2

• true - Includes the clock edge time of the launching or capturing clocks of the path in the calculation of the arrival or required timing path attribute, respectively. When you use this setting, the arrival and required attribute values match the arrival and required times reported by the report_timing command.

SEE ALSO

report_timing(2)
timing_path_attributes(3)

timing_path_attributes

Describes the predefined application attributes for timing_path objects.

DESCRIPTION

arrival

Type: float

Specifies the arrival time at the endpoint of the timing path; excludes

startpoint_clock_open_edge_value by default unless the

timing_path_arrival_required_attribute_include_clock_edge variable is set to true.

capture_clock_paths

Type: collection

Specifies timing path collections for the capture clock. The path corresponds to the output you see from report_timing -path_type full_clock_expanded. If the capturing registers are clocks by a regular clock, it returns only one path in the collection. If it is a generated clock, the first path in the collection is the master clock path, followed by each dependent generated clock until it reaches the register's clock pin.

clock_uncertainty

Type: float

Specifies the clock uncertainty of the timing path. The uncertainty can be defined with the set_clock_uncertainty command.

close_edge_adjustment

Type: float

Specifies the sum of the recovery amounts along the path.

common_path_pessimism

Type: float

Specifies the value of the clock reconvergence common path pessimism. This attribute is defined only if you are using OCV analysis. Before querying this attribute, you must set the timing_remove_clock_reconvergence_pessimism variable to true.

crpr_common_point

Type: collection

Specifies the clock pin corresponding to the common pin used for CRP calculation for the path. If the launch or capture clock is ideal, the clock source is returned as the common point. If the launch clock is different than the capture clock, the attribute does not exist on the path.

depth_cell_capture

Type: float

Specifies the advanced on-chip variation (AOCV) calculated depth for a path.

depth_cell_launch

Type: float

Specifies the advanced on-chip variation (AOCV) calculated depth for a path.

depth_net_capture

Type: float

Specifies the advanced on-chip variation (AOCV) calculated depth for a path.

depth_net_launch

Type: float

Specifies the advanced on-chip variation (AOCV) calculated depth for a path.

distance_cell

Type: float

Specifies the AOCV calculated distance for a path.

distance_net

Type: float

Specifies the AOCV calculated distance for a path.

dominant_exception

Type: string

Specifies the type of the dominant exception for the path: false_path, multicycle_path, or min_max_delay. This attribute exists only if the path has at least one timing exception. For more information, see the -exceptions option of the report_timing command.

endpoint

Type: collection

Specifies the endpoint of the timing path; for example, U1/U5/par_reg/D.

endpoint_clock

Type: collection

Specifies the name of the clock at the path endpoint.

endpoint_clock_close_edge_type

Type: string

Specifies the type of clock edge (rise or fall) that closes (latches) the data.

endpoint_clock_close_edge_value

Type: float

Specifies the clock edge time for the endpoint.

endpoint_clock_is_inverted

Type: boolean

Returns true if the endpoint clock has been inverted.

endpoint_clock_is_propagated

Type: boolean

Returns true if the endpoint clock is a propagated clock, false if it is an ideal clock. You can set a clock as propagated using the set_propagated_clock command.

endpoint_clock_latency

Type: float

Specifies the capture clock arrival of the timing path, excluding the endpoint clock edge time (endpoint_clock_close_edge_value attribute).

endpoint_clock_open_edge_type

Type: string

Specifies the type of clock edge (rise or fall) that opens the endpoint latch. If the endpoint is edge-triggered, the open and close edges are the same.

endpoint_clock_open_edge_value

Type: float

Specifies the value of the opening edge of the endpoint clock.

endpoint_clock_pin

Type: collection

Specifies the complete path name of the endpoint clock pin, for example, U23/U_reg/out_reg[2]/CP.

endpoint_hold_time_value

Type: float

Specifies the value of the register hold time at the timing endpoint. For example,

timing_path_attributes

for a flip-flop this would be the library hold time for the flip-flop cell.

endpoint_is_level_sensitive

Type: boolean

Returns true if the endpoint is a level-sensitive device, for example, a latch.

Returns false if the endpoint is edge-triggered.

endpoint_output_delay_value

Type: float

Specifies the value of the output delay of the timing endpoint. You can set the

output delay value with set_output_delay.

endpoint_recovery_time_value

Type: float

Specifies the value of the recovery time at the timing endpoint. Recovery and removal times are often defined for the asynchronous set and clear pins of

registers.

endpoint_removal_time_value

Type: float

Specifies the value of the removal time at the timing endpoint. Recovery and removal times are often defined for the asynchronous set/clear pins of registers.

endpoint_setup_time_value

Type: float

Specifies the value of the setup time at the timing endpoint. Recovery and removal times are often defined for the asynchronous set and clear pins of registers.

endpoint_unconstrained_reason

Type: string

Specifies the reason for an unconstrained endpoint: no_capture_clock, dangling_end_point, or fanin_of_disabled. This attribute exists only if the path

endpoint is unconstrained.

exception_delay

Type: float

Specifies the value of the minimum or maximum delay timing exception that applies to the path, if any. If the path is not constrained by either the set_min_delay or set_max_delay command, the return value is UNINIT.

is recalculated

Type: boolean

Returns true if the timing information for the path comes from path-based (recalculated) timing analysis.

is recovered

Type: boolean

Returns true if one of the latches in the timing path arrived after the closing edge, and there is a violation at the latch.

launch_clock_paths

Type: collection

Specifies timing path collections for the launch clock. The path corresponds to the output you see from report_timing -path_type full_clock_expanded. If the launching registers are clocks by a regular clock, it returns only one path in the collection. If it is a generated clock, the first path in the collection is the master clock path, followed by each dependent generated clock until it reaches the register's clock pin.

normalized slack

Type: float

Specifies the normalized slack of the timing path.

normalized_slack_no_close_edge_adjustment

Type: float

Specifies a value equal to slack_no_close_edge_adjustment divided by the allowed propagation delay for the path. This attribute is available only if timing_enable_normalized_slack is set to true.

object class

Type: string

Specifies the class of the object, which is a constant equal to timing_path. You cannot set this attribute.

path_group

Type: collection

Specifies the path group of the timing path.

path_type

Type: string

Specifies the type of timing path (maximum or minimum). A path for a setup check is

timing_path_attributes

480

path_type of maximum.

points

Type: collection

Specifies a collection of the timing points that comprise the timing path. For example, the timing points listed in the left column of a report_timing command correspond to this collection. A single timing path can consist of many timing points. You can iterate through each timing point using foreach_in_collection.

required

Type: float

Specifies the required time at the endpoint of the timing path; excludes

endpoint_clock_close_edge_value by default unless the

timing_path_arrival_required_attribute_include_clock_edge variable is set to true.

sensitivity

Type: float

session_name

Type: string

Specifies the name of the saved session that the timing path belongs to. Applicable only in the interactive multi-scenario analysis (IMSA) flow.

slack

Type: float

Specifies the slack of the timing path. Negative values represent violated paths.

Corresponds to the slack of a timing report.

slack_no_close_edge_adjustment

Type: float

Specifies the endpoint slack of the path, without considering the recoveries along the path. The value matches the slack attribute when there are no recoveries on the

path.

startpoint

Type: collection

Specifies the startpoint of the timing path. Corresponds to the startpoint in the header of a timing report.

startpoint_clock

Type: collection

Specifies the startpoint clock name of the timing path.

startpoint_clock_is_inverted

Type: boolean

Returns true if the startpoint clock is inverted.

startpoint_clock_is_propagated

Type: boolean

Returns true if the startpoint clock is a propagated clock, false if it is an ideal clock. You can set a clock as propagated using the set_propagated_clock command.

startpoint_clock_latency

Type: float

Specifies the launch clock arrival of the timing path, excluding the startpoint clock edge time (startpoint_clock_open_edge_value attribute).

startpoint_clock_open_edge_type

Type: string

Specifies the type of clock edge (rise or fall) that launches the data.

startpoint_clock_open_edge_value

Type: float

Specifies the clock edge time for the startpoint.

startpoint_input_delay_value

Type: float

Specifies the value of the startpoint input delay.

startpoint_is_level_sensitive

Type: boolean

Returns true if the startpoint is a level-sensitive device, such as a latch. Returns false if the startpoint is edge-triggered.

startpoint_unconstrained_reason

Type: string

Specifies the reason for an unconstrained startpoint: no_launch_clock, dangling_start_point, or fanout_of_disabled. This attribute exists only if the path

timing_path_attributes

startpoint is unconstrained.

time_borrowed_from_endpoint

Type: float

Specifies the amount of time borrowed from the timing endpoint. Time borrowing occurs in paths involving level-sensitive devices.

time_lent_to_startpoint

Type: float

Specifies the amount of time lent to the timing startpoint. Time borrowing occurs in paths involving level-sensitive devices.

transparent_latch_paths

Type: collection

Specifies the chain of "upstream" borrowing paths that lead up to the borrowing startpoint for paths with a transparent latch D-pin startpoint. To use the attribute, you must gather the path using the -trace_latch_borrow option.

variation_arrival

Type: collection

Specifies the arrival time variation of the path.

variation_common_path_pessimism

Type: collection

Specifies the variation of the clock reconvergence common path pessimism.

variation_endpoint_clock_latency

Type: collection

Specifies the capture-clock arrival time variation.

variation_endpoint_hold_time_value

Type: collection

Specifies the variation of the register hold time at the timing endpoint.

variation_endpoint_recovery_time_value

Type: collection

Specifies the variation of the recovery time at the timing endpoint.

variation_endpoint_removal_time_value

Type: collection

Specifies the variation of the removal time at the timing endpoint.

variation_endpoint_setup_time_value

Type: collection

Specifies the variation of the register setup time at the timing endpoint.

variation_required

Type: collection

Specifies the required time variation of the path.

variation_slack

Type: collection

Slack variation of the path.

variation_startpoint_clock_latency

Type: collection

Specifies the launch clock arrival time variation.

SEE ALSO

get_attribute(2)
help_attributes(2)
list_attributes(2)
report_attribute(2)
attributes(3)

timing_pocvm_corner_sigma

Selects the standard deviation to be used for parametric on-chip variation analysis in PrimeTime when calculating corner values from statistical quantities.

TYPE

float

DEFAULT

3.0

DESCRIPTION

Parametric on-chip variation analysis internally computes arrival, required and slack values based on statistical distributions, When performing comparisons between these statistical quantities, PrimeTime needs to know at what corner these statistical values are evaluated for reporting to guarantee a pessimistic analysis.

The timing_pocvm_corner_sigma sets this corner to be used during update_timing.

SEE ALSO

timing_pocvm_corner_sigma(3)
timing_pocvm_enable_analysis(3)

timing_pocvm_enable_analysis

Enables graph-based parametric on-chip variation (POCV) analysis.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

Setting this variable to **true** enables parametric on-chip variation (POCV) timing analysis mode; that is, all operations in PrimeTime are performed in POCV mode. Unlike in advanced on-chip variation (AOCV) mode, there is no mode where POCV can be used in PBA only.

Note: Setting this variable to **true** automatically switches the design into **on_chip_variation** analysis mode using the **set_operating_conditions** command.

SEE ALSO

get_timing_paths(2)
read_aocvm(2)
report_aocvm(2)
report_timing(2)
set_operating_conditions(2)

timing_pocvm_report_sigma

Specifies the standard deviation to be used for parametric on-chip variation analysis in PrimeTime when reporting corner values from statistical quantities.

TYPE

float

DEFAULT

3.0

DESCRIPTION

Parametric on-chip variation analysis internally computes arrival, required and slack values based on statistical distributions.

When performing comparisons between these statistical quantities, PrimeTime needs to know at what corner these statistical values are evaluated for reporting to guarantee a pessimistic analysis this corner is set by the **timing_pocvm_corner_sigma** variable.

During reporting, a less pessimistic corner can be evaluated without performing a full timing update by selecting a corner value for reporting only. This reporting only corner value can be set using the <code>timing_pocvm_report_sigma</code> variable. The result is guaranteed to be bounding the result one would get by setting the <code>timing_pocvm_corner_sigma</code> to the new specified corner followed by a full update_timing, but can be more pessimistic.

The value specified for timing_pocvm_report_sigma must be smaller than the value of the timing_pocvm_corner_sigma variable, or else it is ignored.

SEE ALSO

timing_pocvm_corner_sigma(3)
timing_pocvm_enable_analysis(3)

timing_point_attributes

Describes the predefined application attributes for timing_point objects.

DESCRIPTION

annotated_delay_delta

Type: float

Specifies the delta delay in the timing point.

annotated_delta_transition

Type: float

Specifies the delta transition in the timing point

aocvm_coefficient

Type: float

Specifies the AOCV coefficient calculated for the arc to the timing point.

applied_derate

Type: float

Specifies the applied derating calculated for the arc to the timing point.

arrival

Type: float

Specifies the arrival time at the timing point, but not accounting for the following:

- Clock latency to the startpoint clock
- Time lent to the startpoint (due to latch borrowing)
- Input delay
- The startpoint_clock_open_edge_value attribute These must be added to the arrival attribute value to arrive at the total arrival time based on the desired startpoint.

depth

Type: float

Specifies the depth for the pin or port of the timing point; value is scaled by AOCV coefficients, if they exist.

derate_factor_depth_distance

Type: float

Specifies the derating factor as a function of depth and distance calculated for the

timing_point_attributes

arc to the timing point.

distance

Type: float

Specifies the distance for the pin or port of the timing point.

guardband

Type: float

Specifies the guardband calculated for the arc to the timing point.

incremental

Type: float

Specifies the incremental value calculated for the arc to the timing point.

object

Type: collection

Specifies the object at this point in the timing path.

object_class

Type: string

Specifies the class of the object, which is a constant equal to timing_point. You cannot set this attribute.

rise fall

Type: string

Specifies rise if the timing point is a rising-edge delay. Specifies fall if the timing point is a falling-edge delay.

si_xtalk_bumps

Type: string

Specifies the crosstalk bump at the timing point. Lists each aggressor net and the voltage bumps that rising and falling aggressor transitions induce on the victim net (worst of rising and falling minimum or maximum bumps, each expressed as a decimal fraction of the rail-to-rail voltage), or gives a reason why the aggressor net has no effect on the victim net.

slack

Type: float

Specifies the slack value at the timing point.

transition

Type: float

Specifies the transition value at the timing point.

variation_arrival

Type: collection

Specifies the arrival time variation of the timing point.

variation_slack

Type: collection

Specifies the slack time variation of the timing point.

variation_transition

Type: collection

Specifies the transition time variation of the timing point.

voltage

Type: float

Specifies the voltage level of the timing point.

SEE ALSO

get_attribute(2)

help_attributes(2)

list_attributes(2)

report_attribute(2)

attributes(3)

timing_prelayout_scaling

Enables scaling of delay and transition times in pre-layout flow to approximate effects of mismatching driver and load signal levels.

TYPE

Boolean

DEFAULT

true

DESCRIPTION

Enables scaling of delay and transition times in pre-layout flow to approximate effects of mismatching driver and load signal levels. When this variable is set to **true** (the default), then in pre-layout flow (without detailed parasitics) delay and transition times along net arcs are scaled to describe the same physical waveform using local trip points and voltage level on the load cell.

No scaling is done for a post-layout flow because PrimeTime measures delays on analog waveforms.

SEE ALSO

report_delay_calculation(2)

timing_propagate_interclock_uncertainty

Enables or disables the propagation of interclock uncertainty through transparent latches in PrimeTime.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

When false (the default), the interclock uncertainty is calculated for each latchto-latch path independently, from the clock at the launch latch to the clock at the capture latch, even when latches operate in transparent mode.

When true, clock uncertainty information is propagated through each latch operating in transparent mode, as though it were a combinational element. This allows an entire sequence of latch-to-latch stages to be considered a single path for interclock uncertainty calculation, provided that time borrowing occurs at the endpoint of each intermediate stage.

Operating with this variable set to true can lead to more accurate results for designs containing transparent latches, at the cost of some CPU time and memory resources.

For example, consider a pipeline containing latches A, B, and C, clocked by clocks 1, 2, and 3, respectively. The tool treats the paths between A and B and between B and C as distinct. In reality, however, if latch B is in transparent mode, data passes through it as though it were a combinational element. Regardless of whether interclock uncertainty has been applied between clocks 1 and 3, the default behavior is to apply the uncertainty between clocks 2 and 3 when calculating slack at latch C. It is more accurate, however, to apply the uncertainty between the clock at the path startpoint (clock 1, latch A) and the clock at the path endpoint (clock 3, latch C), if defined.

With timing_propagate_interclock_uncertainty set to true, the correct interclock uncertainty is applied, as though the path from latch A to latch C through the transparent latch B were a single, extended path. That is, the uncertainty is propagated through the transparent latch. To find out the startpoint of this extended path, use report_timing -trace_latch_borrow.

SEE ALSO

report_timing(2) set_clock_uncertainty(2)

timing_propagate_through_non_latch_d_pin_arcs

Always propagate cell arcs from data pins for edge-triggered devices.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

When set to *true*, PrimeTime always allows propagation through the cell arcs from data pins for edge-triggered devices. By default, under certain conditions PrimeTime does not allow propagation through the cell arcs from data pins of edge-triggered devices.

To determine the current value of this variable, type one of the following commands:

printvar timing_propagate_through_non_latch_d_pin_arcs

echo \$timing_propagate_through_non_latch_d_pin_arcs

Changing the value of this variable triggers a full update timing subsequently.

SEE ALSO

update_timing(2)

timing reduce multi drive net arcs

Enables or disables the collapsing of parallel timing arcs to improve PrimeTime performance and memory utilization.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

Designs with high-fanin, high-fanout mesh clock networks can cause significant performance degradation and explosion in memory requirements. Evidently, detailed parasitics would further exaggerate these problems. The suggested flow is to Spice the clock network and annotate clock mesh cell and net delays and transition times at the driver and load pins. To improve performance and memory requirements for clock network analysis, PrimeTime has to reduce the number of timing arcs it must consider. This is achieved by setting timing_reduce_multi_drive_net_arcs to true.

The reduction operation is performed during design linking; therefore, the variable has to be set prior to that. After the design is linked, modifying the value of the timing_reduce_multi_drive_net_arcs variable does not cause parallel timing arcs to be collapsed or restored.

Potential instances of parallel drivers are detected at design nets based on the product of the size of a net's global drivers and loads. If this product were greater than the value of the timing_reduce_multi_drive_net_arcs_threshold variable, the net would be considered for reduction. In order to reduce the fanin of such nets, the following criteria must be true:

- 1. All drivers should have at most one output pin driving the mesh.
- 2. All driver cells must be the same type (lib_cell).
- 3. All driver cells relevant inputs must correspondingly connect to the same nets.

For every successfully reduced net, a **PTE-046** message is issued, specifying the reduced net and the corresponding driver after the reduction. For unsuccessful attempts, a **PTE-047** message is issued to explain the reason the net drivers cannot be reduced.

The **PTE-046** message would specify the "selected" driver. Alternatively, obtain the selected driver by computing the back arcs to any load pin of the mesh using get_timing_arcs with the -to option.

The user is subsequently expected to annotate accurate delays to selected mesh driver pin back arcs as well as delays from the selected driver to all the mesh load pins using **set_annotated_delay**, in addition to transition times at the selected

drivers and all the load pins using **set_annotated_transition**. The **check_timing** command will verify that the reduction impacted multi-driven nets in the clock network and that the necessary annotated delays and transitions do exist as indicated above.

Note that the reduced cells are not physically removed from the netlist, but that no timing arcs exist from their output pins. Therefore, flows using the **write_changes** command are not be affected. However, not having the timing arcs out of the collapsed cells implies that the **report_timing** command through these cells or the setting of point-to-point exceptions are completely ignored.

SDF annotations to or from collapsed cells issue the **PTE-048** informational message noting that a particular delay annotation is ignored. Note that the remaining cell post-collapse is arbitrarily selected; and, therefore, no assertion can be made as to its annotated delay. The same applies to Reduced Standard Parasitic Format (RSPF) annotations. Flows using the **write_sdf** command must account for the reduced timing arcs.

To determine the current value of this variable, use the following command:

prompt> report_app_var timing_reduce_multi_drive_net_arcs

SEE ALSO

check_timing(2)
printvar(2)
report_delay_calculation(2)
report_timing(2)
set_annotated_delay(2)
set_annotated_transition(2)
write_changes(2)
write_sdf(2)
timing_reduce_multi_drive_net_arcs_threshold(3)

timing_reduce_multi_drive_net_arcs_threshold

Provides a threshold for the product of some net's fanin and fanout beyond which a parallel timing arc in the net's fanin might be reduced.

TYPE

integer

DEFAULT

10000

DESCRIPTION

For a net, the number of timing arcs through the net is equal to the product of the net's drivers and loads. For designs with high-fanin, high-fanout mesh clock networks, significant performance degradation and explosion in memory requirements can occur. Setting the **timing_reduce_multi_drive_net_arcs** variable improves parallel drivers reduction.

The timing_reduce_multi_drive_net_arcs_threshold variable provides a minimum value for the driver-load product below which the net would not be considered for reduction.

To determine the current value of this variable, use the following command:

prompt> report_app_var timing_reduce_multi_drive_net_arcs_threshold

SEE ALSO

timing_reduce_multi_drive_net_arcs(3)

timing_reduce_parallel_cell_arcs

Enables merging parallel cell arcs to reduce the memory footprint.

TYPE

Boolean

DEFAULT

true

DESCRIPTION

Multiple parallel cell arcs of the same sense can exist between the same pair of pins.

When this variable is set to its default of **true**, delays on these parallel cell arcs are merged in a bounding manner. This behavior applies to calculated delays as well as delays that are annotated from the **set_annotated_delay** command. This behavior is turned off for **read_sdf** flows. When this behavior is on, the **write_sdf** command also writes out the same bounding value for all of the parallel cell arcs. When this behavior is turned on, reporting commands report the worst path through a set of parallel cell arcs.

This feature is not compatible with the **write_spice_deck** command. To ensure that the cell arc sensitized in the spice deck corresponds to the worst cell arc, this variable should be set to **false**.

When you set this variable to **false**, each parallel cell arc might have a different delay.

This variable setting has no effect for designs without parallel cell arcs.

SEE ALSO

get_timing_paths(2)
report_timing(2)
set_annotated_delay(2)
write_sdf(2)

timing remove clock reconvergence pessimism

Enables clock reconvergence pessimism removal (CRPR).

TYPE

Boolean

DEFAULT

true

DESCRIPTION

When this variable is **true** (the default), the tool removes clock reconvergence pessimism from slack calculation and minimum pulse width checks.

Clock reconvergence pessimism (CRP) is a difference in delay along the common part of the launching and capturing clock paths. The most common causes of CRP are reconvergent paths in the clock network, and different min and max delay of cells in the clock network.

CRP is independently calculated for rise and fall clock paths. You can use the timing_clock_reconvergence_pessimism variable to control CRP calculation with respect to transition sense. In the case of the capturing device being a level-sensitive latch two CRP values are calculated:

- crp_open, which is the CRP corresponding to the opening edge of the latch
- crp_close, which is the CRP corresponding to the closing edge of the latch

The required time at the latch is increased by the value of crp_open and therefore reduce the amount of borrowing (if any) at the latch. Meanwhile, the maximum time borrow allowed at the latch is affected by shifting the closing edge by crp_close.

CRP is calculated differently for minimum pulse-width checks. It is given as the minimum of (maximum rise arrival time - minimum rise arrival time) and (maximum fall arrival time - minimum fall arrival time) at the pin where the check is being made.

If the **si_enable analysis** variable is set to **true**, delays in the clock network could also include delta delays resulting from crosstalk interaction. Such delays are dynamic in nature, that is, they can vary from one clock cycle to the next, causing different delay variations (either speed-up or slow-down) on the same network, but during different clock cycles.

PrimeTime SI considers delta delays as part of the CRP calculation only if the type of timing check deployed derives its data from the same clock cycle.

Similarly, if dynamic annotations have been set on the design, the clock delays computed using these annotations are only used to calculate CRP if type of timing

check deployed derives its data from the same clock cycle. Such dynamic annotations include dynamic clock latency, which can be specified with the **set_clock_latency** command, or dynamic rail voltage, which can be specified with the **set_rail_voltage** command.

In transparent-latch based designs, you should set the

timing_early_launch_at_borrowing_latches variable to false when clock reconvergence pessimism removal (CRPR) is enabled. In this case, CRPR applies even to paths whose startpoints are borrowing, leading to better pessimism reduction overall.

Any effective change in the setting of the

timing_remove_clock_reconvergence_pessimism variable causes full update_timing. You cannot perform one report_timing operation that considers CRP and one that does not without full update_timing in between.

Limitations: CRPR does not support paths that fan out directly from clock source pins to the data pins of sequential devices. To enable support for such paths, set the timing_crpr_remove_clock_to_data_crp variable to true.

To turn CRPR on:

```
pt_shell> set_app_var timing_remove_clock_reconvergence_pessimism true
pt_shell> report_timing
```

SEE ALSO

```
get_timing_paths(2)
report_analysis_coverage(2)
report_bottleneck(2)
report_constraint(2)
report_crpr(2)
report_min_pulse_width(2)
report_timing(2)
set_clock_latency(2)
set_rail_voltage(2)
si_enable_analysis(3)
timing_clock_reconvergence_pessimism(3)
timing_crpr_remove_clock_to_data_crp(3)
timing_crpr_threshold_ps(3)
timing_early_launch_at_borrowing_latches(3)
```

timing report always use valid start end points

Requires the **-from**, **-rise_from**, and **-fall_from** options to specify valid timing startpoints and the **-to**, **-rise_to**, and **-fall_to** options to specify valid timing endpoints.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

This variable affects the way the **report_timing**, **report_bottleneck**, and **get_timing_path** commands interpret the **-from**, **-rise_from**, **-fall_from**, **-to**, **-rise_to**, and **-fall_to** options.

When set to **false** (the default), the <code>from_list</code> objects are interpreted as all pins found by given objects. Objects specified with an asterisk (*) wildcard or cell name might return invalid startpoints or endpoints. For example, <code>-from [get_pins FF/*]</code> includes input, output, and asynchronous pins. The tool considers these invalid startpoints or endpoints to be throughpoints and continues the path searching. Although it is convenient to use, it is not suggested because of longer runtimes.

To report only valid startpoints and endpoints, set this variable to ${\bf true}$. It is always suggested to use input ports or register clock pins for the $from_list$ objects and output ports or register data pins for the to_list objects.

SEE ALSO

get_timing_paths(2)
report_bottleneck(2)
report_timing(2)

timing_report_hyperscale_stub_pin_paths

Specifies whether the **report_timing** command reports paths ending at HyperScale stub pins (internal endpoints) in the internal separate path group.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

A timing path ending at a stub pin is a HyperScale-specific behavior. In the HyperScale flow, there are block-level and top-level analyses. Stub pin paths exist at the top-level analysis and are internal endpoints within a HyperScale block. Stub pins exist because block internal register-to-register paths are not fully retained at the top level. A stub pin is created when a starting register has paths leading to block output ports -- that is, starting from an interface register -- while the sa,e register also has timing paths leading to other registers inside the block, which makes the path shared with block internal paths. The points where a path branches to interface paths and internal paths are designated as stub pins. When a pin becomes a stub, its entire transitive fanout, including all the logic on the paths from the stub pin to the capture registers in the block, plus the clock paths of these internal capture register, are not retained in the block abstraction and therefore invisible at the top-level analysis. A stub pin is often one of the load pins of a multiload net. Topologically speaking, a stub pin is symmetric to a side input, which happens on a block input interface due to multifanin cells.

To reproduce the worst slack on the interface register in the transitive fanin of the stub pins, HyperScale can automatically capture the required times during block-level analysis and annotate on stub pins during top-level analysis when block abstraction is reused. These required times do not change the timing analysis on the fanin, but produced pin slack as if the fanout still presents, which is very important for ECO.

If the timing_report_hyperscale_stub_pin_paths variable is set to false (the default), the paths ending at these stub pins are not reported.

If you set this variable to **true**, the timing paths ending at these stub pins are reported in the **HyperScale_stub_default** internal path group. Note that these stub pins are usually not timing path endpoints in block-level or top-level flat analysis.

Also note that the value of this variable does not change timing analysis; it only influences how timing paths are reported.

EXAMPLES

The following example shows the path reported in the HyperScale stub pin group when the timing_report_hyperscale_stub_pin_paths variable is set to true.

report_timing -path_type full_clock_expanded -from block/ffa2/Q

Report : timing

-path_type full_clock_expanded

-delay_type max -max_paths 1 -sort_by group

Design : SIMPLE

Startpoint: block/ffa2 (rising edge-triggered flip-flop clocked by SYSCLK)

Endpoint: block/ffa4/D

(internal path endpoint clocked by SYSCLK)

Path Group: **HyperScale_stub_default**

Path Type: max

Point	Incr	Path
<pre>clock SYSCLK (rise edge) clock source latency CLK (in) block/clk (BLOCK) block/cbufa1/Y (CLKBUFX2) block/ffa2/CK (DFFX2) block/ffa2/Q (DFFX2) <-</pre>	0.000 0.700 0.000 0.000 0.385 0.000 0.460	0.700 0.700 r 0.700 r 1.085 r 1.085 r
block/ffa4/D (DFFX2) data arrival time	0.000	1.545 f 1.545
<pre>clock SYSCLK (rise edge) clock source latency CLK (in) block/clk (BLOCK) block/cbufa1/A (CLKBUFX2) output external delay data required time</pre>	4.000 0.400 0.000 0.000 0.000 -0.004	4.400 r 4.400 r 4.400 r 4.400 r
data required time data arrival time		4.396 -1.545
slack (MET)		2.850

1

report_path_group

Report : path_group Design : SIMPLE

. . .

Path_Group	Weight	From	Through	То		
HyperScale_stub_default						
	1.00	-	-	-		
async_default						
	1.00	-	-	-		
clock_gating_default						
	1.00	-	-	-		
default	1.00	_	-	_		
SYSCLK	1.00	*	*	SYSCLK		

1

SEE ALSO

get_timing_paths(2)
report_timing(2)
hyperscale_enable_analysis(3)

timing_report_maxpaths_nworst_reached

Controls max_paths and nworst reached messages displayed during the timing report process.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

Controls messages displayed during the timing report when the paths reported for a group reaches the specified max_paths and the paths reported for an endpoint reaches the specified nworst. When you set this variable to **true**, the timing report displays messages to report whether the specified max_paths for a group and nworst for an endpoint have been reached or not.

The messages are based on the paths before applying any filtering, such as - slack_greater_than. An endpoint that has exactly nworst paths is not considered as nworst reached. Therefore, you do not need to look at these endpoints for more paths. The message only displays endpoints that have more than nworst paths, so you need to increase the specified nworst to get all paths for these reported endpoints.

When using this variable, set the **timing_report_always_use_valid_start_end_points** variable to **true**; the messages might be inaccurate if invalid startpoints and endpoints are reported.

SEE ALSO

get_timing_paths(2)
report_timing(2)

timing report recalculation status

Displays progress messages during an exhaustive path-based analysis.

TYPE

string

DEFAULT

low

DESCRIPTION

This variable controls the reporting of information messages during path-based recalculation for the **report_timing** and **get_timing_paths** commands with the **-pba_mode exhaustive** option.

The number of messages varies based on the setting of the variable, as follows:

- none Displays no messages.
- low Displays a message only at the end of the recalculation for each clock group.
- \bullet medium Displays messages only at the beginning and end of the recalculation for each clock group.
- high Displays all messages for medium; in addition, the tool displays the total number of endpoints to search and the completion percentage for searching these endpoints.

The following example shows information messages when the variable is set to high:

```
Information(nworst 5, max_paths 20): recalculating group **async_default**...
Information: No paths to recalculate.
Information(nworst 5, max_paths 20): recalculating group **clock_gating_default**...
Information: No paths to recalculate.
Information(nworst 5, max_paths 20): recalculating group **default**...
Information: No paths to recalculate.
Information(nworst 5, max_paths 20): recalculating group clk...
Information: recalculated_paths 10
Information: recalculated_paths 20
Information: recalculated_paths 30
Information: finished_endpoints 3, total_endpoints 5, recalculated_paths 30
Information: finished_endpoints 5, total_endpoints 5, recalculated_paths 30
Information: Recalculated 30 paths and returned 20 paths for group 'clk'.
The maximum number of paths recalculated at an endpoint was 10.
```

SEE ALSO

get_timing_paths(2)
report_timing(2)

timing_report_skip_early_paths_at_intermediate_latches

Enables or disables reporting of timing paths with early arrival at intermediate latches.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

When you set this variable to **true**, the **report_timing** command skips paths that arrive early at intermediate latches. When this variable is set to **false**, the **report_timing** has no change in behavior.

This variable is effective only when advanced analysis through transparent latches is enabled by setting the **timing_enable_through_paths** variable to **true**). If you enable advanced analysis through transparent latches, you can report paths through latches as a single timing path, which is composed of a sequence of paths segments; each segment terminates at an intermediate latch.

A path is said to arrive early at an intermediate latch if it arrives before the clock causes the latch to open.

This variable allows you to skip any paths that contain segments that arrive early at their intermediate latches.

When the variable is set to **false** (the default), timing paths that are early at intermediate latches are noted with **(early)** in the report at the individual transparency window where the arrival arrived early. The tool tries to identify which window is early on the path. Due to numerical rounding on paths that are only slightly early, it is possible for some early paths to be filtered out when using **timing_report_skip_early_paths_at_intermediate_latches** that would not be flagged with **(early)** if the variable were off and the path were printed.

SEE ALSO

report_timing(2)
timing_enable_through_paths(3)

timing report status level

Controls the number of progress messages displayed during the timing report process.

TYPE

string

DEFAULT

none

DESCRIPTION

Controls the number of progress messages displayed when you use the **report_timing** and **report_constraint** commands. Valid values are **none** (the default), **low**, **medium**, and **high**.

The number of messages varies based on the setting of the variable, as follows:

- none Displays no messages.
- low Displays messages only at the beginning and end of the timing report.
- medium Displays all messages for low; in addition, displays messages at the beginning of searching for each clock group.
- high Displays all messages for medium when you use the report_timing command; in addition, displays the total number of endpoints to search and the completion percentage for searching these endpoints.

The report_constraint command displays status only when the timing_report_status_level variable is set to high, and the -verbose option is used. The report_constraint command displays only progress status related to timing paths search.

This variable controls the display only for the timing report. Sometimes, the timing report might trigger a timing update. If you want to see the progress status for timing update, set the **timing_update_status_level** variable.

SEE ALSO

report_constraint(2)
report_timing(2)
timing_update_status_level(3)

timing_report_unconstrained_paths

Specifies whether the tool searches for unconstrained paths when you use the report_timing or get_timing_paths command.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

When this variable is set to **false** (the default), the **report_timing** and **get_timing_paths** commands search only for constrained paths. It runs much faster if there are lots of unconstrained paths in the design, but you are not interested in these unconstrained paths.

For backward compatibility, set this variable to **true**. The **report_timing** and **get_timing_paths** commands continue searching for unconstrained paths when constrained paths cannot be found. Searching unconstrained paths cause unexpectedly longer runtimes, as specified by the UITE-413 warning message.

Note that the **report_timing** and **get_timing_paths** commands only search for unconstrained paths if there are no constrained paths that satisfy the path search options.

SEE ALSO

get_timing_paths(2)
report_timing(2)

timing_report_use_worst_parallel_cell_arc

Enables uniquification of paths through parallel cell arcs.

TYPE

Boolean

DEFAULT

true

GROUP

timing_variables

DESCRIPTION

Multiple cell arcs of the same sense can exist between the same pair of pins. In designs with large numbers of such parallel cell arcs, there can often be an explosion of seemingly identical paths reported. Use this variable to specify whether to report every path through parallel cell arcs.

When you set this variable to **false**, PrimeTime reports all paths through parallel cell arcs.

When you set this variable to **true**, PrimeTime reports only the worst path through a set of parallel cell arcs. PrimeTime chooses the arc with the worst delay to determine the worst path. This variable setting has no effect in designs with no parallel cell arcs.

SEE ALSO

get_timing_paths(2)
report_timing(2)

timing_save_block_level_reporting_data

Forces PrimeTime HyperScale to save all report data at the block level.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

This variable controls how block-level data is generated in the HyperScale flow for reporting commands. By default, the reporting command has to be called at the block level in order for the data to be available at the top level. If this variable is set to **true**, the generation of that data is done automatically at the block level. There is no need for an explicit command call at the block level to get block data at the top.

SEE ALSO

report_analysis_coverage(2)
report_global_timing(2)
report_qor(2)

timing_save_pin_arrival_and_required

Specifies whether the arrival and required times of all pins are kept in memory.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

When set to **true**, the arrival and required times of all pins of the design are kept in memory. When set to **false** (the default), arrival and required times are stored on an as-needed basis for the analysis you are performing.

This variable is very similar in effect to the timing_save_pin_arrival_and_slack variable, enabling the same features (particularly slack and arrival window attribute query). However, the timing_save_pin_arrival_and_required variable maintains additional information which is more expensive in terms of memory usage.

You should avoid using this variable except in the specific case where the write_sdf_constraints command forms part of your flow, as it is the only command which requires additional information be stored at all pins. If the write_sdf_constraints command is used while this variable is set to false, it is set to true automatically and an informational message issued.

SEE ALSO

timing_save_pin_arrival_and_slack(3)

timing_save_pin_arrival_and_slack

Specifies whether the slacks of all pins are kept in memory.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

When set to **true**, the slacks of all pins of the design are kept in memory. When set to **false** (the default), the slacks are preserved only for endpoints of the design.

To query slack attributes or arrival window attributes on pins that are not endpoints of the design, set this variable to **true**.

SEE ALSO

report_timing(2)

timing_separate_hyperscale_side_inputs

Specifies if PrimeTime HyperScale analysis should group paths starting from side inputs (internal startpoint) into its own and separate path groups.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

Side input path is a HyperScale specific behavior. In the HyperScale analysis flow, there are block-level and top-level analyses. Side input paths at block level are internal register to register paths, and they converge with interface paths by sharing some common logic through some multiple-input cells, For example, an AND gate whose A pin is on an interface path starting from a block port and leading to some register, while its B pin is on a path starting from a register cell. During HyperScale block data reduction, paths through the A pin are retained while the fanin of B pin is removed. This pin is the side input pin of the interface path. To have the same accuracy of flat analysis at the HyperScale top level for the paths leading to the common register of the AND gate, the tool captures and annotates all the timing data propagated at B pin in binary format. At the top level, the paths appear to be starting from these dangling side input pins.

When this variable is set to **false** (the default), the paths starting from these side inputs maintain their original path group (capture clock by default). **report_timing** and **get_timing_paths** commands report them as critical paths in the same path group as the interface paths converging at the same block interface registers.

When this variable is set to **true**. An internal path group "**HyperScale_side_inputs**" is automatically created and all the paths starting from the block side inputs at HyperScale top level analysis are analyzed and reported in this group. Note this does not impact the actual analysis accuracy or QoR, affects only the path reporting.

EXAMPLES

The following example shows the path reported in HyperScale side input when the variable is set to **true**.

Startpoint: blk/u3/B (internal path startpoint clocked by top_CLK) Endpoint: blk/ff1 (rising edge-triggered flip-flop clocked by top_CLK)

Path Group: **HyperScale_side_input**

Path Type: max

Point	Incr	Path
clock top_CLK (rise edge)	0.00	0.00
clock network delay (propagated)	0.02	0.02
input external delay	4.68	4.70 f
blk/u3/B (ND2)	0.00	4.70 f
blk/u3/Z (ND2)	0.64 &	5.34 r
blk/ff1/D (FD2)	0.00 &	5.34 r
data arrival time		5.34
clock top_CLK (rise edge)	10.00	10.00
clock network delay (propagated)	1.16	11.16
blk/ff1/CP (FD2)		11.16 r
library setup time	-0.85	10.31
data required time		10.31
data required time		10.31
data arrival time		-5.34
slack (MET)		4.97

report_path_group

Report : path_group

. . .

Path_Group	Weight	From	Through	То			
HyperScale_side_input							
	1.00	{ blk/u	13/B }				
			*	*			
async_default							
	1.00	-	-	-			
clock_gating_default							
	1.00	_	-	-			
default	1.00	_	-	-			
top_CLK	1.00	*	*	top_CLK			
top_CLK2	1.00	*	*	top_CLK2			

SEE ALSO

get_timing_paths(2)
hyperscale_enable_analysis(3)
report_timing(2)

timing_simultaneous_clock_data_port_compatibility

Enables or disables the simultaneous behavior of input port as a clock and data port.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

When the timing_simultaneous_clock_data_port_compatibility variable is set to false (the default), an input port can behave simultaneously as a clock and data port, and you can use the **set_input_delay** command to define the timing requirements for input ports relative to a clock. In this situation, the following applies:

- If you specify the **set_input_delay** command relative to a clock defined at the same port and the port has data sinks, the command is ignored and an error message is issued. There is only one signal coming to port, and it cannot be at the same time data relative to a clock and the clock signal itself.
- If you specify the **set_input_delay** command relative to a clock defined at a different port and the port has data sinks, the input delay is set and controls data edges launched from the port relative to the clock.
- Regardless of the location of the data port, if the clock port does not fanout to data sinks, the input delay on the clock port is ignored and you receive an error message.

When you set the timing_simultaneous_clock_data_port_compatibility variable to true, the simultaneous behavior is disabled, and the set_input_delay command defines the arrival time relative to a clock. In this situation, when an input port has a clock defined on it, the tool considers the port exclusively as a clock port and imposes restriction on the data edges that are launched. Also, you cannot set input delays relative to another clock.

SEE ALSO

set_clock_latency(2)
set_input_delay(2)

timing_single_edge_clock_gating_backward_compatibility

Enables clock gating checks when only one edge of a clock arrives at the clock pin of a clock gate.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

When this variable is set to **false** (the default), the tool skips clock gating checks for the missing edge. The clock gating check is performed for only the edge that is not missing. The PTE-109 warning message indicates which edge is missing and which check is not performed.

When this variable is set to **true**, the tool skips clock gating checks if only one edge of the clock (rise or fall) arrives at the clock gate. When this happens, the PTE-074 warning message is issued.

SEE ALSO

PTE-074(n)

PTE-109(n)

timing_slew_threshold_scaling_for_max_transition_compatibility

Specifies the compatibility mode for timing slew threshold scaling.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

The scaling of transition time for slew threshold is on by default starting with version Z-2006.12. You must set this variable to true to revert to the behavior prior to version Z-2006.12.

SEE ALSO

set_max_transition(2)

timing_through_path_max_segments

Specifies the maximum number of latches for reporting paths through latches.

TYPE

integer

DEFAULT

5

DESCRIPTION

When the timing_through_path_max_segments variable is set to a nonzero value, the tool selects some latch data pins on paths with many transparent latches to behave as they would if timing_enable_through_paths were false; this limits the reporting on the long path but speeds up analysis. With a small nonzero value, the tool selects many transparent latch data pins in the design. With a larger value, the tool selects fewer latch data pins.

When you set **timing_through_path_max_segments** to 0, the tool selects no latch data pins. Reporting on paths through many latches is allowed, but analysis might be slower.

The timing_through_path_max_segments variable has no effect if the timing_enable_through_paths variable is set to false.

SEE ALSO

report_timing(2)
timing_enable_through_paths(3)

timing_update_effort

Controls the computational effort (in CPU time) and memory usage for the fast timing update algorithm in PrimeTime.

TYPE

string

DEFAULT

medium

GROUP

timing_variables

DESCRIPTION

Controls the computational effort (in CPU time) and memory usage for the fast timing update algorithm in PrimeTime. Allowed values are as follows:

- * low: The computational effort is low (that is, the **report_timing** command is fast); however, the memory usage is not bounded and can increase significantly if the number of changes is very large.
- * medium (the default): The computational effort is low (that is, the **report_timing** command is fast); however, the memory usage is bounded by 10% over the memory usage for initial timing. If this bound is not sufficient to accommodate all of your changes, PrimeTime issues an informational message and automatically switches to a less efficient algorithm that is more conservative in the memory usage. In this case, you might need to change to the *low* value. However, even with this small 10% bound, PrimeTime can accommodate a relatively large number of changes. Therefore, it is unlikely that you need to change this default value.
- * high: The computational effort is high (that is, the **report_timing** command becomes slow); however, there is no increase in the memory used for the initial timing of the design.

When a design is timed again after a change, the algorithm reuses a portion of the computation done for the initial timing. For example, if a design was loaded and timed using the **update_timing** or **report_timing** command, and the capacitance on a port was changed using the **set_load** command, the effort spent in the execution of a subsequently issued the **report_timing** command is smaller than that for the first issued the **report_timing** or **update_timing** command.

To determine the current value of this variable, type the following command:

printvar timing_update_effort

SEE ALSO

printvar(2)
report_timing(2)
set_load(2)
update_timing(2)

timing_update_status_level

Controls the number of progress messages displayed during the timing update process.

TYPE

string

DEFAULT

none

DESCRIPTION

This variable controls the number of progress messages displayed during the timing update process. The following settings are allowed:

- none Displays no messages.
- low Displays messages only at the beginning and the end of the update.
- medium Displays all messages for the low setting, with the addition of messages for intermediate timing update steps, constant propagation, delay calculation, and slack computation.
- high Displays all messages for the **medium** setting, with the addition of messages for the delay calculation and arrival calculation steps, the completion percentage in large designs, and groups for which slack computation is performed.

SEE ALSO

report_timing(2)
update_timing(2)

timing_use_constraint_derates_for_pulse_checks

Enables or disables using timing constraint derates for min_pulse_width and min_period constraints.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

When set to *false* (the default), there is no behavior change. When set to *true*, PrimeTime uses factors defined by the **set_timing_derate -cell_check -late** command to derate the min_pulse_width and min_period constraints as follows:

- set_timing_derate -cell_check -late -fall applies to min_pulse_width checks for low pulses.
- set_timing_derate -cell_check -late -rise applies to min_pulse_width checks for high pulses.
- Greater of set_timing_derate -cell_check -late -rise and set_timing_derate -cell_check -late -fall applies to min_period checks.

To determine the current value of this variable, type one of the following commands:

printvar timing_use_constraint_derates_for_pulse_checks

echo \$timing_use_constraint_derates_for_pulse_checks

SEE ALSO

set_timing_derate(2)
report_min_pulse_width(2)

timing use zero slew for annotated arcs

Allows disabling of the slew calculation to enhance performance in a pure SDF flow.

TYPE

list

DEFAULT

auto

DESCRIPTION

Allows you to sacrifice slew calculation for performance in an SDF flow. The valid variable values are *always*, *auto*, or *never*.

When set to always, a zero value is used for transition time on the load pins of fully delay annotated arcs. Fully annotated arcs have values for both rise and fall, either read from an SDF file, or set with the **set_annotated_delay** command.

If blocks of arcs that are not annotated exist, delay is estimated using the best available slew at the inputs.

The default value is *auto*, which allows the automatic switching to the SDF flow if more than 95 percent of delay arcs on a design have annotated values.

To avoid usage of the SDF flow, set the **timing_use_zero_slew_for_annotated_arcs** command to *never*.

To determine the the current value of this variable, type the following command:

printvar timing_use_zero_slew_for_annotated_arcs

SEE ALSO

printvar(2)

read_sdf(2)

upf_allow_DD_primary_with_supply_sets

Enables use of a domain-dependent primary with an explicit supply set.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

Set this variable to ${\bf true}$ to enable coexisting of domain-dependent primary supply nets with explicit supply sets.

SEE ALSO

load_upf(2)

upf_attributes

Describes the predefined application attributes for IEEE 1801, also known as Unified Power Format (UPF).

DESCRIPTION

UPF-related attributes exist on the following object classes:

- upf_power_domain
- upf_power_switch
- upf_supply_net
- upf_supply_port
- upf_supply_set

SEE ALSO

```
get_attribute(2)
help_attributes(2)
list_attributes(2)
report_attribute(2)
attributes(3)
upf_power_domain_attributes(3)
upf_power_switch_attributes(3)
upf_supply_net_attributes(3)
upf_supply_port_attributes(3)
upf_supply_set_attributes(3)
```

upf_create_implicit_supply_sets

Enables creation of supply set handles for the power domains.

TYPE

Boolean

DEFAULT

true

DESCRIPTION

Set this variable to **true** to enable creation of supply set handles. When this variable is **true**, the tool creates the **primary**, **default_isolation**, and **default_retention** supply set handles while creating the power domains. When this variable is **false**, supply set handles are not created for any power domains.

Note:

Set this variable before creating the power domains. After creating the power domains, this variable is considered read-only. The tool issues an error if you change the value of this variable after creating the power domain.

SEE ALSO

create_power_domain(2)

upf_name_map

Specifies a list of {design_name name_map_file} to be used during golden upf reapplication.

TYPE

list-of-list

DEFAULT

NULL

DESCRIPTION

This variable specifies a list in the format of {design_name name_map_file} to be used when golden UPF is reapplied to a post synthesis netlist. The name_map_file is the name map file for the design_name design. The specified name_map_file guides the golden UPF reapplication on the design_name design.

SEE ALSO

load_upf(2)
enable_golden_upf(3)

upf_power_domain_attributes

Describes the predefined application attributes for upf_power_domain objects.

DESCRIPTION

default_isolation_supply

Type: collection

Specifies the UPF supply set handle associated with the power domain.

default_retention_supply

Type: collection

Specifies the UPF supply set handle associated with the power domain.

elements

Type: collection

full name

Type: string

Specifies the hierarchical name of the UPF power domain.

name

Type: string

Specifies the name of the UPF power domain.

primary_supply

Type: collection

Specifies the UPF supply set handle associated with the power domain.

scope

Type: string

Specifies the scope.

supplies

Type: string

Specifies the function keyword and supply set name.

SEE ALSO

get_attribute(2)
help_attributes(2)
list_attributes(2)
report_attribute(2)
attributes(3)
upf_attributes(3)

upf_power_switch_attributes

Describes the predefined application attributes for upf_power_switch objects.

DESCRIPTION

control_net

Type: collection

Specifies the control net.

control_port_name

Type: string

Specifies the control port name.

domain

Type: collection Specifies the domain.

full name

Type: string

Specifies the hierarchical name of the UPF power switch.

input_supply_net

Type: collection

Specifies the input supply net.

input_supply_port_name

Type: string

Specifies the name of the input supply port.

name

Type: string

Specifies the name of the UPF power switch.

on_state

Type: string

Specifies a list in the following format: state_name input_supply_port boolean

function.

output_supply_net

Type: collection
Specifies the output supply net.

output_supply_port_name

Type: string
Specifies the name of the output supply port.

SEE ALSO

get_attribute(2)
help_attributes(2)
list_attributes(2)
report_attribute(2)
attributes(3)
upf_attributes(3)

upf_supply_net_attributes

Describes the predefined application attributes for upf_supply_net objects.

DESCRIPTION

domains

Type: collection Specifies the domains.

full_name

Type: string

Specifies the hierarchical name of the UPF supply net.

name

Type: string

Specifies the name of the UPF supply net.

resolve

Type: string

For example, one_hot.

static_prob

Type: float

Specifies the probability of logic 1 for power analysis.

voltage_max

Type: float

Specifies the maximum delay voltage.

voltage_min

Type: float

Specifies the minimum delay voltage.

SEE ALSO

get_attribute(2)

help_attributes(2)

list_attributes(2)

report_attribute(2)

attributes(3)
upf_attributes(3)

upf_supply_port_attributes

Describes the predefined application attributes for upf_supply_port objects.

DESCRIPTION

direction

Type: string

Specifies the port direction.

domain

Type: collection Specifies the domain.

full_name

Type: string

Specifies the hierarchical name of the UPF supply port.

name

Type: string

Specifies the name of the UPF supply port.

scope

Type: string

Specifies the scope.

SEE ALSO

get_attribute(2)

help_attributes(2)

list_attributes(2)

report_attribute(2)

attributes(3)

upf_attributes(3)

upf_supply_set_attributes

Describes the predefined application attributes for upf_supply_set objects.

DESCRIPTION

full_name

Type: string

Specifies the hierarchical name of the UPF supply set.

ground

Type: collection

Specifies the ground net of the supply set.

name

Type: string

Specifies the name of the UPF supply set.

power

Type: collection

Specifies the power net of the supply set.

SEE ALSO

get_attribute(2)

help_attributes(2)

list_attributes(2)

report_attribute(2)

attributes(3)

upf_attributes(3)

upf_wscript_retain_object_name_scope

Specifies whether the write_script command writes out hierarchical scope names.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

If this variable is set to **false** (the default), the **write_script** command does not use hierarchical scope names for supply net names in **set_voltage** commands.

If you set this variable to **true**, the **write_script** command writes out hierarchical scope names.

SEE ALSO

set_voltage(2)
write_script(2)

variation_attributes

Describes the predefined application attributes for variation objects.

DESCRIPTION

full_name

Type: string

mean

Type: float

object_class

Type: string

Specifies the class of the object, which is a constant equal to variation. You cannot set this attribute.

parameter_name

Type: string

skewness

Type: float

std_dev

Type: float

summary

Type: string

variance

Type: float

SEE ALSO

get_attribute(2)
help_attributes(2)
list_attributes(2)
report_attribute(2)
attributes(3)

variation_derived_scalar_attribute_mode

Enables get_attribute command to return statistical timing attributes of timing_path and timing_point collections in variation-aware static timing analysis.

TYPE

string

DEFAULT

quantile

DESCRIPTION

This variable is used to enable or disable statistical timing attributes as the return values of <code>get_attribute</code> command for timing_path and timing_point collections. If it is set to <code>mean</code> or <code>quantile</code>, the arrival, slack, required, or transition values returned by the <code>get_attribute</code> command are replaced with the mean or quantile values of corresponding variation_arrival, variation_slack, variation_required, or variation_transition attributes. The default is <code>quantile</code> in variation-aware analysis. Setting this variable to <code>none</code> disables statistical attributes, and <code>get_attribute</code> returns the corner values. If variation-aware analysis is turned off, the <code>get_attribute</code> command always returns the corner values regardless of the value of this variable.

The **sort_collection** and **filter_collection** are affected if this variable is set to **mean** or **quantile** while related timing attributes are used in the sorting or filtering schemes. This feature allows you to create custom timing_path collections that are sorted or filtered by statistical timing attributes.

To define the default quantile value, use the variation_analysis_mode variable.

SH EXAMPLES

The following example replaces the returned arrival value of get_attribute from corner value to mean of variation_arrival.

```
pt_shell> set variation_derived_scalar_attribute_mode none
none
pt_shell> get_attribute $path arrival
0.25
pt_shell> set variation_derived_scalar_attribute_mode mean
mean
pt_shell> get_attribute $path arrival
0.22
```

This example creates a new timing_path collection by sorting an existing collection by statistical quantile of variation_slack.

```
pt_shell> set path [get_timing_path -nworst 10]
_sel22
```

```
pt_shell> set variation_derived_scalar_attribute_mode quantile
quantile
pt_shell> set stat_path [sort_collection $path "arrival"]
_sel23
```

SEE ALSO

filter_collection(2)
get_attribute(2)
sort_collection(2)
variation_analysis_mode(3)
variation_enable_analysis(3)

variation_report_timing_increment_format

Controls the display of report timing increments for variation-aware timing paths.

TYPE

string

DEFAULT

effective delay

DESCRIPTION

This variable affects the display of paths which have been recalculated within the context of a variation-aware timing analysis. The transition times, delays, and arrival times associated with these paths are statistical in nature. This variable lets you configure the display of the delays appearing in the increment column (labeled Incr).

Set the variable to one of the following values:

- effective_delay (the default) Displays each increment equal to the scalar difference between the arrival values appearing in the path column.
- **delay_variation** Displays the quantile value (or mean value) of the statistical increment, according to the **variation_derived_scalar_attribute_mode** variable.

The arrival times and transitions are also displayed using scalar representations of their underlying distributions. These also obey the **variation_derived_scalar_attribute_mode** variable.

SEE ALSO

report_timing(2)
variation_analysis_mode(3)
variation_derived_scalar_attribute_mode(3)
variation_enable_analysis(3)

wildcards

Describes supported wildcard characters and ways in which they can be escaped.

DESCRIPTION

The following characters are supported as wildcards:

- Asterisks (*) Substitute for a string of characters of any length.
- Question marks (?) Substitute for a single character.

The following commands support wildcard characters:

```
get_cells
get_clocks
get_designs
get_lib_cells
get_lib_pins
get_libs
get_nets
get_pins
get_ports
list libs
```

In addition to the commands listed, commands that perform an implicit get support wildcard characters.

Escaping Wildcards

Wildcard characters must be escaped using double backslashes (\\) to remove their special regular expression meaning. For more information, see the EXAMPLES section.

Escaping the Escape Character (\\)

This is similar to the escaping wildcard characters; however, the escaping escape character needs one escape character each to escape the escape character. For more information, see the EXAMPLES section.

EXAMPLES

The following examples show how to use wildcard characters.

Using Wildcards

The following example gets all nets in the current design that are prefixed by ${\bf in}$ and followed by any two characters:

```
pt_shell> get_nets in??
{"in11", "in21"}
The following example gets all cells in the current design that are prefixed by U
and followed by a string of characters of any length:
pt_shell> get_cells U*
{"U1", "U2", "U3", "U4"}
Escaping Wildcards
The following examples show how to use escaping wildcard characters.
The following example gets the test?1 design in the system.
pt_shell> get_designs {test\\?1}
{"test?1"}
The same example can be used in a Tcl-based pt_shell using the list Tcl command. For
pt_shell> get_designs [list {test\?1}]
{"test?1"}
If neither the curly braces nor the list command is used in the Tcl-based pt_shell,
the syntax is as follows:
pt_shell> get_designs test\\\\?1
{"test?1"}
Escaping the Escape Character (\\)
The following examples show how to escape an escape character.
The following example gets the test\1 design in the system.
pt_shell> get_designs {test\\\\1}
{"test\1"}
The same example as above can be used in the Tcl-based pt_shell by using the list
Tcl command. For example,
pt_shell> get_designs [list {test\\1}]
{"test\1"}
If neither curly braces nor the list command is used in the Tcl-based pt shell, the
syntax is as follows:
pt_shell> get_designs test\\\\\\\1
{\text{"test}\1"}
```

write_script_include_library_constraints

Controls whether constraints set on library objects are written to script output by the **write_script** and **write_sdc** commands.

TYPE

Boolean

DEFAULT

true

GROUP

timing_variables

DESCRIPTION

This variable controls whether constraints set on library objects are written to script output by the **write_script** and **write_sdc** commands. When this variable is set to **true** (the default), the tool writes the constraints that meet both of these conditions:

- · Constraints that are attached to objects in libraries in use by the current design
- Constraints that were created with the **set_disable_timing** command

SEE ALSO

set_disable_timing(2)
write_script(2)
write_sdc(2)

write_script_output_lumped_net_annotation

Determines whether or not the **write_script** command outputs lumped network annotations.

TYPE

Boolean

DEFAULT

false

DESCRIPTION

When this variable is set to **false** (the default), the **write_script** command does not output lumped network annotations because they are not valid equivalents of detailed network annotations made by the **read_parasitics** command. The lumped network annotations consist of total capacitance, set by the **set_load** command, and total resistance, set by the **set_resistance** command.

When you set the write_script_output_lumped_net_annotation variable to true, the write_script command outputs lumped network annotations.

If you want intentional **set_resistance** and **set_load** annotations, it is preferred to include them in a separate Tcl script rather than in a Synopsys Design Constraints (SDC) file.

SEE ALSO

read_parasitics(2)
set_load(2)
set_resistance(2)
write_script(2)