Library Quality Assurance System User Guide

Version L-2016.06-SP2, September 2016

SYNOPSYS®

Copyright Notice and Proprietary Information

©2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Trademarks

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at http://www.synopsys.com/Company/Pages/Trademarks.aspx.

All other product or company names may be trademarks of their respective owners.

Third-Party Links

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. 690 E. Middlefield Road Mountain View, CA 94043 www.synopsys.com

Copyright Notice for the Command-Line Editing Feature

© 1992, 1993 The Regents of the University of California. All rights reserved. This code is derived from software contributed to Berkeley by Christos Zoulas of Cornell University.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

- Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
- 2.Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
- 3.All advertising materials mentioning features or use of this software must display the following acknowledgement:

This product includes software developed by the University of California, Berkeley and its contributors.

4. Neither the name of the University nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Copyright Notice for the Line-Editing Library

© 1992 Simmule Turner and Rich Salz. All rights reserved.

This software is not subject to any license of the American Telephone and Telegraph Company or of the Regents of the University of California.

Permission is granted to anyone to use this software for any purpose on any computer system, and to alter it and redistribute it freely, subject to the following restrictions:

- 1. The authors are not responsible for the consequences of use of this software, no matter how awful, even if they arise from flaws in it.
- 2.The origin of this software must not be misrepresented, either by explicit claim or by omission. Since few users ever read sources, credits must appear in the documentation.
- 3.Altered versions must be plainly marked as such, and must not be misrepresented as being the original software. Since few users ever read sources, credits must appear in the documentation.
- 4. This notice may not be removed or altered.

Copyright Notice for the Nonlinear Optimization Library

© 2011 by Massachusetts Institute of Technology.

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

- 1. The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.
- 2. THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

| | About This Guide |
|----|---|
| | Customer Support |
| 1. | Reading and Compiling Libraries |
| | Reading In Libraries |
| | Compiling a Library With CCS Signal Integrity Information |
| | Reading Job Completion Record (JCR) Information |
| | Library Screener Checks |
| | Checks for 10 nm Libraries |
| | Operating Condition Checks |
| | On-Chip Variation Checks |
| | Parametric OCV Liberty Variation Format Checks |
| | Characterization Configuration Checks |
| | Driver Waveform Checks |
| | Library-Level Checks |
| | Cell-Level Checks |
| | Timing Arc Sensitization Checks |
| | Sensitization Group Checks |
| | Timing-Level Checks |
| | Phase-Locked Loop Checks |
| | Decoupling Capacitor, Filler, and Tap Cell Checks |
| | Programmable Driver Type Checks |
| | Statetable Checks |
| | Scan Cell Checks |

| test_cell Group Ch | necks |
|-------------------------|---|
| | Arc Checks |
| | Checks |
| | t Scan Cells With Internal Scan Chains |
| Scan-Enabled LS | SD Cell Checks |
| Generic Integrated Clo | ock-Gating Cell Checks |
| Advanced Low-Power | Screener Checks |
| PG Pin Library Ch | ecks |
| Partial PG Pin Cel | II Checks |
| Feedthrough Cell | Checks |
| Level-Shifter Cell | Checks |
| | cks |
| • | hecks |
| | Checks for Macro and Pad Cells |
| | S |
| | ecks |
| - | hecks |
| | ell Checks |
| | urce (CCS) Screener Checks |
| | Checks |
| <u> </u> | ceiver Capacitance Model Checks |
| • | reiver Capacitance Model Checks |
| • | nd Full Voltage Swing Checks |
| | ner Checks |
| | ning Model Checks |
| | Iodeling Checks |
| | Noise Modeling Checks |
| | Checks |
| <u> </u> | Syntax Checks Syntax Charles |
| _ | deling in Leakage Current Syntax Checks |
| | Model Syntax Checks |
| | Syntax Checks |
| - | d Current Syntax Checks |
| | Syntax Checks |
| | wer Modeling Checks |
| | ks |
| - | |
| NLDM Timing Data Screen | er |
| Screening Timing Data | 1 |

2. Generating Library Reports

| Overview | 2-2 |
|--|------|
| Generating Default Reports | 2-2 |
| Operating Condition Information | 2-5 |
| Generating Specific Reports | 2-5 |
| Timing Reports | 2-6 |
| Library Defaults | 2-6 |
| Library-Level Templates | 2- |
| Cell-Level Data | 2-8 |
| Pin-Level Information | 2-9 |
| Delay Reports | 2-13 |
| Timing Arcs Report | 2-10 |
| Timing Label Reports | 2-1 |
| Timing Report Statistics | 2-1 |
| CCS Timing Model Information | 2-1 |
| Interdependent Setup and Hold Model Information | 2-1 |
| Sensitization Model Information | 2-2 |
| Predriver Model Information | 2-2 |
| Feedthrough Timing Arc Information | 2-2 |
| Mode Pin Information | 2-2 |
| On-Chip Variation Model Information | 2-2 |
| Noise Reports | 2-2 |
| CCS Noise Model Reports | 2-2 |
| Power Reports | 2-2 |
| Library Defaults | 2-2 |
| Library-Level Templates | 2-2 |
| Library-Level Multiple Power Supply Information | 2-2 |
| Cell-Level Information | 2-3 |
| Pin-Level Information | 2-3 |
| Generic Integrated Clock Gating (ICG) Cell Model Information | 2-3 |
| Power and Ground (PG) Pin Information | 2-3 |
| Partial PG Pin Cell Information | 2-3 |
| Feedthrough Cell Information | 2-3 |
| Silicon-on-Insulator Cell Information | 2-3 |
| Switch Cell Information | 2-3 |
| Retention Cell Information | 2-3 |
| Always-On Cell Information | 2-4 |
| Antenna-Diode Cell Information | 2-4 |
| Level-Shifter Cells and Isolation Cells | 2-4 |

| | Partially Powered-Down Isolation Cells | 2-41 |
|----|---|------|
| | Macro Cell Isolation Information | 2-42 |
| | CCS Power Model Information | 2-42 |
| | Nonlinear Power Model Information | 2-44 |
| | Analog Signal Attribute Information | 2-44 |
| | Pad Cell Attribute Information | 2-44 |
| | Electromigration Reports | 2-45 |
| | Library Defaults | 2-45 |
| | Library-Level Templates | 2-45 |
| | Pin-Level Information | 2-45 |
| | Functionality Reports | 2-46 |
| | Statetable Report | 2-46 |
| | Multibit Report | 2-49 |
| | Programmable Driver Type Model Information | 2-49 |
| | FPGA Reports | 2-50 |
| | Library Defaults | 2-50 |
| | Parts Information | 2-50 |
| | Cell-Level Information | 2-51 |
| | User-Defined Data Reports | 2-51 |
| | Job Completion Record (JCR) Reports | 2-54 |
| | Comprehensive Reports | 2-55 |
| | Cell Type Information | 2-56 |
| | Generating Reports in HTML Format | 2-56 |
| | Prioritizing and Customizing Messages | 2-59 |
| | Filonitzing and Customizing Wessages | 2-08 |
| 3. | Library Checking | |
| | Library Checking Overview | 3-2 |
| | | |
| | Checking Between Logic Libraries | 3-3 |
| | General Logic Checks | 3-3 |
| | library Group | 3-3 |
| | cell Group | 3-4 |
| | Pin and PG Pin Groups in the Cells | 3-4 |
| | Timing Arcs | 3-5 |
| | Special Logic Checks | 3-5 |
| | Comparison Checks | 3-8 |
| | Checking Specific Groups and Attributes | 3-9 |
| | Analyzing Groups With Specific Attribute Settings | 3-11 |
| | Comparing Libraries by Group Order | 3-12 |

| Maximum Transition and Maximum Capacitance |
|---|
| Scaling Checks |
| Checking Library Data Consistency |
| Checking the Scaling Library Group |
| Limitations |
| Multivoltage and UPF |
| UPF Checks for Level-Shifter Cells |
| UPF Checks for Isolation Cells |
| UPF Checks for Switch Cells |
| UPF Checks for Retention Cells |
| UPF Checks for Always-on Cells |
| UPF Checks for PG Pin and Partial PG Pin Cells |
| UPF Checks for Substrate Bias Cells |
| Power Optimization Checks |
| Multicorner-Multimode |
| Specifying Tolerances |
| Library Validation |
| Validating Timing |
| Validating CCS Noise Models Against NLDM |
| Compensation for the PrimeTime Tool |
| Logical Equivalence Checks for when Conditions |
| Inverter and Buffer Cells |
| Library Analysis |
| Value Range Analysis of Attributes |
| Trend Analysis for Single Characterization Tables |
| Variation-Aware Analysis |
| Table Bounds, Slope, and Index Analysis |
| Sensitivity and Voltage Range Analysis |
| NLDM Index Spacing Analysis Using Interpolation |
| Liberty Variation Format Analysis |
| Checking CCS Consistency, Sensitivity, and Voltage Range Together |
| Checking for 10 nm Logic Libraries |
| Checking ETM Libraries |
| Qualifying ETM Libraries |
| Grouping ETM Libraries for Specific Checks |
| Reporting ETM Libraries |
| Qualifying Model File Libraries |
| Report Format Options |
| Reporting Logic Library Options |

Contents ix

| | Checking Individual Logic Libraries | 3-57 |
|----|---|--|
| | check_library Reports Report Overview Default Text Report. Reporting Missing Groups Reporting Line Numbers From Library Source Files Specifying a Report in CSV Format Specifying a Report in HTML Format | 3-58 3-58 3-58 3-60 3-61 3-62 3-65 |
| 4. | Library Quality Assurance Flows | |
| | Flows for Timing Models | 4-2 4-2 4-2 4-3 4-4 |
| | Flows for CCS Noise Models | 4-5 4-5 4-6 |
| | Flows for Power Models | 4-6 4-7 4-7 |
| | Flows for UPF Models | 4-8 4-8 4-9 4-9 |
| | Flows for Scaling Libraries | 4-9 |
| | Flows for Multicorner-Multimode Libraries | 4-10 |

Contents x

Preface

This preface includes the following sections:

- About This Guide
- Customer Support

About This Guide

The Library Quality Assurance System User Guide provides information about reading and compiling libraries using the read_lib command, the read_lib library screener checks, generating library reports using the report_lib command, and checking libraries using the check_library command.

Audience

The Library Quality Assurance System User Guide is intended to assist .lib library developers, logic designers, and electronics engineers. The Library Quality Assurance System User Guide is targeted for use with all Galaxy tools.

Related Publications

The Library Quality Assurance System User Guide supports the use of Library Compiler™, SiliconSmart[®], and similar tools. For additional information about the Library Compiler tool, see the documentation on SolvNet at the following address:

https://solvnet.synopsys.com/DocsOnWeb

You might also want to see the other available Library Compiler documentation:

- Library Compiler User Guide describes the Library Compiler software, the lc_shell command syntax, how to build logic libraries and define cells, and how to model timing, signal integrity, and power in logic libraries.
- Synopsys Logic Library Reference Manual provides the syntax of the group statements that identify the characteristics of logic libraries.

Release Notes

Information about new features, changes, enhancements, known limitations, and resolved Synopsys Technical Action Requests (STARs) is available in the *Library Compiler Release Notes* in SolvNet.

To see the Library Compiler Release Notes,

- Go to the Download Center on SolvNet located at the following address: https://solvnet.synopsys.com/DownloadCenter
- 2. Select Library Compiler, and then select a release in the list that appears.

Conventions

The following conventions are used in Synopsys documentation.

| Convention | Description |
|----------------|--|
| Courier | Indicates syntax, such as write_file. |
| Courier italic | <pre>Indicates a user-defined value in syntax, such as write_file design_list.</pre> |
| Courier bold | Indicates user input—text you type verbatim—in examples, such as |
| | <pre>prompt> write_file top</pre> |
| [] | Denotes optional arguments in syntax, such as write_file [-format fmt] |
| | Indicates that arguments can be repeated as many times as needed, such as pin1 pin2 pinN |
| 1 | Indicates a choice among alternatives, such as low medium high |
| Ctrl+C | Indicates a keyboard combination, such as holding down the Control key and pressing C. |
| \ | Indicates a continuation of a command line. |
| 1 | Indicates levels of directory structure. |
| Edit > Copy | Indicates a path to a menu command, such as opening the Edit menu and choosing Copy. |

Customer Support

Customer support is available through SolvNet online customer support and through contacting the Synopsys Technical Support Center.

Accessing SolvNet

SolvNet includes a knowledge base of technical articles and answers to frequently asked questions about Synopsys tools. SolvNet also gives you access to a wide range of Synopsys online services including software downloads, documentation, and technical support.

To access SolvNet, go to the following address:

https://solvnet.synopsys.com

If prompted, enter your user name and password. If you do not have a Synopsys user name and password, follow the instructions to register with SolvNet.

If you need help using SolvNet, click HELP in the top-right menu bar.

Contacting the Synopsys Technical Support Center

If you have problems, questions, or suggestions, you can contact the Synopsys Technical Support Center in the following ways:

- Open a support case to your local support center online by signing in to SolvNet at https://solvnet.synopsys.com, clicking Support, and then clicking "Open A Support Case."
- Send an e-mail message to your local support center.
 - E-mail support_center@synopsys.com from within North America.
 - Find other local support center e-mail addresses at http://www.synopsys.com/Support/GlobalSupportCenters/Pages
- Telephone your local support center.
 - o Call (800) 245-8005 from within North America.
 - Find other local support center telephone numbers at http://www.synopsys.com/Support/GlobalSupportCenters/Pages

1

Reading and Compiling Libraries

You use the read_lib command to load a technology library source file (.lib) into the Library Compiler tool and compile it to the Synopsys database format (.db). The read_lib command automatically performs basic syntax checks before it writes out the compiled library. If a required argument or attribute is missing, or if the syntax is incorrect, the Library Compiler tool issues a warning message or an error message, as applicable.

This chapter includes the following sections:

- Reading In Libraries
- Library Screener Checks
- NLDM Timing Data Screener

Reading In Libraries

The read_lib command loads a technology library source file (.lib) into the Library Compiler tool and compiles it to the Synopsys database format (.db). When you load a .lib file, the Library Compiler tool checks for a Library-Compiler license. If the license is missing, the library is still loaded, but all the functional information is removed; that is, all cells are black boxes and optimization is disabled. If the license is present, the Library Compiler tool releases the license when the read lib command finishes loading the .lib file.

The read_lib command automatically performs basic syntax checks before it writes out the compiled library. If a required argument or attribute is missing, or if the syntax is incorrect, the Library Compiler tool issues a warning message or an error message, as applicable. In addition, the read_lib command automatically performs screener checks for the following data: timing, power, noise, variation-aware, scaling, multicorner-multimode, and IEEE 1801, also known as Unified Power Format (UPF). For more information about the read_lib command screener checks, see "Library Screener Checks" on page 1-4.

To read and compile a library, such as a cmos.lib technology library, run the read_lib command at the Library Compiler prompt, as shown:

```
lc shell> read lib cmos.lib
```

The arguments and options used with the read_lib command are as follows:

filename

Name of the technology library; *filename* is a string.

```
-test_model
```

Specifies a set of one or more Core Test Language (CTL) files as a test model of cells in a library.

```
-imported_jcr jcrfile
```

Specifies the name of the job completion record (JCR) file to be imported. The job completion record file is an ASCII file.

```
-model_type {lvf | ccs_power} model_type_name
```

Specifies a list of model file names. The valid model types are 1vf and ccs_power.

Compiling a Library With CCS Signal Integrity Information

When you compile a library containing CCS noise information with the read_lib command in the Library Compiler tool (after screening data without finding any errors), the Library Compiler tool extracts the required information from the CCS noise data in the library.

Often you only need to screen the CCS noise information in the libraries to see if the data is acceptable. This involves including or excluding the noise compilation. The lc_disable_ccs_noise_extraction environment variable enables you to turn on or off the compilation of CCS noise information.

By default, lc_disable_ccs_noise_extraction is set to 0, which means that the Library Compiler tool screens and extracts CCS noise information in the libraries with the read_lib command.

If $lc_disable_ccs_noise_extraction$ is set to 1 before reading in a library with the read_lib command, the CCS noise information is screened but not extracted into the compiled library database. As a result, the compiled library database does not contain the CCS noise information.

Reading Job Completion Record (JCR) Information

A job completion record (JCR) is a summary of the tasks performed by a Synopsys product during a particular task in a design flow. The job completion record includes information, such as the error and warning messages generated, the number of occurrences of the error and warning messages, and the CPU and memory usage. Other tools can use the job completion record to check the quality of these tasks.

To enable the Library Compiler tool to read, store, and report the job completion record information, set the <code>lc_jcr_enable_read_lib</code> variable to <code>true</code>, as shown. The default is false.

```
prompt> set lc_jcr_enable_read_lib true
```

When you set this variable to true, the Library Compiler tool is enabled to

- Read in the job completion record file of a characterization tool, such as the Liberty NCX or the SiliconSmart tool, and store this information in the .db file.
 - To read in the characterization job completion record file, use the <code>-imported_jcr</code> option with the <code>read_lib</code> command. When you specify the <code>read_lib -imported_jcr</code> <code>jcrfile</code> command, the Library Compiler tool checks if the characterization job completion record file exists and is accessible. If the characterization job completion record file does not exist or is inaccessible, the tool generates an error message before reading in the .lib file.
- Generate its own job completion record file and store it in the .db file.
 - To exclude proprietary information from the Library Compiler job completion record, set the lc_jcr_exclude_proprietary_info variable to true, as shown. The default is false.

```
prompt> set lc_jcr_exclude_proprietary_info true
```

When you set this variable to true, the Library Compiler tool does not include the .lib file path and host name in its own job completion record.

• Report both the characterization and its own job completion record information.

For more information about generating job completion record reports, see Chapter 2, "Generating Library Reports."

Library Screener Checks

The read_lib command automatically performs screener checks for timing, power, noise, variation-aware, IEEE 1801, scaling, multicorner-multimode data and reports a warning message or error message as applicable.

The following sections provide information about the available checks:

- Checks for 10 nm Libraries
- Operating Condition Checks
- On-Chip Variation Checks
- Characterization Configuration Checks
- Driver Waveform Checks
- Timing Arc Sensitization Checks
- Phase-Locked Loop Checks
- Decoupling Capacitor, Filler, and Tap Cell Checks
- Programmable Driver Type Checks
- Statetable Checks
- Scan Cell Checks
- Feedthrough Cell Checks
- Generic Integrated Clock-Gating Cell Checks
- Advanced Low-Power Screener Checks
- Composite Current Source (CCS) Screener Checks
- Advanced CCS Screener Checks
- CCS Signal Integrity Modeling Checks
- CCS Power Modeling Checks

Electromigration Checks

Checks for 10 nm Libraries

The read_lib command performs some specific checks on 10 nm technology libraries. To enable the checks, specify:

lc_shell> set lc_enable_10nm_mode true

The read_lib command checks the numerical values of capacitances including the pin-level capacitance, rise_capacitance, and fall_capacitance attributes and generates the LBDB-954 error message if any of the values is zero. An absolute capacitance of less than 10⁻⁶ units is considered zero.

The exceptions are the following attributes and groups, for which the tool generates the LBDB-954w warning message if any of the capacitance values are zero:

- The receiver_capacitancel_rise, receiver_capacitancel_fall, receiver_capacitance2_rise, and receiver_capacitance2_fall groups in the receiver_capacitance group at both the pin and timing levels.
- The miller_cap_rise and miller_cap_fall attributes in the ccsn_first_stage and ccsn_last_stage groups at both the pin and timing levels.
- A library or cell where the is_macro_cell, is_memory_cell, interface_timing, pad_cell, auxiliary_pad_cell attributes are set to true, or the power_cell_type is macro, or the timing_model_type attribute is specified.
- A library or cell with unconnected pins.

The read_lib command checks the receiver_capacitance group capacitances specified using the following attributes and groups, and generates the LBDB-955 warning message if any of the following rules are not met:

- The values of the pin and timing level receiver_capacitance1_rise and receiver_capacitance1_fall groups must be less than twice the pin-level rise capacitance and fall capacitance attribute values respectively.
- If the rise_capacitance and fall_capacitance attribute values are not defined at the pin level, the values of each of the receiver_capacitancel_rise and receiver_capacitancel_fall groups must be less than twice the pin-level capacitance attribute value.
- The values of the pin and timing level receiver_capacitance2_rise and receiver_capacitance2_fall groups must be less than five times the pin-level rise_capacitance and fall_capacitance attribute values respectively.

• If the rise_capacitance and fall_capacitance attributes are not defined at the pin level, the values of each of the receiver_capacitance2_rise and receiver_capacitance2_fall groups must be less than five times the pin-level capacitance attribute value.

Note:

If the receiver_capacitance1_rise, receiver_capacitance1_fall, receiver_capacitance2_rise, and receiver_capacitance2_fall groups are defined within the timing group of an input pin, their capacitances values are compared against the capacitance attribute value of the input pin.

If the receiver_capacitance1_rise, receiver_capacitance1_fall, receiver_capacitance2_rise, and receiver_capacitance2_fall groups are defined within the timing group of an output pin, their capacitance values are compared against the capacitance attribute value of the related pin. The related pin is defined in the timing group using the related_pin attribute.

The read_lib command checks the Miller capacitances specified using the following attributes and groups, and generates warning messages if any of the following rules are not met:

- Both the miller_cap_rise and miller_cap_fall attribute values defined in the ccsn_first_stage group must be less than the pin-level capacitance attribute value and greater than 10 percent of the capacitance attribute value. Otherwise, the LBDB-955 warning message is generated.
- The ratio of the miller_cap_rise to the miller_cap_fall attribute value must be less than five. Otherwise, the LBDB-956 warning message is generated.

The read_lib command checks driver waveform data and generates the LBDB-957 warning message if any of the following rules is not met:

- The library must have the normalized driver waveform group.
- For a library-level normalized_driver_waveform group, the cell or pin level driver_waveform, driver_waveform_rise, or driver_waveform_fall attribute must be defined.

Note:

The read_lib command checks CCS noise models of pass gates, and does not generate the LBDB-613 error message if you specify only the dc_current group in a ccsn_first_stage Or ccsn_last_stage group.

Operating Condition Checks

The Library Compiler tool checks the operating_conditions group syntax and issues an error message if any of the following conditions occur:

- The operating_conditions group is not defined in a library with PG pins.
- Multiple operating_conditions groups are defined, but the default_operating_conditions attribute is not defined in a library with PG pins.

The Library Compiler tool checks the operating_conditions group syntax and issues a warning message if any of the following conditions occur:

- Only one operating_conditions group is defined in a library with PG pins, a library with rails, or a library without PG pins or rails.
- Multiple operating_conditions groups and a default_operating_conditions attribute are defined in a library with PG pins, a library with rails, or a library without PG pins or rails.

On-Chip Variation Checks

The Library Compiler tool checks the syntax of an on-chip variation (OCV) model and issues an error message if any of the following rules are not met:

- Cross-reference rules
 - o The ocv_derate group referenced by the ocv_derate_group or the ocv_derate_distance_group attributes must be specified in the library or the same cell group.
 - o The ocv_derate group referenced by the default_ocv_derate_group or default_ocv_derate_distance_group attribute must be specified at the library level.
- Template reference rules
 - The ocv_table_template group that is referenced by the ocv_derate_factors group must be specified.
 - o In the ocv_table_template group, the values of variable_1 or variable_2 must be only either path depth or path distance.
 - o If the ocv_table_template group contains both variable_1 and variable_2, the values of variable_1 and variable_2 must be different.
 - o For parametric OCV library models, the ocv_table_template group must contain only variable_1 with the value of path_distance.

Data completion rules

- o If a library contains the ocv_derate_distance_group or default_ocv_derate_distance_group attribute, the library-level distance_unit attribute must be specified.
- o The derate_type, rf_type, and path_type attributes must be specified in the ocv_derate_factors group.

The Library Compiler tool checks the on-chip variation syntax and issues a warning message if any of the following conditions are not met:

- Multiple-groups rules
 - o Each ocv_derate group must have a unique name.
 - If multiple <code>ocv_derate</code> groups have the same name, the group that is last specified overrides the previous ones.
 - o The values of at least one of the rf_type, derate_type, and path_type attributes must be different in different ocv derate factors groups.
 - If multiple ocv_derate_factors groups have identical rf_type, derate_type, and path_type attribute values, the group that is last specified overrides the previous groups.
- Data completion rule
 - o The ocv_arc_depth attribute must be defined in a library where the default_ocv_derate_group or ocv_derate_group attribute is specified.

If the ocv_arc_depth attribute is not defined in the library, the Library Compiler tool uses the default.

Parametric OCV Liberty Variation Format Checks

The Liberty variation format (LVF) syntax enables you to define the cell delay, output transition, and constraint variation at every input slew and load point in the delay, output transition, and constraint tables.

The Library Compiler tool checks the syntax of a parametric on-chip variation (OCV) Liberty variation format (LVF) model and issues an error message if any of the following rules are not met:

Data completion rules

- o If the ocv_sigma_cell_rise or ocv_sigma_cell_fall groups are defined in a timing group, the corresponding NLDM delay, CCS timing, or compact CCS timing must be specified in that timing group.
- o If the ocv_sigma_rise_constraint or ocv_sigma_fall_constraint groups are defined in a timing group, the corresponding NLDM timing constraints must be specified in that timing group.
- o If the ocv_sigma_rise_transition or ocv_sigma_fall_transition groups are defined in a timing group, the corresponding NLDM transition groups must be specified in that timing group.
- o If the ocv_sigma_cell_rise or ocv_sigma_cell_fall groups are defined in a timing group, the table indexes must be identical to the indexes in the NLDM delay, CCS timing, or compact CCS timing specified in that timing group.
- o If the ocv_sigma_rise_constraint or ocv_sigma_fall_constraint groups are defined in a timing group, the table indexes must be identical to the indexes in the NLDM timing constraint specified in that timing group.
- o If the ocv_sigma_rise_transition or ocv_sigma_fall_transition groups are defined in a timing group, the table indexes must be identical to the indexes in the NLDM, CCS, or compact CCS timing transition specified in that timing group.

Data exclusion rules

- o The ocv_sigma_cell_rise or ocv_sigma_cell_fall group must not be specified in a timing constraint arc.
- o The ocv_sigma_rise_constraint or ocv_sigma_fall_constraint group must not be specified in a delay arc.
- o The sigma_type attribute must not be specified in the ocv_sigma_rise_constraint or the ocv_sigma_fall_constraint group.

- o The ocv_sigma_rise_transition or ocv_sigma_fall_transition group must not be specified in a timing constraint arc.
- o The ocv_sigma_rise_transition and ocv_sigma_fall_transition groups must be separately defined for both the early and late values of the sigma_type attribute.

The Library Compiler tool checks the parametric OCV Liberty variation format (LVF) syntax and issues a warning message if the following condition is not met:

• Data completion rule: The sigma_type attribute must be defined in both the ocv_sigma_rise_transition and the ocv_sigma_fall_transition groups.

If the sigma_type attribute is not defined in any of the ocv_sigma_rise_transition and the ocv_sigma_fall_transition groups, the Library Compiler tool assigns the default early_and_late value to the sigma_type attribute.

Characterization Configuration Checks

The Library Compiler tool checks the char_config group syntax and issues an error message if any of the following conditions occur:

- The driver_waveform attribute is defined within and outside the char_config group.
- The unrelated_output_net_capacitance attribute is defined in pin-groups that are not output pins.
- The unrelated_output_net_capacitance attribute is not defined, except for the nldm_delay and nlpm_output characterization models.
- The default_value_selection_method attribute has used the follow_delay method for a characterization model other than the nldm transition model.
- Either the default_value_selection_method attribute, or the default_value_selection_method_rise and default value selection method fall attributes are not defined.
- The merge_selection attribute is not defined, when either the merge_tolerance_abs attribute or the merge_tolerance_rel attribute is defined.
- The char_config group is defined for a library that includes a three-state cell, but the three_state_disable_measurement_method attribute is not defined at the library level.
- The three_state_disable_measurement_method attribute is defined as current, but
 the three_state_disable_current_threshold attribute is not defined at the library
 level.

- The three_state_disable_measurement_method attribute is defined as voltage, but the three_state_disable_monitor_node attribute is not defined at the library level.
- The char_config group is defined for a library that includes a three-state cell, but the three state cap add to load index attribute is not defined at the library level.
- The char_config group is defined, but the ccs_timing_segment_voltage_tolerance_rel is not defined at the library level.
- The char_config group is defined, but the ccs_timing_delay_tolerance_rel attribute is not defined at the library level.
- The char_config group is defined, but the ccs_timing_voltage_margin_tolerance_rel attribute is not defined at the library level.
- The char_config group is defined, but the CCS receiver capacitance attributes are not defined at the library level.
- The values of the CCS receiver capacitance attributes are greater than 100.0 or less than 0.0.
- The char_config group is defined, but the input capacitance attributes are not defined at the library level.
- The values of the input capacitance attributes are greater than 100.0 or less than 0.0.

The Library Compiler tool checks the <code>char_config</code> group syntax and issues a warning message if any of the following conditions occur:

- The driver_waveform attribute is not defined with the all characterization model in the library.
- The driver_waveform attribute is defined at the library level, and the normalized_driver_waveform group is defined without the driver_waveform_name attribute. In this case, the normalized_driver_waveform group is ignored, and not stored in the .db file.

Driver Waveform Checks

The Library Compiler tool checks the normalized_driver_waveform table data at the library level and cell level as described in the following sections.

Library-Level Checks

The Library Compiler tool checks the normalized_driver_waveform table data at the library level and issues a warning or error message if any of the following conditions occur:

- If multiple driver waveform tables are defined and the driver_waveform_name values are the same. In this case, only the last name is retained and the Library Compiler tool issues a warning message. Other tables with the same driver waveform name are ignored and are not stored in the .db file.
- If normalized voltage values in index_2 are not monotonically increasing in the range of [0, 1]. If any value goes beyond this range, the Library Compiler tool issues an error message. If there are not enough start and endpoints in the waveform (at least one point between 0 ~ 0.05 and 0.95 ~ 1.0), the Library Compiler tool issues a warning message.
- If the time values for a specific input slew are not monotonically increasing and not overlapping.

Cell-Level Checks

The Library Compiler tool checks the normalized_driver_waveform table data at the cell level and issues a warning message if any of the following conditions occur:

- If there are not enough start and endpoints in the waveform (at least one point between 0 ~ 0.05 and 0.95 ~ 1.0).
- More than one common driver waveform table (a table without a
 driver_waveform_name) is defined in the library. In this case, only the last table is
 retained. The other tables are ignored and not stored in the .db file.
- More than one normalized_driver_waveform table with the same name is defined. In this case, only the last table is retained. The other tables are ignored and not stored in the .db file.
- If multiple normalized_driver_waveform templates are specified without the driver_waveform_name attribute to identify the normalized_driver_waveform template.

The Library Compiler tool checks the normalized_driver_waveform table data at the cell level and issues an error message if the following conditions occur:

- The normalized_driver_waveform table uses a nonexistent lu_table_template or uses the wrong lu_table_template where the variable_1 and variable_2 values are not equal to the input_net_transition and normalized_voltage.
- The index_2 values (the normalized voltage) are not in monotonically increasing order, in the range of [0, 1].
- Any index_2 value goes beyond the range of [0, 1].
- For a specific input slew, if the time values are not in monotonically increasing order or there is overlapping between the time values.
- The driver_waveform_name referred by the driver_waveform, driver_waveform_rise, and driver_waveform_fall attributes is not predefined.

Timing Arc Sensitization Checks

The Library Compiler tool checks sensitization information and reports warnings and errors as described in the following sections.

Sensitization Group Checks

The Library Compiler tool issues an error message if any of the following conditions occur in the sensitization group:

- No pin_names attribute is defined.
- The pin names attribute is not declared first in the group.
- There is a duplicate pin name in the pin names attribute.
- No vector attribute is defined.
- The vector id value in the vector attribute is less than zero.
- The vector_id value in the vector attribute is duplicated in the sensitization group.
- The number of elements in vector_string is different from the number of arguments in the pin_names attribute.

Cell-Level Checks

The Library Compiler tool issues an error message if any of the following conditions occur in a cell group specified with sensitization information:

- The number of pins in the pin_name_map attribute is different from the number of arguments in the sensitization master's pin names.
- The pin name in the pin_name_map attribute is an undefined pin name in the current cell.
- There is a duplicate pin name in the pin_name_map attribute.
- If only the sensitization_master attribute is defined, but no pin_name_map attribute is defined, and the pin name in the pin_names attribute is undefined in the current cell.

Timing-Level Checks

The Library Compiler tool issues an error message if any of the following conditions occur when reading the timing group in a cell with sensitization information:

- There are wave_rise and wave_fall attributes found in the timing group but no sensitization master attribute is defined either in the timing arc or in the cell.
- The pin name for wave_rise and wave_fall is undefined in the current cell. The priority for getting pin names for wave_rise and wave_fall in the timing arc is determined by the following order:
 - 1. The pin_name_map attribute in the current timing arc.
 - 2. The pin names of the sensitization master attribute in the current timing arc.
 - 3. The pin name map definition in the current cell.
 - 4. The pin names of the sensitization_master attribute in the current cell.
- The pin_name_map attribute is defined in the timing group and the number of pins in the attribute is different from that in the sensitization master. When you select a sensitization master group reference, higher priority is given to the sensitization_master group defined under the current timing group rather than the sensitization_master group specified at the cell level.
- Any vector ID in wave_rise and wave_fall is not defined in the master sensitization group.
- The vector ID number in wave rise and wave fall is less than 2.

- The wave_rise_sampling_index and wave_fall_sampling_index value is less than zero or greater than or equal to the wave_rise and wave_fall size.
- The number of arguments in wave_rise_timing_interval and wave_fall_timing_interval is less than 1 or greater than or equal to the wave_rise and wave_fall size.

Phase-Locked Loop Checks

The Library Compiler tool issues an error message if any of the following conditions are not met:

- If the pin-level is_pll_reference_pin attribute is specified, it must be set to true on an input pin.
- If the pin-level is_pll_feedback_pin attribute is specified, it must be set to true on an input pin.
- If the pin-level is_pll_output_pin attribute is specified, it must be set to true on an output pin.
- Only one of the following attributes at the most can be set to true in a pin group: is_pll_reference_pin, is_pll_feedback_pin and is_pll_output_pin.
- If the cell-level is_pll_cell attribute is set to true, the cell group must contain only one phase-locked loop reference pin and only one phase-locked loop feedback pin. However it can contain one or more phase-locked loop output pins.

If the cell-level is_pll_cell attribute is not set to true, the pin-level is_pll_reference_pin, is_pll_feedback_pin and is_pll_output_pin attributes are ignored and the Library Compiler tool issues a warning message.

Decoupling Capacitor, Filler, and Tap Cell Checks

The Library Compiler tool performs the following checks on decoupling capacitor, filler, and tap cells. If the conditions are not met, the Library Compiler tool issues an error message.

- Only one of the following attributes can be set to true in a given cell: is_decap_cell, is_filler_cell, is_tap_cell
- Tap cells must have power and ground pins only.

Programmable Driver Type Checks

The Library Compiler tool checks the programmable driver type syntax and quits with an error if any of the following conditions are not met:

- The function string of any programmable function must be mutually exclusive within a pin.
- The function string of any programmable function must only contain input or inout pins.
- Either a nonprogrammable driver type using the old driver_type attribute or a programmable driver type function can be specified, but not both.
- The cell where the programmable driver type functions are defined must be a pad cell.
- The pin on which pull_up_function or pull_down_function is defined must be an input, output, or inout pin.
- The pin on which a bus_hold_function is defined must be an inout pin.
- The pin on which open_drain_function, open_source_function, resistive_function, resistive_0_function, or resistive_1_function is defined must be an output or inout pin.

Statetable Checks

In addition to checking for syntax errors, the Library Compiler tool checks for the following errors in statetable groups:

- An input that is not functionally required by any of the internal nodes
- An internal node that is purely combinational (that is, the node has no N)
- L/H or H/L present in the output without any L/H or H/L in the inputs
- An input or an internal node name in the statetable that is the same as another input or internal node name in the statetable
- Overlapping entries and unspecified entries, which cause warnings

In pin groups, the Library Compiler tool checks for the following errors:

- A functionally related input that is explicitly defined as don't care (-) in the input_map attribute
- Too many names defined in the input_map attribute
- An internal node name in the input_map attribute that does not correspond to the current port name, which results in a warning

- An internal_node attribute that does not match any statetable internal node name
- Ports that have missing or illegal attributes
- An input port defined as an internal node in the input_map attribute
- · Specified internal pins that do not affect any outputs, which results in a warning
- Inclusion of illegal ports in the state_function expression; illegal ports are outputs without an internal node attribute and inouts without three state attributes
- Not having any output with an internal node attribute

Scan Cell Checks

The Library Compiler tool checks scan cells as described in the following sections.

test_cell Group Checks

The Library Compiler tool checks the pin groups in a test_cell group of a scan cell, and reports an error if the following rules are not met:

- Each pin in the cell group has a corresponding pin with the same name in the test_cell group.
- The pin group only includes the direction, function, test_output_only, and signal_type attributes. The pin group does not include timing, capacitance, fanout, or load information.
- Input pins either have a signal_type attribute or are referenced in an ff, ff_bank, latch, or latch_bank group.
- An output pin has either a function attribute or a signal_type attribute, or both.

Scan Cell Timing Arc Checks

The Library Compiler tool checks the timing arc consistency for the clock or enable pins, that have the signal_type attribute, in the test_cell group of the scan cells, and issues an error message if the following conditions are not met:

- For a latch group with an active-high enable pin, the corresponding timing arcs are modeled only by the setup_falling, hold_falling, recovery_falling, removal_falling, skew_falling, and rising_edge values of the timing_type attribute. Specifically,
 - o The timing arc, from the enable pin to the data pin, is modeled by the setup_falling and hold falling values.

- o The timing arc, from the enable pin to the output pin, is modeled by the rising_edge value.
- For a latch group with an active-low enable pin, the corresponding timing arcs are
 modeled only by the setup_rising, hold_rising, recovery_rising,
 removal_rising, skew_rising, and falling_edge values of the timing_type
 attribute. Specifically,
 - o The timing arc, from the enable pin to the data pin, is modeled by the setup_rising and hold rising values.
 - o The timing arc, from the enable pin to the output pin, is modeled by the falling_edge value.
- For a ff group with an active-high clock pin, the corresponding timing arcs are modeled only by the setup_rising, hold_rising, recovery_rising, removal_rising, skew_rising, and rising_edge values of the timing_type attribute. Specifically,
 - o The timing arc, from the clock pin to the data pin, is modeled by the setup_rising and hold_rising values.
 - o The timing arc, from the clock pin to the output pin, is modeled by the rising_edge value.
- For a ff group with an active-low clock pin, the corresponding timing arcs are modeled only by the setup_falling, hold_falling, recovery_falling, removal_falling, skew_falling, and falling_edge values of the timing_type attribute. Specifically,
 - o The timing arc, from the clock pin to the data pin, is modeled by the setup_falling and hold_falling values.
 - The timing arc, from the clock pin to the output pin, is modeled by the falling_edge value.

Multibit Scan Cell Checks

The Library Compiler tool checks multibit scan cells, and reports an error for the following conditions:

- A multibit scan cell does not have the bundle or bus output pins.
- The function attribute is on a single-bit output pin of the multibit scan cell.

Checks for Multibit Scan Cells With Internal Scan Chains

The Library Compiler tool checks the multibit scan cells with internal scan chains, and reports errors if the following conditions are not met:

- The scan_start_pin attribute must be specified in a bus or bundle group where the direction attribute value is either inout or output.
- The scan_start_pin attribute must be specified in a cell where a single-bit pin (not part of a bus or bundle) has the signal_type attribute set to test_scan_in, test_scan_out, Or test_scan_out_inverted.
- The single_bit_degenerate attribute must be specified in a cell where the bus or bundle group includes the scan_start_pin attribute.
- The pin specified in the scan_start_pin attribute must be a pin of the bus or bundle group. The pin must be the first or last bit of the bus or bundle.
- The scan_start_pin attribute must be specified in the same bus or bundle group where the scan_pin_inverted attribute is specified.

Scan-Enabled LSSD Cell Checks

The Library Compiler tool checks various types of scan-enabled LSSD cells, and reports errors when the following conditions are not met:

- The output pin timing arcs related to the test_scan_clock_b signal-type, are grouped to the slave latch.
- The timing arcs related to the clock or enable pins other than the output pin, that is, the test_scan_clock_a, test_scan_clock_b, test_scan_clock, and test_clock signal types, are grouped to the master latch.
- Timing arc consistency is checked on the master- and slave-latch groups separately.

Generic Integrated Clock-Gating Cell Checks

The Library Compiler tool checks the syntax of generic integrated clock-gating cells, and issues an error message if the following rules are not met:

- The clock_gating_integrated_cell attribute must not be set. The Library Compiler tool infers the clock-gating structure of the cell based on the values of the latch group and the function attribute.
- The pin is active high attribute must not be set.

• The clock_gate_reset_pin attribute must not be set for the latch_posedge_postcontrol generic integrated clock-gating cell. The Library Compiler tool infers these values based on the pins.

The Library Compiler tool checks the syntax of generic integrated clock-gating cells, and issues a warning when the following conditions occur:

- The generic integrated clock-gating cell is not of a specific type.
- The generic integrated clock-gating cell includes a flip-flop.

Advanced Low-Power Screener Checks

The following sections describe the types of checks that the read_lib command performs for low-power library cells:

- PG Pin Library Checks
- Partial PG Pin Cell Checks
- Feedthrough Cell Checks
- Level-Shifter Cell Checks
- Isolation Cell Checks
- Clamp Function Checks
- Internal Isolation Checks for Macro and Pad Cells
- Switch Cell Checks
- Retention Cell Checks
- Always-On Cell Checks
- Antenna-Diode Cell Checks

PG Pin Library Checks

The Library Compiler tool issues an error message if the following conditions occur when you are modeling a standard cell using the power and ground pin syntax:

- A pg_pin group does not have the voltage_name attribute. This error is not generated for a level-shifter cell not powered by the switching domains.
- If the voltage_map complex attribute is defined at the library level and all cells in the library do not have the pg_pin groups defined for all cells.
- If the voltage_map complex attribute is specified inside the operating conditions group.
- If you do not have at least one power pin and one ground pin in a cell modeled using the power and ground pin syntax.
- If more than one user_pg_type name is specified for a power and ground pin.
- If physical_connection is only associated with the power and ground pins of the following predefined bias types: pwell, nwell, deepnwell, deeppwell.
- If the related_bias_pin attribute value in the pg_pin and signal pin group is not a valid pg_pin power and ground pin type.

• If the pg_pin power type is not correctly associated with a nwell bias power and ground pin and the pg_pin ground type is not correctly associated with a pwell bias power and ground pin.

Note:

This rule does not apply to silicon-on-insulator (SOI) cells.

 If the association between the power and ground pin and the bias pin in the signal pin is not correct.

The Library Compiler tool issues a warning message if the following conditions occur when you are modeling a standard cell using the power and ground pin syntax:

If only one pwell or nwell bias pin is added to any functional cell.

Bias PG Pin Checks

The Library Compiler tool checks the syntax of the insulated bias PG pins with the following rules, and reports error messages if they are not met.

- The is_insulated and tied_to attributes must be defined only in a bias pg_pin group, that is, a pg_pin group where the pg_type attribute is set to pwell, nwell, deeppwell, or deepnwell.
- When both the is_insulated and the tied_to attributes are defined in a bias pg_pin group, the PG pin direction must be internal.
- When both the is_insulated and the tied_to attributes are defined in a bias pg_pin group, the physical_connection attribute must not be defined.
- The voltage_map attribute value of the insulated bias PG pin must match the voltage_map attribute value of the PG pin it is tied to.

When the is_insulated attribute is defined and the tied_to attribute is not defined in an insulated bias PG pin, the Library Compiler tool generates a warning message and the cell is marked with the dont_use and dont_touch attributes.

Partial PG Pin Cell Checks

With the exception of ETM cells, the Library Compiler tool checks cells with partial PG pins and issues an error message if the following conditions are not met.

- A cell must comply with the primary PG requirement principle, meaning that a cell is treated as a violation if it contains the following information but does not have at least one power and one ground PG specified in the library:
 - o Functional cell modeling information, including function or state_function in an ff, ff_bank, latch, latch_bank, or a statetable group to model the cells function. (Tied-off cells do not need to meet this requirement.)

- Power data, including cell leakage power information defined in the cell_leakage_power attribute and the leakage_power group; internal power in the pin group; or CCS power models, including leakage current tables and dynamic current tables.
- o Noise data, including any cell noise information.
- o Timing data, including any cell timing information.
- o Macro and analog IP cell information, including cells that specify the is_macro_cell attribute or the power cell type attribute set to macro.

Feedthrough Cell Checks

The Library Compiler tool checks the syntax of multipin feedthroughs, and issues error messages if the following rules are not met:

- The short attribute pin-name list must include at least two pin names.
- The related_power_pin or the related_ground_pin attribute must not be specified for feedthrough pins listed using the short attribute.

Level-Shifter Cell Checks

The Library Compiler tool checks the conditions of level-shifter cells and issues an error message if any of the following conditions are not met:

- The data input and output pins cannot be related to the same power pin.
- The level_shifter_type, input_voltage_range, output_voltage_range, and std_cell_main_rail attributes must be specified only in a level-shifter cell that has the is level shifter attribute set to true.
- The std cell main rail attribute must satisfy the following properties:
 - The attribute must be specified as the related_power_pin value of one of the level-shifter signal pins. This rule does not apply to a level-shifter cell that is not powered by the switching domains.
 - o The attribute must be defined in a primary_power power and ground pin.
- The input_voltage_range and output_voltage_range attributes should always be defined together.
- The input_voltage_range and output_voltage_range lower_bound value must be less than or equal to the upper_bound value, as shown:

```
input_voltage_range (1.0, 2.0);
```

- The level_shifter_data_pin pin-level attribute can appear only in a level shifter indicated by the is_level_shifter attribute.
- A pin with the alive_during_power_up attribute must also have the isolation cell data pin or the level shifter data pin attribute set to true.
- The input_voltage_range and output_voltage_range values must be consistent with the type of level shifter.

In the following example,

```
cell level_shifter_cell_name) {
  is level shifter : true;
  level shifter type : level shifter type value;
/* input_voltage_range and output_voltage_range can be
specified at the pin level, the cell level, or in both places */
  input_voltage_range (float11min, float12max);
  output voltage range( float21min, float22max);
  /* The minimum lower bound for the input_voltage_range
  attributes for all input pins, and for the cell itself, is float11,
  and the maximum upper bound is float12 */
  pin(input_pin_name) {
        direction : input;
        input_voltage_range ( float11 , float12);
/* The minimum lower bound for the output voltage range
attributes for all output pins, and the cell itself, is float21, and
the maximum upper bound is float22 */
   pin(output pin name) {
        direction : output;
        output_voltage_range (float21, float22);
 }
```

The tool must ensure that the following constraints are met:

- o If the level_shifter_type value is HL, then float12 cannot be less than or equal to float21.
- o If the level_shifter_type value is LH, then float11 cannot be greater than or equal to float22.
- The value specified in float11 cannot be greater than float12.
- The value specified in float21 cannot be greater than float22.

- The level_shifter_enable_pin pin-level attribute can be defined only on an input pin.
- The number of input pins must be equal to the number of output pins.
- If enable pins (with the level_shifter_enable_pin attribute) exist, the number of enable pins must also be equal to the number of output pins.
- Each of the input pins should define the input_signal_level value or the related_power_pin and related_ground_pin as a pair, or both. Similarly, the output pins should define the related power pin and related ground pin value as a pair.
- The input_signal_level value of the data input pin and output_signal_level value of the output pin should be different.

This also applies if the related_power_pin and the related_ground_pin attributes only have been specified. In this case, the related_power_pin value of the input side cannot be equal to the related_power_pin value of the output pin.

The Library Compiler tool does not check or issue error messages regarding the following:

- The input_signal_level value of the enable input pin against the input_signal_level value of the data input pin, the output_signal_level value of the output pin, or the related_power_pin and related_ground_pin pairs that are specified on the input and the output pin.
- The power and ground pin associations of the enable input pin against the power and ground pin associations of the data input pin or the power and ground pin associations of the output pin.
- The cell-level input_voltage_range and output_voltage_range attributes and pin-level input_voltage_range and output_voltage_range attributes are mutually exclusive. In other words, you can specify the input_voltage_range and output_voltage_range attributes both at the cell level and at the pin level. If you do this, the attributes at the pin level have higher priority over those specified at the cell level.

Note:

The cell-level and pin-level input_voltage_range and output_voltage_range attributes are optional in any level-shifter cell.

Isolation Cell Checks

The Library Compiler tool checks the conditions of isolation cells and issues an error message if any of the following conditions are not met.

• The isolation_cell_data_pin and isolation_cell_enable_pin pin-level attributes can only appear in a isolation cell identified by the cell-level is_isolation_cell simple attribute.

- The isolation_cell_data_pin and isolation_cell_data_pin pin-level attributes can only be specified on an input pin.
- A pin with the alive_during_power_up attribute must also have the isolation cell data pin or the level shifter data pin attribute set to true.
- An isolation cell must have at least one enable pin and one data pin.
- The related_power_pin and related_ground_pin information should be specified on the input and output pins.

Note:

The Library Compiler tool issues an error message if the values of the power pin's associations on the input data pin and output pin are different from each other.

The Library Compiler tool does not check or issue error messages regarding the following:

- The power and ground pin associations of the enable input pin against the power and ground pin associations of the data input pin or the power and ground pin associations of the output pin.
- If both the is_level_shifter and is_isolation_cell attributes (set to true) are specified on the cell.

The Library Compiler tool checks the conditions of isolation cells with partial power down modeling and issues an error message if any of the following conditions are not met.

- All the following partial power down conditions must be true:
 - o The alive_during_partial_power_down attribute must be set to true on the input pin whose related PG pin (with isolation_cell_enable_pin: true) has the permit_power_down attribute set to true.
 - O The alive_during_partial_power_down attribute must be set to true on the output pin and the permit_power_down attribute on the related PG pin must also be set to true.
 - One or more power and ground pins must have the permit_power_down attribute set to true.
- An input pin can have the alive_during_partial_power_down attribute only when it also has the isolation_cell_enable_pin attribute.
- An output pin with the alive_during_partial_power_down attribute must have the corresponding function and power_down_function attributes.

The Library Compiler tool checks the conditions of clock-isolation cells and issues an error message if any of the following rules are not met.

• Only one input pin must have the <code>clock_isolation_cell_clock_pin</code> attribute set to true.

- Only one input pin must have the isolation_cell_enable_pin attribute set to true.
- An input pin cannot have both the isolation_cell_enable_pin and clock isolation cell clock pin attributes set to true.

Clamp Function Checks

The Library Compiler tool checks the clamp function attributes (clamp_0_function, clamp_1_function, clamp_z_function, clamp_latch_function, and illegal_clamp_condition) and issues an error message if any of the following conditions are not met.

- The clamp function attributes must be specified only in the output and inout pins, and not in the input pins.
- The Boolean conditions of the clamp function attributes must be mutually exclusive.
- The clamp function attributes must be functionally consistent with the output pins where they are defined.
- The Boolean condition of the clamp function attributes must include the pin with the level_shifter_enable_pin attribute (for enable level-shifter cells) or the isolation cell enable pin attribute (for isolation cells).

Internal Isolation Checks for Macro and Pad Cells

The Library Compiler tool checks the following conditions for cells with isolation and issues an error message if they are not met:

- The is_isolated attribute is used on pins, buses, and bundles of macro cells and pad
 cells to identify internally isolated pins. The is_isolated attribute cannot be defined for
 pins, buses, and bundles of other type of cells.
- The is_isolated attribute cannot be defined in the pin, bus, or bundle group where the always_on attribute is already defined. This is because the always_on pins cannot be floating pins.
- The Boolean expression of the isolation_enable_condition attribute includes pins, buses, or bundles that have the is isolated attribute.

The Library Compiler tool checks the following conditions for cells with internal isolation and issues a warning for the following conditions:

• The isolation_enable_condition attribute is defined on pin, bus, or bundle groups. However, the is_isolated attribute is not set to true for these groups. The Library Compiler tool issues a warning and automatically sets the is_isolated attribute to true for these groups.

• The isolation_enable_condition attribute is defined on the output pin group. The Library Compiler tool issues a warning that the isolation_enable_condition attribute is ignored by Synopsys tools.

The Library Compiler tool checks the following conditions for cells with internal PG pins, and issues an error message if they are not met:

- The pg_function attribute must be specified on the internal PG pins of only a macro and fine-grain switch cell.
- Each internal PG pin of a cell must have the pg_function attribute.

Note:

To enable this check, set the <code>lc_derived_pgpin_must_have_pg_function</code> variable as follows:

lc_shell> set lc_derived_pgpin_must_have_pg_function true

The default is false.

The direction attribute must not be set to input on internal PG pins of a cell.

Switch Cell Checks

The Library Compiler tool checks switch cells and issues an error message if any of the following conditions are not met. The read_lib command sets the switch cell with the dont_use attribute.

• The switch function can contain only switch pins whose input pin (identified by the switch_pin attribute) is set to true. (The function attribute can also contain switch pins for a coarse-grain switch cell.)

Note:

The Library Compiler tool does not check whether timing is modeled by the composite current source (CCS) timing or the nonlinear delay model (NLDM) timing, and whether power is modeled by the CCS or NLDM power.

- Fine-grain cells must have both the switch_function and pg_function attributes on the internal PG pin.
- You can specify the switch_function and pg_function attributes of PG pins only when the pg_type is either internal power or internal ground.
- The Boolean expression of the switch_function attribute in a fine-grain or coarse-grain switch cell can include only input or inout signal pins.
- All the signal pins defined in the Boolean expression of the switch_function attribute should have the switch_pin attribute set to true.

- The Boolean expression of the pg_function attribute in fine-grain or coarse-grain switch cells must only have power or ground PG pins.
- The pg_type attribute of PG pins in pg_function can only be one of the following values: primary power, primary ground, backup power, Of backup ground.

Coarse-Grain Switch Cell Checks

A coarse-grain switch cell must satisfy the following rules:

- The switch_cell_type attribute must be specified with the coarse_grain value.
- The switch_function and pg_function attributes must be defined on the output or inout PG pin.
- The switch_function attribute must be defined to identify the control logic of its switch pins.
- · It must have at least one switch pin.
- It must have at least one controlled power and ground pin and one regular power and ground pin (that is, a virtual VSS power and ground pin and a VSS power and ground pin, or a virtual VDD power and ground pin and a VDD power and ground pin). Each of these output power pins must have a pg_function Boolean expression containing input power pins.
- The pg_function attribute must contain only the input power and ground pins.
- The related_switch_pin value can be either an internal pin or a switch pin. If the switch_pin attribute is set to true within a pin, it is identified as a switch pin of the cell. If the direction attribute is set to internal within a pin group, it is identified as an internal pin of the cell. It is permitted to have the related_pin value within an internal pin in a valid switch pin of the cell.

The Library Compiler tool checks coarse-grain multithreshold-CMOS models and reports a warning message if any of the following conditions occur:

- A negative conductance from an I-V curve is calculated.
- The largest conductance value that is calculated across all input voltage and output voltage indexes is zero. If the value is zero, the Library Compiler tool changes the value to the default conductance value of 0.01.
- At any input voltage, as the output voltage increases, the conductance does not decrease monotonically.

Retention Cell Checks

The Library Compiler tool issues an error message if any of the following conditions are not met:

- The retention_condition group cannot be specified on a cell missing the cell-level retention_cell attribute, that is, the retention_condition group must be only specified for retention cells.
- The number of pins defined by the reference_pin_names variable must match the number of pins defined by the reference_input attribute; there is no don't care concept in this model.
- The pin name specified by the reference_input attribute must be a valid pin, either an input, internal, or inout pin.
- The node name specified by the function attribute must match either the variable1 or the variable2 variable in the ff,latch, ff_bank, or latch_bank group.
- The variable in the ff, latch, ff_bank, or latch_bank group must have a unique name within a cell.
- A function attribute must have only one flip-flop or latch variable if any of the ff,latch, ff_bank, or latch_bank groups includes a reference_pin_names variable.
- The primary power and ground pins of the retention cell must be specified when the required_condition attribute in the retention_condition group is defined.
- A cell that includes the retention_pin complex attribute specified on any signal pins of the cell must include the cell-level retention_cell attribute.
- The retention_pin attribute must be specified on an output pin.
- If a pin does not include the retention_pin attribute, the inclusion of any of the following attributes is not permitted:
 - o save_action
 - O restore_action
 - o save condition
 - o restore_condition
 - o restore_edge_type
- If a pin includes the retention_pin attribute and the pin_class value is save, the following attributes are not allowed:
 - o restore action
 - o restore_condition

- o restore_edge_type
- If a pin includes the retention_pin attribute and the pin_class value is restore, the following attributes are not allowed:
 - o save action
 - o save_condition
- The clock_condition, preset_condition, and clear_condition groups cannot be specified if either the retention_cell attribute or a ff or latch group is missing.
- If a pin includes the retention_pin attribute and the pin_class value is either save or save restore, the following attributes must be included:
 - o save_action
 - o save condition
- If a pin includes the retention_pin attribute and the pin_class value is either restore or save_restore, the following attributes must be included:
 - o restore_action
 - o restore condition
 - o restore_edge_type
- If the restore_edge_type attribute is required because the pin_class value is either restore or save_restore, but it is not specified, it defaults to trailing. See "Mapping Rules to Disable the State Value of the retention_pin Attribute" on page 1-32 for the default values for missing save_action and restore_action attributes.
- Consistency checks are performed for the save_action, restore_action, and retention_pin attributes, as described in "Mapping Rules to Disable the State Value of the retention_pin Attribute" on page 1-32.

Note:

The retention_pin and power_gating_cell attributes cannot be specified in the same cell due to incompatibilities between the old and new syntax.

Mapping Rules to Disable the State Value of the retention_pin Attribute

Table 1-1 highlights the mapping rules to disable the state value for the retention_pin attribute for different restore_action and restore_edge_type attribute values.

Table 1-1 Mapping Rules for restore_action

| restore_action | restore_edge_type | Disable value (in retention_pin attribute) |
|----------------|-------------------|--|
| L | leading, trailing | 1 |
| Н | leading, trailing | 0 |
| R | leading | 0 |
| F | leading | 1 |
| R | trailing | 1 |
| F | trailing | 0 |
| R/F | edge_trigger | Any (N/A) |

Table 1-2 highlights the mapping rules to disable the state value for the retention_pin attribute for different save_action attribute values.

Table 1-2 Mapping Rules for save_action

| save_action | Disable value (in retention_pin attribute) |
|-------------|--|
| L, R | 1 |
| H, F | 0 |

The Library Compiler tool issues a warning message if any of the following conditions are not met:

- The Boolean expression of the required_condition attribute in the retention_condition group must only have pins marked with the retention_pin attribute or input signal pins powered by backup_power or backup_ground pins.
- For a two-pin retention cell, the save control pin logic in the required_condition attribute in the retention_condition group must be the disable value.

• For a single-pin retention cell, the save-restore control pin logic in the required_condition attribute in the retention_condition group must be the enable value.

Zero-Pin Retention Cell Checks

The tool checks the syntax of a zero-pin retention register cell and issues an error message if the following condition is not met:

• The retention_pin attribute must not be specified on any of the signal pins, in particular the clock pins.

The tool checks the syntax of a zero-pin retention register cell and issues warning messages if any of the following conditions are not met:

- The cell must have a live-slave latch.
- The cell must have a clock signal.
- The retention_condition group must be specified and the required_condition attribute must be specified in this group. Otherwise, the tool marks the cell as a black box.
- The pins specified in the Boolean expression of the required_condition attribute in the retention_condition group must be input signal pins powered by the backup_power or backup_ground pins.
- The clock pin logic in the Boolean expression of the required_condition attribute in the retention condition group must be the disable value for the alive latch.
- The asynchronous preset or clear pin logic in the required_condition attribute in the retention_condition group must be the inactive value for the alive latch.

Multibit Retention Scan Cell Checks

The Library Compiler tool checks multibit retention scan cells and reports warning messages when the following rule is not met:

• The multibit retention scan cell must be modeled with only one pair of sequential (ff, latch) groups. For multibit pin mapping, the reference_input attribute must be used.

Always-On Cell Checks

The Library Compiler tool generates an error if a signal pin specified with the always_on attribute in an always-on cell is not related to a backup power supply type of power and ground pin. However, it is acceptable if the ground is a primary ground pin or a backup ground pin.

The Library Compiler tool generates an error if a cell is identified as always-on with the always_on attribute, but the pin's related_power_pin attribute does not specify a backup power pin or a backup ground pin.

Antenna-Diode Cell Checks

The Library Compiler tool checks the following rules for antenna-diode cells and issues errors if any of the rules are not met:

- If the antenna_diode_type attribute is specified at the cell level, the cell must have only one data pin with the direction attribute set to either input or inout.
- If the antenna_diode_type attribute is set to power_and_ground at both the cell and pin levels, the related_power_pin and related_ground_pin attributes must be specified for the data pin.
- If the antenna_diode_type attribute is set to power at both the cell and pin levels, the related_power_pin attribute must be specified for the data pin.
- If the antenna_diode_type attribute is set to ground at both the cell and pin levels, the related_ground_pin attribute must be specified for the data pin.
- If the antenna_diode_type attribute is specified only at the pin level, the cell must be a macro cell and the direction attribute of the data pin must be set to either input or inout.

Note:

If the antenna_diode_type attribute is not specified for the antenna-diode cell, the Library Compiler tool does not issue a warning or an error message.

Composite Current Source (CCS) Screener Checks

The following sections describe the types of checks that the read_lib command performs for CCS libraries:

- CCS Driver Model Checks
- Two-Segment Receiver Capacitance Model Checks
- Current Polarity and Full Voltage Swing Checks

CCS Driver Model Checks

The following rules apply to composite current source driver models:

- The variable lists in the <code>output_current_template</code> referred to in the <code>vector</code> group must include only <code>input_net_transition</code>, <code>total_output_net_capacitance</code>, and <code>time</code>.
- The index_1, index_2, and index_3 variables are required in the lookup tables that reference output_current_template; however, they are optional in output_current_template.
- · For half-unate sequential timing arcs,
 - o If the timing_type attribute is specified as rising_edge and the timing_sense attribute is specified as positive_unate, only the output_current_rise group is required.
 - o If the timing_type attribute is specified as falling_edge and the timing_sense attribute is specified as positive_unate, only the output_current_fall group is required.
 - o If the timing_type attribute is specified as rising_edge and the timing_sense attribute is specified as negative_unate, only the output_current_fall group is required.
 - o If the timing_type attribute is specified as falling_edge and the timing_sense attribute is specified as negative_unate, only the output_current_rise group is required.

For all timing arcs that are not half-unate, <code>output_current_rise</code> and <code>output_current_fall</code> must be defined in a pair. Otherwise, the Library Compiler tool issues an error message. It is permitted to define only <code>output_current_rise</code> or <code>output_current_fall</code> inside the <code>timing</code> group for half-unate arcs.

• The output_current_rise and output_current_fall groups can coexist with other delay tables in the timing group.

- If more than one output_current_rise or output_current_fall group is defined in a timing group, only the last group defined is used.
- Inside each output_current_rise or output_current_fall group, reference_time must be the same for each load of an input net transition value.
- In the vector group, the indexes for input_net_transition and total_output_net_capacitance can define only one value each. The Library Compiler tool issues an error message if output_current_rise and output_current_fall vectors do not fully fill the entire input_net_transition and total_output_net_capacitance two-dimensional table.

For every input_net_transition and total_output_net_capacitance pair, there must be a current time vector. The same value of load points should be specified for each slew. Otherwise, the Library Compiler tool issues an error message.

- For output or inout pins,
 - o The maximum value of the input_net_transition index of each CCS driver capacitance model must be greater than the max_transition attribute value.
 - o The maximum value of the total_output_net_capacitance index of each CCS driver capacitance model must be greater than the max_capacitance attribute value.

Otherwise, the Library Compiler tool generates a warning message.

Two-Segment Receiver Capacitance Model Checks

The $read_lib$ command performs the following checks for the two-segment receiver capacitance models:

- The char_when attribute must be specified in a pin-level receiver_capacitance group that represents a default condition arc, that is, does not have the conditional when attribute. Otherwise, the tool generates an error message.
- For a timing arc with both the char_when and when attributes, the char_when attribute condition must be equal to or a subset of the when attribute condition. Otherwise, the tool generates a warning message.
- In the receiver_capacitance group, the lu_table_template group referred to by receiver_capacitancel_rise, receiver_capacitancel_fall, receiver_capacitance2_rise, and receiver_capacitance2_fall groups contains only input net transition as its parameter.
- If any of receiver_capacitance1_rise, receiver_capacitance1_fall, receiver_capacitance2_rise, or receiver_capacitance2_fall are defined in the receiver_capacitance group, then all of them have to be defined.

- If more than one receiver_capacitance1_rise, receiver_capacitance1_fall, receiver_capacitance2_rise, or receiver_capacitance2_fall are defined in the receiver capacitance group, only the last one counts.
- The receiver_capacitance group applies only to input or inout pins.
- If input pin A defines the receiver_capacitance group, then no timing arc A->Y (attached under pin Y) can define receiver_capacitance1_rise, receiver_capacitance1_fall, receiver_capacitance2_rise, Or receiver_capacitance2_fall.

The Library Compiler tool accepts arc-based and pin-based receiver capacitance models for an input pin. Certain type of cells can have both arc- and pin-based receiver capacitances characterized and represented in the library.

- The receiver capacitance must be specified for each switching and non-switching state in a pin or timing group of a composite current source (CCS) timing model for any cell—that is, you must specify all the receiver capacitance when attribute conditions. Otherwise, the read_lib command generates a warning message.
- For input or input pins,
 - o The maximum value of the input_net_transition index of each pin-based composite current source (CCS) receiver capacitance model must be greater than the max_transition attribute value.
 - The maximum value of the total_output_net_capacitance index of each pin-based CCS receiver capacitance model must be greater than the max_capacitance attribute value.

Otherwise, the Library Compiler tool generates a warning message.

The read_lib command performs the following checks for timing-level receiver capacitance groups:

- In the timing group, the lu_table_template referred to by receiver_capacitance1_rise, receiver_capacitance1_fall, receiver_capacitance2_rise, and receiver_capacitance2_fall must contain input_net_transition and total_output_net_capacitance as its parameters.
- If any of receiver_capacitance1_rise, receiver_capacitance1_fall, receiver_capacitance2_rise, Or receiver_capacitance2_fall are defined in the timing group, then all of them have to be defined.
- If more than one receiver_capacitancel_rise, receiver_capacitancel_fall, receiver_capacitance2_rise, or receiver_capacitance2_fall are defined in the timing group, only the last one counts.

- For inout pins,
 - The maximum value of the input_net_transition index of each arc-based CCS receiver capacitance model must be greater than the max_transition attribute value.
 - For inout pins, the maximum value of the total_output_net_capacitance index of each arc-based CCS receiver capacitance model must be greater than the max_capacitance attribute value.

Otherwise, the Library Compiler tool generates a warning message.

Multisegment Receiver Capacitance Model Checks

If either the receiver_trip_threshold_pct_rise or the receiver_trip_threshold_pct_fall attribute is present in the library group, the read_lib command considers the library to be an multisegment receiver capacitance model and performs the following checks:

- Both the receiver_trip_threshold_pct_rise and receiver_trip_threshold_pct_fall attributes must be specified and must have the same number of floating-point values.
- The receiver_trip_threshold_pct_rise floating-point values must be in increasing order and the receiver_trip_threshold_pct_fall values must be in decreasing order. The values must be bounded by 0.0 and 100.0.
- In a receiver_capacitance or timing group, there must be N receiver_capacitance_rise and N receiver_capacitance_fall groups with exclusive segment attribute values from 1 to N. N is the number of segments equal to one less than the number of floating-point values of the receiver_trip_threshold_pct_rise or the receiver_trip_threshold_pct_fall attribute.

Missing, overlapping, or invalid segment attribute values result in error messages.

Current Polarity and Full Voltage Swing Checks

The Library Compiler tool checks the following and issues a warning message or an error message if the conditions are not met:

Current Polarity

The polarity of the current must be positive for rising outputs and negative for falling outputs.

The library syntax is such that the floating-point numbers associated with the values attribute in each current vector should all be positive if the vector is in the

output_current_rise group or negative if the vector is in the output_current_fall group.

Full Voltage Swing

The Library Compiler tool issues a warning if the final voltage is not close to the final rail voltage. Calculate this margin as a percentage of the voltage swing. For example,

```
Vmargin = 0.05*(VDD | VSS)

For the output_current_rise vector,
if ( fabs(Vfinal-VDD) > Vmargin ) {
   /*The Library Compiler tool issues warning*/
}

Similarly, for the output_current_fall vector,
if ( fabs(Vfinal-VSS) > Vmargin ) {
   /*The Library Compiler tool issues warning*/
}
```

The Library Compiler tool issues an error message if the final voltage for a current vector does not reach beyond the second slew threshold; that is, the maximum of the slew thresholds for the <code>output_current_rise</code> vector, and the minimum of the slew thresholds for the <code>output_current_fall</code> vector.

For example, for the output_current_rise vector,

```
max = MAX (slew_lower_threshold_pct_rise,
slew_upper_threshold_pct_rise, output_threshold_pct_rise)
Verr = VSS + max * (VDD-VSS) * 0.01
if ( Vfinal < Verr ) {
    /*The Library Compiler tool issues error*/
}

Similarly for the output_current_fall vector,
min = MIN (slew_lower_threshold_pct_fall,
slew_upper_threshold_pct_fall, output_threshold_pct_fall)
Verr = VSS + min * (VDD-VSS) * 0.01
if ( Vfinal > Verr ) {
    /*The Library Compiler tool issues error*/
}
```

In the current format, VSS is always 0, and VDD is determined as follows for the output pin containing the output_current_rise and output_current_fall vectors:

o If the output_signal_level attribute exists for the pin, the power_rail value referenced by the output_signal_level attribute is applied. Otherwise, the value of the voltage attribute as defined in the default operating condition of the library is applied.

o For a vector of output_current_rise with time or current values (T1, I1),... (Tn, In):

```
Vfinal = VSS + (0.5/Cout)*(I2+I1)*(T2-T1)+...+
(0.5/
Cout)*(In+In-1)*(Tn-Tn-1)
```

o For a vector of output_current_fall with time or current values (T1, I1),... (Tn, In):

```
Vfinal = VDD + (0.5/Cout)*(I2+I1)*(T2-T1)+...+
(0.5/Cout)*(In+In-1)*(Tn-Tn-1)
```

Reference times

If the reference times are zero or negative, Library Compiler issues an error message.

Zero current values

If the current vectors contain 0 values, Library Compiler issues an error message.

Peak current

If either the first or last current value in a current vector is the peak of the current waveform, Library Compiler issues an error message.

- The Library Compiler tool checks CCS timing and compact CCS timing for the initial current and peak current and reports an error message if the current waveform value at the beginning of the waveform is more or less equal to the peak value.
- Half-unate receiver modeling

If the timing arc does not have the full receiver modeling information, the Library Compiler tool issues a warning message.

Nonincreasing current vector values

The Library Compiler tool checks if the time index values or the currents in the values attribute of each current vector are nonincreasing.

The Library Compiler tool issues an error message for nonincreasing timing indexes. If the adjacent currents are identical, Library Compiler issues a warning message.

Note:

For scientific notation, Library Compiler accepts only the IEEE single-precision float value from the library files. The value can be represented by s#.#####Es##, where s is +/- and # is an integer between 0 and 9.

Significant digits without scientific notation

The Library Compiler tool checks whether the current vector and receiver capacitance tables have at least four significant digits. If they do not, Library Compiler

issues an information message. For example, "Accuracy might be affected by not using enough significant digits."

Advanced CCS Screener Checks

The following sections describe the types of checks that the read_lib command performs for advanced CCS libraries:

Compact CCS Timing Model Checks

Compact CCS Timing Model Checks

The read_lib command checks the compact_lut_template group, which is used for compact CCS timing modeling, and issues a compilation error message if the following conditions are not met:

- The index_3 value is composed of string values for compact CCS timing data from the base_curve_type attribute in base_curves_group. The index_3 value must contain at least these six strings: init_current, peak_current, peak_voltage, peak_time, left_id, right_id. After these six parameters are specified, you are allowed to specify more parameters.
- The base_curves_group is required in the template and its value should be a name of predefined base_curve group.
- All three variables and their indexes must be defined with right values and index_1 and index_2 values are nonnegative float numbers.

The read_lib command checks the base_curves group and issues a compilation error if the following conditions are not met:

- base_curve_type must be specified, with value of ccs_timing_half_curve.
- Only one base_curve group with ccs_timing_half_curve is currently allowed in one library.
- Must have only one curve_x defined in the group. curve_x must be defined before curve_y. Values in the array must be between 0 and 1 and increase monotonically.
- The number of data values in <code>curve_x</code> and <code>curve_y</code> must be greater than or equal to three, when you specify base <code>curve_type:ccs timing half curve.</code>
- The number of data values in <code>curve_x</code> should match that in <code>curve_y</code> without taking <code>curve_id</code> into account.
- Each curve_id in curve_y should be greater than 0 and unique in the base_curves group.

When reading CCS timing data, the read_lib command issues a compilation error if the following conditions are not met:

- Only one representation of a CCS timing driver model can exist in the library, either regular CCS timing model output_current_{rise|fall} or compact CCS timing model compact_ccs_{rise|fall}.
- In the <code>compact_ccs_{rise|fall}</code> group, at the library level, the template name should be a predefined <code>compact_lut_template</code>.
- The init_current value should be greater than or equal to zero in compact_ccs_rise group and less than or equal to zero in compact_ccs_fall group.
- The peak_current value should be greater than zero in the compact_ccs_rise group and less than zero in the compact_ccs_fall group.
- The peak_voltage should be between VSS and VDD.
- left_id and right_id should be integers, and they should be predefined in the base_curves group.

The read_lib command issues a warning if the following conditions are not met:

• The max_capacitance design rule constraint of the output pin should be less than or equal to the value represented in the compact_ccs_{rise|fall} group.

CCS Signal Integrity Modeling Checks

The read_lib command checks CCS signal integrity models and issues an error message if the following conditions are not met:

- For a library with CCS noise data, each timing group can only contain the ccsn_last_stage group when the ccsn_first_stage group is present. Otherwise, the Library Compiler tool reports an error message.
- The pin direction must be consistent with the ccsn_first_stage or ccsn_last_stage group in the pin group. This involves an input pin with a ccsn_first_stage group, an output pin with a ccsn_last_stage group, and an inout pin with both a ccsn_first_stage group and ccsn_last_stage group. Otherwise, the Library Compiler tool reports an error message.
- For pin-based CCS noise models, the pin function and driver_type must be consistent with the subgroups of the ccsn_first_stage or ccsn_last_stage group.
 - For example, the ccsn_first_stage or ccsn_last_stage group on a driver pin with driver_type of pull_up must have stage_type with a value of PULL_UP. Otherwise, the Library Compiler tool reports an error message.
- The timing arc type and sense must be consistent with the sense of the ccsn_first_stage or ccsn_last_stage group on the arc. Only combinational arcs and sequential arcs including rising_edge, falling_edge, clear, and preset can have ccsn_first_stage and ccsn_last_stage groups.
 - The arc sense must match the combination (chaining) of the senses of the contained ccsn_first_stage and ccsn_last_stage groups. Specifically, an inverting arc must contain only a single inverting ccsn_first_stage group or an inverting ccsn_first_stage group and a noninverting ccsn_last_stage group, or a noninverting ccsn_first_stage group and an inverting ccsn_last_stage group. Otherwise, the Library Compiler tool reports an error message.
- If the is_needed attribute is set to false in the ccsn_first_stage or ccsn_last_stage group, the Library Compiler tool verifies that there is no other CCS noise data within the same ccsn_first_stage or ccsn_last_stage group.
- If the is_needed attribute is set to true in the ccsn_first_stage or ccsn_last_stage group, the Library Compiler tool verifies the following:
 - o The stage_type and is_inverting attributes are both defined.
 - o If the stage_type attribute is set to PULL_DOWN, the miller_cap_fall attribute, output_voltage_fall group, and propagated_noise_high group are required.
 - The Library Compiler tool does not issue warnings if the miller_cap_rise attribute, output_voltage_rise group, and propagated_noise_low group exist.

- o If the stage_type attribute is set to PULL_UP, then the miller_cap_rise attribute, output_voltage_rise group, and propagated_noise_low group are required.
 - The Library Compiler tool does not issue warnings if the miller_cap_fall attribute, output_voltage_fall group, and propagated_noise_high group exist.
- O If the stage_type attribute is set to BOTH, then the following attribute or groups are required:
 - miller cap rise attribute
 - miller_cap_fall attribute
 - output_voltage_rise group
 - output_voltage_fall group
 - propagated noise rise **Group**
 - propagated_noise_high **group**
- If the is_needed attribute is set to TRUE in the ccsn_first_stage or ccsn_last_stage group, the Library Compiler tool verifies the following:
 - o The dc_current group exists.
 - o The values of both index_1 and index_2 in the dc_current group need to be in increasing order.
 - o For the values of both index_1 and index_2 in the dc_current group, the first entry must be less than or equal to VSS, and the last entry must be greater than or equal to VDD. Otherwise, the Library Compiler tool issues a warning and not an error message.
- When either the miller_cap_rise or miller_cap_fall attribute exist, the Library Compiler tool verifies the following:
 - o The value of the attribute is greater than or equal to 0.
 - The value of the attribute is *not* greater than the library maximum capacitance.
 Otherwise, the Library Compiler tool issues a warning and not an error message.
- For the output_voltage_rise or output_voltage_fall group, the Library Compiler tool verifies the following:
 - It has at least one vector group.
 - o The template to which the vector group contains only the following three variables as index_1, index_2, and index_3, respectively: input_net_transition, total_output_net_capacitance, and time.
 - o The values of both index_1 and index_2 of the vector group must be positive or 0.

- The values of index_3 of the vector group must be positive or 0 and they must be in strict increasing order.
- The voltage values (values attribute) of the vector group must be between VSS (inclusive) and VDD (inclusive).
- For the propagated_noise_low or propagated_noise_high group, the Library Compiler tool verifies the following:
 - It has at least one vector group.
 - o The template that the vector group refers to contains only the following four variables as index_1, index_2, index_3 and index_4 respectively: input_noise_height, input_noise_width, total_output_net_capacitance, and time.
 - o The value of index_1 (input_noise_height) of the vector group must be between VSS (not inclusive) and VDD (inclusive).
 - o The values of index_2 (input_noise_width) of the vector group must be greater than 0 (not inclusive).
 - o The values of index_3 (total_output_net_capacitance) of the vector group must be greater than or equal to 0.
 - The values of index_4 of the vector group must be positive or 0 and they must be in strict increasing order.
 - The voltage values (values attribute) of the vector group must be between VSS (inclusive) and VDD (inclusive).
- For a timing arc, the power supply names specified by the <code>output_signal_level</code> attribute in the <code>ccsn_first_stage</code> group and the <code>input_signal_level</code> attribute in the <code>ccsn_last_stage</code> group must be identical.
- For a cell with multiple power pins:
 - o The input_signal_level attribute must not be specified in a ccsn_first_stage group for an input or inout pin.
 - o The output_signal_level attribute must not be specified in a ccsn_last_stage group for an output or inout pin.
- For a cell with no or a single power pin, the <code>input_signal_level</code> and <code>output_signal_level</code> attributes must not be specified in the <code>ccsn_first_stage</code> and <code>ccsn_last_stage</code> groups.
- The size of the dc_current table in the ccsn_first_stage or ccsn_first_stage group must be at least 6x6.

The read_lib command issues a warning message if either of the following conditions is not satisfied:

- Each input pin or bus must have at least one ccsn_first_stage group defined at the pin or bus or ccsn_first_stage defined at one timing group inside the pin or bus.
- Each output pin or bus must have at least one <code>ccsn_last_stage</code> group defined at the pin or bus or all of its timing groups must specify the <code>ccsn_first_stage</code> group. This applies to load, dummy, and via cells.
- For a cell with multiple power pins:
 - o The output_signal_level attribute must be specified in a ccsn_first_stage group for an input or inout pin.
 - o The input_signal_level attribute must be specified in a ccsn_last_stage group for an output or inout pin.

Referenced CCS Noise Modeling Checks

If either the <code>input_ccb</code> or the <code>output_ccb</code> group is present in the library, the <code>read_lib</code> command considers the library to have the referenced CCS noise model and checks the following rules and generates error messages if they are not met:

- The ccsn_first_stage or the ccsn_last_stage groups must not be specified.
- The channel-connected block input_ccb and output_ccb groups must be named.
- An input_ccb or output_ccb group that is referenced in the propagating_ccb, active_input_ccb, or active_output_ccb attribute must be defined only in the input pin (related pin) or the output pin group respectively.
- In a pin group, both the input_ccb and output_ccb groups must have the same pin identifier. However, the channel-connected block group identifier must be different for these groups.
- In a timing group, a channel-connected block group must be referenced only once using the propagating_ccb, active_input_ccb, or active_output_ccb attribute.
- In a timing group, the output_ccb group must be referenced only once.
- The switching sense of the propagating_ccb attribute must be consistent with the timing sense.
- The is_pass_gate attribute must not be set to true in the input_ccb group without setting the pin-level has_pass_gate attribute to true.
- Analysis must not fail during CCS noise compilation. (LBDB-706)

- The timing arc timing_sense attribute value must not be positive_unate because this is not consistent with the is_inverting attribute value of the associated input_ccb or the output_ccb group.
- The input_ccb or the output_ccb group must not be defined in a sequential timing arc.
- The table size of the dc_current table must not be less than the required 6X6.
- The input_ccb group must not be specified in an output pin group.
- If the is_needed attribute is set to false in an input_ccb group, the stage_type attribute must not be specified in this group.
- The stage_type attribute value in the input_ccb or output_ccb group defined in a driver pin group must be the same as the driver type attribute value of the pin.
- The values of both the index_1 and index_2 attributes in the dc_current group must be in increasing order.
- For the values of both the index_1 and index_2 attributes in the dc_current group, the first value must be less than or equal to VSS, and the last entry must be greater than or equal to VDD.
- A specific attribute value must be within its upper and lower bounds. (LBDB-717)
- For a pin with the has_pass_gate attribute set to true, the input_ccb or output_ccb group must have the is_pass_gate attribute set to true.
- In a pin, the when condition of the timing arc must match the when condition of the input_ccb or the output_ccb group.
- The when condition in the input_ccb or output_ccb group must be equal or a superset of the when condition in the current timing group.
- The input_signal_level and output_signal_level attribute values respectively defined in an input_ccb and an output_ccb group must not override the PG pin voltages.
- The signal level referenced by the <code>input_signal_level</code> or the <code>output_signal_level</code> attribute of an <code>input_ccb</code> or <code>output_ccb</code> group must be defined in a PG pin. The signal level must have a positive and non-zero voltage.
- For a cell with multiple power pins
 - o The output_signal_level attribute must be specified in an input_ccb group for an input or inout pin
 - O The input_signal_level attribute must be specified in an output_ccb group for an output or inout pin

If the tool detects the input_ccb or the output_ccb group in the library, it checks the following rules and generates warning messages if they are not met:

- Each timing group must have one of the following combinations of attributes:
 - o Only the propagating_ccb attribute
 - o The active_input_ccb and active_output_ccb attributes
 - o The propagating_ccb and active_input_ccb attributes
 - o The propagating_ccb, active_input_ccb, and active_output_ccb attributes
- An input or input receiver_capacitance group can only have the active_input_ccb attribute.
- The related_ccb_node attribute values of the channel-connected block groups specified in the propagating_ccb attribute must match.
- The propagating_ccb, active_input_ccb, or active_output_ccb attribute must be specified only once. If a particular attribute is specified multiple times, the last one is kept.
- For an input_ccb or output_ccb group referenced in a timing group, the associated output_voltage_rise or output_voltage_fall group's:
 - o index_1 value (input slew) must match one of the index_1 values of the driver waveform.
 - o index_2 value (total_output_net_capacitance) must match one of the index_2 values of the cell rise or cell fall data.
- An input or inout pin must include at least one nonstatic input_ccb group in the pin group or all its timing arcs must have the CCS noise data.
- A particular value of a specific attribute must be less than or equal to the max_capacitance attribute value. (LBDB-718)
- An input or inout pin must have at least one nonstatic input_ccb group.
- There are some cells that have CCS Noise data, but no CCS Noise information is defined for the specified cell. (LBDB-899)
- The CCS noise output DC voltage swing must not be significantly different from the rail voltage swing.
- The capacitances associated with the miller_cap_rise and miller_cap_fall attributes in the input ccb and output ccb groups must not be zero or negative.
- Both the miller_cap_rise and miller_cap_fall attribute values defined in the input_ccb group must be less than the pin-level capacitance attribute value and greater than 10 percent of the capacitance attribute value.

• The ratio of the miller_cap_rise to the miller_cap_fall attribute value must be less than five.

CCS Power Modeling Checks

The following sections describe the types of checks that the read_lib command performs for advanced CCS power models:

- Leakage Current Syntax Checks
- Gate Leakage Modeling in Leakage Current Syntax Checks
- Intrinsic Parasitic Model Syntax Checks
- Parasitics Model Syntax Checks
- Dynamic Power Model Syntax Checks
- Power and Ground Current Syntax Checks
- Dynamic Current Syntax Checks
- Compact CCS Power Modeling Checks

Leakage Current Syntax Checks

The read_lib command checks the following conditions in the leakage current syntax and reports error and warning messages as applicable:

- The when attribute must be a valid Boolean expression with the cell's structural pins. Otherwise, the Library Compiler tool issues an error message.
- Each when state must be mutually exclusive in a cell, which means that only one condition defined in the when state can be met at any given time. Otherwise, the Library Compiler tool issues an error message.
- For a cell with a single power and ground pin, either simplified format or regular format is allowed. Otherwise, the Library Compiler tool issues an error message.
 - The simplified format is allowed for a cell with a single power and ground pin. For the regular format, the pg_current group is required within a leakage_current group. Simplified and regular syntax formats cannot be applied to the same cell.
- Only one default state is allowed within a cell. Otherwise, a warning message is issued, and Library Compiler stores only the last default state and discards the others.
- Regular format must be chosen for a cell with multiple power or ground pins. Otherwise, the Library Compiler tool issues an error message.

The following rules apply only for the regular format:

- A power or ground pin is required, and only one specified power and ground pin is allowed for each pg_current group. You must provide a valid single power or ground pin of the cell. Otherwise, the Library Compiler tool issues an error message.
- Only one power or ground pin can be omitted within a pg_current group under a leakage_current group. Otherwise, the Library Compiler tool issues an error message.
- If a power or ground pin is a power pin or internal ground pin, the value of the leakage current must be 0 or a positive floating-point number. Otherwise, the Library Compiler tool issues an error message.
- If a power or ground pin is a ground pin or internal power pin, the value of the leakage current must be 0 or a negative floating-point number. Otherwise, the Library Compiler tool issues an error message.
- If there is no <code>gate_leakage</code> group in a <code>leakage_current</code> group, the <code>pg_current</code> sum among all PG pins must be zero. One PG pin can be omitted within a <code>pg_current</code> group under a <code>leakage_current</code> group. Therefore, this rule applies only when all PG pins in a <code>leakage_current</code> group are specified.

If there is a <code>gate_leakage</code> current, the sum of all <code>pg_current</code> and all <code>gate_leakage</code> currents must be zero. This rule applies only when all PG pins in a <code>leakage_current</code> group are specified and all input and inout pins are specified in <code>gate_leakage</code> groups.

The equation for both rules is

$$0 \le \frac{\left|\sum X\right|}{\sum |X|} \le 1.0e - 6$$

where x is the <code>leakage_current</code> value. If these rules are not met, the Library Compiler tool issues an error message.

• If there is more than one pg_current group under a leakage_current group, the pg_current group must be assigned to different power or ground pins. Otherwise a warning message is issued to alert you that there are duplicated pg_current groups. In this case, only the last group is recognized by Library Compiler. Otherwise, the Library Compiler tool issues a warning message.

The following rule is applied only for the simplified format:

- The value of leakage current must be 0 or a positive floating-point number. Otherwise, the Library Compiler tool issues an error message.
- If the current waveform table is a cross table, it can contain two current waveform vectors for the same index. Because the two current vectors are associated with one current

- waveform, the data is redundant. If the Library Compiler tool encounters this redundant data in the library file, it issue an error message.
- For propagating events, the sum of the reference time and the maximum NLDM delay for all related_outputs should be a time value that lies between the minimum and the maximum times of the current waveform. Otherwise, the Library Compiler tool issues an error message.

Gate Leakage Modeling in Leakage Current Syntax Checks

The read_lib command checks the following conditions under a leakage_current group, and reports error or warning messages if applicable.

- If there is more than one <code>gate_leakage</code> group under a <code>leakage_current</code> group, the <code>gate_leakage</code> groups must be assigned to different input or inout pins. Otherwise, a warning message is issued, and only the last group is stored by the Library Compiler tool.
- An input or inout pin is required. Only one specified pin is allowed for each
 gate_leakage group, and it must be a valid single pin of the cell. Otherwise, the Library
 Compiler tool issues an error message.
- The input_high_value attribute value must be positive or zero if it is specified. Otherwise, the Library Compiler tool issues an error message.
- The input_low_value attribute value must be negative or zero if it is specified. Otherwise, the Library Compiler tool issues an error message.
- The input_high_value attribute value must be 0.0 or omitted if the state condition implies that an input pin cannot be logic 1. Otherwise, the Library Compiler tool issues an error message.
- The input_low_value attribute value must be 0.0 or omitted if the state condition implies that an input pin cannot be logic 0. Otherwise, the Library Compiler tool issues an error message.
- There is no check for current conservation if gate_leakage is present. Library Compiler ignores and does not issue an error or warning message.

Intrinsic Parasitic Model Syntax Checks

The read_lib command checks the following conditions in the intrinsic model syntax and reports error or warning messages if applicable:

• The when attribute must be a valid Boolean expression in Library Compiler. Otherwise, the Library Compiler tool issues an error message.

- Each when state must be mutually exclusive in a cell, which means that only one condition defined in the when state can be met at any given time. Otherwise, the Library Compiler tool issues an error message.
- A power or ground pin is required and only one specified power or ground pin is allowed for each intrinsic_capacitance group. You must provide a valid single power or ground pin of a cell. Otherwise, the Library Compiler tool issues an error message.
- A related_output is required and only one specified output pin is allowed for each intrinsic_resistance group. You must provide a valid single logic output or inout pin. Otherwise, the Library Compiler tool issues an error message.
- Intrinsic resistance and capacitance values must be positive floating-point numbers. Otherwise, the Library Compiler tool issues an error message.
- One default state is allowed within a cell. Otherwise a warning message is issued. Library Compiler keeps only the last default state and discards the others.
- If there is more than one intrinsic_capacitance group under an intrinsic_parasitic group, they must contain different power or ground pins. Otherwise a warning message is issued to alert that there are duplicated intrinsic_capacitance groups, and only the last group is recognized by Library Compiler.
- If there is more than one <code>intrinsic_resistance</code> group under an <code>intrinsic_parasitic</code> group, they must contain a different output pin. Otherwise a warning message is issued to alert that there are duplicated <code>intrinsic_resistance</code> groups, and only the last group is recognized by Library Compiler.
- If there are two intrinsic_parasitic groups in a cell, neither group has a when condition, and the only difference between the groups is that one group only includes a intrinsic_resistance subgroup and the other group only includes a intrinsic_capacitance subgroup, the Library Compiler tool issues an error message stating that you must combine the groups into one. You cannot define both intrinsic_resistance and intrinsic_capacitance in the same intrinsic_parasitic group.
- If two intrinsic_parasitic groups in the same cell have the same when condition, the Library Compiler tool issues an error message.
- In the intrinsic_parasitic group, if the template name of the lut_values group does not match with the template name of the lu_table_template group at the library level, the Library Compiler tool issues an error message.
- In the intrinsic_capacitance and intrinsic_resistance groups, if the pin specified in the reference_pg_pin attribute is an invalid pg_pin, the Library Compiler tool issues an error message.

Parasitics Model Syntax Checks

The read_lib command checks the following items in a parasitics model.

- If there is more than one total_capacitance group under an intrinsic_parasitic group, it must be assigned to different power and ground pins. Otherwise, a warning message is issued to alert that a duplicated total_capacitance group exists. In this case, the Library Compiler tool only stores the last group.
- A power or ground pin is required and only one specified pin is allowed for each total_capacitance group, and it must be a valid single power or ground pin of the cell. Otherwise, the Library Compiler tool issues an error message.
- If power_cell_type is a macro cell and there is more than one intrinsic_parasitic group under a cell group, a warning message is issued and only the last group counts by Library Compiler.
- No state condition is allowed in intrinsic_parasitic group if power_cell_type is a macro cell. Otherwise, the Library Compiler tool issues an error message.
- No intrinsic_capacitance and intrinsic_resistance groups are allowed in intrinsic_parasitic group if power_cell_type is a macro cell. Otherwise, the Library Compiler tool issues an error message.
- No total_capacitance group is allowed in the intrinsic_parasitic group if power_cell_type is a standard cell. Otherwise, the Library Compiler tool, the Library Compiler tool issues an error message.

Dynamic Power Model Syntax Checks

The read_lib command checks the following items in a dynamic power model.

- The power_cell_type attribute must be a macro cell if the min_input_switching_count and max_input_switching_count attributes are specified. Otherwise, the Library Compiler tool issues an error message.
- The min_input_switching_count and max_input_switching_count attributes must always be specified in pair within a switching_group. Otherwise, the Library Compiler tool issues an error message.
- The min_input_switching_count, max_input_switching_count, and the input_switching_condition attributes should not be specified in the same switching_group group. Otherwise, the Library Compiler tool issues an error message.
- If the min_input_switching_count and max_input_switching_count attributes are defined in one switching_group group, they must be defined for the rest of the switching_group groups under the same dynamic_current group. Otherwise, the Library Compiler tool issues an error message.

- The counts within a dynamic_current group should cover all number bits of input specified in related_inputs. Otherwise, the Library Compiler tool issues an error message.
- The counts within a dynamic_current group cannot overlap. Otherwise, the Library Compiler tool issues an error message.
- min_input_switching_count must be greater than 0. Otherwise, the Library Compiler tool issues an error message.
- The max_input_switching_count attribute must be greater than or equal to min_input_switching_count and less than or equal to the total number of bits in the input pins specified in related_inputs. Otherwise, the Library Compiler tool issues an error message.

Power and Ground Current Syntax Checks

The read_lib command checks the following conditions in power or ground current template syntax and issues an error message if any of the conditions are not satisfied:

- The last variable must be time. The time variable is required.
- input_net_transition and total_output_net_capacitance are two available values for all variables except for the last variable. They can be placed in any order.
- There can be zero or one input_net_transition variable.
- There can be zero, one, or two total_output_net_capacitance variables.

Dynamic Current Syntax Checks

The read_lib command checks the following conditions in the dynamic current syntax and reports an error message as applicable:

- The when attribute must be a valid Boolean expression in the Library Compiler tool.
- The values specified in the when, related_inputs, and related_outputs attributes must be mutually exclusive.
- The number of entries in the typical_capacitances and related_outputs attributes must be identical.
- If related_outputs is specified, the list in the attribute must not be empty, and the entries in the list must be either output or inout pins without repetition.
- Bus and bundle can be specified in a related_outputs attribute only in the bit level.
- Bus and bundle can be supported in the related_inputs attribute.

• The list in a related_inputs attribute must not be empty, and the entries in the list must be either input or inout pins without repetition.

Two dynamic_current groups are considered to be overlapping if both of the following conditions are true:

- o Two dynamic_current groups have at least one identical input pin in the list of their related_inputs attributes, and both groups have the same related_outputs list or both have no related_outputs defined.
- o The when attributes specified within two dynamic_current groups are not mutually exclusive, or there is no when attribute specified within both groups.
- No two dynamic_current groups in the same cell can be in an overlapping condition as defined earlier.
- At least one switching_group must be defined for each dynamic_current group.
- At least one pg_current must be defined for each switching_group group.
- If cell type is macro, then related_outputs and output_switching_condition attributes cannot be applied.
- The values in input_switching_condition can be either rise or fall.
- The input_switching_condition attribute is optional if both conditions rise and fall of the input pin can be applied for the same output condition. If it is defined, only one value is allowed.
- The number of entries in an output_switching_condition and related_outputs attribute must be identical.
- The values in output_switching_condition can be either rise or fall.
 - Two switching_group groups are considered to be an overlapping condition if both of the following bullets are true:
 - o output_switching_condition is undefined in both switching_group groups or output_switching_condition is defined and the values of it are identical in two switching_group groups
 - o input_switching_condition is undefined on both switching_group groups or the values are different but one is undefined and the other has a value rise or fall
- No two switching_group groups under the same dynamic_current group can be in an overlapping condition.
- Only one name can be labeled in pg_current and it must be a valid power or ground pin.
- The name specified in the index related to the output pin variable attribute must match one of the values in related outputs, and it must be a valid output pin.

- The only allowed values in power_cell_type are stdcell and macro.
- All vectors must be specified with the same template under the same pg_current group.
- If the index_output attribute is defined in one vector, it must be defined for the rest of the vectors under the same pg_current group.
- If the index_output attribute is specified in one vector, then typical_capacitances must be defined under the same dynamic_current where vector data is defined.

 Otherwise, the Library Compiler tool issues an error message.
- If index_output attribute is specified in one of vectors within a pg_current group, the related_outputs, defined under the same dynamic_current where the vector is defined, must contain more than one pin.
- If no index_output attribute is defined in all vectors under a pg_current group and the template that those vectors refer to contains only one total_output_net_capacitance, related_outputs, defined under the same dynamic_current as where vectors are defined, must contain at least one pin.
- If the index_output attribute is defined in one vector, the template that applied for that vector must contain exactly one total_output_net_capacitance variable. Otherwise, the Library Compiler tool issues an error message.
- A cross point is defined as follows: if an index_output is defined in a vector, and the value of total_output_net_capacitance index is the same as one of the values specified in the typical_capacitances attribute, that value maps to one of the pins in the related_outputs attribute, which is the same pin as specified by the index_output attribute.
- If pg_current is represented as a sparse cross table, there must be at least one cross point in one of the vectors. Cross point is defined in the previous example.
- If pg_current is represented as a sparse cross table and there is no input_net_transition value specified, there must be at least one cross point in one of the vectors. If input_net_transition is specified, at least one cross point is required for each input_net_transition that is specified.
- If two cross point vector groups have the same input_net_transition index value, the time index values and reference_time values must be the same for both vectors.
- If two cross point vector groups have the same index value of input_net_transition, the index values of time, values, and reference_time must be the same for both vectors. Cross point is defined earlier.
- Under the same pg_current group, no two vectors can have the same index_output and the values of all index attributes, except for the last index (time).
- Only one value is allowed for all index attributes, except for the last one.

- The number of entries must be the same between time, index and values attributes.
- If a template with two total_output_net_capacitance variables (or dense table) is applied to one of the vectors under a dynamic_current group, the exact two output pins must be specified in a related output attribute.
- If a template with two total_output_net_capacitance variables is applied to all vectors under a pg_current group, all possible combination of capacitances between two output pins must be specified. The table must be dense.

The following two rules are applied for all vectors with a template containing an <code>input_net_transition</code> variable under a <code>pg_current</code> group. The rule pertaining to cross points is assumed to be applied before the first of the next two rules can be considered.

If two cross points vector groups have the same index value of input_net_transition, index values of time, values, and reference_time must be the same for both vectors.

- Number of entries of total_output_net_capacitance values (or size of total_output_net_capacitance) for the same output pin or index_output (cross type) must be identical for all vectors that have different input_net_transition index values. This rule applies for all vectors with a template that contains an input_net_transition variable under a pg_current group.
- The values of total_output_net_capacitance for the same output pin or index_output (cross type) must be identical for all vectors that have different input net transition index values.

The read_lib command checks the following conditions in the dynamic current syntax and reports a warning message as applicable:

- At most, one related_outputs attribute can be specified for each dynamic_current group. Otherwise, a warning message is issued and only the last related_outputs attribute is recognized by the Library Compiler tool. All the duplicated attributes are discarded.
- Only one related_inputs attribute is required for each dynamic_current group. Otherwise, a warning message is issued and only the last related_inputs attribute is recognized by the Library Compiler tool. All the duplicated attributes are discarded.
- Only one input_switching_condition attribute is allowed within a switching_group. Otherwise, a warning message is issued, and the Library Compiler tool takes only the last attribute and discards the others.
- Only one output_switching_condition attribute is allowed within a switching_group. Otherwise a warning message is issued, and the Library Compiler tool takes only the last attribute and discards the others. If rise or fall can be applied, the input switching condition is optional.

• No two pg_current groups under the same switching_group can be labeled with the same name. Otherwise a warning message is issued, and the Library Compiler tool takes only the last pg_current group and discards the other duplicated groups.

Compact CCS Power Modeling Checks

The following requirements must be met in the pg_current_template group:

- The last variable_* value must be time. The time variable is required.
- The input_net_transition and total_output_net_capacitance values are available for all variable_* attributes except the last variable_*. They can be placed in any order except last.

The following requirements must be met for compact CCS power modeling:

- The last variable_* value must be curve_parameters.
- The input_net_transition and total_output_net_capacitance values are available for all variable_* attributes except the last variable_*. They can be placed in any order except last.

Electromigration Checks

The read_lib command checks the em_max_toggle_rate group and reports error messages if the following conditions are not met:

- In an electromigration group, each em_max_toggle_rate group must have a different value of the current_type attribute.
- In an input-associated electromigration group, the em_max_toggle_rate group lookup table must be one-dimensional with input_transition_time as the index variable.
- In an inout-associated electromigration group, the em_max_toggle_rate group lookup table must be one-dimensional with input_transition_time or total output net capacitance as the index variable.
- In an output-associated electromigration group, the one-dimensional lookup table of the em_max_toggle_rate group must have total_output_net_capacitance as the index variable.
- In an output-associated electromigration group, the two-dimensional lookup table of the em_max_toggle_rate group must have the total_output_net_capacitance and input_transition_time index variables.

NLDM Timing Data Screener

You can use the NLDM library screener to check for NLDM timing data errors in your library models.

1. To invoke the NLDM timing data screener, set the enable_nldm_timing_noise_signoff variable:

```
lc_shell> set enable_nldm_timing_noise_signoff 1
```

2. If you want to screen for nonlinear delay data, set the <code>check_timing_all</code> variable:

```
lc_shell> set check_timing_all 1
```

3. Run the read_lib command:

```
lc_shell> read_lib library_name -signoff_screening
```

Screening Timing Data

Cell delay and output transition time are represented in library files as lookup tables. It is assumed that cell delay is based on input transition time and output load. The vendor runs various SPICE simulations at different slew rates and different output capacitance values to accumulate delay and transition time values. These values are then placed in four lookup tables that are indexed by input transition time and output load. The four tables for each timing arc are rise cell delay, fall cell delay, rise output transition, and fall output transition. The values for cell delay and transition time are then looked up using the input transition time and output capacitance numbers.

The screener reports warnings for the following issues, all of which can cause timing inaccuracies:

- Checks for nonmonotonic delay arcs in the library
 - When capacitance increases, the cell delay should increase. If the cell delay in the library does not increase with increasing capacitance, this indicates that the library was not characterized properly, and timing calculation is affected. The library screener therefore warns you when your library delay arcs are not increasing with increasing capacitance.
- Screens incorrect design rules in library (potential table extrapolations)
 - Only a limited number of points can be simulated in SPICE for each cell. When an input transition time and output load index, a cell delay, or output transition is between points, interpolation is performed. In general, there is a slight error between the delay and slew number derived by interpolation and the actual value, but this error is +- 1 percent. When a value is indexed that falls outside of the table's range, extrapolation is performed to determine the delay and slew. In general, the error that results is much larger than interpolation, and there can be a large discrepancy between calculated delay and slew

and the actual values. The screener verifies that the default design rules, maximum transition, and the minimum or maximum capacitance are set correctly so the delay calculator does not use cell values outside of the characterization range.

• Checks table size recommendation

Provide at least a 7x7 lookup table for delay and slew. In general, the more points the table has, more accurate is the timing calculation.

- Checks whether table values have enough significant digits
 The slew and delay values in the table must have at least 4 significant digits or 0.1 picoseconds (ps).
- Checks whether the starting index point in tables is 0 or very close to 0
 In regions where the input transition time is small and the output load is small, delay and slew tend to increase nonlinearly with increasing input transition and output load. To avoid errors at these nonlinear regions, specify a starting index point of 0 or very close to 0.

2

Generating Library Reports

You use the report_lib command to generate reports that contain library information. The following sections describe how to use the report_lib command options to generate the default report and the various specific reports.

This chapter includes the following sections:

- Overview
- Generating Default Reports
- Generating Specific Reports
- Generating Reports in HTML Format

Overview

You can run the report_lib command without any options to generate a default report, or you can specify options to control what is included in the report. When no command options are specified, the report_lib command displays the library-level data and information about the available cells, including

- Header information
- Operating conditions
- · Wire load models
- Design rules
- A list of cells and their types

The command options let you control the reporting of

- Timing data
- Power data
- Electromigration data
- Noise data
- · Functionality data
- User-defined data
- Job completion record (JCR) data
- Comprehensive data

Generating Default Reports

If you do not specify any command options, the report_lib command displays a default report containing the library-level data and information about the available cells, such as the operating conditions, wire load models, design rules, types of cells, and Liberty variation format (LVF) models. Example 2-1 shows the header section of a default report.

Example 2-1 Timing Report Header

Library Type : Technology
Tool Created : 2000.01
Date Created : Not Specified
Library Version : Not Specified
Time Unit : Not specified
Capacitive Load Unit : 1.000000pf
Pulling Resistance Unit : 1kilo-ohm
Voltage Unit : 1V
Current Unit : 1mA
Leakage Power Unit : Not specified.
Bus Naming Style : %s[%d] (default)

Operating Conditions:

Name Library Calc_mode Process Temp Volt Interconnect
Model

NOM my_lib 1.00 25.00 3.30 balanced_tree
WCCOM my_lib 1.31 70.00 3.13 balanced_tree
WCIND my_lib 1.31 85.00 3.13 balanced_tree

No input_voltage groups specified.

Output Voltages:

No output_voltage groups specified.

Wire Loading Model:

Name : B0X0
Location : my_lib
Resistance : 0
Capacitance : 0
Area : 0
Slope : 0

Fanout Length Points Average Cap Std Deviation

1 0.00

 $\begin{array}{ccc} 1 & & 0.00 \\ 2 & & 0.00 \\ 3 & & 0.00 \\ 4 & & 0.00 \end{array}$

Wire Loading Model Mode: enclosed.

Porosity information:

No porosity information specified.

In_place optimization mode: match_footprint

Timing Ranges:

No timing ranges specified.

Delay Threshold Trip-Points:

input_threshold_pct_rise: 50

```
output threshold pct rise:
                                   50
       input_threshold_pct_fall:
                                     50
       output_threshold_pct_fall:
                                     50
Slew Threshold Trip-Points:
       slew_lower_threshold_pct_rise:
       slew_upper_threshold_pct_rise:
       slew_lower_threshold_pct_fall:
       slew_upper_threshold_pct_fall: 80
   slew_derate_from_library:
Components:
   Attributes:
      af - active falling
      ah - active high
      al - active low
      ao - always on
      ar - active rising
      b - black box (function unknown)
      ce - clock enable
      ccs - expand CCS timing modeling
      cccs - compact CCS timing modeling
      ccsnf - ccs noise first stage
      ccsnl - ccs noise last stage
      d - dont_touch
      gicg - generic integrated clock-gating cell
      isoe - isolation cell enable pin
      lse - level shifter enable pin
      mo - map_only
      p - preferred
      r - removable
      ret - retention cell
      ret(zpr) - zero-pin retention cell
      s - statetable
      sa0 - dont_fault stuck-at-0
      sa1 - dont_fault stuck-at-1
      sa01 - dont_fault both stuck-at-0 and stuck-at-1
      switch_cg - switch cell (coarse grain)
      sz - use_for_size_only
      t - test cell
      u - dont_use
      udp - usable for datapath generator
      va - variation-aware CCS timing modeling
      val - variation-aware CCS Leakage Power modeling
            Footprint Attributes
_____
Cell1
            "afhcin"
                          d, r, udp
```

Operating Condition Information

When you specify the -operating_conditions and -op_cond_name options, the report lib command reports the following information:

• -operating conditions

Lists all of the operating conditions modeled in the technology library.

• -op_cond_name op_cond_name

Displays an operating condition specified in the technology library.

The <code>-op_cond_name</code> option must be followed by a specific operating condition name in the library. If you only specify the <code>-operating_conditions</code> and <code>-op_cond_name</code> options, <code>report_lib</code> reports operating condition information but does not display other information, such as template, unit, library header information, and so on.

To display other data in addition to library operating condition information, specify an additional option, such as -timing or -all with the -operating_condition and -op_cond_name options.

Generating Specific Reports

This section describes how to use the report_lib command options to generate specific reports. It includes the following sections:

- Timing Reports
- Noise Reports
- Power Reports
- Electromigration Reports
- Functionality Reports
- FPGA Reports
- User-Defined Data Reports
- Job Completion Record (JCR) Reports
- Comprehensive Reports

Timing Reports

You can use the following options to generate timing reports for the generic CMOS delay model, or the CMOS nonlinear delay model:

-timing

Displays pin-level timing information in terms of constraints or delays.

Note

The -timing option becomes available only after you have read the library source file (.lib) into the tool's memory.

-timing arcs

Displays all the timing arcs information in the library. When you use this option, the report lists the arc sense, type, from and to pins, and the when statement of all cells.

-timing_label

Displays all the timing arc label information.

Library Defaults

The Synopsys design tool applies default values to timing-related attributes that are not defined in the technology library. The library defaults section of a default report lists timing-related attributes and the design rule constraint default values.

For timing-related attributes defined in the library, the default report shows the corresponding default values. For timing-related attributes that are not defined in the library, the default report shows a blank value field.

Example 2-2 shows the Timing Attribute Defaults section of a default report.

Example 2-2 Timing Attribute Defaults

Timing Attribute Defaults:

| Attribute | Default |
|----------------------|---------|
| | |
| max_transition | |
| max_fanout | |
| fanout_load | 1 |
| max_capacitance | 3.5 |
| rise_pin_resistance | 0 |
| fall_pin_resistance | 0 |
| rise_delay_intercept | 0 |
| fall_delay_intercept | 0 |
| wire_capacitance | 0 |
| rise_wire_resistance | 0 |

| fall_wire_resistance | 0 |
|----------------------|---|
| rise_nonpaired_twin | 0 |
| fall_nonpaired_twin | 0 |

Library-Level Templates

The nonlinear delay and load-dependent delay models have library-level templates, which are written out in the timing report.

Lookup Table Template

This is the format of the lookup table template information:

variable_2 and variable_3 are optional for all tables except the three-dimensional tables used to model output load. The lines containing INDEX_2 and INDEX_3 data are optional.

Template Examples

Example 2-3, Example 2-4, and Example 2-5 show the templates for the nonlinear delay and load-dependent delay models, respectively.

Example 2-3 Nonlinear Delay Model Template

Example 2-4 Load-Dependent Template

```
Template_name
------
load
VARIABLE_1: constrained_pin_transition
```

Cell-Level Data

The timing report contains the following area and timing information for each cell.

The timing report includes a PIN section for every pin in the cell.

Syntax

```
CELL(cell_name) : area, ...;
PIN(pin_name) : attributes;
timing_information END_PIN pin_name;
PIN(pin_name) : attributes;
timing_information END_PIN pin_name;
END_CELL cell_name;
```

Pin Attributes

Input, output, and bidirectional pins have different pin attributes.

These are the attributes for an input pin:

```
PIN(pin_name) : in, capacitance, fanout_load,
max_transition, rise_capacitance, fall_capacitance;
```

These are the attributes for an output pin:

```
PIN(pin_name) : out, capacitance, max_fanout, max_transition,
max_capacitance, min_fanout, min_capacitance;
```

These are the attributes for a bidirectional pin:

```
PIN(pin_name) : inout, capacitance, fanout_load,
  max_fanout, max_transition, max_capacitance,
  min_fanout, min_transition, min_capacitance,
  rise capacitance, fall capacitance;
```

Operating Conditions

Reports for scaled timing cells also include information about the <code>operating_conditions</code> group.

```
SCALED_CELL(cell_name, op_conditions) : area,
    ...
END SCALED CELL cell name;
```

Pin-Level Information

The Library Compiler tool lists timing information in terms of constraints or delays and pin capacitance ranges. Each category uses a different format. You generate such a report by using the <code>-timing</code> option of the <code>report lib</code> command.

The Library Compiler tool also lists cell degradation information under timing, because cell degradation is modeled like a timing group.

Constraints

The constraints include setup and hold on sequential cells, nonsequential setup and hold, recovery time, removal, skew, and no-change.

Sequential Setup and Hold Constraint

In sequential cells, the constrained pin is normally the data input pin of a latch or flip-flop. When the clock pin event defined by the transition type occurs, the pin must maintain a stable logic 1 or 0 for the rise or fall time (intrinsic_rise or intrinsic_fall in CMOS linear delay models; rise_constraint or fall_constraint in CMOS nonlinear delay models).

Nonsequential Setup and Hold Constraint

Nonsequential setup and hold constraints differ from setup and hold constraints on sequential cells, in that the related pin is not a clock. These constraints define how long the data signal on an input pin remains stable before or after the related pin changes state.

Recovery Time Constraint

The constrained pin is usually an asynchronous control pin, such as clear or preset. When the clock pin event defined by the transition type occurs, the pin must remain inactive for the intrinsic rise or intrinsic fall time.

Removal Timing Constraint

This constraint defines the minimum separation between a clock active edge and an asynchronous control signal inactive edge.

Skew Constraint

This constraint defines the maximum interval allowed between two clock-edge events.

No-Change Constraint

This constraint defines the minimum period a signal must remain stable in relation to a related signal.

Clock Insertion Delay Constraint

The arrival timing path defines the minimum and maximum timing constraint for a pin that is driving an internal clock tree for each input transition.

In conditional timing checks,

- The enable condition is the when attribute.
- The start enable condition is the when start attribute.
- The end enable condition is the when_end attribute.

Constraint Syntax

This is the syntax for each constraint in the timing report:

```
MPW : pin_name, polarity, 'enable_condition', value;
PERIOD: pin name, 'enable condition', value;
SETUP : constrained_pin, clock_pin, transition_type,
  related_output_pin, 'start_enable_condition',
  'end_enable_condition', (intrinsic_rise, intrinsic_fall);
MPW : pin_name, polarity, 'enable_condition', value;
PERIOD : pin name, 'enable condition', value;
SETUP : constrained_pin, clock_pin, transition_type,
  related_output_pin, enable_condition, (intrinsic_rise,
 intrinsic_fall);
HOLD : clock_pin, transition_type, constrained_pin,
  related output pin, 'start enable condition',
  'end_enable_condition',(intrinsic_rise, intrinsic_fall);
NON_SEQ_SETUP : constrained_pin, clock_pin, transition_type,
  related_output_pin, 'start_enable_condition',
  'end_enable_condition', (intrinsic_rise, intrinsic_fall);
HOLD: clock pin, transition type, constrained pin,
  related output pin, 'start enable condition',
  'end_enable_condition',(intrinsic_rise, intrinsic_fall);
NON_SEQ_SETUP : constrained_pin, clock_pin, transition_type,
  related_output_pin, enable_condition,
(intrinsic_rise, intrinsic_fall);
NON_SEQ_HOLD : clock_pin, transition_type, constrained_pin,
  related_output_pin, 'start_enable_condition',
  'end_enable_condition',(intrinsic_rise, intrinsic_fall);
NON_SEQ_HOLD : clock_pin, transition_type, constrained_pin,
  related output pin, enable condition, (intrinsic rise,
intrinsic fall);
RECOV : constrained_pin, pin_transition, clock_pin,
  clock_transition, related_output_pin,
```

```
'start enable condition', 'end enable condition',
(intrinsic_rise, intrinsic_fall);
RECOV : constrained_pin, pin_transition, clock_pin,
  clock_transition, related_output_pin, enable_condition,
(intrinsic_rise, intrinsic_fall);
REMOVAL : clock_pin, clock_transition, constrained_pin,
 pin_transition, related_output_pin,
'start_enable_condition', 'end_enable_condition',
(intrinsic_rise, intrinsic_fall);
REMOVAL : clock pin, clock transition, constrained pin,
  pin_transition, related_output_pin, enable_condition,
(intrinsic_rise, intrinsic_fall);
SKEW : triggering_clock_pin, triggering_clock_transition,
  constrained_clock_pin, constrained_clock_transition,
  related output pin, 'start enable condition',
  'end_enable_condition', (intrinsic_rise, intrinsic_fall);
SKEW : triggering_clock_pin, triggering_clock_transition,
  constrained_clock_pin, constrained_clock_transition,
  related_output_pin, enable_condition, (intrinsic_rise,
intrinsic fall);
NOCHANGE : constrained_pin, constrained_pin_level,
  related_pin, related_pin_level, related_output_pin,
  'start_enable_condition', 'end_enable_condition',
  (intrinsic_rise, intrinsic_fall);
NOCHANGE : constrained_pin, constrained_pin_level,
  related_pin, related_pin_level, related_output_pin,
enable_condition,(intrinsic_rise, intrinsic_fall);
CLOCK_TREE : clock_pin, constraint_type, timing_sense,
(intrinsic rise, intrinsic fall), (slope rise, slope fall),
 (rise_resistance, fall_resistance);
```

Constraint Table Syntax

In the constraint table syntax, the template name can be either rise_constraint or fall_constraint. INDEX_1, INDEX_2, and INDEX_3 appear only when the local table is defined to overwrite the value in the original template.

```
table (template_name) :
    INDEX_1 : float ... float
    INDEX_2 : float ... float
    INDEX_3 : float ... float
    VALUES : float ... float
```

Example 2-5 and Example 2-6 show pin constraints in different models. Example 2-7 shows a report for a cell with nonsequential setup and hold constraints.

Example 2-5 Pin Constraints in a CMOS Linear Delay Model

```
PIN(D): in, 1, , , ;
   SETUP: D, CP, rise, '', '', (1.3, 1.3);
   HOLD: CP, rise, D, '', '', (0.3, 0.3);
END_PIN D;

PIN(CD): in, 2, , ,;
   RECOV: CD, rise, CP, rise, '', '', (0.5, 0);
END_PIN CD;

PIN(EN): in, 3, , ,;
   NOCHANGE: EN, low, CLK, high,, '', '', (1.0,1.0)
END_PIN EN;

PIN(CLK): in, 0, , ,;
   MPW: CLK, 1, '', 3;
   MPW: CLK, h, '', 3;
END_PIN CLK;
```

Example 2-6 Pin Constraints in a CMOS Nonlinear Delay Model

```
PIN(D) : in, 1, , , ;
  SETUP : D, CP, rise, '', '', ( , );
   rise_constraint ( scalar ) :
     VALUES : 1.3
   fall_constraint (scalar ) :
     VALUES : 1.3
  HOLD : CP, rise, D, '', '', ( , );
   rise constraint (scalar)
      VALUES : 0.3
    fall_constraint (scalar ) :
     VALUES : 0.3
END_PIN D;
PIN(CD) : in, 2, , , ;
 RECOV : CD, rise, CP, rise, '', '', ( , );
   rise_constraint (scalar) :
     VALUES : 0.5
END_PIN CD;
PIN(EN) : in, 3, , , ;
 NOCHANGE : EN, low, CLK, high, , '', '', (,)
   rise_constraint (scalar) :
     VALUES : 2.98000
    fall_constraint (scalar) :
     VALUES : 0.9800
END PIN EN;
PIN(CLK) : in, 0, , , ;
```

```
MPW : CLK, 1, '', 3;
MPW : CLK, h, '', 3;
END PIN CLK;
```

Example 2-7 Nonsequential Setup and Hold Constraints

```
PIN(d): in, 4, , , ;
NON_SEQ_HOLD: sel, rise, d, so, '', '', ( , );
    rise_constraint ( constraint ) :
        VALUES : 1.5000

fall_constraint ( constraint ) :
        VALUES : 1.5000

NON_SEQ_SETUP: d, sel, rise, so, '', '', ( , );
    rise_constraint ( constraint ) :
        VALUES : 1.5000

fall_constraint ( constraint ) :
        VALUES : 1.5000
END_PIN d;
```

Delay Reports

The Library Compiler tool reports delays for combinational timing arcs and for sequential timing arcs.

Linear Combinational Delay

This is the format for the delay report for standard combinational timing:

```
DELAY:from_pin,to_pin,timing_type,timing_sense,
'enable_condition', (intrinsic_rise, intrinsic_fall),
(slope_rise, slope_fall), (rise_resistance,
fall resistance);
```

The intrinsic_rise and intrinsic_fall attributes have values if specified, but the slope_rise, slope_fall, rise_resistance, and fall_resistance attributes should be empty.

Piecewise Linear Combinational Delay

The delay report for piecewise linear combinational timing has the following format:

```
DELAY: from_pin, to_pin, timing_type, timing_sense, 'enable_condition', (intrinsic_rise, intrinsic_fall), (slope_rise, slope_fall), (rise_delay_intercept, fall_delay_intercept), (rise_pin_resistance, fall_pin_resistance), (rise_wire_resistance, fall_wire_resistance), (rise_nonpaired_twin, fall_nonpaired_twin);
```

If attributes are composed of pieces, each attribute type is enclosed in angle brackets and, within each attribute type, each piece is separated by a colon, as shown in Example 2-8.

Example 2-8 Piecewise Linear Combinational Timing Pin Delays Report

```
PIN(X) : out, 0, 20, , , 0.83, (0.02, 0.01), (0.045, -0.015);
DELAY : A1, X, prop, neg_unate, '', (0.12, 0.1), ( , ),
        (<0 : 0.003 : -0.063>, <0 : -0.055 : -0.088>),
        (<0.006 : 0.006 : 0.006>, <0.011 : 0.011 : 0.011>),
        (<0.34 : 0.325 : 0.435>, <0.33 : 1.105 : 1.16>),
        (< : : >, < : : >);
END_PIN X;
```

Nonlinear Combinational Delay

For the nonlinear delay model, the Library Compiler tool reports the table information for combinational timing attributes.

The intrinsic_rise and intrinsic_fall attributes have values if specified, but the slope_rise, slope_fall, rise_resistance, and fall_resistance attributes should be empty.

In the delay table syntax, the template name can be either rise_propagation, fall_propagation, cell_rise, cell_fall, rise_transition, Or fall_transition. You use index_1 or index_2 only when you define the local table to overwrite the index value in the original template.

Rise and Fall Values

Rise and fall values have different definitions that depend on the timing type:

- For a combinational prop delay, a rise is the 0-to-1 transition and a fall is the 1-to-0 transition.
- If from_pin is a three-state device-enable pin, a prop delay rise is the Z-to-1 transition, and a fall is the Z-to-0 transition.
- For a disable delay, from_pin is a three-state device-enable pin. A rise is the 0-to-Z transition of to_pin; a fall is the 1-to-Z transition.
- For a clear delay, only the fall is considered. A fall is the 1-to-0 transition of the to_pin. The rise event is ignored.
- For a preset delay, only the rise is considered. A rise is the 0-to-1 transition of the to_pin. The fall event is ignored.

Example 2-9 and Example 2-10 show two types of reports for combinational pin delays.

Example 2-9 Standard Combinational Pin Delays Report

```
PIN(Q): out, , , , , ( , );
SAMPLE: CP, rise, Q, '', (1.17, 1.35), (0, 0),(0.1523, 0.0589);
```

```
DELAY : SD, Q, preset, neg_unate, '', (0.97, 1), (0, 0), (0.1523, 0);
DELAY : CD, Q, clear, pos_unate, '', (1, 0.75), (0, 0), (0, 0.0589);
END_PIN Q;
```

Example 2-10 Combinational Pin Delays Report With a Nonlinear Delay Model

```
PIN(Q) : out, , , , , , ( , ), (, );
DELAY : SD, Q, preset, neg_unate, '', ( , ), ( , ), ( , );
    rise_propagation ( test ) :
        VALUES : 1.0, 2.1, 3.4
    rise_transition ( test ) :
        VALUES : 0.5, 0.7, 1.9
DELAY : CD, Q, clear, pos_unate, '', ( , ), ( , ), ( , );
    fall_propagation ( test ) :
        VALUES : 1.0, 2.1, 3.4
    fall_transition ( test ) :
        VALUES : 0.5, 0.7, 1.9
END_PIN Q;
```

Linear Sequential Delay

This is the format for a standard sequential delay report:

```
SAMPLE : clock_pin, transition_type, to_pin,
'enable_condition', (intrinsic_rise, intrinsic_fall),
(slope_rise, slope_fall), (rise_resistance,
fall_resistance);
```

Example 2-11 shows standard sequential pin delays.

Example 2-11 Standard Sequential Pin Delays

```
PIN(Q): out, , , , , ( , ), ( , );
    SAMPLE: CP, rise, Q, '', (1.16, 1.44), (0, 0), (0.0653, 0.0347);
    END_PIN Q;
```

Piecewise Linear Sequential Delay

This is the format for a piecewise linear sequential delay report:

```
SAMPLE : clock_pin, transition_type, to_pin,
'enable_condition', (intrinsic_rise, intrinsic_fall),
(slope_rise, slope_fall), (rise_delay_intercept,
fall_delay_intercept), (rise_pin_resistance,
fall_pin_resistance), (rise_wire_resistance,
fall_wire_resistance), (rise_nonpaired_twin,
fall_nonpaired_twin);
```

Nonlinear Sequential Delay

This is the format for a nonlinear sequential delay report:

```
SAMPLE : CK, rise, Q, '', ( , ), ( , ) ;
rise propagation ( Template8 ) :
```

```
VALUES: 1.0394 1.1740 1.6733 1.0544 1.1897 1.6885 1.0516 1.1868 1.6852 1.0360 1.1709 1.6693 1.0024 1.1373 1.6356 fall_propagation ( Template8 ):

VALUES: 1.4165 1.5473 2.0101 1.5046 1.6341 2.0969 1.5584 1.6878 2.1506 1.6100 1.7402 2.2030 1.6393 1.7694 2.2322 rise_transition ( Template1 ):

VALUES: 0.0606 0.6828 fall_transition ( Template1 ):

VALUES: 0.1596 0.6372
```

Pin Capacitance Ranges

This is the format for a pin capacitance ranges report:

```
PIN(A): in, float, , , float, float;
  RISE_CAPACITANCE_RANGE(float, float)
  FALL_CAPACITANCE_RANGE(float, float)
END_PIN A ;
```

Cell Degradation Design Rule

The cell degradation design rule defines the maximum capacitive load a cell can drive without cell performance degradation.

This is the syntax for the cell degradation information:

```
cell_degradation (template_name) ;
  INDEX_1 (float ... float) ;
  VALUES : (float ... float) ;
```

This is an example of the cell degradation information in a library report after you issue the report_lib -timing command:

Timing Arcs Report

Use the -timing_arcs option to generate a report like the one shown in Example 2-12.

Example 2-12 Reporting Timing Arcs Information

```
lc_shell> report_lib -timing_arcs
...
Attributes:
    af - active falling
    ah - active high
    al - active low
```

```
ar - active rising
       b - black box (function unknown)
       ce - clock enable
       d - dont_touch
       mo - map_only
        p - preferred
        r - removable
       s - statetable
      sa0 - dont_fault stuck-at-0
      sa1 - dont_fault stuck-at-1
     sa01 - dont_fault both stuck-at-0 and stuck-at-1
       sz - use_for_size_only
        t - test cell
        u - dont_use
            Arc Pins
Attributes # Sense/Type From To
                                                                      When
______
ΕO
                             0 pos unate A Z
                            1 pos unate A Z
1 pos unate B Z
2 neg unate A Z
3 neg unate B Z
0 pos unate A Z
1 pos unate B Z
2 neg unate B Z
2 neg unate A Z
3 neg unate B Z
0 pos unate A Z
3 neg unate B Z
                            1
EO1
E0a
```

Timing Label Reports

The Library Compiler tool reports all labels associated with the timing arcs when you use the -timing_label option.

This is the format for a timing label report:

lc_shell> report_lib -timing_label

| | Arc E | Pins | | |
|-------|------------------------------|-------------|------------------------------|--|
| Cell | From | To | Arc Labels | |
| cell1 | X[0] X[1] X[2] X[3] | C C C | X0_C X1_C X2_C X3_C | |
| | A | D | A_D | |

Timing Report Statistics

The summary section at the end of a library timing report contains simple statistics like the following:

```
Number of library cells: 18
Number of reported cells: 16
Number of reported scaled cells: 6
```

CCS Timing Model Information

CCS modeling supports additional driver model complexity by using a time- and voltage-dependent current source with an essentially infinite drive resistance. The driver model achieves high accuracy by not modeling the transistor behavior. Instead, it maps the arbitrary transistor behavior for lumped loads to an arbitrary detailed wire-load model.

Compact CCS timing models are also provided to reduce disk size issues as library files become larger with the expanding CCS modeling infrastructure. The report_lib command displays CCS timing model data in the header section in the following format:

```
Library Type : Technology, CCS/Compact CCS
```

High-Level Information

The report_lib command displays the ccs (expand CCS timing modeling) and cccs (compact CCS timing modeling) cell-level attributes if a cell has been modeled using expanded CCS driver or compact CCS timing syntax:

```
cell_name attribute-list, ccs/cccs
```

Detailed Information

If you specify the <code>-timing</code> option, <code>report_lib</code> displays the pin-level compact CCS driver information and the receiver modeling tables:

```
PIN(pin_name) : direction, ...
    DELAY: ...
        compact_ccs_rise/compact_ccs_fall
(template_name):
    base_curves_group : base_curve_name;
    INDEX_1 : value list;
    INDEX_2 : value list;
    INDEX_3 : value list;
    VALUES : value list;
    ...
END_PIN pin_name;
```

The report_lib command can help when debugging issues early in the design cycle. This command extracts the cell delay and output slew data from the CCS driver model and displays the delay report, which is similar to the nonlinear delay model report:

```
PIN(pin_name) : direction, ...
  DELAY: ...
cell_rise/cell_fall (template_name):
  INDEX_1 : value list;
  INDEX_2 : value list;
  VALUES : value list;
    rise_transition/fall_transition (template_name):
        INDEX_1 : value list;
        INDEX_2 : value list;
        VALUES : value list;
        VALUES : value list;
```

```
END_PIN pin_name;
```

Converting CCS Data to NLDM Data

Currently, the CCS-to-NLDM (nonlinear delay model) conversion table is only displayed when report_lib reports timing for one cell or a set of cells. You must specify cell names when you run report_lib because the library file containing the CCS model is usually very large, and converting all the cells can be a time-consuming process.

Interdependent Setup and Hold Model Information

Interdependent setup and hold data modeling is provided for pessimism reduction for sign-off tools during the timing-check stage.

The report_lib command reports the following information:

• When you specify the -timing_arcs option, report_lib reports the interdependent ID information in the following format:

```
Arc Arc Pins

Cell Attributes # Sense/Type From To When Id

cell_name attr,... # type pin_name pin_name cond interdependent_id
```

• When you specify the -timing option, report_lib displays the interdependent ID for setup_rising, setup_falling, hold_rising, and hold_falling timing arcs:

```
PIN(pin_name) : direction, ...

SETUP: pin_name, related_pin_name, clk_edge,
related_output_pin_name, 'when_start', 'when_end',
'interdependence_id',
(intrinsic_rise, intrinsic_fall);

HOLD: related_pin_name, clk_edge, pin_name,
related_output_pin_name, 'when_start', 'when_end',
'interdependence_id',
(intrinsic_rise, intrinsic_fall);
...

END PIN pin name;
```

Example

```
PIN(F1): in, 0, , , , ;
    SETUP: F1, K, rise, , '', '', ,(6, 6);/* normal setup_rising arc */
    SETUP: F1, K, fall, , '', '', ,(6, 6);
    HOLD: K, fall, F1, , '', '', ,(0, 0);
    HOLD: K, rise, F1, , '', '', ,(0, 0);
    SETUP: F1, K, rise, , '', '', 1, (8, 8);/* setup_rising arc with interdependent_id = 1 */
    SETUP: F1, K, fall, , '', '', 1, (8, 8);
    HOLD: K, fall, F1, , '', '', 1, (0, 0);
    HOLD: K, rise, F1, , '', '', 1, (0, 0);
```

Sensitization Model Information

Sensitization modeling records the full conditions used during cell characterization. This can help tools that use Liberty models to accurately correlate their models with SPICE.

When you specify the -char option, report_lib reports all characterization-related information, including predriver modeling information.

• At the library level, report_lib displays the sensitization group:

```
sensitization : sensitization_group_name
pin_names : pin_name_list;
vector : vector_id, vector_string;
```

• For cell and timing arcs, report_lib displays the sensitization_master attribute:

```
CELL(cell name)
sensitization_master : sensi_master_name;
pin_name_map : pin_name_list;
PIN(pin_name)
    ARC: related_pin_name, pin_name, type, sense, sdt_str;
        sensitization_master : sensi_master_name;
        pin_name_map : pin_name_list;
        wave rise : stimuli by sensi-vectors;
        wave fall : stimuli by sensi-vectors;
        wave_rise_sampling_index : index value;
        wave_fall_sampling_index : index value;
        wave_rise_timing_interval : timing_interval_list;
        wave_fall_timing_interval : timing-interval-list;
    ARC: related_pin_name, pin_name, type, sense, sdt_str;
END_PIN pin_name;
END CELL cell name;
```

Predriver Model Information

In cell characterization, the shape of the waveform driving the characterized circuit can have a significant impact on the final results.

When you specify the -char option, report_lib displays predriver data modeling information, such as the following:

- The driver waveform lookup table template, which is displayed when the lookup table template information is written out. The variable_1 value is input_net_transition and the variable_2 value is normalized_voltage.
- The library-level normalized_driver_waveform table:

```
Normalized Driver Waveform Table:

Template_nameDriver Waveform Name
------

template_name driver_waveform_name

INDEX_1 : value-list;

INDEX_2 : value-list;

VALUES : value-list;
```

• The driver waveform attributes at the cell and pin level:

```
CELL(cell_name) :
   DRIVER_WAVEFORM_RISE : driver_waveform_name;
   DRIVER_WAVEFORM_FALL : driver_waveform_name;
   DRIVER_WAVEFORM : driver_waveform_name;
   PIN(pin_name) :
        DRIVER_WAVEFORM_RISE : driver_waveform_name;
        DRIVER_WAVEFORM_FALL : driver_waveform_name;
        DRIVER_WAVEFORM : driver_waveform_name;
        DRIVER_WAVEFORM : driver_waveform_name;
        ...
   END_PIN pin_name;
END_CELL cell_name;
```

Feedthrough Timing Arc Information

Liberty syntax allows you to specify feedthrough timing arcs, which are timing arcs between input and output pin pairs that are not isolated. In stage-based gate-level timing analysis, if there are feedthrough arcs, analysis tools need to compute the timing of multiple serial-connected nets simultaneously instead of analyzing a net only with driver and receivers.

The report_lib command writes out the feed_through_type attribute in timing arcs when timing information is displayed:

```
PIN(pin_name) : direction, ...
    DELAY: ...
    FEED_THROUGH_TYPE : enum(short, wire, gate);
    ...
END_PIN pin_name;
```

Mode Pin Information

Conditional data modeling is widely used in complicated modules. The mode pin attribute supports conditional modeling in pin-based CCS noise and pin-based CCS timing receiver models.

When you specify the -noise_arcs option, report_lib displays the following CCS noise conditional data modeling information with the mode or when attributes:

| Cell | # | Туре | CCS Noise Toggling pin | source of path | When/Mode |
|------------|-----|-------|---------------------------|----------------|-----------|
| cell_name | # | type | pin_name | pin_name | condition |
| /* Example | * / | | | | |
| LL_SAN2 | 0 | ccsnf | A | | |
| | 1 | ccsnl | Z | В | |
| | 2 | ccsnf | Z | A | |

The report_lib command displays the following conditional data information for pin-based CCS timing receiver models:

```
PIN(pin_name) : direction, ...

RECEIVER_CAPACITANCE: ...

MODE (mode_name, mode_value);

WHEN : sdt_string;

receiver_capacitance1_rise

receiver_capacitance1_fall

receiver_capacitance2_rise

receiver_capacitance2_fall

...

END_PIN pin_name;
```

On-Chip Variation Model Information

On-chip variation (OCV) causes variation in the timing performance of each transistor in a design. In advanced OCV models, these variations are modeled using derating factors based on the path depth and path distance of cells. In parametric OCV models, variations are modeled using random variation coefficients and path distance.

The -timing option of the report_lib command reports the OCV model data in the following format:

· Library-level groups and attributes

```
...

OCV Table Template:

Template_name

------
2D_ocv_template

VARIABLE_1 : path_depth
```

```
VARIABLE 2 : path distance
        INDEX 1 : 1 2 3
        INDEX_2 : 1 2 3
     1D_ocv_template2
        VARIABLE_1 : path_distance
        INDEX 1 : 1 2 3
  . . .
  OCV derate tables:
    OCV derate group: locv1
      ocv_derate_factors(1D_ocv_template2) :
       RF_TYPE : rise_and_fall
       DERATE TYPE : early
       PATH_TYPE : clock_and_data
       INDEX_1 : 100 200
       VALUES : 0.98 0.913
  OCV derate group: aocv1
      ocv_derate_factors(2D_ocv_template) :
       RF_TYPE : rise_and_fall
       DERATE_TYPE : early
       PATH_TYPE : clock_and_data
       INDEX_1 : 1 2 3
       INDEX_2 : 100 200
       VALUES : 0.98 0.913 0.96 0.77 0.87 0.95
  OCV Attributes:
     Attribute
                                    VALUE
     _____
      ocv_arc_depth 1.0 default_ocv_derate_group adva
                                    advanced ocv
      default_ocv_derate_distance_group location_based_ocv;

    Cell-level attributes

  CELL(CELL1): 0;
     OCV Attributes:
     Attribute
                             VALUE
     _____
     ocv_arc_depth2.0ocv_derate_groupadvanced_ocv
      ocv_derate_distance_group location_based_ocv;

    Arc-level attributes

    PIN(Z): out, 0, , 15000, , , ;
      DELAY: A1, Z, prop, pos_unate, '', ( , ), ( , );
  OCV Attributes:
       Attribute
       _____
       ocv_arc_depth
                         3.0
        . . .
```

For more information about on-chip variation modeling, see "Defining On-Chip Variation" in the "Building Environments" chapter of the *Library Compiler User Guide*.

Noise Reports

Use the following options to generate noise reports:

```
-noise
```

Displays noise immunity, noise propagation, and current-voltage (I-V) characteristic information, as shown in Example 2-13 on page 2-24.

```
-noise_arcs
```

Displays noise arc information, as shown in Example 2-14 on page 2-26.

Example 2-13 Noise Immunity, Noise Propagation, and I-V Characteristics in a Noise Report

```
lc_shell> report_lib -noise
Noise Immunity Lookup Table Template:
 Template_name
              ._____
 mynoise_reject
   VARIABLE_1: input_noise_width
   VARIABLE_2: total_output_net_capacitance
   INDEX_1: 0.0000 0.1000 0.3000 1.0000 2.0000 INDEX_2: 0.0000 0.1000 0.3000 1.0000 2.0000
 mynoise_reject_outside_rail
   VARIABLE_1: input_noise_width
   VARIABLE_2: total_output_net_capacitance
    INDEX_1: 0.0000 0.1000 2.0000
    INDEX_2: 0.0000 0.1000 2.0000
I-V Characteristics Lookup Table Template:
 Template_name
 my current low
   VARIABLE 1: iv output voltage
   INDEX_1: -1.0000 -0.1000 0.0000 0.1000 0.8000 1.6000 2.0000
 my_current_high
   VARIABLE_1: iv_output_voltage
    INDEX_1: -1.0000 -0.1000 0.3000 0.1000 0.5000 0.8000 1.6000 1.7000 2.0000
Noise Propagation Lookup Table Template:
  Template_name
my_noise_propagation
      VARIABLE_1: total_output_net_capacitance
      VARIABLE_2: input_noise_width
      VARIABLE_3: input_noise_height
```

```
INDEX 1: 0.0000 1.0000 2.0000 3.0000 4.0000 5.0000 6.0000
       INDEX_2: 0.0000 1.0000 2.0000 3.0000
INDEX_3: 0.0000 1.0000 2.0000 3.0000
CELL(INV): 1;
  PIN(A): in, 1, 1, , , ;
    hyperbolic_noise_low : (0.400000 1.100000 0.100000);
    hyperbolic_noise_high : (0.300000 0.900000 0.100000);
    hyperbolic_noise__high : (0.100000 0.300000 0.010000);
    hyperbolic_noise_below_low : (0.100000 0.300000 0.010000) ;
  END PIN A;
  PIN(Y): out, 0, 10, , , ;
    steady_state_resistance_low : 1100.000000 ;
    steady_state_resistance_high : 1500.000000 ;
    steady state resistance high: 200.000000;
    steady_state_resistance_below_low : 100.000000 ;
  PIN(y): in, 1, , , ;
    noise_immunity_high ( my_noise_reject ) :
      VALUES: 1.3000 0.8000 0.7000 0.6000
                                                  0.5500 1.5000
                0.9000 0.8000 0.6500 0.6000
                                                  1.5000 0.9000
                0.8000 0.6500 0.6000 1.5000 0.9000 0.8000
                0.6500 0.6000 1.5000 0.9000 0.8000 0.6500
                0.6000
    noise_immunity_low ( my_noise_reject ) :
      VALUES: 1.5000 0.9000 0.8000 0.6500 0.6000 1.5000
                0.9000 \quad 0.8000 \quad 0.6500 \quad 0.6000 \quad 1.5000 \quad 0.9000

      0.8000
      0.6500
      0.6000
      1.5000
      0.9000
      0.8000

      0.6500
      0.6000
      1.5000
      0.9000
      0.8000
      0.6500

                0.6000
    noise_immunity_below_low ( my_noise_reject_outside_rail ) :
      VALUES: 1.0000 0.8000 0.5000 1.0000 0.8000 0.5000
                1.0000 0.8000 0.5000
    noise_immunity__high ( my_noise_reject_outside_rail ) :
      VALUES: 1.0000 0.8000 0.5000 1.0000 0.8000 0.5000 1.0000 0.8000 0.5000
    steady_state_current_low ( my_current_low ) :
      VALUES: 0.1000 0.0500 0.0000 -0.1000 -0.2500 -1.0000
                -1.8000
    steady_state_current_high ( my_current_high ) :
      VALUES: 2.0000 1.8000 1.7000 1.4000 1.0000 0.5000
                0.0000 -0.1000 -0.8000
  END_PIN y;
END_CELL INV;
Number of library cells: 1
Number of reported cells: 1
```

Example 2-14 Noise Arcs in a Noise Report

```
lc_shell> report_lib -noise_arcs
Components:
    Arc Types:
      nih - noise_immunity_high
      nil - noise_immunity_low
      niah - noise_immunity_high
      nibl - noise_immunity_below_low
      hnh - hyperbolic noise high
      hnl - hyperbolic_noise_low
      hnah - hyperbolic_noise__high
      hnbl - hyperbolic_noise_below_low
      ssch - steady_state_current_high
      sscl - steady_state_current_low
      ssct - steady_state_current_tristate
      pnwh - propagated_noise_width_high
     pnwl - propagated_noise_width_low
     pnhh - propagated_noise_height_high
     pnhl - propagated_noise_height_low
     pnwah - propagated_noise_width_high
     pnwbl - propagated_noise_width_below_low
     pnhah - propagated_noise_height__high
     pnhbl - propagated_noise_height_below_low
Arc
              Arc Pins
           # Type From To When
Cell
INV
           0 hnhA
           1 hnl A
           2 hnah A
           3 hnbl A
           4 nih A Y
5 nil A Y
6 niah A Y
7 nibl A Y
           8 ssch Y
           9 sscl A
                        Y
           10 pnwl A
                          Y
           11 pnhl A
                          Y
           12 pnwbl A
                          Y
           13 pnhbl A
                          Y
1
```

CCS Noise Model Reports

CCS noise modeling captures essential noise properties of digital circuits using very compact library representation. CCS noise models enable fast and accurate gate-level noise analysis while maintaining library characterization.

High-Level Information

The report_lib command displays the ccsn CCS noise data modeling attribute at the cell level:

```
cell_name attribute-list, ccsn
```

Detailed Information

When you specify the <code>-noise_arcs</code> option, <code>report_lib</code> displays the CCS-noise-related arc and pin information using the <code>ccsnf</code> (CCS noise first stage) and <code>ccsnl</code> (CCS noise last stage) attributes:

| Cell | # | Type | CCS Noise Toggling pin | source of path | When/Mode |
|-----------------------|-------------------|-------------------------|---------------------------|----------------|-----------|
| cell_name | # | type | pin_name | pin_name | condition |
| /* Example LL_SAN2 | */ 0 1 2 | ccsnf ccsnl ccsnf | A Z Z | B A | |

Power Reports

Use the following options to generate power reports:

```
-power
```

Displays power-related information, including internal power, leakage power, and multiple power supplies.

```
-power label
```

Displays all the power label information.

Library Defaults

Power tools use the default values for power-related attributes if they are not defined in the technology library.

The library defaults section of the library report lists what default is being used for each power-related attribute. The power-related attributes not defined in the library are blank in the power report.

Example 2-15 represents the power attribute defaults section in a power report.

Example 2-15 Power Attribute Defaults

Power Attribute Defaults:

```
Attribute Default default_cell_leakage_power 1 default_leakage_power_density 0
```

Library-Level Templates

The internal power models have library-level templates, which are written out in the power report. This is the format of the internal power lookup table template information:

```
Template_name

name of the template

VARIABLE_1: variable_1

VARIABLE_2: variable_2

VARIABLE_3: variable_3

INDEX_1: float ... float

INDEX_2: float ... float

INDEX_3: float ... float
```

variable_2 and variable_3 are optional for all tables except the three-dimensional tables used to model output load. The lines containing INDEX_2 and INDEX_3 data are optional.

Example 2-16 shows an example of a lookup table template for the internal power models.

Example 2-16 Internal Power Template

Internal Power Lookup Table Template:

```
Template_name

power_load_64

VARIABLE_1: input_transition_time

VARIABLE_2: total_output_net_capacitance

INDEX_1: 0.0400 0.1200 0.2000 0.4000 0.6000 0.8000

INDEX_2: 0.0638 0.1276 0.2552 0.5104 1.0208 2.0416

power_3_d

VARIABLE_1: total_output_net_capacitance

VARIABLE_2: equal_or_opposite_output_net_capacitance

VARIABLE_3: input_transition_time

INDEX_1: 0.1000 5.0000 20.0000

INDEX_2: 0.1000 5.0000 20.0000

INDEX_3: 0.1000 0.5000 0.8000
```

The Library Compiler tool lists the power information in terms of various power and current values. Each category uses a different format. The report is generated by using the -power

option of the report_lib command. Example 2-17 shows an example power information report.

Example 2-17 Example Power Information Report for a NAND2 Cell

```
Power Information:
Attributes:
a - average power specification
dc - dynamic current
i - internal power
ip - intrinsic parasitic
1 - leakage power
lc - leakage current
rf - rise and fall power specification
va - cell-based variation-aware leakage current
        Power
Cell # Attr Toggling pin Source of path when Mode
______
NAND2 0 1
                                           buf_mode: output_mode
    1 i,rf ZN A1
                                          buf_mode: output_mode
                                          buf: output_mode
                                      buf: output_mode
buf_mode: output_mode
buf: input_mode
buf: input_mode
     2
       lc
       va
     3
                      Cx
Cy
       dc
     5 dc
     6 ip
                                           buf: input_mode
```

Library-Level Multiple Power Supply Information

This section shows the format and provides examples of multiple power supply information at the library level, including

- power_supply group information
- power_rail information about the operating conditions

This is the report format for information about the power_supply group:

```
Power Supply Group

default_power_rail : name

Power Rail Value

name_1 float

name_2 float
```

This is the format for information about the power rail in the operating_conditions group:

```
Name : operating condition name
Power Rail Value

name_1 float
name_2 float
```

Example 2-18 shows a power supply report.

Example 2-18 Power Supply Information Report

```
Power Supply Group:
default_power_rail : name

Power Rail Value

VDD1 5.0
VDD2 3.30
```

Example 2-19 shows a power rail report.

Example 2-19 Power Rails for Operating Conditions Report

| Name : | WCCOM |
|------------|-------|
| Power Rail | VALUE |
| | |
| VDD1 | 4.80 |
| VDD2 | 2.90 |

Cell-Level Information

This is the format for cell leakage information at the cell level:

```
LEAKAGE_POWER: when_string, value;
```

Example 2-20 shows a cell leakage power report.

Example 2-20 Cell Leakage Power Report

```
CELL(cel14): 2, 0.02;
  LEAKAGE_POWER : 'A', 0.05;

CELL(cel15): 2, 0.02;
  LEAKAGE_POWER : 'A' & B', 0.05;
  LEAKAGE_POWER : 'A & B'', 0.05;

  PIN(A): in, 0.032, , , ,;
  END_PIN A;

  PIN(B): in, 0.033, , , ,;
  END_PIN B;

  PIN(Z): out, 0, , 0.5742, ,;
  END_PIN Z;

END_CELL cel15;
```

Multiple Power Supply Information

This is the format of multiple power supply information at the cell level:

Example 2-21 shows a cell-level multiple power supply report.

Example 2-21 Multiple Power Supply Information Report

```
Name : IBUF1
RAIL CONNECTION (PV1) : VDD1
RAIL CONNECTION (PV2) : VDD2
```

Pin-Level Information

The power report contains the following area and power information for each cell:

```
CELL(cell_name) : area, ...;
  AREA : area_value

PIN(pin_name_1) : attributes;
  ...power_information...
  END_PIN pin_name_1;

PIN(pin_name_n) : attributes;
  ...power_information...
  END_PIN pin_name_n;

END_CELL cell_name;
```

Example 2-22 is an example of a CMOS cell description in a power report.

Example 2-22 Cell Description in a Power Report

```
CELL(cell2): 2, 0.02;
  LEAKAGE_POWER : 'A' & B', 0.05;
  LEAKAGE_POWER : 'A & B'', 0.05;

PIN(A): in, 0.032, , , ,;
  END_PIN A;

PIN(B): in, 0.033, , , ,;
  END_PIN B;

PIN(Z): out, 0, , , 0.5742, ,;
  END_PIN Z;
END CELL cell2;
```

Multiple Power Supply Signal Information

The power report generates signal-level information for all pins in cells with multiple power supplies.

This is the format of the multiple power supply information at the pin level:

```
PIN (input_pin_name) :
    INPUT_SIGNAL_LEVEL (input_pin_name) :
power_rail_name
END_PIN (input_pin_name)
PIN (output_pin_name) :
OUTPUT_SIGNAL_LEVEL (input_pin_name) : power_rail_name
END PIN
(output_pin_name) ;
```

If the pin is an I/O pin, the power report generates signal-level information as follows:

```
PIN (inout_pin_name) :
    INPUT_SIGNAL_LEVEL (inout_pin_name) :
power_rail_name
    OUTPUT_SIGNAL_LEVEL (inout_pin_name) ;
power_rail_name
END_PIN (inout_pin_name) ;
```

Example

```
PIN (A):
    INPUT_SIGNAL_LEVEL (A) : VDD1
END_PIN (A);

PIN (Z):
    OUTPUT_SIGNAL_LEVEL (Z) : VDD2
END_PIN (Z);

PIN (Z1);
    INPUT_SIGNAL_LEVEL (Z1) : VDD1
    OUTPUT_SIGNAL_LEVEL (Z1) : VDD2
END_PIN (Z1);
```

Generic Integrated Clock Gating (ICG) Cell Model Information

Integrated clock gating (ICG) cells combine the combinational and sequential elements of a clock gate in a single cell. They are used to prevent timing problems and clock glitches that are caused by poor placement of discrete clock-gating components. Generic integrated clock gating (ICG) cell support provides a generic solution for this type of cell.

High-Level Information

The report_lib command displays the gicg (generic integrated clock-gating cell) attribute at the cell level:

```
cell name attribute-list, gicg
```

Power and Ground (PG) Pin Information

The report_lib command displays power and ground pin information, including the following:

- Library-level nominal voltage and voltage map information
- -pg_pin option information

If a library has been modeled using power and ground pin syntax, the information is reported in the report_lib header in the following format:

```
Library Type : Technology, PG Pin Based
```

Library-level nominal voltage and voltage map information is displayed in the following format:

Example

```
nom_voltage : 3.0;
Voltage Map: voltage name: voltage value
VDD : 3.0
VDD2 : 3.1
GND : 0.0
GND2 : 0.3
```

The -pg_pin option displays power and ground pin information, such as the voltage name to which a signal pin has been linked and pg_type information:

```
CELL(cell_name) : area_value;
    PG_PIN(pg_pin_name) :
        VOLTAGE : voltage_name;
        PG_TYPE : enum(primary_power, primary_ground,
        backup power, backup ground,
```

```
internal_power, internal_ground);
  END_PIN pin_name;
  ...
END_CELL cell_name;
```

When the <code>-pg_pin</code> option is selected, <code>report_lib</code> displays the <code>related_power_pin</code> or <code>related_ground_pin</code> associated with the signal pins and the <code>related_pg_pin</code> associated with the <code>leakage_power</code> or <code>internal_power</code> table. The information is displayed in the following format:

```
CELL(cell_name) :
   LEAKAGE_POWER : ...
   WHEN : when_value;
   VALUE : value;
   RELATED_PG_PIN : pg_pin_name;
PIN(pin_name) : ...
   RELATED_POWER_PIN : pg_pin_name;
   RELATED_GROUND_PIN : pg_pin_name;
   ...
   INTERNAL_POWER:
   RELATED_PG_PIN : pg_pin_name;
   ... /* leakage power table */
END_PIN pin_name;
```

For bias PG pins with insulated substrate wells, the report_lib command reports the is_insulated and tied_to attributes, as shown:

```
PG_PIN(bias_pg_pin_name) :
    ...
    VOLTAGE_NAME : voltage_name;
    PG_TYPE : pwell | nwell;
    IS_INSULATED : true;
    TIED_TO : pg_pin_name;
    ...
END_PG_PIN VDD
```

For more information about power and ground pins, see "Power and Ground (PG) Pins" in the "Advanced Low-Power Modeling" chapter of the *Library Compiler User Guide*.

Partial PG Pin Cell Information

The report_lib command displays partial PG pin cell information, including -pg_pin option information.

If a partial PG pin cell is modeled, the information is reported in the report_lib report, as shown in the following example:

```
Cell Attributes

CELL_1 b, d, u, 0p0g
CELL_2 b, d, u, 0p0g
CELL_3 b, d, u, 0p0g
```

The -pg_pin option displays partial PG pin information, such as the voltage name to which a signal pin has been linked and the pg_type information:

```
CELL(cell_name) : area_value;
  PG_PIN( pg_pin_name) :
     VOLTAGE : voltage_name;
     PG_TYPE : enum(primary_power, primary_ground,
     backup_power, backup_ground,
     internal_power, internal_ground);
  END_PIN pin_name;
    ...
END CELL cell name;
```

When the <code>-pg_pin</code> option is used, the <code>report_lib</code> command displays the <code>related_power_pin</code> or <code>related_ground_pin</code> associated with the signal pins and the <code>related_pg_pin</code> information associated with the <code>leakage_power</code> or <code>internal_power</code> table. The information is displayed in the following format:

```
CELL(cell_name):
   LEAKAGE_POWER:...
   WHEN: when_value;
   VALUE: value;
   RELATED_PG_PIN: pg_pin_name;
PIN(pin_name):...
RELATED_POWER_PIN: pg_pin_name;
RELATED_GROUND_PIN: pg_pin_name;
...
INTERNAL_POWER:
RELATED_PG_PIN: pg_pin_name;
... /* leakage power table */
END_PIN pin_name;
```

To report cells with partial PG pins, use the report lib command as follows:

```
lc_shell> report_lib library_name
```

where library_name is the library name stored in memory after the library file is read.

The Library Compiler tool reports cells with partial PG pins by using the following attributes:

• 1p0g

Reports cells with at least one power pin and no ground PG pins.

• 0p1g

Reports cells with no power pins and at least one ground PG pin.

p0q0

Reports cells with no power pins or ground PG pins.

Example 2-23 shows the generated report:

Example 2-23 Report With Partial PG Pin Information

```
cell (diode) {
               area : 0.1;
               dont_use : true ;
               dont_touch : true ;
               interface_timing : true ;
               timing_model_type : abstracted ;
               pin (da) {
                       related_ground_pin : VSS;
                       direction : input ;
                       capacitance : 10 ;
               pin (dc) {
                       direction : output ;
                       related_ground_pin : VSS;
                       capacitance : 10 ;
               pg_pin (VSS) {
                       pg_type : primary_ground;
                       voltage_name : VSS;
               }
       }
```

For more information about partial PG pin cells, see "Power and Ground (PG) Pins" in the "Advanced Low-Power Modeling" chapter of the *Library Compiler User Guide*.

Feedthrough Cell Information

The report_lib command displays multipin feedthrough cells and pins by default, or when you specify the -pg_pin or -all option.

Example 2-24 shows the typical multipin feedthrough information reported.

Example 2-24 Reported Feedthrough Information

```
Cell Attributes:
     short - cell that contains multipin-feedthrough pins
Pin Attribute:
     short - A multipin-feedthrough pin
Cell
         Footprint
                    Attributes
______
feedthrough
                        b, d, u, short
 CELL(feedthrough): 1, b, d, u;
   SHORT PORTS : A, Y ;
   PIN(A): inout, short, 0, , , , , , ;
   END_PIN A;
   PIN(Y): inout, short, 0.015, , , , , , ;
   END PIN Y;
```

```
PIN(B): in, 0.01, , , ;

RELATED_POWER_PIN : VDD

RELATED_GROUND_PIN : VSS

END_PIN B;

PIN(C): in, 0.01, , , ;

RELATED_POWER_PIN : VDD

RELATED_GROUND_PIN : VSS

END_PIN C;

PIN(Z): out, , , ;

RELATED_POWER_PIN : VDD

RELATED_GROUND_PIN : VSS

END_PIN Z;

END_PIN Z;

END_CELL feedthrough;
```

For more information, see "Feedthrough Signal Pin Modeling" in the "Advanced Low-Power Modeling" chapter of the *Library Compiler User Guide*.

Silicon-on-Insulator Cell Information

The silicon-on-insulator (SOI) devices are fabricated on a silicon layer that rests upon an insulating layer on the substrate.

The report_lib command reports SOI information in the following format:

The library-level is_soi attribute

```
...
IS_SOI : TRUE ;
```

The cell-level is soi attribute

```
Cell Attributes cell name ...soi
```

For more information, see "Silicon-on-Insulator (SOI) Cell Modeling" in the "Advanced Low-Power Modeling" chapter of the *Library Compiler User Guide*.

Switch Cell Information

Switch cells are used to power down a specific logic module to save power consumption. There are two types of switch cells: fine-grain and coarse-grain.

The report_lib command displays the switch_cg (coarse-grain switch cell) attribute at the library level:

```
cell_name attribute-list, switch_cg
```

When you specify the -switch option, report_lib reports switch cell information in the following format:

You can also specify the <code>-switch</code> option to report cell-level <code>dc_current</code> table information used to model the steady state current:

```
CELL(cell_name) : area_value;
dc_current(template_name) :
    RELATED_SWITCH_PIN : pin_name;
    RELATED_PG_PIN : pin_name;
    RELATED_VIRTUAL_PG_PIN : pin_name;
    INDEX_1 : value list
    INDEX_2 : value list
    VALUES : value list
...
END_CELL cell_name;
```

For more information, see "Switch Cell Modeling" in the "Advanced Low-Power Modeling" chapter of the *Library Compiler User Guide*.

Retention Cell Information

Retention cells are sequential cells that hold the state of the cell when the power is disabled, and restore the state when the power is enabled. The report_lib command reports the retention cell information with additional details, when the appropriate options are specified as shown:

High-Level Information

The report_lib command displays the ret attribute to represent the retention cell at the library level, in the following format:

```
cell name attribute-list, ret
```

Detailed Information

When you specify the -all, -timing, or -power options, the report_lib command reports the following information:

• The cell-level retention_cell attribute

```
CELL(cell_name) : area_value;
   RETENTION_CELL : retention_cell_style_string;
   ...
END_CELL cell_name;
```

• The pin-level retention pin attribute

```
PIN(pin_name) : direction, ...
  RETENTION_PIN : ( restore | save | save_restore, 0 | 1 );
  ...
END_PIN pin_name;
```

When you specify the <code>-pg_pin</code> option, the <code>report_lib</code> command reports the following attributes for the retention cell model:

• The cell-level clock condition group and group attributes

• The cell-level preset_condition group and group attributes

```
PRESET_CONDITION ( )
INPUT: expression
REQUIRED_CONDITION: expression
END PRESET CONDITION
```

• The cell-level clear condition group and group attributes

```
CLEAR_CONDITION ( )
INPUT: expression
REQUIRED_CONDITION: expression
END CLEAR CONDITION
```

The cell-level retention_condition group and group attributes

```
RETENTION_CONDITION ( )
REQUIRED_CONDITION: expression
END_RETENTION_CONDITION
```

• The pin-level save_action, restore_action, save_condition, restore_condition, and restore edge type attributes

For more information, see "Retention Cell Modeling" in the "Advanced Low-Power Modeling" chapter of the *Library Compiler User Guide*.

Always-On Cell Information

Always-on cells remain powered on by a backup power supply even when the main power supply is switched off. They are required for special complex low-power designs.

The report_lib command displays the ao (always-on) attribute at the cell level:

```
cell_name attribute-list, ao
```

The report_lib command also displays the ao (always-on) pin-level attribute:

```
CELL(cell_name) : area_value;
  PIN(pin_name) : direction, ..., ao
  ...
END_PIN pin_name;
END_CELL cell_name;
```

For more information, see "Always-On Cell Modeling" in the "Advanced Low-Power Modeling" chapter of the *Library Compiler User Guide*.

Antenna-Diode Cell Information

Antenna-diode cells are inserted in a design to fix process antenna violations. The antenna_diode_type attribute specifies the type of antenna-diode at the cell or pin level.

The report_lib command displays the power, ground, or power_and_ground type of the antenna_diode_type attribute both at the cell and pin levels as follows:

```
adt(p)
adt(g)
adt(pg)
```

For more information, see "Antenna-Diode Cell Modeling" in the "Advanced Low-Power Modeling" chapter of the *Library Compiler User Guide*.

Level-Shifter Cells and Isolation Cells

Level-shifter and isolation cells are used to connect a netlist to different power domains to meet design constraints.

The report_lib command displays level-shifter and isolation cell information at the cell level:

```
CELL(cell_name) : area_value;
  LEVEL_SHIFTER_TYPE : enum(LH | HL | HL_LH);
  INPUT_VOLTAGE_RANGE(float, float)
  OUTPUT_VOLTAGE_RANGE(float, float)
```

```
END_CELL cell_name;
```

The report_lib command displays the lse (level-shifter enable pin) and isoe (isolation cell enable pin) pin-level attributes:

```
PG_PIN(pg_pin_name) : scmr
...
END_PIN pin_name;
PIN(pin_name) : direction, ..., lse, isoe
...
END_PIN pin_name;
```

The report_lib command does not categorize level-shifter cells as overdrive level-shifter cells or enable level-shifter cells, and isolation cells as enable isolation cells.

The report_lib command displays the following information:

- For overdrive level shifter cells, the <code>input_signal_level</code> attribute but not the related power pin or related ground pin attributes on input pins
- For enable level-shifter cells, level-shifter cells with the <code>level_shifter_enable_pin</code> attribute
- For enable isolation cells, isolation cells with the isolation_cell_enable_pin attribute
- The alive_during_power_up attribute
- For level-shifter cells not powered by the switching domains, the is_unconnected_pg_pin attribute setting for the pg_pin group with the std_cell_main_rail attribute

For example,

```
PG_PIN(VDD): scmr,
VOLTAGE_NAME: VDDL
PG_TYPE: primary_power
IS_UNCONNECTED_PG_PIN: true
END_PG_PIN VDD;
```

For more information, see "Level-Shifter Cells in a Multivoltage Design" in the "Advanced Low-Power Modeling" chapter of the *Library Compiler User Guide*.

Partially Powered-Down Isolation Cells

In partition-based designs with multiple power supplies and voltages, the outputs from a shut-down partition to an active partition must be maintained at predictable signal levels. An isolation cell isolates the shut-down partition from the active partition. At the pin level, partial power shut-down of the isolation cells is supported by the permit_power_down, and alive_during_partial_power_down attributes.

When you specify the <code>-pg_pin</code> option, the <code>report_lib</code> command displays the following pin-level attributes of the isolation cell modeled for partial power shut-down:

• The permit power down attribute

```
PERMIT POWER DOWN : TRUE;
```

• The alive during partial power down attribute

```
ALIVE_DURING_PARTIAL_POWER_DOWN : TRUE;
```

For more information, see "Isolation Cell Modeling" in the "Advanced Low-Power Modeling" chapter of the *Library Compiler User Guide*.

Macro Cell Isolation Information

Macro cells do not contain internal logic information. To identify a macro cell that is internally isolated, the <code>is_isolated</code> attribute is used. The <code>isolation_enable_condition</code> attribute specifies the isolation condition for the internally isolated pins, buses, and bundles of the macro cell.

When you specify the -pg_pin option, the report_lib command displays the following attributes for an internally isolated macro cell:

• The is_isolated attribute

```
IS_ISOLATED : TRUE | FALSE;
```

• The isolation_enable_condition attribute

```
ISOLATION_ENABLE_CONDITION : boolean_expression;
```

For more information, see "Isolation Cell Modeling" in the "Advanced Low-Power Modeling" chapter of the *Library Compiler User Guide*.

CCS Power Model Information

Composite current source (CCS) power modeling addresses static power, dynamic power, and dynamic voltage (IR) drops. Compared to the nonlinear power models (NLPMs), the CCS power models provide unified data modeling, multivoltage support, accuracy, and better characterization runtime.

When you specify the <code>-power</code> or <code>-all</code> options, the <code>report_lib</code> command displays the information for the leakage current, intrinsic parasitic, dynamic current, and cell-based variation-aware leakage current modeling in the following example formats:

Leakage current modeling

```
MODE: mode_name, mode_value

VALUE: current_value;/* presence when no pg_current*/

PG_CURRENT (pg_pin_name): pg_current_value

GATE_LEAKAGE(pin_name): low_value, high_value
```

Intrinsic parasitic modeling

```
CELL(cell_name): ...;
   INTRINSIC_PARASITIC :
        WHEN : when_string
        MODE : mode_name, mode_value
        INTRINSIC_RESISTANCE(pg_pin_name):
   related_output_pin_name, res;
        INTRINSIC_CAPACITANCE(pg_pin_name): cap;
        TOTAL_CAPACITANCE(pg_pin_name): cap;
```

• Dynamic current modeling

```
CELL(cell_name): ...;
POWER_CELL_TYPE : enum(stdcell, macro);
DYNAMIC CURRENT:
RELATED PINS: pin_name
  RELATED PINS: pin_name
  MODE: mode_name, mode_value
  Switching Group
   Min Input Switching Count: count
   Max Input Switching Count: count
  PG_CURRENT: value
   vector ( vector_name ) :
  REFERENCE TIME: time
  INDEX_1 : value_list
  INDEX_2 : values
```

Note:

The Library Compiler tool reports the switching group only when you use the following option of the report lib command:

```
lc_shell> report_lib library_name -power cell_name
```

The CCS power is reported only when you specify the cell name in the library.

Cell-based variation-aware leakage current modeling

```
VA LEAKAGE CURRENT:
    MODE: mode_name, mode_value
    VA VALUES: (value_list)
    PG_CURRENT(pg_pin_name): pg_current_value
    GATE_LEAKAGE(pin_name): (low_value, high_value)
```

For more information, see the "Composite Current Source Power Modeling" chapter of the *Library Compiler User Guide*.

Nonlinear Power Model Information

When you specify the -power or -all options, the report_lib command reports the following leakage and internal power modeling information, in the example formats shown:

Leakage power

```
CELL(cell_name): ...;
  LEAKAGE_POWER :
    POWER_LEVEL : pg_pin_name
    WHEN : when_string;
    MODE : mode_name, mode_value
    VALUE : value
```

· Internal power

```
INTERNAL_POWER : pin_name, ,''
WHEN : when_string;
MODE : mode_name, mode_value
power_level : pg_pin_name
rise_power (scalar) :
    VALUES : value

fall_power (scalar) :
    VALUES : value
.....
```

For more information, see the "Composite Current Source Power Modeling" chapter of the *Library Compiler User Guide*.

Analog Signal Attribute Information

The pin-level <code>is_analog</code> attribute identifies the analog signal pins, buses, and bundles. When you specify the <code>pg_pin</code> option, the <code>report_lib</code> command reports the <code>is_analog</code> attribute as follows:

```
IS_ANALOG : TRUE;
```

For more information, see "is_analog Attribute" in the "Defining Core Cells" chapter of the *Library Compiler User Guide*.

Pad Cell Attribute Information

The is_pad attribute identifies a pad pin of an I/O cell.

When you specify the <code>-pg_pin</code> option, the <code>report_lib</code> command reports the <code>is_pad</code> attribute for the cell as follows:

```
IS PAD : TRUE;
```

For more information, see "is_pad Simple Attribute" in the "Advanced Low-Power Modeling" chapter of the *Library Compiler User Guide*.

Electromigration Reports

Use the following option to generate an electromigration report.

-em

Displays electromigration-related information.

Library Defaults

Example 2-25 shows the timing attribute defaults section in an electromigration report.

Example 2-25 Timing Attribute Defaults

```
Attribute Default em_temp_degradation_factor: 0.0
```

Library-Level Templates

The electromigration data has library-level templates, which are written out in the electromigration report.

This is the format of the lookup table electromigration template information:

Pin-Level Information

The electromigration report includes a PIN section for every pin in the cell, as shown:

```
CELL(cell_name) : area, ...;
  PIN(pin_name) : attributes;
  electromigration_information
  END_PIN pin_name;
END_CELL cell_name;
```

Example 2-26 shows examples of the lookup table templates for the electromigration models.

Example 2-26 Template Examples

Functionality Reports

Functionality reports provide statetable, multibit, and VHDL name information.

Statetable Report

Use the following options to generate statetable reports.

```
-table
```

Displays the statetable data in a compact form. Example 2-27 provides an example of this option.

```
-full table
```

Displays the statetable model in a table form and memory information about the ports. Example 2-28 provides an example of this option.

Note:

The statetable options are enabled only when the technology library is read in. The asterisk suffix (*) in a statetable report denotes a delayed port.

Example 2-27 Statetable Report in Compact Form

```
lc_shell> report_lib -table asic.db dffz
...
Statetable descriptions
   CELL(dffz):
   PIN(QN) : CP*, QN*, D, CP
        Table : NNNNNNNNHNHNLNHN
   END_PIN QN;
```

```
PIN(Q) :
    state_function : QN'
END_PIN Q;

PIN(QNZ) :
    state_function : QN
    three_state : EN
END_PIN QZ;
END_CELL dffz;
```

Example 2-28 Statetable Report in Table Form

```
lc_shell> report_lib -full_table asic.db dff
Statetable descriptions:
 CELL(dff):
   PIN(QN) : CP*, QN*, D, CP
     Table :
     0000
             N
     0001
            Η
     0010
            N
     0011
            L
     0100
            N
     0101
            Η
     0110
             N
     0111
             Η
     1000
             N
     1001
             N
     1010
             N
     1011
             N
     1100
            N
     1101
            N
     1110
            N
     1111
             Ν
   END PIN QN;
  END_CELL dff;
```

VHDL Name Report

Use the -vhdl_name option to generate the VHDL name report.

```
-vhdl name
```

Displays the list of changed VHDL names at the end of the report. Example 2-29 provides an example of this option.

Example 2-29 Table of Changed VHDL Names

```
lc_shell> report_lib -vhdl_name my_lib
...
```

| Cell | Port | VHDL name |
|-------|------|-----------|
| INV | | |
| | IN | INb |
| XOR | | XORb |
| TINV | | T_INV |
| | IN | A |
| NAND4 | | NAND4b |
| | | Ab |
| | В | A |
| | C | Cb |
| | | |

Test Cell Information

Additional error messages and warnings result when the timing and test cell of the sequential model are closely checked.

It is important to update the technology libraries by accurately defining the full function of each library cell and the nontest mode of each test cell. Use the statetable format and, if possible, the ff or latch format. If the ff or latch format is adequate and you do not supply statetable information, you risk specification error.

Example 2-30 is an example of a test cell report.

Example 2-30 Test Cell Report

```
lc_shell> report_lib -table asic.db dff_test
...

CELL(dff_test):

PIN(QN) : CP*, S, D0, D1, CP
    TABLE : NHNLNHNHNNNNNNN
END_PIN QN;

TEST_CELL
    PIN(QN) : CP*, D0, CP
        TABLE : NHNLNHNHNNNNNNNN
        END_PIN QN;
END_PIN QN;
END_TEST_CELL;
END_CELL dff_test;
```

Multibit Report

Use the -multibit option to generate multibit cell information.

When you specify the -multibit option with the <code>library_name</code> argument, the <code>report_lib</code> command generates the following information about each multibit cell of the specified library.

- The multibit width.
- Whether the cell structure is parallel or serial.
- Whether the cell has a dedicated scan output or not.

Example 2-31 is an example of a multibit information report.

Example 2-31 Multibit Information Report

Programmable Driver Type Model Information

To support pull-up and pull-down circuit structures, Liberty models for I/O pad cells support pull-up and pull-down driver information. Liberty syntax also supports conditional (programmable) pull-up and pull-down driver information.

The report_lib command reports programmable pull-up and pull-down information in the following format:

```
PIN(pin_name):

PULL_UP_FUNCTION: expression;

PULL_DOWN_FUNCTION: expression;

BUS_HOLD_FUNCTION: expression;

OPEN_DRAIN_FUNCTION: expression;

OPEN_SOURCE_FUNCTION: expression;

RESISTIVE_FUNCTION: expression;

RESISTIVE_0_FUNCTION: expression;

RESISTIVE_1_FUNCTION: expression;

COMPANY OF THE PROOF OF THE PROOF
```

FPGA Reports

Use the following option to generate the FPGA report:

```
-fpga
```

Displays the library defaults and, if they exist, the part group and the I/O attributes. Example 2-32, Example 2-33, and Example 2-34 show these three sections in the order they appear in a report:

Library Defaults

Example 2-32 Library Defaults Section of the FPGA Report

Parts Information

Example 2-33 shows the PART section of the FPGA report, which lists the number of pins, rows, columns, flip-flops, block RAMs, and constraints, as well as the speed grades, if they are present in the library.

Example 2-33 PART Section of the FPGA Report

```
PART(V100CS144)
  pin_count : 94;
  num_rows : 20;
  num_cols : 30;
  num_ffs : 2760;
  num_blockrams : 10;
  valid_speed_grades ("-6", "-5", "-4");
  valid_step_levels ( "STEPO", "STEP1", "STEP2" )
  default_step_level : "STEP0";
  max_count(BUFGTS, 4);
END PART V100CS144;
```

Cell-Level Information

Example 2-34 shows the information contained in the cell-level section of the FPGA report.

Example 2-34 Cell-Level Section of the FPGA Report

FPGA IO Attributes:

| Cell | io_type | drive_type | slew_type |
|--|---|------------|-----------|
| IBUF IBUF_LVCMOS2 IBUF_PCI33_3 IBUF_PCI33_5 IBUF_PCI66 3 | LVTTL LVCMOS2 PCI33_3 PCI33_5 PCI66 3 | | |
| OBUF | LVTTL | 12 | fast |
| OBUF_S_2 | LVTTL | 2 | fast |
| OBUF_S_4 | LVTTL | 4 | none |
| OBUF_S_6 | LVTTL | 6 | none |

FPGA Resource Usage:

| Cell | resource_name | number_resource |
|--------------|---------------|-----------------|
| IBUF | DCM | 6 |
| IBUF_LVCMOS2 | DCM | 16 |
| IBUF_PCI33_3 | DCM | 26 |
| IBUF_PCI33_5 | DCM | 36 |
| IBUF_PCI66_3 | DCM | 46 |
| OBUF | DCL | 6 |
| OBUF_S_2 | DCL | 16 |
| OBUF_S_4 | DCL | 26 |
| OBUF_S_6 | DCL | 26 |
| | | |

User-Defined Data Reports

Use the following option to generate a user-defined data report.

-user_defined_data

Displays all the user-defined attributes and groups in the technology library.

When you specify both the <code>-user_defined_data</code> option and a list of cells (see "Comprehensive Reports" on page 2-55), the report displays only the user-defined attributes and groups for the specified cells. Example 2-35 shows a user-defined data report.

Example 2-35 User-Defined Data in a Report

```
lc_shell> report_lib -user_defined_data example
**********
Report : library
Library: example
Version: 2003.12
Date : Fri Sep 26 09:11:17 2003
*********
Library Type : Technology
Tool Created : 2003.12
Date Created : 06-JUL-90
Library Version : 0.930000
                     : Technology
User-defined Data Template:
_____
  timing
     timing_attr : string
     timing_udg
        timing_udg_attr : string
     float_attr : float
     pin_attr : string
     pin_udg1
        pin_udg_attr : string
     pin_udg2
        pin_udg_attr : string
  cell
     cell_attr : string
     cell_udg1
        cell_udg_attr : string
     cell_udg2
        cell_udg_attr : string
  library
     lib_attr : string
     float_attr : float
     lib_udg1
        lib_udg_attr : string
     lib_udg2
        lib_udg_attr : string
User-defined Data:
______
  LIBRARY(example) :
     float attr : 1e-09
     lib_attr : lib_test
     LIB_UDG1(lib_udg1) :
        lib_udg_attr : test
```

```
END LIB UDG1 lib udq1;
    LIB_UDG2(lib_udg2) :
       lib_udg_attr : test
    END_LIB_UDG2 lib_udg2;
    CELL(INV) :
       cell_attr : inv_test
       CELL_UDG1(cell_udg1) :
          cell_udg_attr : test
       END_CELL_UDG1 cell_udg1;
       CELL_UDG2(cell_udg2) :
          cell_udg_attr : test
       END_CELL_UDG2 cell_udg2;
       PIN(A):
          float_attr : 0.123457
          pin_attr : pin_test
          PIN_UDG1(pin_udg1) :
             pin_udg_attr : test
          END_PIN_UDG1 pin_udg1;
       END PIN A;
       PIN(Y):
          PIN_UDG2(pin_udg2) :
             pin_udg_attr : test
          END_PIN_UDG2 pin_udg2;
          TIMING():
             timing attr : timing test
             TIMING_UDG(timing_test) :
                timing_udg_attr : timing_udg_test
             END_TIMING_UDG timing_test;
          END_TIMING ;
    END_CELL INV;
    CELL(INV1) :
       CELL_UDG1(cell_udg1) :
          cell_udg_attr : test
       END_CELL_UDG1 cell_udg1;
       CELL_UDG2(cell_udg2) :
          cell_udg_attr : test
       END CELL UDG2 cell udq2;
       PIN(A):
          PIN_UDG1(pin_udg1) :
             pin_udg_attr : test
          END_PIN_UDG1 pin_udg1;
       END_PIN A;
       PIN(Y):
          PIN_UDG2(pin_udg2) :
             pin_udg_attr : test
          END_PIN_UDG2 pin_udg2;
       END_PIN Y;
    END_CELL INV1;
END LIBRARY example;
```

Job Completion Record (JCR) Reports

Use the following option to generate a job completion record (JCR) report.

-jcr

Lists the job completion record information stored in the library. This option applies only to logic libraries.

When you specify the report_lib -jcr command, the Library Compiler tool reports its own job completion record, and the job completion record of the characterization tool if imported. Example 2-36 shows such a report example.

Example 2-36 Job Completion Record Information

```
*********
Report : library
Library: z0
Version: I-2013.12-SP
Date : Sun Nov 17 23:08:39 2013
**********
Library Type : Technology
Tool Created : I-2013.12-SP
Date Created : Not Specified
Library Version : Not Specified
JCR Information :
______
#SNPS_JCR_INFORMATION_BEGIN
#VERSION=1.1 JCR_CHKSUM=47660
#PRODUCT_NAME=MyProduct
#PRODUCT_VERSION=2013.06
#PRODUCT_EXEC=my_exe
#HOST=rcrh1
#DESIGN=file1.db
#NUMBER_OF_ERRORS=0
#NUMBER_OF_WARNINGS=0
#NUMBER_OF_INFO_MSG=0
#RUN_STATUS=0
#START_TIME=Mon Nov 04 22:00:21 2013
#END_TIME=Mon Nov 04 22:00:21 2013
#OUTPUT_FOLDER=
#NUMBER_OF_FILES=0
#LOG_FILE_PATH=
#WARNING_AS_ERROR=0
#ERROR_AS_WARNING=0
#NUMBER_OF_THREADS=0
#NUMBER_OF_CORES=0
#MEMORY_UTILIZATION=0
#DOWNSTREAM_PRODUCT_INFO=(name=star_rcxt), (error=10), (warning=20), (info_msg=0)
#DOWNSTREAM_PRODUCT_INFO=(name=hspice), (error=30), (warning=50), (info_msg=10)
#NOTES=
#SNPS_JCR_INFORMATION_END
```

```
______
#SNPS_JCR_INFORMATION_BEGIN
#VERSION=1.1 JCR_CHKSUM=41970
#PRODUCT_NAME=dc_shell
#PRODUCT_VERSION=I-2013.12-SP
#PRODUCT_EXEC=/abcd/efgh/command_shell
#HOST=ijkl
#DESIGN=z0.lib
#NUMBER_OF_ERRORS=0
#NUMBER_OF_WARNINGS=9
#NUMBER_OF_INFO_MSG=0
#RUN_STATUS=0
#START_TIME=Sun Nov 17 23:08:36 2013
#END_TIME=Sun Nov 17 23:08:39 2013
#OUTPUT_FOLDER=
#NUMBER OF FILES=0
#LOG_FILE_PATH=
#WARNING_AS_ERROR=0
#ERROR_AS_WARNING=0
#NUMBER_OF_THREADS=0
#NUMBER_OF_CORES=0
#MEMORY_UTILIZATION=0
#NOTES=
#SNPS_JCR_INFORMATION_END
```

Comprehensive Reports

Use the following options to generate comprehensive library reports.

-all

Enables all report options.

```
{list_of_cells}
```

A list of cells separated by commas. The report includes data only for the specified set of cells.

Example 2-37 shows a report that includes only the specified cells.

Example 2-37 Command for Generating a Report of a List of Cells

Cell Type Information

When you specify the -all option, the report_lib command displays the modeled cell types. Example 2-38 shows a report that includes multibit scan cell types.

Example 2-38 Report Displaying the Scan Cell-Types

```
Cell Footprint Attributes
-----
mb16_ffqqnrnsnx1 "mb16_ffqqnrnsn" b, s
mb16_sffqqnrnsnx1 "mb16_sffqqnrnsn" r, s, t(mux_ff)
```

For more information, see "Describing a Multibit Scan Cell" in the "Defining Test Cells" chapter of the *Library Compiler User Guide*.

Generating Reports in HTML Format

The Library Compiler tool provides library reports in HTML format so you can link error messages and warning messages to their man page and log file for more information. To enable reports in HTML format, use the read_lib command with the -html option. The HTML reports classify messages by ID and display error messages and user-specified IDs at the beginning of the report. You can also use the read_lib command with the -lib_messages option to specify that the report display specific messages first, such as all noise related messages. The -html and -lib_messages options are not enabled by default.

To generate a library report in HTML format, use the read_lib command with the -html option, as shown:

```
read_lib lib_file_name -html
```

To generate a report with specific messages first, such as all noise-related messages, use the read_lib command with the -lib_messages option, as shown:

```
read lib -html -lib messages {$read lib ccs noise msq} lib file name
```


where read_lib_ccs_noise_msg is a predefined Tcl variable that specifies a list of noise-related messages.

Note:

Currently, the Library Compiler tool provides a predefined list for CCS noise screening results only. Predefined lists for timing and power screening is not available.

After you run either command, the Library Compiler tool generates an index.html file. Open the file in a Web browser to display the report. Figure 2-1 shows an example HTML report.


Figure 2-1 read_lib Report in HTML Format



Click a message ID, such as LBDB-172 in Figure 2-1, to open the man page.

Figure 2-2 shows the LBDB-172 man page that is linked to the HTML report.

Figure 2-2 Man Page Linked to HTML Report



A "link to log file" link appears after each error message in the HTML report. You can click a "link to log file" link to see the error message displayed in the log file. Figure 2-3 shows a log file that is linked to the HTML report in Figure 2-4 on page 2-59.

Figure 2-3 Log File Linked to HTML Report

```
187: Warning: Line 382, Cell 'DFFLCRX1', Cell 'DFFLCRX1', there is no CCS Noise information. (LBDB-899)
188: Warning: Line 1649, Cell 'DFFLCRX2', Cell 'DFFLCRX2', there is no CCS Noise information. (LBDB-899)
189: Warning: Line 2876, Cell 'DFFLCRX4', Cell 'DFFLCRX4', there is no CCS Noise information. (LBDB-899)
190: Warning: Line 4103, Cell 'DFFLCRX8', Cell 'DFFLCRX8', there is no CCS Noise information. (LBDB-899)
191: Warning: Line 5320, Cell 'DFFRX1', Cell 'DFFRX1', there is no CCS Noise information. (LBDB-899)
192: Warning: Line 5921, Cell 'DFFRX2', Cell 'DFFRX2', there is no CCS Noise information. (LBDB-899)
193: Warning: Line 6512, Cell 'DFFRX4', Cell 'DFFRX4', there is no CCS Noise information. (LBDB-899)
194: Warning: Line 7103, Cell 'DFFRX8', Cell 'DFFRX8', there is no CCS Noise information. (LBDB-899)
```

Prioritizing and Customizing Messages

To control which messages appear on the front page of the report, specify a user-defined variable, such as *message id*, before you run the read lib command:

```
set message_id {msg_list}
```

For example, if you want the LBDB-644 and LBDB-615 messages to be listed on the first page of the report, set the following:

```
set message_id "LBDB-644 LBDB-615"
```

The Library Compiler tool automatically uses the title from the NAME section of the man page as the title for the message in the report. You can customize the message title in the report to make it more meaningful by specifying a title in curly brackets ({ }), as shown:


```
set message_id "{LBDB-899 {This is a check about CCS Noise Model}}"
```

You can also set read_lib_ccs_noise_msg and message_id together with the -lib messages option, as shown:

```
read_lib -html -lib_messages {$read_lib_ccs_noise_msg $message_id} lib_file_name
```

Figure 2-4 shows the report that is generated after using read_lib_ccs_noise_msg to customize the message title and setting the user-defined variable to specify that LBDB-899 be listed on the first page.

Figure 2-4 read_lib Report With Customized Title



[link to log file]

3

Library Checking

Advanced IC design relies on high-quality libraries. Ensuring that library data is correct and consistent is an essential step before design creation. The <code>check_library</code> Tcl command checks logic libraries to facilitate design and verification.

Note:

Although the <code>check_library</code> command provides consistency checks, you must ensure consistency between your timing libraries.

This chapter includes the following sections:

- Library Checking Overview
- Checking Between Logic Libraries
- · Checking Individual Logic Libraries
- check_library Reports

Library Checking Overview

The check_library command performs library checking for logic libraries during and after library creation. The check_library command also provides checks between libraries. Consistency between logic libraries is critical to achieve good results.

To ensure that your libraries are consistent, run the <code>check_library</code> command before and after processing your design, as shown:

```
prompt> check_library
```

The check library command checks:

- · The integrity of individual logic libraries
- Consistency between logic libraries

Use the <code>-logic_library_name</code> option to specify a list of logic libraries to be checked for consistency.

If you do not specify the <code>-logic_library_name</code> option, the command determines the logic libraries in the following order:

- The libraries specified using the set_min_library command. The check_library command checks the minimum and maximum libraries as a pair.
- The libraries specified by the link_library and search_path variables.

The check_library command groups the specified libraries by cell set, and checks consistency across all the libraries of each group. The libraries that cannot be grouped or paired are not checked.

Use the -logic library name option to check the consistency between logic libraries.

If you do not specify these options, the <code>check_library</code> command performs default consistency checks between the logic libraries specified by the <code>link library</code> variable.

Use the -cells option to specify the list of cell names to check. If you do not use the -cells option, the command checks all the cells in the library.

Figure 3-1 shows an overview of the library checks made by the check_library command.

Logic Library Logic Library • Generic data (unit, ...) • Generic data (unit, ...) Cross check: Cells • Cells Units and • Pins • Pins precision Multivoltage Multivoltage Cell (names, Others types ...) • Others • Pins (names, directions, access, types and counts) PG pin definitions Report Missing cells Missing and mismatched pins
Inconsistent units, precision

Figure 3-1 Library Checking Overview

Checking Between Logic Libraries

The <code>check_library</code> command performs some default as well as specific logic checks on the quality of logic libraries. To enable the specific checks, specify the required options using the <code>set_check_library_options</code> command. If you do not specify any options with the <code>set_check_library_options</code> command, by default, the <code>check_library_command</code> performs the general logic checks.

General Logic Checks

By default, the <code>check_library</code> command performs the following logic library versus logic library checks.

library Group

At the library level, the check_library command checks:

The library version

- The library type, such as if the library is a power and ground pin type
- Whether the libraries have the same unit
- Whether the default operating conditions are defined

cell Group

At the cell level, the check library command checks if:

- · Each library has the same number of cells
- The area, function, dont_use, and dont_touch attributes for cells have the same name
- The pin and PG pin names are the same, and the directions, types, functions, and the voltage_name attribute values are the same in cells with the same name
- The input_signal_level and output_signal_level values for rail-based libraries, and the related_power_pin and related_ground_pin values for PG pin-based libraries are the same, if the attributes are defined
- The order of pins in matching cell groups are the same

Pin and PG Pin Groups in the Cells

The check_library command checks if the libraries have the same number of pins, including PG pins. The command also checks if the PG pin names, directions, types, functions, and voltage names are the same across libraries. Further, the command checks if the two libraries have the same

- input_signal_level or output_signal_level values for rail-based libraries and the same related_power_pin or related_ground_pin values for libraries based on PG pins, if the attributes are defined.
- pin_number attribute values; if the values mismatch, the check_library command checks the order of pins in each cell group, function, and Boolean expression.

Note:

For a library having a level-shifter cell with the is_unconnected_pg_pin attribute set to true in the pg_pin group, the check_library command shows an information message, as shown in the following example:

Information: The 'VDD' pg_pin is not a 'related_power_pin' pg_pin of any signal pin on the cell.

Timing Arcs

The <code>check_library</code> command checks for timing arcs with matching related pins, timing type, timing sense, and <code>when</code> conditions across the libraries. These checks are made for any two sets of logic libraries with the same cell group.

Special Logic Checks

To perform special logic library checks, enable the specific checks you want by running the set_check_library_options command. Table 3-1 shows the set_check_library_options command options that you can use to enable specific logic library checks.

Table 3-1 Special Logic Library Checks

| Option | Description |
|--|---|
| -compare {construct attribute value} | Checks logic library consistency. |
| <pre>-group_attribute {group_name(attribute_name=v alue)} {group_name/ attribute_name=value}</pre> | Checks or compares the specified groups or attributes. |
| -mcmm | Checks consistency for multicorner-multimode. |
| <pre>-scaling {timing noise power}</pre> | Checks consistency for CCS timing, CCS noise, and CCS or NLPM power scaling. |
| <pre>-analyze {nominal_vs_sigma table_trend}</pre> | Analyzes tables to see how the values change with respect to either slew or load indexes. |
| <pre>-analyze {table_bound table_slope table_index}</pre> | Analyzes tables to check for out-of-range absolute values (upper and lower bounds), relative values (value curve slope), or ratios (next index to current index). |
| <pre>-analyze {sensitivity voltage_range}</pre> | Analyzes tables to check for CCS noise model sensitivity and output voltage range. |
| -analyze {interpolation} | Checks NLDM index spacing of timing models using interpolation techniques. |

Table 3-1 Special Logic Library Checks (Continued)

| Option | Description |
|---|--|
| -analyze {lvf} | Analyzes Liberty variation format tables for variation density and symmetricity. |
| -char_integrity | Checks CCS noise accuracy by performing consistency, sensitivity, and voltage range checks together. |
| | In the 10 nm mode, also checks NLDM index spacing and Liberty variation format models. |
| -criteria | Specifies range checking criteria for out-of-range table values. |
| <pre>{type upper_bound=max_value lower_bound=min_value}</pre> | |
| <pre>{type max_slope=max_value min_slope=min_value}</pre> | |
| <pre>{type max_index_ratio=max_ratio_va lue}</pre> | |
| <pre>{type max_sigma_to_nominal_ratio=m ax_ratio1 max_sigma_to_sigma_ratio=max _ratio2}</pre> | |
| {group/attribute min_value=val1 max_value=val2} | |
| <pre>-tolerance {type relative_tolerance absolute_tolerance}</pre> | Specifies a relative tolerance and an absolute tolerance to compare characterization values. |
| -upf | Checks consistency for multivoltage and UPF. |
| <pre>-validate {timing value noise}</pre> | Checks consistency of library characterization. |
| -compensation | Waives off small CCS noise inconsistencies. |
| -logic | Enables all the logic library checks. |
| -leq | Checks logical equivalence for when conditions. |
| -by_group_order | Compares libraries by the library group order for groups that are not unique and groups without names. |

Table 3-1 Special Logic Library Checks (Continued)

| Option | Description |
|---------------------------|---|
| -single_mode | Checks extracted timing model libraries, each having a mode |
| -report_format csv html | Generates a report in comma-separated values (CSV) format or in HTML format. |
| -reset | Resets the options to the default. |
| -all | Enables all logic library checks. Note: You must have a Galaxy license to use the -all option. Otherwise, the check_library command issues an error message. |

Note:

To enable all the logic library checks, use the -logic option.

To enable all the logic library checks, use the -all option.

To reset the library checks to default settings, run the set_check_library_options
-reset command.

The check_library special logic checks are described in the following sections:

- Comparison Checks
- Checking Specific Groups and Attributes
- Comparing Libraries by Group Order
- Maximum Transition and Maximum Capacitance
- Scaling Checks
- Multivoltage and UPF
- Power Optimization Checks
- Multicorner-Multimode
- Specifying Tolerances
- Library Validation
- Compensation for the PrimeTime Tool
- Logical Equivalence Checks for when Conditions

- Inverter and Buffer Cells
- Library Analysis
- Checking CCS Consistency, Sensitivity, and Voltage Range Together
- Checking ETM Libraries
- Qualifying Model File Libraries
- Report Format Options
- Reporting Logic Library Options

Comparison Checks

When you specify the <code>-compare</code> option with the <code>set_check_library_options</code> command, the <code>check_library</code> command compares two libraries for missing constructs (also called groups), attributes, and values of the attributes. If you specify more than two libraries, the command compares the first two libraries.

If you specify only the <code>-compare</code> option with the <code>set_check_library_options</code> command to check a single library, the Library Compiler tool generates an error message and stops checking.

If you specify both the <code>-compare</code> and one or more of the <code>-validate</code>, <code>-analyze</code>, and <code>-upf</code> options with the <code>set_check_library_options</code> command to check a single logic library, the <code>check_library</code> command ignores the <code>-compare</code> option and performs the other specified checks. The Library Compiler tool generates a warning message to indicate that the <code>-compare</code> option is ignored.

Specify the set_check_library_options command with the -compare option as follows:

prompt> set_check_library_options -compare {construct|attribute|value}

The arguments are described as follows:

• construct

Checks for both missing constructs and attributes.

attribute

Checks for both missing constructs and attributes, and inconsistent attribute values. The argument checks all groups, subgroups, and attribute values except characterization values. The <code>-compare</code> attribute option includes the checks of the <code>-compare</code> construct option.

value

Checks for both missing constructs and attributes, and inconsistent attribute values including characterization values. The argument compares the values for each group and of each attribute. The <code>-compare value</code> option includes the checks of the <code>-compare attribute</code> option.

The check_library command also compares user-defined groups, attributes, and values, such as effective current source models (ECSM), between logic libraries.

Note:

User-defined groups and attributes are specified by the define_group and define statements, respectively. For more information about the define_group and define statements, see the "Using Library Compiler Syntax" chapter of the *Library Compiler User Guide*.

To compare two library databases for user-defined groups, set the <code>-compare</code>, <code>-report_format</code>, and <code>-tolerance</code> options of the <code>set_check_library_options</code> command, as follows:

To compare the attributes from specific user-defined groups in specific cells, use the -group_attribute option of the set_check_library_options command with the -cells option of the check_library command as follows:

Note:

To compare user-defined groups with the <code>check_library</code> command, use Library Compiler F-2011.09-SP2 or later versions.

Checking Specific Groups and Attributes

Use the set_check_library_options -group_attribute command to check or compare specific groups and attributes only. You can specify only a group, only an attribute, a group and an attribute together with a value, or a group and an attribute together without a value.

For example,

The set_check_library_options -group_attribute {pin} command checks the pin group only

- The set_check_library_options -group_attribute {direction} command checks the direction attribute only
- The set_check_library_options -group_attribute {pin/direction} command checks the pin direction only
- The set_check_library_options -group_attribute {pin/direction=input} command checks the pin direction when it is an input only

Use a forward slash (/) to combine groups and attributes that you specify together. For example, {pin/direction} combines the pin group and the direction attribute in this group. In this case, the command checks the direction in the pin group only.

Use spaces to separate multiple groups, multiple attributes, and multiple group and attribute combinations.

Use curly brackets ($\{$) or double quotation marks ("") to enclose an expression delimited by spaces. For example, $-group_attribute$ $\{"pin = A"\}$ checks only the pin group whose name is A in all cells or in specified cells.

Use the not (!) symbol to specify that the <code>check_library</code> command exclude certain groups and attributes from checking. For example, if you use the following command, the <code>check_library</code> command checks all groups and attributes except the <code>ccs_power</code> group and the fall transition attribute:

To check or compare all timing-related attributes, all power-related attributes, and all noise-related attributes, specify the timing, power, and noise groups. For example, if you use the following command, check_library checks all timing, power, and noise related attributes:

```
prompt> set_check_library_options -group_attribute {timing power noise}
```

The following wildcard characters are available for pattern matching:

- An asterisk (*) matches any string, including a null string
- A guestion mark (?) matches any single character

For example, when you specify the set_check_library_options -group_attribute {cell_rise cell_fall output_current_*} command, the check_library command checks and validates nonlinear delay model (NLDM) and composite current source (CCS) timing models only.

If you do not specify the <code>-group_attribute</code> option, <code>check_library</code> checks all groups and attributes that apply to the specified mode.

Analyzing Groups With Specific Attribute Settings

You can also analyze a library group for a specific attribute setting or condition. To specify the attribute and its value, use the set_check_library_options -group_attribute command. as shown:

Note:

Do not insert any space before and after the equal sign (=).

The following examples check:

• Non-monotonic trend in timing arcs where when = "A * B"

Non-monotonic trend in timing arcs with when conditions

Non-monotonic trend in default timing arcs

 Composite current source (CCS) versus nonlinear delay model (NLDM) consistency in hold timing arcs

 CCS versus NLDM consistency in all timing arcs except where the timing type is minimum pulse width

Table bounds for all output pins

Comparing Libraries by Group Order

Use the <code>-by_group_order</code> option of the <code>set_check_library_options</code> command to compare libraries that have the same order of groups. This option is applicable only to groups that do not have unique names, such as <code>internal_power()</code> and <code>leakage_power()</code>. Groups with unique names, such as pin(A), are compared by the group names (such as A).

To compare two libraries where the groups are specified in the same order, use the following syntax:

```
prompt> set_check_library_options -compare {value} -by_group_order
prompt> check_library -logic_library_name "lib_1.db lib_2.db"
```

When you specify the -by_group_order option of the set_check_library_options command, the check_library command compares the groups and reports missing attributes and attribute values for each group. For example, you can use this option to compare PG pin libraries that are generated from the nonPG pin libraries using the add pg pin to lib Or add pg pin to db commands.

If you do not specify the <code>-by_group_order</code> option, the <code>check_library</code> command compares the groups (that do not have unique names) by the names of the simple attributes in the group. Therefore, if one or more attributes in the group are missing or mismatched, the <code>check_library</code> command reports that the group is missing rather than the missing or mismatched attributes.

Maximum Transition and Maximum Capacitance

By default, the ${\tt check_library}$ command checks the following maximum transition and maximum capacitance information:

- Checks for the max_transition or max_capacitance attributes at the pin level of a CCS library.
 - In CCS libraries, the max_transition and max_capacitance attributes are specified for input and output pins, respectively, if the corresponding default_max_transition and default_max_capacitance attributes are not specified.
- If the max_transition and max_capacitance attributes are not specified, the check_library command checks for the default_max_transition and default max capacitance attributes at the library level.
- If the max_transition, max_capacitance, default_max_transition, and default_max_capacitance attributes are not specified, the check_library command reports the missing attributes.

- If the max_transition and max_capacitance attributes are specified, the check_library command checks their values against the maximum slew and load index in the pin characterization table.
 - If the max_transition and max_capacitance values are greater than the maximum slew and load index, the command reports the inconsistent values.
- If the default_max_transition and default_max_capacitance attributes are specified and the max_transition and max_capacitance attributes are not, the check_library command checks their values against the maximum slew and load index in the library characterization table.

If the default_max_transition and default_max_capacitance values are larger than the maximum slew and load index, the command reports the inconsistent values.

Scaling Checks

Specify the -scaling {timing noise power} option with the set_check_library_options command for the check_library command to check:

- The consistency of library data in each library of a scaling library group (SLG) for timing, noise, and power.
- The scaling library group.

The scaling checks are described in the following sections.

Checking Library Data Consistency

The check_library command checks for the following consistencies in the library, cell, pin, timing, noise, and power group constructs among the libraries within a scaling library group (SLG). The command also identifies missing models.

General Scaling Consistency Checks

When you specify the set_check_library_options -scaling command, the check_library command performs the following general consistency checks.

library Group

In a scaling library group (SLG),

- All the libraries must be either PG pin based or non-PG pin based.
- All the libraries must have the same units, and the same trip points including the values of the slew_derate_from_library attribute.
- All the libraries must have defined default operating conditions.

- The library process must be the same but the voltage and temperature combinations must be different. The voltage_map attribute value combinations must be different across corner libraries.
- The single-rail cells and multirail cells must be in different libraries. This check does not
 apply to the low power cells. All the low power cells (both single-rail and multirail) can be
 in the same library.

Example 3-1 shows a report example of inconsistent data across libraries.

Example 3-1 Inconsistent Library Data in Library Scaling Report Example

```
Warning: List of inconsistent library group data (LIBCHK-300)

Library name lib#1 lib#2 lib#3 ...

slew_upper_threshold_pct_rise 70.0 80.0 70.0

slew_derate_from_library 0.5 0.7 0.5
```

Example 3-2 shows a report example of non-compliant operating conditions, such as duplicate PVT.

Example 3-2 Non-compliant Operating Conditions in Library Scaling Report Example

cell Group

Each library in a scaling library group must have:

- Equal number of cells. To belong to the same library group, at least half the cell names must be the same across libraries.
- Same cell names with consistent attributes: threshold_voltage_group, area, function, dont_use, and dont_touch.
- Same values of the input_voltage_range and output_voltage_range attributes.

• Same values of the power management attributes, that is, the is_level_shifter, is_isolation_cell, retention_cell, always_on, switch_cell_type, and level_shifter_type attributes.

pin and pg pin Groups in the Cells of the Same Name

The pin and PG pin groups in the cells of the same name must have:

- Equal number of pins including PG pins.
- Same pin names and corresponding directions, types, functions, and voltage names.
- Same values of the input_signal_level, output_signal_level, related_power_pin, and related_ground_pin attributes for PG pin libraries.
- Same derived pin_number attribute values.
- Same values of the power management and pg_pin group attributes, that is, the std_cell_main_rail, level_shifter_data_pin, level_shifter_enable_pin, isolation_cell_data_pin, isolation_cell_enable_pin, retention_pin, always_on, switch_pin, switch_function, pg_function, related_switch_pin, related_pg_pin, and related_internal_pg_pin attributes.
- max_transition attribute for input pins and max_capacitance attribute for output pins.

Timing Arcs

• The cells with the same name must have same timing arcs with matching related pins, timing type, timing sense, and when conditions.

Example 3-3 shows a report example for some of the libraries with timing arcs missing CCS driver models.

Example 3-3 Missing CCS Driver Timing Arcs Report Example

| Warning | g: List of timing | arcs mismatche | ed in logic libraries | (LIBCHK- | 331) | |
|--------------|-----------------------|----------------|-----------------------|----------|---------|----------|
| Cell name | pin/ when related_pin | timing_type | Group/ Attribute | lib#1 | lib#2 | lib#3 |
| AN2X12 | Z/B | combinational | output_current_rise | existing | missing | missing |
| AN2X12 | Z/B | combinational | output_current_fall | missing | missing | existing |
| AN2X12 | A/B | combinational | ccsn_first_stage | missing | missing | existing |

Note:

When a model is completely missing from the scaling library group, it is reported only in the <code>check_library</code> summary, as shown:

Number of CCS driver models 0

CCS Timing

When you specify the set_check_library_options -scaling timing command, the check library command checks if:

- The libraries have the same units and the same slew trip points.
- All the load and slew indexes are the same across the libraries (for setup hold pessimism reduction).
- The receiver models across all scaling libraries exist and are the same type.
- The when conditions in the receiver and noise models are in the same order across the libraries.
- The base <code>curve_x</code> is the same across the libraries at a number of points and for each value for compact CCS.
- All the libraries have either the compressed or original format for driver data.

The check_library command also checks if:

- The number of CCS timing driver model load indexes are the same for each timing arc.
- The output load indexes in each CCS timing driver model timing arc are the same.
- The driver waveform name and indexes in the normalized_driver_waveform group are consistent.

However, failing these checks does not generate an error message. The <code>check_library</code> command generates one of the following warning messages if these data are inconsistent:

Warning: driver_waveform index mismatches found.

Or

Warning: slew/load index mismatches found.

To obtain the mismatch details, compare the libraries.

CCS Noise

Use the set_check_library_options -scaling noise command to specify that the check_library command checks if the libraries have the same:

- Order of the when conditions in the pin models (including receiver models) across the libraries.
- Number of CCS noise models across the libraries for all pins and arcs.
- Simple attributes in the ccsn_first_stage and ccsn_last_stage groups except for the miller_cap_rise and miller_cap_fall attributes.

CCS Power

Use the set_check_library_options -scaling power command to specify that the check library command checks if the libraries have the same:

- Set of dynamic_current and leakage_current groups for each cell.
- Set of intrinsic_parasitic and leakage_power tables for each cell.
- power_cell_type attribute for each cell.
- Set of internal_power tables for each pin or cell.

For voltage scaling, the <code>check_library</code> command checks that the corresponding voltages are within 20 percent. This is not a requirement. The maximum voltage difference is reported in the <code>LIBCHK-304</code> table in the <code>check_library</code> detailed report.

The check_library summary shows the number of cells that pass the scaling requirements.

Example 3-4 shows a typical scaling summary report.

Example 3-4 Library Scaling Summary Report Example

```
Number of cells checked 28
Number of cells passed 0
Cell pass rate 0%

Logic vs. logic library check summary:
Information: Logic library inconsistencies found for timing scaling. (LIBCHK-362)
Information: Logic library inconsistencies found for noise scaling. (LIBCHK-362)
Information: Logic library inconsistencies found for power scaling. (LIBCHK-362)
```

Exceptions to Library Consistency Checking

The check_library command checks and reports the following index mismatches in the report summary but does not use them as pass or fail criteria. To obtain the mismatch details, compare the libraries. The command does not check the indexes for exact match.

• The slew, load, input_voltage, and output_voltage indexes. For mismatches, the following warning message is generated:

```
Warning: slew/load index mismatches found.
```

 In both noise and timing scaling, the normalized_driver_waveform indexes. For mismatches, the following warning message is generated:

```
Warning: driver_waveform index mismatches found.
```

Checking the Scaling Library Group

The check_library command performs the following tasks on a scaling library group:

- Checks if the scaling library group is incomplete due to missing voltage or temperature corner libraries.
- Generates a report if the scaling library group contains multiple scaling library groups.
- Checks if a library belongs to multiple scaling library groups.
- Reports if the link_library variable setting includes multiple scaling library groups, or does not include any library from the scaling library group.
- Lists the libraries that include single-rail and multirail cells.
- Lists the libraries of the scaling library group that meet the scaling requirements.
- Validates the scaling library group.

Example 3-5 shows a report example for a scaling library group with some corner libraries missing.

Example 3-5 Scaling Library Group With Missing Corner Libraries Report Example

| Warning: | Missing librar | ies in | scaling | groups | (LIBCHK-303) |
|------------|----------------|--------|---------|--------|--------------|
| Group name | e Temperature | VDD1 | VDD2 | | |
| grp1 | -40.0 | 1.10 | 1.21 | | |

Note:

For multirail libraries, the rail names are listed instead of the voltages.

Based on this report, you can either add the missing libraries to the scaling library group or use a subset of libraries that form a complete scaling group.

Example 3-6 shows a report example with multiple valid scaling library groups listed in the descending order of the number of libraries in the group. The report also shows the temperature (T) and voltage (V) ranges and the maximum voltage difference between the libraries.

Example 3-6 List of Valid Scaling Library Groups Report Example

Information: Valid scaling library groups (LIBCHK-304)

| Group name | Library list | Temperature | Voltage | Max delta V |
|--------------|---|--------------------------|---------|-------------|
| grp1 grp2 | vlt1.db v2t1.db v1t2.db v2t2.db lib21.db lib12.db lib13.db | -40 to 125 -40 to 125 | | |

If a scaling library group is not fit for scaling, the <code>check_library</code> command generates the LIBCHK-305 error message. This happens when the library data consistency checks fail, the scaling library group has missing corner libraries, one or more corner libraries are removed to create a subset scaling group, or the <code>link_library</code> variable setting is not consistent with the scaling library group.

Limitations

The following limitations apply to the scaling checks:

- The check_library pass or fail criteria for scaling libraries do not apply to ETM and rail-based libraries. The library consistency checks fail with ETM libraries because ETM libraries do not have CCS data.
- The check_library command checks either all the library data, or the specified cells from the libraries when you use the -cells option. The command does not provide an option to exclude cells from the scaling check.

Multivoltage and UPF

When you set the set_check_library_options command to -upf, the check_library command checks:

- For different PVT values for different characterizations
- For the existence of NLDM or CCS models under different voltage conditions
- For the existence of the <code>voltage_map</code> attribute and <code>pg_pin</code> groups in a multiple PG pin-based library with consistent attributes
- For the existence of the voltage_map attribute with at least one map for the voltage value 0.0.

For example,

```
voltage_map ( VSS, 0.0 );
```

where VSS is a voltage name. The <code>check_library</code> command issues an error message if this requirement is not met.

• Checks to ensure that the <code>voltage_map</code> for the nominal voltage is referenced in the <code>pg_pin</code> groups. For example, if you have the following <code>voltage_map</code> nominal voltage in a <code>pg_pin(VDDC)</code> group,

```
voltage_map ( VDD, 1.2 );
```

VDD should be referenced as the voltage name in the pg_pin group, as shown in the following example:

```
pg_pin (VDDC) {
   pg_type : primary_power;
   voltage_name : VDD;
}
```

- If the output or inout pins have the same power down function across the libraries
- For the existence of power data for all operating conditions
- The power_down_function is specified on all output or inout pins with the same values
- The power_down_function expressions contain the cell's PG pins that are associated with the signal pins and have no output directions
- A signal pin has one related_power_pin attribute and one related_ground_pin attribute for cells that are not partial PG cells
- If the always_on inverter and always_on buffer cells are specified
- If the input_voltage_range and output_voltage_range attributes specified on the same pin have identical values among all PVT libraries
- The cell structure of low-power cells and issues a warning message if the cell is not UPF-compliant
- All the libraries are PG pin based, meaning that the library is based on pg pin syntax
- For the existence of level-shifter, isolation, retention, and switch cells with consistent and complete attributes
- Power management cell attributes for compliance and completeness and reports any missing attributes at the cell, pin, or PG pin-level

UPF Checks for Level-Shifter Cells

When you set the set_check_library_options command to -upf, the check_library command runs the following checks for level-shifter cells:

- Checks that the level-shifter cell has two pins, including one input pin and one output pin
 or that the level-shifter cell has three pins, including one input pin, one enable pin, and
 one output pin.
- Checks that the std_cell_main_rail attribute is defined on a primary_power power pin and that it is specified as the related_power_pin value on one of the level-shifter signal pins.
- Checks that the data input and output signal pins are not related to the same power pin.

- Checks that the input_signal_level rail name of the data input pin and the output_signal_level rail name of the output pin are different.
- Checks that the <code>level_shifter_enable_pin</code> pin-level attribute is defined only on an input pin.
- Checks that the input_voltage_range and output_voltage_range attributes are defined together. For example, if the input_voltage_range attribute is defined at the cell level, the output_voltage_range attribute should also be defined at the cell level, and if the input_voltage_range attribute is specified on the input pin, the output_voltage_range attribute should be specified on the output pin.
- Checks that the input_voltage_range and output_voltage_range lower bound value is less than or equal to the upper bound value.
- Checks that the input_voltage_range attribute is set on an input pin, and the output_voltage_range attribute is set on an output pin.
- Checks that the input_voltage_range and output_voltage_range attribute values are consistent with the type of level shifter.
- Checks that each of the input pins define the <code>input_signal_level</code> attribute value or the <code>related_power_pin</code> and <code>related_ground_pin</code> attributes as a pair, or both. Similarly, the output pins must define the <code>related_power_pin</code> and <code>related_ground_pin</code> attribute values as a pair.
- Checks that the input_signal_level attribute is defined on the input pin for overdrive level-shifter and overdrive enable level-shifter cells.
- Checks that the input_voltage_range and output_voltage_range attributes are defined for overdrive level-shifter and overdrive enable level-shifter cells.
- Checks that the input_signal_level and output_signal_level attribute rail names are defined in the voltage map attribute.
- Checks that the level-shifter cell's enable pin and output pin are related to the same power pin. You must mark a cell that does not meet this requirement as dont_touch and dont_use.

UPF Checks for Isolation Cells

When you set the set_check_library_options command to -upf, the check_library command runs the following checks for isolation cells:

- Checks that the isolation_cell_data_pin and isolation_cell_enable_pin pin-level attributes are specified only on an input pin.
- Checks that isolation cells have three pins, including one input data pin, one enable pin, and one output pin.

- Checks that the related_power_pin and related_ground_pin attribute information is specified on the input and output pins. An isolation cell must have all the signal pins related to a power pin specified using the related_power_pin attribute and all the signal pins related to a ground pin specified using the related_ground_pin attribute. This check applies only to multiple-rail cells.
- Checks that there is a backup power or backup ground pin if an isolation cell has two or more power or ground pins.
- Checks that the output pin is related to a backup power through the related_power_pin attribute if a backup power pin exists.

UPF Checks for Switch Cells

When you set the set_check_library_options command to -upf, the check_library command runs the following checks for switch cells:

- Checks that the switch_cell_type attribute is specified with the fine_grain value if the is macro cell attribute is set to true at the cell level.
- Checks that the switch_function attribute contains only switch pins whose input pin (set by the switch_pin attribute) is set to true.
- For a fine-grained cell, the pg_function and switch_function attributes are defined in a pg_pin group where the direction attribute is set to internal.
- Checks coarse-grain switch cells to ensure that
 - o The switch cell type attribute is specified with the coarse grain value.
 - The switch_function attribute is defined to identify the control logic of its switch pins.
 - It has at least one switch pin.
 - o It has at least one controlled PG pin and one regular PG pin. That is, it must have a virtual PG pin with a pg_type attribute value defined as internal_ground and a primary ground PG pin for a footer, or a virtual PG pin with a pg_type attribute value specified as internal_power and a primary power PG pin for a header.
 - o Each of the output PG pins has a pg_function Boolean expression containing input PG pins.
 - o The pg_function attribute contains only the input power and ground pins.
 - o Checks that the pg_function and switch_function attributes are defined in a pg_pin group where the direction attribute is set to inout or output.

UPF Checks for Retention Cells

When you set the set_check_library_options command to -upf, the check_library command runs the following checks for retention cells:

- Checks that the retention_pin attribute is defined on an input pin.
- Checks that the retention_cell and retention_pin attributes are defined together in the same cell.
- Checks that the power_gating_cell and power_gating_pin attributes are not specified.
- Checks that the retention_pin and power_gating_cell attributes are not defined in the same cell and the retention_cell and power_gating_pin attributes are not defined in the same cell.
- If the retention cell has two or more power or ground pins, checks that one of them is a backup power or a backup ground pin.
- If the save and restore pins exist, checks that they are related to the backup power or ground, depending on whether backup power or ground is available.
- Checks that all other signal pins are related to the primary PG pin.

UPF Checks for Always-on Cells

When you set the set_check_library_options command to -upf, the check_library command runs the following checks for always-on cells:

- Checks that the cell has a secondary PG pin as a backup. In another words, always-on cells must have a backup power or backup ground pin to relate to its signal pins.
- Checks that always-on pins are related to a backup PG pin.

UPF Checks for PG Pin and Partial PG Pin Cells

Note:

Black box cells with no timing, noise, and power data, or cells without signal pins do not require at least one power and ground pin. These cells are permitted; the check library command does not issue any warning or error message.

When you set the set_check_library_options command to -upf, the check_library command runs the following checks for partial PG pin cells:

- Checks that load cells, which are cells without output pins, have only one PG pin.
- Checks that tied-off cells have only one PG pin. Depending on the driver_type, one power pin is required for pull-up cells and one ground pin is required for pull-down cells.

- Checks that at least one primary_power PG pin and one primary_ground PG pin exist.
- Checks that the old PG pin syntax based on power_supply and voltage_map, or rail connection and pg pin are not defined together.
- Checks that the voltage_name attribute is defined in both the pg_pin group and in the voltage_map attribute.

UPF Checks for Substrate Bias Cells

When you set the set_check_library_options command to -upf, the check_library command runs the following checks for substrate-bias cells:

- Checks that the physical_connection attribute is associated only with the following predefined bias types: pwell, nwell, deepnwell, and deeppwell.
- Checks that the related_bias_pin attribute in the pg_pin and signal pin groups are valid bias PG pins. A signal pin's related_bias_pin value must be one of the related bias pins of the signal pin's related power or ground pin.
- Checks that the PG pin's power type is associated with an nwell bias PG pin and the PG pin's ground type is associated with a pwell bias PG pin.
- Checks that the association between the PG pin and the bias pin in the signal pin is correct. The bias pin's pg_type value should be pwell, nwell, deepnwell, or deeppwell.

Power Optimization Checks

Use the set_check_library_options -optimization {power} command to check the library cells for power-optimization issues, such as missing high threshold-voltage (Vt) cells.

During leakage power optimization, some of the low-Vt cells in a design, are replaced by equivalent high-Vt cells from a target library.

To specify the low-Vt group names, set the -criteria option with the -optimization option of the set_check_library_options command, as follows:

The lvt_name_list value of the lvth_groups attribute is a list of low-Vt group names, such as lvt and svt. When you use the -optimization option, you must specify the values of the lvth_groups attribute in the -criteria option. Otherwise, the Library Compiler tool issues an error message.

Note:

The Power Compiler tool supports the set_multi_vth_constraint command to specify the low-Vt groups. The lvth_groups attribute is equivalent to the set multi vth constraint -lvth groups command.

The <code>check_library</code> command checks for the presence of high-Vt cells that have the same logic function in a logic library as the low-Vt cells. When you specify the <code>-optimization</code> <code>{power}</code> option with the <code>set_check_library_options</code> command, the <code>check_library_command</code> command performs the following steps:

- Reads the Vt group attributes of the target-library cells.
- Groups the logically-equivalent library cells.

Note:

To group the library cells, Library Compiler excludes the cells with the dont_use attribute and unidentified logic functions.

- Identifies the library cells that do not have logically-equivalent high-Vt cells, based on the Vt group attributes of the target-library cells.
- Reports such library cells and their Vt group attributes. If all the logically-equivalent cells
 have the specified low-Vt, reports the corresponding logic or function groups. If there are
 no cells with the specified low-Vt, no report table is displayed.

Example 3-7 shows the check_library report for missing high-Vt cells.

Example 3-7 check library Report for Missing High-Vt Cells

Number of function groups missing high threshold_voltage_group: 2 (out of 28)

List of function groups missing high threshold_voltage_group cells (LIBCHK-313)

| function | Library name | Example cell name |
|------------|--------------|-------------------|
| A*B A+B | lib1 lib1 | AND1 OR1 |
| | | |

Multicorner-Multimode

Use the set_check_library_options -mcmm command to specify the following checks for a multicorner-multimode flow:

- Checks for different PVT values for different characterizations between two libraries for different operation conditions, that is, libraries with same-name cells that have different nominal PVT values
- Checks for the same cell attributes, such as dont_use, dont_touch, and black box

- Checks for the same power_down_function for output or inout pins
- Checks for the existence of power data for all operating conditions

Specifying Tolerances

Use the set_check_library_options -tolerance {type rel_tol abs_tol} command to specify a relative tolerance and an absolute tolerance to compare characterization values, such as delay values.

The options for the type variable are delay, delay_ocv, delay_ccsn, delay_sensitivity, delay_interpolation, slew, slew_ocv, slew_ccsn, slew_sensitivity, slew_interpolation, constraint, slew_index, load_index, time, power, current, voltage, and capacitance. If you do not specify the type variable, the default is output load capacitance.

Do not include the unit to specify the absolute tolerance. The tool uses the unit from the first library.

The following example specifies tolerances for time and power:

```
prompt> set_check_library_options -tolerance {time 0.1 0.2 power 0.3 0.4}
```

If you do not specify tolerances for a type, the default tolerances are used. Table 3-2 lists the default tolerances set in compliance with the PrimeTime tool and the library quality assurance system.

Table 3-2 Default Values for Different Tolerance Types

| type | Tolerance | | |
|------------------------------------|------------|----------|--|
| | Relative | Absolute | |
| delay | 0.02 (2%) | 2 ps | |
| delay_ocv | 0.02 (2%) | 5 ps | |
| delay_ccsn | 0.03 (3%) | 3 ps | |
| delay_sensitivity | 0.10 (10%) | 10 ps | |
| delay_interpolation | 0.03 (3%) | 3 ps | |
| delay_interpolation for 10 nm mode | 0.01 (1%) | 1 ps | |

Table 3-2 Default Values for Different Tolerance Types (Continued)

| type | Tolerance | | | |
|---------------------------|------------|---|--|--|
| | Relative | Absolute | | |
| slew | 0.03 (3%) | 3 ps | | |
| slew_ocv | 0.03 (3%) | 7.5 ps | | |
| slew_ccsn | 0.05 (5%) | 5 ps | | |
| slew_sensitivity | 0.15 (15%) | 15 ps | | |
| slew_interpolation | 0.03 (3%) | 3 ps | | |
| constraint | 0.04 (4%) | 0.015 ns | | |
| constraint for 10 nm mode | 0.01 (1%) | 1 ps | | |
| load_index | 0.01 (1%) | 0.001 pF | | |
| time | 0.04 (4%) | 0.015 ns | | |
| power | 0.04 (4%) | 5 pW | | |
| current | 0.04 (4%) | 0.01 μΑ | | |
| capacitance | 0.01 (1%) | 0.001 pF | | |
| voltage | 0.01 (1%) | Calculated from the default relative tolerance and the rail voltage value | | |

To determine whether two libraries are identical (group by group, and attribute by attribute), set the tolerances to smaller values.

Library Validation

The <code>check_library</code> command supports validating CCS timing and noise models including compact-CCS noise models, against their corresponding NLDMs. Use the <code>-validate</code> option with the <code>set check library</code> options command to validate libraries.

Validating Timing

Use the set_check_library_options -validate {timing} command, as shown, to check consistency for library characterization:

```
prompt> set_check_library_options -validate {timing}
```

When you specify the -validate {timing} option with the set_check_library_options command, the check_library command enables the following checks for library characterization:

- Checks for missing NLDM and CCS timing models. If all the models of a particular type (for example, NLDM delay, NLDM slew, CCS driver, or CCS receiver) are missing, the model type is reported in the summary report of the check_library command. If the models having some of the timing arcs are missing, they are reported both in the summary and detailed report.
- Checks for the same output load index for each individual cell between CCS and NLDMs and the same load indexes for CCS driver and CCS receiver
- Checks for the same number of NLDM delay and slew indexes and values
- Checks that the delay difference between NLDM and CCS timing models are within an acceptable range for both compact CCS and expanded CCS models
- Checks that the rise_transition and fall_transition slew difference between NLDM and CCS timing models are within an acceptable range for both compact CCS and expanded CCS models

Validating Timing Tables With Different Dimensions

Use the -validate {timing value} option with the set_check_library_options command to validate the characterization values (specified by the values attribute in a .lib file) between models of different dimensions (different number of indexes).

For example, to validate a two-dimensional CCS timing table versus a one-dimensional NLDM timing table, the <code>check_library</code> command converts the CCS model to NLDM and compares the values. The values of the CCS and the NLDM timing tables are compared for the same index at each index point. The missing index in the NLDM table is not reported. If all the values are within the specified tolerance, the <code>check_library</code> command validates the values. Otherwise, a warning message is issued and the differences between the values are reported.

If you do not specify the value argument with the -validate {timing} option for CCS versus NLDM validation, the check_library command converts the CCS model to NLDM and compares the values for the same index at each index point. If the value tables of the NLDM and CCS models have different dimensions, the missing indexes are reported.

Validating CCS Noise Models Against NLDM

Use the -validate {noise} option with the set_check_library_options command to validate a CCS noise model against its corresponding NLDM.

When you specify the -validate {noise} option with the set_check_library_options command, the check_library command:

- Checks for missing NLDM and CCS noise models. If all the models of a particular type
 are missing (for example, CCS noise), the model type is listed in the summary report of
 the check_library command. If the models having some of the timing arcs are missing,
 they are reported both in the summary and detailed report.
- Compares the delay and slew of the CCS noise model to the NLDM delay and slew for
 each cell. The values are compared at each input slew and output load index point of the
 NLDM. If the values are within the specified tolerances, the check_library command
 validates the values. Otherwise, the absolute and relative differences with respect to the
 NLDM values, are reported.

Example 3-8 shows an example of the validation report.

Example 3-8 CCS Noise Model Validation Report Example

```
List of inconsistent data between CCS noise and NLDM models (LIBCHK-342)
index_1: input_net_transition
index_2: total_output_net_capacitance

fast_125 Error

Cell pin/ timing_type when Group/Attribute (index_1,index_2) (NLDM) (CCSN) Absolute Relative Type
name related_pin

XOR Y combinational !A&B cell_rise/values (0.003, 0.001) 24.51 25.88 1.37 5.5% DELAY
```

Statistical information about the CCS noise model validation check is also reported. Example 3-9 shows an example of the statistical report.

Example 3-9 CCS Noise Model Validation Statistical Report Example

| Group type | Mean of differences Absolute Relative | | of differences ative Max outlier | | of grids Fail |
|---------------|--|------------|-------------------------------------|---------|------------------|
| Delay Slew | -0.0439943 -0.02% | 0.086984 0 | 04% -0.369751 | 775 | 121 |
| Slew | -0.0834122 -0.25% | 0.440196 0 | 45% -3.17905 | 683 | 213 |

Note:

To specify the tolerances, use the <code>delay_ccsn</code> and <code>slew_ccsn</code> types with the <code>set_check_library_options</code> command.

For more information about specifying tolerances, see "Specifying Tolerances" on page 3-26.

To perform the noise validation check, specify the set_check_library_options and check_library commands, as shown:

Compensation for the PrimeTime Tool

The check_library command validates CCS timing and noise models against NLDM models.

The <code>check_library</code> command can ignore small inconsistencies in CCS noise libraries. To enable this compensatory behavior of the <code>check_library</code> command, specify the <code>-compensation</code> option with the <code>set_check_library_options</code> command.

A library cell that fails a check when the -compensation option is not specified but passes it when the -compensation option is specified, means that the library has quality issues but the PrimeTime tool can use the library with a slight loss of accuracy.

For example, a library cell with a large input slew of 1000 ps and a relatively small load capacitance. If the cell delay is 50 ps, an absolute error of 10 ps means a large relative error of 20 percent. The absolute error (10 ps) is only one percent of the input slew (1000 ps). Also, a critical path typically does not have such a high input slew.

Logical Equivalence Checks for when Conditions

Use the set_check_library_options -leq command to check logical equivalence for when conditions. For example, if you set the -leq option, the following expressions are reported as identical:

when : A+B when : B+A

By default, the -leq option is not set, meaning that logical equivalence is disabled and string comparisons are used instead.

Inverter and Buffer Cells

The <code>check_library</code> command reports the total number of inverter and buffer cells among different libraries. Use the <code>set_check_library_options</code> <code>-logic</code> command to specify that the <code>check_library</code> command performs this check.

Library Analysis

To analyze logic libraries, specify the -analyze option with the set_check_library_options command.

To check a specific group or table, you can specify the <code>-group_attribute</code> option with the <code>-analyze</code> option. You can also analyze the group for a specific attribute setting or condition. For more information, see "Analyzing Groups With Specific Attribute Settings" on page 3-11.

The check library command performs the following analysis:

- Value Range Analysis of Attributes
- Trend Analysis for Single Characterization Tables
- Variation-Aware Analysis
- Table Bounds, Slope, and Index Analysis
- Sensitivity and Voltage Range Analysis
- NLDM Index Spacing Analysis Using Interpolation
- Liberty Variation Format Analysis

Value Range Analysis of Attributes

For the <code>check_library</code> command to analyze if an attribute is within a specified value range or bounds, use the <code>value_range</code> argument with the <code>set_check_library_options</code> -analyze command, as shown:

attribute is the attribute name, such as capacitance or transition. You can use the wildcard (*) character to specify attribute names. For example, *capacitance applies to all the attributes ending with the word capacitance, such as rise_capacitance and fall_capacitance.

group is an optional group name, such as pin. When you specify the group name, the check_library command checks only the attribute in the specified group.

min_value and max_value are the minimum and maximum values of the attribute in library units. When the attribute value is not in this range, it is reported in the <code>check_library</code> report. You must specify at least one of <code>min_value</code> and <code>max_value</code>.

The following examples check:

• transition attribute range

```
lc_shell> set_check_library_options -analyze {value_range} \
```

```
-criteria {transition min_value =0.1 max_value=0.2}
```

Value range of the miller_capacitance and capacitance attributes

Maximum value of the cell leakage power attribute

Minimum value of leakage power in the leakage_power group

Reporting Value Range Violations

The attributes with values that violate the specified values are reported in the LIBCHK-344 table of the <code>check_library</code> report.

For example,

generates the following report:

Warning: Table of attribute value range analysis (LIBCHK-344)

| Cell name | pin/subgroup timing | _type when | Attribute | value |
|-----------|---------------------|---------------|---|-------------|
| INV_13 | leakage_power | A | value value value value ccsn_first_stage/ miller_cap_rise | 0.0641147 |
| INV_13 | leakage_power | A | | 0.0633378 |
| INV_13 | leakage_power | !(A) | | 0.435334 |
| INV_13 | leakage_power | !(A) | | 4.63995e-06 |
| INV_13 | X/A | combinational | | 0.00341442 |

Trend Analysis for Single Characterization Tables

The NLDM and NLPM characterization table values typically follow a trend based on the slew and load indexes. For example, the delay values increase monotonically as slew and load indexes increase.

When you specify the -analyze {table_trend} option with the set_check_library_options command, the check_library command analyzes a single


characterization table to see how the values change as either the slew or load indexes change.

Table 3-3 describes the possible trends for a characterization table. As shown, a curve might have multiple peaks.

Table 3-3 Single Characterization Table Value Trends

| Trend symbol | Trend | Slope |
|--------------|---|-------|
| / | Monotonically increasing | |
| \ | Monotonically decreasing | |
| ^ | Nonmonotonically increasing and then decreasing | |
| V | Nonmonotonically decreasing and then increasing | |

Table 3-3 Single Characterization Table Value Trends (Continued)



To analyze the trend using any of the trend symbols in Table 3-3, use the -criteria {trend=trend_symbol} option with the -analyze option.

To specify inequality for a trend, use the exclamation mark followed by an equal sign (!=), such as {trend!=\\}. When you specify inequality, the <code>check_library</code> command excludes that trend from the analysis.

If you specify the following criteria,

the check_library command analyzes the values in the table and reports the data that meets the specified criteria, in this case a monotonically increasing trend (/).

You can also specify the <code>-group_attribute</code> option to check a specific group. To further narrow the tables to be analyzed, specify the <code>-cell</code> option with the <code>check_library</code> command. In the following example, the <code>-group_attribute</code> option and the <code>-cell</code> option specify that the <code>check_library</code> command analyze the <code>fall_power</code> group in the <code>ADDER</code> cell only:

If you want to specify a monotonically decreasing slope, you must specify the trend in the following format: {trend=\\}

You can also specify absolute and relative tolerance by using the set_check_library_options -analyze {table_trend} command with the -tolerance option. If the table values are within either of the specified tolerances, they are reported as acceptable.

The following example shows that for all constraints, the consecutive table values are acceptable if they are within 2 percent of each other or have an absolute difference of less than 50 ps:

```
prompt> set_check_library_options -group_attribute {*constraint} \
     -analyze {table_trend} -criteria { trend=^ trend=V trend=M } \
     -tolerance {constraint 0.02 0.050}
```

In addition to specifying both absolute and relative tolerance, you can specify only the absolute tolerance or only the relative tolerance. The following example shows that for all constraints, the consecutive table values are acceptable if they are within 50 ps of each other:

The following example shows that for all constraints, the consecutive table values are acceptable if they are within 2 percent of each other:

Checking for 10 nm Logic Libraries

In the 10 nm mode, the <code>check_library</code> command analyzes the monotonicity trends of the NLDM <code>rise_constraint</code> and <code>fall_constraint</code> groups. To enable the 10 nm mode, set the <code>lc</code> enable <code>10nm</code> mode variable to <code>true</code>.

For example, when you specify the <code>-analyze</code> {table_trend} and <code>-group_attribute</code> {rise_constraint fall_constraint} options with the <code>set_check_library_options</code> command without specifying the <code>-tolerance</code> option, the <code>check_library</code> command uses the default tolerances of 1 percent and 0.001 ns to analyze the monotonicity trends.

Variation-Aware Analysis

Variation-aware libraries are characterized using the nominal parameter and the plus and minus sigma variations from the nominal parameter. Therefore, for each pair of input slew and output load indexes, there are two or three delay values.

Instead of analyzing values within a table as described in "Trend Analysis for Single Characterization Tables" on page 3-32, the <code>check_library</code> command looks at values across the three characterization tables: at the nominal parameter, the +sigma variation, and the -sigma variation.

When you set the set_check_library_options command to the -analyze {nominal vs sigma}option, the check library command reports the following:

- · Monotonicity trends
 - If the delay values increase with the slew and load
 - If the delay values increase or decrease with the variation-aware parameters
- The significance of the variation-aware parameters

If different variation-aware parameters affect delays differently.

The check_library command measures the slope of the linear regression of the variation-aware data. If the slope is approximately zero, variation-aware parameters have insignificant impact on the delay and can be ignored to reduce the library size.

Table 3-4 describes the possible trends for variation-aware analysis. As the table indicates, the slope might have three points only, one for the nominal parameter, one for the plus sigma, and one for the minus sigma.

Table 3-4 Trends for Variation-Aware Analysis

| Trend symbol | Trend | Slope |
|--------------|--|-------|
| / | If the slope is greater than zero, the trend increases monotonically. | |
| \ | If the slope is less than zero, the trend decreases monotonically. | |
| ^ | If the delay nominal parameter is less than the delay at plus sigma and the delay at minus sigma, the trend increases and then decreases. | |
| V | If the delay nominal parameter is greater than the delay at plus sigma and the delay at minus sigma, the trend increases and then decreases. | |

Table 3-4 Trends for Variation-Aware Analysis (Continued)

| Trend symbol | Trend | Slope |
|--------------|---|-------|
| - | If the slope is approximately zero, the trend is flat (-). So, the impact of the variation-aware parameters on the delay values is insignificant. | • |
| * | Checks all trends | n/a |

You can also use the -criteria option with the -analyze option to specify the comparison criteria for variation-aware analysis. For linear regression models, specify a standard error, slope, and a trend symbol, as shown in the following expression:

where std_error is the root mean square deviation of the values from their arithmetic mean. The slope is the sum of products of the deviation of the variation-aware values (x) from the nominal and the deviation of timing values (y) from the nominal, divided by the sum of the square deviations of each variation-aware value from the mean. You can use the greater than (>), less than (<), or equal (=) signs in the expression.

Figure 3-2 shows the slope and the standard error equations.

Figure 3-2 Defining Slope and Standard Error

Linear model:


$$y = \beta_0 + \beta_1 x$$

Where x is normalized by dividing va values by nominal va values

1) Slope

$$\widehat{eta_1} = rac{\sum (x_i - ar{x})(y_i - ar{y})}{\sum (x_i - ar{x})^2}$$

2) Std error
$$\hat{\sigma_{\varepsilon}} = \sqrt{\frac{SSE}{N-2}} \qquad SSE = \sum_{i=1}^{N} (y_i - \hat{y_i})^2$$



To analyze only the variation-aware driver models, use the va_driver attribute to simplify the -group attribute setting as shown:

To use specific parameters in the analysis, specify the va parameters attribute as shown:

where par* is a user-defined parameter. The accuracy of the linear model increases by reducing the standard error. A large slope indicates that the value of the $va_parameters$ attribute significantly affects the delay. Example 3-10 shows a variation-aware analysis report.

Example 3-10 Variation-Aware Statistical Analysis Report

Table Bounds, Slope, and Index Analysis

In a library source file, a table consists of characterization values (defined by the values attribute) for respective indexes (defined by the $index_i$ attribute, where i represents the table dimensions). The $check_library$ command performs table bounds, slope, and index analysis.

Table Bounds Analysis

The <code>check_library</code> command performs the table bounds analysis to check for out-of-bound absolute values in the <code>values</code> table. The <code>check_library</code> command reports a value that is greater than the specified upper bound or less than the lower bound.

Specify the upper and lower bounds using the set_check_library_options command syntax:

type refers to the type of table. Table 3-6 on page 3-43 lists the supported type names.

If you specify the upper_bound or the lower_bound value instead of both the upper_bound and lower_bound values, the check_library command checks for only the specified value. For example, if you have specified only the upper bound value, the command checks for and reports only the values that are greater than the upper bound.


In the following example, the table bounds are specified for the values tables of the output_current_rise and output_current_fall groups:

The check_library command checks the values table for values greater than 2.0 and less than -1.5.

Table Slope Analysis

The <code>check_library</code> command performs table slope analysis to check for out-of-range relative values of the table slope. The <code>check_library</code> command calculates the slope for two adjacent index points. The slope is normalized to calculate the relative value. Normalization makes the slope independent of the unit and table type. The slope values that are greater than the maximum slope or less than the minimum slope are reported.

For example, for the following slew index versus value curve:



The normalized table slope is:

Slope =
$$\frac{V_2 - V_1}{s_2 - s_1} \times \frac{s_{range}}{V_{range}}$$

where,

$$V_{range} = V_{largest} - V_{smallest}$$

$$s_{range} = s_{largest} - s_{smallest}$$

For tables with two indexes, the slope for the first index is calculated at a constant second index point. Then, the slope for the second index is calculated at a constant first index point. For a m x n table, the slope for m + n curves is calculated. For example, for a 6x7 table, the slope for 6+7=13 curves, is calculated.

For a linear table curve, the normalized slope is 1. Due to normalization, the slope value is limited to a range or has bounds. Table 3-5 lists the normalized slope range for different types of curves.

Table 3-5 Ranges of Maximum and Minimum Slopes

| Curve type | Maximum slope | Minimum slope | Group example |
|------------------|------------------------|----------------------------|---|
| Increasing trend | greater than 1 | less than 1 | cell_rise Of cell_fall |
| Decreasing trend | less than -1 | greater than -1 | |
| All | less than srange/smin* | greater than -srange/smin* | <pre>output_current_rise Of output_current_fall</pre> |

^{*}smin is the smallest interval between two index points.

For slope analysis of a table with increasing trend, such as in the <code>cell_rise</code> group, specify the maximum slope between 1 to srange/smin and the minimum slope between -srange/smin to 1.

To perform the table slope analysis, use the following syntax:

If you specify only the <code>max_slope</code> or the <code>min_slope</code> value instead of both the <code>max_slope</code> and <code>min_slope</code> values, the <code>check_library</code> command checks only for the specified value. For example, if you have specified only the minimum slope value, the command checks for and reports only the values that are less than the minimum slope.

type refers to the type of table and <code>index</code> refers to the type of index. Specifying <code>index</code> is optional. If you do not specify <code>index</code>, the <code>check_library</code> command performs slope analysis for all the indexes of the table. Table 3-6 on page 3-43 lists the supported <code>type</code>, <code>index</code>, and <code>group_names</code>.

In the following example, the maximum and minimum slope values are specified for the values table in the cell rise group:

The check_library command checks the values table for values that have a positive slope greater than 1 or a negative slope less than -1.

In the following example, the maximum and minimum slope values are specified for two index types, slew_index and load_index, in a delay table:

Table Index Analysis

The check_library command performs table index analysis to check for out-of-range index values. In library characterization tables, the difference between adjacent index points affects the accuracy of processes, such as timing analysis.

To analyze table index accuracy, the <code>check_library</code> command calculates the ratios of each pair of adjacent index points (next index point to current index point). The ratios that are greater than a minimum specified ratio, are reported.

Note:

The ratios are reported only if at least one ratio is greater than the minimum specified ratio. Otherwise, the Library Compiler tool reports an error message.

To perform table index analysis, use the following syntax:

where max_index_ratio is the absolute value of the ratio of the next index point to the current index point.

type refers to the type of table and index refers to the type of index. Specifying index is optional. If you do not specify index, the <code>check_library</code> command performs index analysis for all the indexes of the table. Table 3-6 on page 3-43 lists the supported type, index, and $group_names$.

In the following example, the set_check_library_options command is used to specify the maximum ratio for a pair of adjacent indexes (ratio of the next index to the current index), in the NLDM delay table:

The check_library command checks the values table for at least one max_index_ratio (ratio of the next index to the current index) greater than 2.0.

Supported Type, Index, and Group Names

Table 3-6 lists the supported type, index, and group names for table bounds, slope, and index analysis. The index name is ignored in the table bounds analysis.

Table 3-6 Supported Type, Index, and Group Names

| Type name | Index name | Group name |
|-------------|-------------------|----------------------------|
| delay | slew_index | cell_rise |
| | load_index | cell_fall |
| transition | slew_index | rise_transition |
| | load_index | fall_transition |
| constraint | related_index | rise_constraint |
| | constrained_index | fall_constraint |
| energy | slew_index | rise_power |
| | load_index | fall_power |
| current | time | output_current_rise |
| | | output_current_fall |
| capacitance | slew_index | receiver_capacitancel_rise |
| | load_index | receiver_capacitancel_fall |
| | | receiver_capacitance2_rise |
| | | receiver_capacitance2_fall |
| dc_current | input_voltage | dc_current |
| | output_voltage | |

Type name Index name Group name

ccsn time output_voltage_rise output_voltage_fall propagated_noise_low propagated_noise_high

pg_current time pg_current

Table 3-6 Supported Type, Index, and Group Names (Continued)

Sensitivity and Voltage Range Analysis

The check_library command supports analyzing the accuracy of CCS noise models, including compact-CCS noise models. These checks verify the quality of library characterization data used by timing analysis tools, such as the PrimeTime tool.

These checks include:

- CCS Noise Model Sensitivity Analysis
- Output Voltage Range Analysis

CCS Noise Model Sensitivity Analysis

In some libraries, the CCS noise cell models can be sensitive in delay and slew to their input driving waveform.

To enable the sensitivity check, specify the sensitivity argument with the -analyze option of the set_check_library_options command.

Note:

The sensitivity check does not affect the library cell pass rate. It is better to have a library that passes the sensitivity check than a library that does not.

When you specify the set_check_library_options -analyze {sensitivity} command, the check_library command checks the sensitivity of the CCS noise models for each timing arc of a cell. At each index point of a CCS noise model, the command checks the model response to two inputs: a normal waveform that reaches the rail voltage; and a clamped waveform that does not reach the rail voltage. If the delay or slew of the CCS noise model for the clamped waveform significantly deviates from the CCS noise model for the normal waveform (that is, exceeds the specified tolerances), the library cell is marked as sensitive and reported. Example 3-11 shows an example of the sensitivity report.

Example 3-11 CCS Noise Model Sensitivity Report Example

```
List of sensitive CCSN models (LIBCHK-343)
index_1: input_net_transition

fast_125c_0p99v Error

Cell name pin/related_pin timing_type when Group/Attribute index_1 (Normal) (Clamped) Absolute Relative Type

XOR3X05 Y combinational !A&B cell_rise 0.003 24.51 25.88 1.37 5.5% DELAY
```

Statistical information is also reported. Example 3-12 shows an example of the sensitivity statistics report.

Example 3-12 CCS Noise Model Sensitivity Statistics Report Example

| Report of the statistical analysis results of characterization models. (LIBCHK-353) | | | | | |
|---|--|---|-----------------------|------------|------------------|
| Group type | Mean of differences Absolute Relative | Std deviation of differences Absolute Relative | Max outlier | | of grids Fail |
| | 7 -0.0439943 -0.02% 7 -0.0834122 -0.25% | 0.086984 0.04% 0.440196 0.45% | -0.369751 -3.17905 | 775 683 | 121 213 |

You can control the clamped waveform voltage by specifying a clamping ratio using the clamping_ratio argument with the -criteria option of the set_check_library_options command. The default clamping ratio is 0.95—that is, the clamped waveform reaches up to 95 percent of the cell rail voltage.

Note:

Specify the tolerances using the delay_sensitivity and slew_sensitivity types with the set_check_library_options command.

For more information about specifying the tolerances, see "Specifying Tolerances" on page 3-26.

To check the sensitivity of a CCS noise model, specify the set_check_library_options and check_library commands, as shown:

Output Voltage Range Analysis

To check the output voltage range of CCS noise models, use the <code>voltage_range</code> argument with the <code>-analyze</code> option of the <code>set_check_library_options</code> command, as shown:

```
prompt> set_check_library_options -analyze {voltage_range}
prompt> check_library -logic_library_name "library_name.db"
```

When you specify the <code>voltage_range</code> argument, the <code>check_library</code> command checks the output voltage range of a CCS noise model using the <code>output_voltage_rise</code> and <code>output_voltage_fall</code> groups defined in the <code>ccsn_first_stage</code> and <code>ccsn_last_stage</code> groups. The <code>check_library</code> command checks if the output voltage range is within the

specified tolerances and generates a detailed report for each case where the voltage range of the CCS model is not within the specified tolerances. Example 3-13 shows a typical voltage range report.

Example 3-13 CCS Model Voltage Range Report

Warning: Table of partial voltage ranges on timing arcs (LIBCHK-359)

Voltage Error

Cell name pin/related_pin timing_type when Nominal Swing Absolute Relative Type

XOR1 z/a combinational !a 1.08 1.032 -0.048 -4.44% CCSN

You can also view these reports in the comma-separated values (CSV) format. You can also view the corresponding line numbers (from the .lib files) in the CSV file.

Statistical information is also reported. The voltage range pass rate is reported in the summary of the report generated by the <code>check_library</code> command. Example 3-14 shows a typical voltage range check summary report. Example 3-15 shows a typical detailed statistical report.

Example 3-14 Voltage Range Statistics in the check_library Summary Report

Number of voltage ranges passed 1666
Voltage range pass rate 28.2086%

Example 3-15 CCS Model Voltage Range Statistical Analysis Report

Information: Report of the statistical analysis results of characterization models. (LIBCHK-353) $\,$

| Group type | Mean of di Absolute F | | Std deviation of dis Absolute Relative | fferences Max outlier | Number of Pass | grids Fail |
|---------------|--------------------------|-------|---|--------------------------|-------------------|---------------|
| Voltage range | 0.004815 | 0.45% | 0.005051 0.47% | 0.041185 | 1666 | 4240 |

Note:

Specify the tolerances using the <code>voltage</code> type with the <code>set_check_library_options</code> command

For more information about specifying the tolerances, see "Specifying Tolerances" on page 3-26.

To check if the output voltage range of the CCS model is within a specified range, specify the -analyze {voltage_range} or the -char_integrity option with the set_check_library_options command and specify the tolerances, as shown:

For example, to check if the output voltage swing is at least 98 percent of the rail voltage, VDD=1.2 V, specify the relative tolerance as 2 percent and therefore the absolute tolerance as 0.024 V, as shown:

NLDM Index Spacing Analysis Using Interpolation

In a nonlinear delay model (NLDM) table, timing values are stored at index points separated by a fixed interval. The stored timing values are used to calculate the timing values at other points of an NLDM index.

Based on the tolerances you specify, the <code>check_library</code> command can check if this interval is appropriate. The <code>check_library</code> command performs this check using interpolation techniques. This check ensures that the calculated timing values are accurate with respect to the tolerances.

Note:

Specify the tolerances using the delay_interpolation and slew_interpolation types with the set_check_library_options command.

For more information about specifying the tolerances, see "Specifying Tolerances" on page 3-26.

When you enable the NLDM index spacing check, the <code>check_library</code> command:

- For each pair of adjacent NLDM index points, calculates the timing value at the midpoint
 of the two adjacent index points using linear interpolation for one-dimensional and
 bilinear interpolation for two-dimensional NLDM tables.
 - In a one-dimensional NLDM table, timing values are stored as discrete values at particular index points of input slew or output load. In a two-dimensional NLDM table, discrete timing values are stored at particular index points of input slew and output load. During delay calculation, the timing values at other points are calculated by interpolating these timing values.
- For each pair of adjacent index points, calculates the timing value at the midpoint of the two adjacent index points using cubic interpolation for one-dimensional and bicubic interpolation for two-dimensional NLDM tables.
- Calculates the difference between the linear and cubic or the bilinear and bicubic values.
- Reports the difference if it exceeds the specified tolerances.

For example, for the two-dimensional 7x7 NLDM table shown in Figure 3-3, the check_library command calculates the timing values at the midpoint of each index interval by interpolating the timing values at the grid points. Therefore, the check_library

command makes six checks along each row and six checks along each column— that is, a total of 36 checks.

Figure 3-3 Two-Dimensional 7X7 NLDM Table With Timing Values Interpolated at Index-Interval Midpoints





Figure 3-4 A Diagrammatic Representation of the Difference E(x) Between the Bilinear and Bicubic Timing Values



As shown in Figure 3-4, if the difference, E(x), between the bilinear and the bicubic values exceeds with respect to the specified tolerances, it is reported in the <code>check_library</code> detailed report with the corresponding timing and index values. Example 3-16 shows a typical index spacing check report.

Example 3-16 NLDM Index Spacing Check Report

```
Warning: Table of interpolation accuracy analysis (LIBCHK-358)

index_1: related_net_transition index_2: total_output_net_capacitance

Cell name pin/ timing_type when Group index_1, (Bicubic) (Linear) Absolute Relative index_2

dff q/clk rising_edge !B cell_rise 1.11,3.71 0.06724 0.07724 0.0100 14.87%
```

You can also view these reports in the comma-separated values (CSV) format. You can view the corresponding line numbers (from the .lib files) in the CSV file.

Statistical information is also reported. The interpolation pass rate is reported in the summary of the report. Example 3-17 shows a typical index spacing check summary report. Example 3-18 shows the detailed statistical report.

Example 3-17 NLDM Index Spacing Check Statistics in the check_library Summary Report

```
Number of interpolations passed 568224
Interpolation pass rate 99.9648%
```

Example 3-18 NLDM Index Spacing Check Statistical Analysis Report

Information: Report of the statistical analysis results of characterization models.

(LIBCHK-353)

Mean of differences Std deviation of differences Number of grids

Group type Absolute Relative Absolute Relative Max outlier Pass Fail

Interpolation -0.000266 -0.03% 0.001091 4.48% 0.010142 568224 200

To enable the NLDM index spacing check of timing models, use the <code>interpolation</code> argument with the <code>-analyze</code> option of the <code>set_check_library_options</code> command, as shown:

For example, to analyze the interpolation accuracy by 4 percent and 0.004 ns for delay and 2 percent and 0.002 ns for slew, specify:

Liberty Variation Format Analysis

The Liberty variation format (LVF) syntax consists of groups of random variation of cell delay, output transition, and constraint that are load and input-slew dependent. Each group specifies a lookup table of the variation.

In the lookup table, the absolute variation offsets from the corresponding nominal values are specified at one sigma (σ), where sigma is the standard deviation of the timing distribution. The value of the sigma_type attribute specifies if the variation is for an early or a late arrival time.

Table 3-7 shows the Liberty variation format (LVF) and the corresponding nominal timing groups.

Table 3-7 Liberty Variation Format and Nominal Timing Groups

| Liberty variation format (LVF) groups | Nominal timing groups |
|---------------------------------------|-----------------------|
| ocv_sigma_cell_rise | cell_rise |
| ocv_sigma_cell_fall | cell_fall |
| ocv_sigma_rise_transition | rise_transition |
| ocv_sigma_fall_transition | fall_transition |
| ocv_sigma_rise_constraint | rise_constraint |
| ocv_sigma_fall_constraint | fall_constraint |

For more information about the Liberty variation format syntax, see the *Library Compiler User Guide*.

For the <code>check_library</code> command to analyze the Liberty variation format data, specify the <code>lvf</code> argument with the <code>-analyze</code> option of the <code>set_check_library_options</code> command as shown:

When you specify the -criteria max_sigma_to_nominal_ratio option, the check_library command calculates the ratios of the variation to the corresponding nominal values and reports the ratios that exceed the specified ratio. These ratios measure the density of the variation distribution. max_ratio1 is the maximum permissible ratio of the variation to the nominal value.

When you specify the -criteria max_sigma_to_sigma_ratio option, the check_library command calculates the early to late or the late to early variation values (whichever is greater) and reports the ratios that exceed the specified ratio. These ratios measure the symmetricity of the variation distribution, that is, whether the variation is more for early arrival or late arrival.

The max_sigma_to_sigma_ratio argument represents the greater of the early to late and the late to early ratios. max_ratio2 is the maximum permissible ratio of the early to late and the late to early variation values.

The default max_ratio1 is 0.25 and the default max_ratio2 is 3.0.

The <code>check_library</code> command also reports the missing Liberty variation format models required for the ratio calculation.

Example 3-19 shows the ratios that do not meet the specified criteria.

Example 3-19 Liberty Variation Format Analysis Report

```
#BEGIN_ANALYZE_LVF

Information: Table of LVF model analysis. (LIBCHK-352)
index_1: input_net_transition
index_2: total_output_net_capacitance

Values Error

Cell pin/ timing_type when Group index_1, nominal early late sigma/ sigma/
name related_pin index_2 nom sigma

AHVT Z/A combinational C&!B cell_rise 0.003, 0.0279 0.001 0.002 0.065 1.38

0.0001

Number of characterization values meeting the criteria: 12 (out of 392)

#END_ANALYZE_LVF
```

Example 3-20 shows the arcs for which the nominal nonlinear delay model (NLDM) tables exist but the variation tables are missing.

Example 3-20 Missing Variation Groups Report

```
Warning: List of timing arcs mismatched in logic libraries (LIBCHK-331)

Cell pin/ when timing_type Group/Attribute lib#1

name related_pin

HD28 QB/SD !DS combinational ocv_sigma_cell_rise/sigma_type:early missing
```

If the variation tables do not exist in the library, it is reported only in the <code>check_library</code> summary as shown:

```
Number of LVF/OCV models 0
```

You can also analyze the Liberty variation format groups for table monotonicity using the <code>-analyze</code> {table_trend} option and for table bounds using the <code>-analyze</code> {table_bound} option of the <code>set_check_library_options</code> command. For more information about table trend and bound analysis, see "Trend Analysis for Single Characterization Tables" on page 3-32 and "Table Bounds Analysis" on page 3-39.

Checking CCS Consistency, Sensitivity, and Voltage Range Together

To check CCS library models for consistency, sensitivity, and voltage range together, use the -char_integrity option with the set_check_library_options command as shown:

```
prompt> set_check_library_options -char_integrity
prompt> check library -logic library name "./lib.db"
```

where the <code>-char_integrity</code> option is a single option equivalent to the following individual options specified together:

```
-validate {timing noise} -analyze {sensitivity voltage_range}
```

When you specify the -validate {timing noise} option, the check_library command performs both the CCS timing and noise validation.

For more information about the CCS timing and noise validation, see "Library Validation" on page 3-27.

When you specify the -analyze {sensitivity voltage_range} option, the check_library command checks both the sensitivity and the voltage range of the CCS noise models.

For more information about the sensitivity and voltage range checks, see "Sensitivity and Voltage Range Analysis" on page 3-44.

Checking for 10 nm Logic Libraries

When you enable 10 nm logic library checking by setting the <code>lc_enable_10nm_mode</code> variable to <code>true</code>, the <code>-char_integrity</code> option of the <code>set_check_library_options</code> command is equivalent to:

-validate {timing noise} -analyze {sensitivity voltage_range table_trend interpolation}

Checking ETM Libraries

Extracted timing models (ETM) are timing and noise models from gate-level netlists. Each ETM library is modeled for a specific mode, such as read, write, scan, function, and test. An ETM library file can contain a single ETM library or multiple ETM libraries.

Checking ETM libraries include:

- Qualifying ETM Libraries
- Grouping ETM Libraries for Specific Checks
- Reporting ETM Libraries

Qualifying ETM Libraries

The check_library command checks the structural consistency of an ETM library and across libraries. These checks are:

- Each ETM library must have the same process, voltage, and temperature (PVT) or corner and consistent library, cell, pin, and pg_pin group level attributes. The ETM libraries with different modes can have different timing arcs.
- For ETM libraries with the same mode but different process, voltage, and temperature (PVT) or corners, the libraries must have consistent structures.

To enable the <code>check_library</code> command to qualify ETM libraries, use the <code>-single_mode</code> option with the <code>set_check_library_options</code> command.

To specify the ETM libraries for qualification, use the set_lib_group command. This command allows you to specify the library corners and modes.

Figure 3-5 is a representation of a set of ETM libraries with four corners and three modes.




Figure 3-5 A Set of ETM Libraries With Four Corners and Three Modes

Each dot represents an ETM library. For example, c1m1.db is the compiled library file at corner1 and mode1. The 11 ETM libraries are c1m1.db, c1m2.db c1m3.db c2m1.db c2m2.db c2m3.db c3m1.db, c3m2.db, c4m1.db, c4m2.db, and c4m3.db.

The library groups are grp1/c1, grp2/c2, grp3/c3 and grp4/c4. The <code>check_library</code> command checks each library in each of the corners c1, c2, c3 and c4 and checks across the libraries within each corner. The libraries within each corner form a subgroup equivalent to a multiple ETM library file with a particular PVT.

This example shows how to specify the ETM libraries using the set_lib_group command.

Grouping ETM Libraries for Specific Checks

For corner-based checks, that is, multicorner-multimode, UPF, and scaling checks:

- Group the libraries that contain the same cell names.
- In each group with the same cells, further group the libraries with the same process, voltage, and temperature (PVT) or corner.

To specify the group, corner, and library names, use the <code>set_lib_group</code> command as shown in the following examples.

Example 3-21 shows corner-based library grouping for multicorner-multimode and UPF checks for the libraries of Figure 3-5. It is optional to specify the ETM libraries with the link_library variable.

Example 3-21 Corner-Based Library Grouping for UPF and Multicorner-Multimode Checks

Example 3-22 shows corner-based library grouping for scaling checks for the libraries of Figure 3-5.

Example 3-22 Corner-Based Library Grouping for Scaling Checks

For scaling checks across libraries with the same mode but different corners, use the create_scaling_lib_group command instead of the set_lib_group command. Example 3-23 shows mode-based library grouping for scaling checks for the libraries of Figure 3-5. The three library groups are grp_m1, grp_m2, and grp_m3.

Example 3-23 Mode-Based Grouping for Scaling Checks

```
lc_shell> set_check_library_options -scaling {timing noise power}
lc_shell> check_library
```

Reporting ETM Libraries

The check_library report includes the specified ETM library groups in a table. The following example shows how the ETM library groups are reported.

Library grouping table

```
Group name Number Library name Library file name

grp1/ml 1 etm_c1ml /full_path/dir_name/and_lib_file/c1ml.db

grp1/ml 1 etm_c2ml /full_path/dir_name/and_lib_file/c2ml.db

grp1/ml 1 etm_c3ml /full_path/dir_name/and_lib_file/c3ml.db

grp1/ml 1 etm_c4ml /full_path/dir_name/and_lib_file/c4ml.db

grp1/m2 2 etm_c1m2 /full_path/dir_name/and_lib_file/c1m2.db

grp1/m2 2 etm_c2m2 /full_path/dir_name/and_lib_file/c2m2.db

grp1/m2 2 etm_c3m2 /full_path/dir_name/and_lib_file/c3m2.db

grp1/m2 2 etm_c4m2 /full_path/dir_name/and_lib_file/c3m2.db

grp1/m3 3 etm_c4m2 /full_path/dir_name/and_lib_file/c1m3.db

grp1/m3 3 etm_c1m3 /full_path/dir_name/and_lib_file/c1m3.db

grp1/m3 3 etm_c2m3 /full_path/dir_name/and_lib_file/c2m3.db

grp1/m3 3 etm_c2m3 /full_path/dir_name/and_lib_file/c2m3.db
```

If you specify multiple library groups with the same group and mode name using the set_lib_group command, the check_library command does not check the invalid library group setup and reports the number of these groups in the "Number" column.

Qualifying Model File Libraries

During model file compilation, the read_lib command skips the screener rule that checks the relationship between the model file and the base library.

To ensure integrity between the model file and the base library, the <code>check_library</code> command:

- Checks the library screener rules that were skipped while compiling the model files.
- Checks the consistency of the library units between the model file and the base library databases.
- Checks if the library name, cell names, pin names, and timing arcs match.

The following example shows how to compare the model file library with the base library using the <code>check_library</code> command:

```
slew_index 0.00001 0.0000001 load_index 0.00001 0.0000001}
lc_shell> check_library -logic_library_name ./base.db ./model_file.db"
lc_shell> quit
```

Report Format Options

Use the set_check_library_options -report_format command to specify a report in comma-separated values (CSV) format or in HTML format.

If you do not specify the <code>-report_format</code> option, the report is formatted in tables in a text file.

For more information about specifying a report in the CSV format, see "Specifying a Report in CSV Format" on page 3-62. For more information about specifying a report in HTML format, see "Specifying a Report in HTML Format" on page 3-65.

Reporting Logic Library Options

To report the values of the logic library consistency checking options set by the set_check_library_options command, use the report_check_library_options command as shown:

```
prompt> report check library options -logic
```

You can use the -default option to report the default settings for each option.

For more information about the report_check_library_options command and generating reports, see "check_library Reports" on page 3-58.

Checking Individual Logic Libraries

For a single library, use the <code>check_library</code> command to check the existence of power management cells, specific groups and attributes, and timing, noise, and power models. Based on the options you select, the <code>check_library</code> command checks the properties of the library.

If you have both CCS and NLDM timing models in a single library, the <code>check_library</code> command validates the following when you specify the <code>-validate</code> option:

- The same output load index values for each individual cell between the CCS and NLDM models.
- The same number of NLDM delay and slew indexes and values. For example, it compares two delay indexes.

- The same delay and slew values. It compares the delay and slew values reported in the CCS timing table against the delay and slew values reported in the NLDM table, using the NLDM values as a reference.
- The delay differences between NLDM and CCS timing models within an acceptable range for both compact CCS and expanded CCS models.
- The rise_transition and fall_transition slew difference between NLDM and CCS timing models within an acceptable range for both compact CCS and expanded CCS models.

check_library Reports

Use the report_check_library_options command to report the values of the options set by the set_check_library_options command, as shown:

```
prompt> report_check_library_options -option_name
```

The report_check_library_options command has the following options:

-logic

Reports the logic library checking options set by the set_check_library_options command.

-default

Reports the default values for each <code>check_library</code> command option. If not specified, the current values are reported.

Report Overview

After checking a library, the <code>check_library</code> command generates a report. By default, the report is formatted in tables in a text file. However, you can:

- Generate a report in comma-separated values (CSV) format. For more information, see "Specifying a Report in CSV Format" on page 3-62.
- Generate a report in HTML format. For more information, see "Specifying a Report in HTML Format" on page 3-65.

Default Text Report

Each text report begins with a summary that reports the library names, locations, units, and specified options:

Logic Library #1:

The report starts with a #BEGIN_CHECK_ITEM and concludes with an #END_CHECK_ITEM string. At the beginning and end of a check_library report, the library name and check date are reported as follows:

```
#BEGIN_CHECK_LIBRARY
   Main library name:/mylibs/my_best_cell
   Date and time: Thurs July 10 12:00:00 2008
#END_CHECK_LIBRARY
```

The <code>check_library</code> report also provides a summary and statistical analysis for validation and comparison. Each validation section begins with <code>#BEGIN_XCHECK_LIBVALIDATION</code> and ends with <code>#END_XCHECK_LIBVALIDATION</code>, and each comparison section begins with <code>#BEGIN_XCHECK_CMP_VALUES</code> and ends with <code>#END_XCHECK_CMP_VALUES</code>.

The report provides a summary that is similar to the following example:

```
Number of cells checked
Number of cells passed
                                             0
Cell pass rate
                                             0%
Number of grid points
                                             2598
Number of grid points passed
                                            2596
Grid point pass rate
                                            99.9230%
Number of delay values passed
                                            875
Delay pass rate
                                            99.8858%
Number of slew values passed
                                            876
                                            100%
Slew pass rate
Number of constraint values passed
                                            910
Constraint pass rate
                                            100%
Number of receiver capacitance values passed 2124
Receiver capacitance pass rate
                                            100%
Number of leakage_power values passed
                                           95
                                            96.9388%
Leakage_power pass rate
```

Note:

A cell fails a check if the corresponding detailed report shows at least one issue for the cell or its groups—that is, the attributes and groups of the cell are considered in the pass rate calculation. The sensitivity check does not affect the cell pass rate.

The pass rate, r_{cell} is:

$$r_{cell} = (n_{total} - n_{fail})/n_{total} * 100%$$

where $\rm n_{total}$ is the total number of cells checked and $\rm n_{fail}$ is the number of failed cells.

After the summary, the report provides statistical analysis similar to the following example:

| Group type | Mean of dif: Absolute | ferences Relative | | | Number of grids Pass Fail | | |
|---|--------------------------|---------------------------|-------------------------|----------------------------|------------------------------|-------------------|--------------|
| Delay Slew Receiver cap | -0.0111607 0 0 | 0.00% | 0.33389 0 0 | 1.82% 0.00% 0.00% | -10 0 0 | 895 896 920 | 1 0 0 |
| Constraint leakage_power internal_power | | 0.00% 3.80% -62.19% | 0 1830.15 2.23744 | 0.00% 40.25% 878.98% | 0 10706.7 -14.5621 | 2144 95 324 | 0 3 20 |

Note:

The Cell pass rate is not 100 percent because the Fail column has non-zero values of Delay, internal_power, and leakage_power.

For examples of several types of reports, see the man pages.

Reporting Missing Groups

The <code>check_library</code> command checks multiple libraries and reports missing groups, such as cells. For checks between multiple libraries, only the missing groups are reported. To reduce redundant messages in the <code>check_library</code> report, the subgroups, such as pins and the corresponding attributes, are not reported. <code>Example 3-24</code> shows a <code>check_library</code> report for the missing cells in multiple logic libraries.

Example 3-24 The check_library Report for Missing Cells

```
#BEGIN_XCHECK_LOGICCELLS

Number of cells missing in library 1: 0 (out of 28)

Number of cells missing in library 2: 12 (out of 16)

Number of cells missing in library 3: 0 (out of 28)

Number of cells missing in library 4: 0 (out of 28)

Information: List of cells missing in logic libraries (LIBCHK-310)

Cell name lib#1 lib#2 lib#3 lib#4

ISOHID1 existing missing existing existing

LVLHLD4 existing missing existing existing

#END_XCHECK_LOGICCELLS
```

Reporting Line Numbers From Library Source Files

The check_library command reports line numbers from the library source (.lib) files. This feature enables you to quickly find the location of the report data and is useful for library analysis, comparison, and validation.

The check_library reports have columns to show the line numbers when you compare two .lib files. For each library, the line numbers are reported in a column in addition to the cell, pin, timing groups and attributes. The line numbers do not appear in the tabular reports when you compare the .db files.

The check library command reports line numbers for:

- Inconsistent CCS noise models
- Inconsistent power models
- Inconsistent data between different timing models
- Variation-aware model analysis
- Characterization timing table trend analysis
- Characterization table bound analysis
- Characterization table slope analysis
- Characterization table index analysis

Note:

When you compare libraries with different number of indexes, such as a CCS library with two indexes versus an NLDM library with a single index, the line numbers for the missing index are reported as 0.

To enable the <code>check_library</code> command to report the line numbers, set the following variable to <code>true</code> before running the <code>read_lib</code> command:

```
lc_shell> set_app_var lc_check_lib_keep_line_number true
```

If you do not correctly specify the variable, or the line numbers are not reported in spite of correctly specifying the variable, the Library Compiler tool issues a warning message that the variable is ignored. The line numbers are reported only when you run the <code>read_lib</code> and <code>check library</code> commands in the same session.

To generate the line numbers, use one of the following methods:

• Do not specify the <code>-logic_library_name</code> option with the <code>check_library</code> command. The <code>check_library</code> command checks the libraries loaded by the <code>read_lib</code> command. For example,

```
lc_shell> set_app_var lc_check_lib_keep_line_number true
# The libraries being compared must have different names
lc_shell> read_lib lib1.lib
lc_shell> read_lib lib2.lib
lc_shell> set_check_library_options -compare {value}
lc_shell> check_library
```

• Specify the -logic_library_name option with the check_library command. For example,

```
lc_shell> set_app_var lc_check_lib_keep_line_number true
lc_shell> read_lib cell.lib
lc_shell> read_lib cell_mod.lib
# The specified library names must match the
# library names loaded by the read_lib command
lc_shell> set_check_library_options -compare {value}
lc_shell> check_library -logic_library_name { core.db core_mod.db }
```

Specifying a Report in CSV Format

Use the set_check_library_options -report_format command to specify a report in comma-separated values (CSV) format rather than in text format. A report in the CSV format allows you to import the data into a spreadsheet. To specify a report in the CSV format, set the csv option, as shown:

In the example, csv_dir is the user-defined directory where the CSV files are stored. If you do not specify a directory, the CSV files are stored in the current directory. Use the <code>nosplit</code> option to specify that lines in a report are not split when column fields overflow. Keeping the lines intact allows you to import the data into the spreadsheet more easily.

Use the <code>sort_by_cell</code> option to sort the validation and analysis tables by cell name or the <code>sort_by_group_type</code> option to sort the validation and analysis tables by the type of group, such as delay, slew, constraint, and receiver capacitance. By default, the tables are sorted by the group type.

You can also specify other options with the -report_format option, such as -validate timing.

The check_library command reports some of the user-defined groups, attributes, and values, such as ECSM models, in the CSV format. User-defined groups and attributes are specified by the define group and define statements, respectively.

For more information about the define_group and define statements, see the "Using Library Compiler Syntax" chapter of the *Library Compiler User Guide*.

The <code>check_library</code> command also reports the characterization values for attributes of the cell, pin, timing, power, and noise groups in the CSV format. Table 3-8 shows the attributes that the <code>check_library</code> command reports in this format. The report contains the scalar values of these attributes, absolute and relative errors, and corresponding models. Table 3-9 shows the models reported for the timing, power, and noise groups. The <code>check_library</code> command generates a separate CSV file for each power model.

Table 3-8 Characterization Related Attributes Reported by the check_library Command in CSV Format

| Group | Attribute | | |
|--------|------------------------|--|--|
| cell | cell_leakage_power | | |
| pin | capacitance | | |
| | rise_capacitance | | |
| | fall_capacitance | | |
| | rise_capacitance_upper | | |
| | rise_capacitance_lower | | |
| | fall_capacitance_upper | | |
| | fall_capacitance_lower | | |
| | max_transition | | |
| | max_capacitance | | |
| | min_pulse_width_high | | |
| | min_pulse_width_low | | |
| timing | intrinsic_rise | | |
| | intrinsic_fall | | |
| | rise_resistance | | |
| | fall_resistance | | |
| noise | miller_cap_rise | | |
| | miller_cap_fall | | |

Table 3-8 Characterization Related Attributes Reported by the check_library Command in CSV Format (Continued)

| Group | Attribute |
|-------|-------------------|
| power | leakage_power |
| | internal_power |
| | dynamic_current |
| | leakage_current |
| | compact_ccs_power |

Table 3-9 Timing, Power, and Noise Models Reported in the CSV Format

| Group | Attribute | Model |
|--------|---|------------|
| timing | cell_rise, cell_fall | DELAY |
| | rise_transition, fall_transition | SLEW |
| | rise_constraint, fall_constraint | CONSTRAINT |
| | <pre>output_current_rise, output_current_fall</pre> | CCS_DRV |
| | compact_ccs_rise, compact_ccs_fall | VA_DRV |
| | va_compact_ccs_rise, va_compact_ccs_fall | CCS_RCV |
| | receiver_capacitance, va_receiver_capacitance | VA_RCV |
| noise | ccsn_first_stage, ccsn_last_stage | CCS_NOISE |
| power | leakage_power | NLPM_LP |
| | internal_power | NLPM_IP |
| | dynamic_current, leakage_current, compact_ccs_power | CCS_POWER |

When the data is stored in a CSV file, the text report indicates the information as shown in the following example:

```
Differences in characterization values in cell group saved in file $lib1_vs_$lib2_cell_value.csv
Differences in characterization values in pin group saved in file $lib1_vs_$lib2_pin_value.csv
```

The cell and pin CSV reports are stored in the <code>csv_dir</code> directory. The timing, power, and noise reports are stored in the <code>csv_dir/compare_value</code> directory. The Library Compiler tool creates the <code>compare_value</code> directory within the <code>csv_dir</code> or current directory when you use the <code>-compare {value}</code> option of the <code>set_check_library_options</code> command.

Specifying a Report in HTML Format

To view the report of the <code>check_library</code> command in the HTML format, specify the following option with the <code>set_check_library_options</code> command:

```
prompt> set_check_library_options -report_format {html display}
```

When you specify this option, the <code>check_library</code> command launches a Web browser in the background. When the command execution is complete, the browser displays an HTML report.

If you specify the -report_format option with the display argument, but without the html argument:

```
prompt> set_check_library_options -report_format display
```

The Library Compiler tool issues an error message.


To view the report in the HTML format without launching the browser, specify the following option:

```
prompt> set_check_library_options -report_format { html=html_dir }
```

where *html_dir* is the directory that you specify to store the HTML report files. If you do not specify a directory, the HTML files are stored in the current directory.

Figure 3-6 shows the report in HTML format.

Figure 3-6 check library Report in HTML Format



The Summary section reports the total count of each type of message and includes a table of messages arranged by their severity. For each message, message ID, message severity, message title, and fix suggestion are listed.

Click the message title to view its actual occurrence in the Details section. Click the "link to log file" link to view the associated table or message in the log file. Click the cell name in the table to view expanded message details for the cell.

Click the message ID to view the man page for the message.

4

Library Quality Assurance Flows

This chapter describes the library quality assurance commands you can use to ensure that the following library models are complete, consistent, and accurate: timing, noise, power, scaling, multicorner-multimode, and IEEE 1801, also known as Unified Power Format (UPF).

This chapter contains the following sections:

- Flows for Timing Models
- Flows for CCS Noise Models
- Flows for Power Models
- Flows for UPF Models
- Flows for Scaling Libraries
- Flows for Multicorner-Multimode Libraries

Flows for Timing Models

The following sections describe how to use the following library quality assurance commands for timing models:

• read lib

Performs syntax checks, semantics checks, and screener checks.

• check_library

Checks the quality of individual libraries and the consistency between libraries.

• report_lib

Reports timing data.

Using the read_lib Command to Check Delay and Constraint Models

The read_lib command performs syntax checks, semantics checks, and screener checks. It verifies that the library model is complete, that the library complies with Liberty rules, and that the library is consumable for downstream Synopsys tools. The read_lib command also verifies whether the library cell has the constraint models that are required for timing analysis.

To run the read_lib command, enter the following at the shell prompt:

```
prompt> read_lib generated_library.lib
```

The read_lib command issues a warning or error message if it finds a problem in the library, such as an incorrectly defined value or a missing attribute or table (if the attribute or table is required).

For information about screener checks for delay and constraint models, see Chapter 1, "Reading and Compiling Libraries."

Using the check_library Command to Check Delay Models

Library delay values can be represented in both NLDM and CCS timing models. The NLDM and CCS timing models in a library should be consistent, meaning that the NLDM and CCS timing values in the library for a cell arc should yield the same timing values for a given index or grid point. You can check the consistency between NLDM and CCS timing models in a library by using the <code>check_library</code> command.

The check_library command set includes the set_check_library_options command, which uses options to perform specific checks. The following examples show the commands you can use to check NLDM and CCS timing models for consistency:

You can specify both the absolute and relative tolerance to identify the delay and slew differences between NLDM and CCS timing models. Use the

set_check_library_options command to specify the delay and slew tolerances between NLDM and CCS timing values, as shown:

```
prompt> set_check_library_options -tolerance \
{type relative_tolerance absolute_tolerance}
```

The validation results are published in the standard output format and the CSV format. The following example shows the check library validation results in standard output format:

```
#BEGIN_XCHECK_VALIDATION
Comparison result saved in output_results/validate_timing directory.
No inconsistent data found for delay values
No inconsistent data found for slew values
#END_XCHECK_VALIDATION
Logic vs. logic library check summary:
Logic library consistency check PASSED for timing validation.
#END_XCHECK_LIBRARY
```

Any mismatch identified between NLDM and CCS timing is published in the CSV format.

For more information about check_library command checks for NLDM and CCS timing models, see Chapter 3, "Library Checking."

Using the check_library Command to Check Constraint Models

The check_library command provides checks for constraint models. *Constraint* refers to the setup, hold, recovery, removal, minimum pulse width, nonsequential setup, and nonsequential hold tables in a library.

The calculated constraint value in the library depends on the constraint calculation methodology. For example, to calculate a setup constraint value, you can use the delay degradation or pass-fail methodology. There are other methodologies to calculate a constraint value in a library. To verify the constraint numbers in a library, you must know the constraint calculation methodology. The following sections describe the various constraint methodologies and the quality assurance methodologies available to validate constraint models.

The constraint models in a library generally follow a monotonic trend, though it is not a requirement. For example, the constraint values increase as the input slew and output load increase. In some cases, a cell behaves nonlinearly, disrupting this monotonic behavior. Because most constraint models follow a monotonic trend, an exceptionally large outlier in the middle of the table is worth investigating. To see a table that describes the possible table value trends, see the "Trend Analysis for Single Characterization Tables" section in Chapter 3, "Library Checking."

The check_library command allows you to check the constraint model trends in a library. Trend analysis reports the table value variation along a row or column of a constraint lookup table (LUT) with respect to input slew and output load capacitance change.

The following example shows the commands you can use to perform <code>check_library</code> trend analysis:

The previous commands perform trend analysis on the output.db library for all constraint models. The <code>check_library</code> command compares the adjacent constraint values in a table and highlights those lines in the table that violate the specified tolerances. Also, it publishes the trends that the violated values follow.

For more information about check_library command checks for constraint models, see Chapter 3, "Library Checking."

Using the report_lib Command to Generate Timing Reports

Use the report_lib command to generate reports that contain library information. If you do not specify any command options, the report_lib command displays a default report containing library-level data and information about the available cells.

You can use the following options with the report_lib command to generate timing reports for generic CMOS and CMOS nonlinear delay models:

```
-timing
```

Displays pin-level timing information for constraints or delays.

Note:

The -timing option is available only after you read the library source file (.lib) into the tool's memory.

-timing_arcs

Displays all the timing arc information in the library. When you use this option, the report lists the arc sense, type, from and to pins, and the when statement of all cells.

-timing_label

Displays all the timing arc label information.

For more information and specific examples, see Chapter 2, "Generating Library Reports."

Flows for CCS Noise Models

CCS noise characterization data provides information about noise failure detection on cell inputs, calculation of noise bumps on cell outputs, and noise propagation through the cell. For best accuracy, you must add CCS timing data to the library in addition to the CCS noise data. CCS noise data includes the following:

- Channel-connected block parameters
- DC current tables
- Timing tables for rising and falling transitions
- Timing tables for low and high propagated noise

The following sections describe how to use the following library quality assurance commands for CCS noise models:

• read lib

Performs syntax checks, semantics checks, and screener checks.

report_lib

Reports CCS noise data.

Using the read_lib Command to Check CCS Noise Data

Use the <code>read_lib</code> command in the Library Compiler tool to check the CCS noise data in your library. The <code>read_lib</code> command performs syntax checks, semantics checks, and screener checks. It verifies that the library model is complete, that the library complies with Liberty rules, and that the library is consumable for downstream Synopsys tools.

To run the read_lib command, enter the following at the shell prompt:

```
prompt> read_lib generated_library.lib
```

The read_lib command issues a warning or error message if it finds a problem in the library, such as an incorrectly defined value or a missing attribute or table (if the attribute or table is required).

For information about screener checks for CCS noise models, see Chapter 1, "Reading and Compiling Libraries."

Using the report_lib Command to Report CCS Noise Data

Use the report_lib command to generate reports that contain library information. If you do not specify any command options, the report_lib command displays a default report containing library-level data and information about the available cells.

You can specify the <code>-noise_arcs</code> option with the <code>report_lib</code> command to display CCS noise conditional data modeling information with the <code>mode</code> or <code>when</code> attributes. When you specify the <code>-noise_arcs</code> option, <code>report_lib</code> displays the CCS-noise-related arc and pin information using the <code>ccsnf</code> (CCS noise first stage) and <code>ccsnl</code> (CCS noise last stage) attributes.

For more information and specific examples, see Chapter 2, "Generating Library Reports."

Flows for Power Models

The library NLPM format captures leakage power numbers in multiple input combinations to generate a state-dependent table. It also captures the dynamic power of various input transition times and output load capacitance to create the state-dependent and path-dependent internal energy data.

NLPM models consist of <code>leakage_power</code> and <code>internal_power</code> library tables. The calculated power values in a library depend on the tool's power calculation methodology. For example, the calculated leakage power in a library might or might not include gate leakage power. Depending on user settings, this gate leakage power might be included in the <code>internal_power</code> table instead of the <code>leakage_power</code> table. When publishing the propagating internal power in a library, the corresponding nonpropagating internal power should be subtracted to avoid any double counting in the power numbers. There are other criteria for calculating NLPM values in a library. To verify the NLPM values in a library, you should know the characterization tool's power calculation methodology.

The CCS power modeling format extends current library models to include current-based waveform data to provide a complete solution that addresses static and dynamic power. It

also addresses dynamic IR drop. CCS power models create a single unified power library format suitable for power optimization, power analysis, and rail analysis.

The following sections describe how to use the following library quality assurance commands for power models:

• read_lib

Performs syntax checks, semantics checks, and screener checks.

• report_lib

Reports power data.

Using the read_lib Command to Check NLPM and CCS Power Data

Use the <code>read_lib</code> command in the Library Compiler tool to check the NLPM and CCS power data in your library. The <code>read_lib</code> command performs syntax checks, semantics checks, and screener checks. It verifies that the library model is complete, that the library complies with Liberty rules, and that the library is consumable for downstream Synopsys tools.

The read_lib command verifies whether an NLPM model in a library meets Liberty standards. It also checks the following CCS power model syntax: leakage current, gate leakage, intrinsic parasitic model, dynamic power model, power and ground current, compact CCS power, and variation-aware CCS power leakage current.

To run the read lib command, enter the following at the shell prompt:

```
prompt> read_lib generated_library.lib
```

The read_lib command issues a warning or error message if it finds a problem in the library, such as an incorrectly defined value or a missing attribute or table (if the attribute or table is required).

For information about screener checks for NLPM and CCS power models, see Chapter 1, "Reading and Compiling Libraries."

Using the report_lib Command to Report Power Data

Use the report_lib command to generate reports that contain library information. If you do not specify any command options, the report_lib command displays a default report containing library-level data and information about the available cells.

You can specify the following options with the report_lib command to generate power reports:

```
-power
```

Displays power-related information, including internal power, leakage power, and multiple power supplies.

```
-power_label
```

Displays all power label information.

For more information and specific examples, see Chapter 2, "Generating Library Reports."

Flows for UPF Models

You can convert a library that is not based on PG pin syntax to a library with PG pin syntax by using the add_pg_pin_to_lib command. The converted library is UPF ready. You can then validate the library using library quality assurance commands.

The following sections describe how to use the following library quality assurance commands for UPF models:

• read_lib

Performs syntax checks, semantics checks, and screener checks.

check library

Checks the quality of individual libraries and the consistency between libraries.

report_lib

Reports PG pin data.

Using the read_lib Command to Check UPF Data

Use the read_lib command in the Library Compiler tool to check the UPF data in your library. The read_lib command performs syntax checks, semantics checks, and screener checks. It verifies that the library model is complete, that the library complies with Liberty rules, and that the library is consumable for downstream Synopsys tools.

Use the read_lib command, as shown, to confirm that no critical warning or error messages were generated for the PG pin library:

```
prompt> read_lib pg.lib
```

If the library did not compile successfully, check the specific error and fix the problem as necessary. The Library Compiler tool can fail to compile the library in the following circumstances:

- A Library Compiler check introduced in the PG pin syntax
- User bypass of all command checks, which adds unknown Liberty syntax that is not supported in the Library Compiler tool

For information about screener checks for PG pin library models, see Chapter 1, "Reading and Compiling Libraries."

Using the check_library Command to Check UPF Data

You can check the consistency of UPF library models using the <code>check_library</code> command. The <code>check_library</code> command set includes the <code>set_check_library_options</code> command, which uses options to performs specific checks. To check UPF libraries, specify the <code>set_check_library_options</code> command with the <code>-upf</code> option. When you do this, the command performs UPF checks for level-shifter cells, isolation cells, retention cells, switch cells, always-on cells, PG pin and partial PG pin cells, and checks for substrate bias cells.

For more information about check_library command checks for PG pin library models, see Chapter 3, "Library Checking."

Using the report_lib Command to Report PG Pin Data

Use the report_lib command to generate reports that contain library information. If you do not specify any command options, the report_lib command displays a default report containing library-level data and information about the available cells.

You can use the <code>-pg_pin</code> option with the <code>report_lib</code> command, as shown, to report all PG pin attributes:

```
prompt> report_lib -pg_pin library_name
```

For more information and specific examples, see the "Power and Ground (PG) Pin Information" section in Chapter 2, "Generating Library Reports."

Flows for Scaling Libraries

You can determine whether a library is unsuitable for scaling by using the <code>check_library</code> command. The <code>check_library</code> command set includes the <code>set_check_library_options</code> command, which uses options to performs specific checks. Use the following options with the <code>set_check_library_options</code> command to perform checks for scaling:

-scaling timing

Performs checks for CCS timing scaling.

-scaling noise

Performs checks for CCS noise scaling.

-scaling power

Performs checks for CCS or NLPM power scaling.

For more information about check_library command checks for scaling, see Chapter 3, "Library Checking."

Flows for Multicorner-Multimode Libraries

The <code>check_library</code> command provides logic library consistency checking for multicorner-multimode flows. The <code>check_library</code> command set includes the <code>set_check_library_options</code> command, which uses options to performs specific checks. Use the <code>-mcmm</code> option with the <code>set_check_library_options</code> command to specify checks for a multicorner-multimode flows.

For more information about <code>check_library</code> command checks for multicorner-multimode flows, see Chapter 3, "Library Checking."