## 8-BIT EPROM FAMILY

AMD

(Am2764A, Am27128A, Am27256, Am27512)

#### DISTINCTIVE CHARACTERISTICS

- Fast access times as low as 150 ns
- Low-power dissipation
- Programming voltage 12.5 V

- Single +5-V power supply
- TTL-compatible inputs and outputs
- ±10% power-supply tolerance available


#### **GENERAL DESCRIPTION**

The Am2764A, Am27128A, Am27256, and the Am27512 are ultraviolet Erasable Programmable Read-Only Memories (EPROMs) and are organized as 8 bits per word. All standard EPROMs offer access times of 250 ns, allowing operation with high-speed microprocessors without any Wait states. Some of AMD's EPROMs have access times of as fast as 150 ns.

To eliminate bus contention on a multiple-bus microprocessor system, all AMD EPROMs offer separate output enable ( $\overline{\text{OE}}$ ) and chip enable ( $\overline{\text{CE}}$ ) controls.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. To reduce programming time, AMD's EPROMs may be programmed using 1-ms pulses.

#### **BLOCK DIAGRAM**




BD000231

#### PRODUCT SELECTOR GUIDE


Family Part No.	Am2764A, Am27128A, Am27256, Am27512									
Ordering Part No.:										
±5% V <sub>CC</sub> Tolerance	2764A-1 27128A-1 —		2764A-2 27128A-2 27256-2	2764A 27128A 27256 27512	2764A-3 27128A-3 27256-3 27512-3	2764A-4 27128A-4 27256-4 27512-4				
±10% V <sub>CC</sub> Tolerance	2764A-15 27128A-15 —	  27256-17 	2764A-20 27128A-20 27256-20	2764A-25 27128A-25 27256-25 27512-25	2764A-30 27128A-30 27256-30 27512-30	2764A-45 27128A-45 27256-45 27512-45				
t <sub>ACC</sub> (ns)	150	170	200	250	300	450				
t <sub>CE</sub> (ns)	150	170	200	250	300	450				
toe (ns)	75	75	75	100	110	150				

Publication # Rev. Amendment
08005 A /0
Issue Date: May 1986

# CONNECTION DIAGRAMS Top View




		AM2764A	AM27128A	AM27256	AM27512
Notes:	1	V <sub>PP</sub>	V <sub>PP</sub>	V <sub>PP</sub>	A <sub>15</sub>
	2	CE	ĈĒ	CE/PGM	CE/PGM
	3	ŌĒ	OĘ.	ŌĒ	ŌE/V <sub>PP</sub>
	4	NC	A <sub>13</sub>	A <sub>13</sub>	A <sub>13</sub>
	5	PGM	PGM	A <sub>14</sub>	A <sub>14</sub>



## ORDERING INFORMATION (Cont'd.) Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: **A. Device Number** 

- B. Speed Option (if applicable)
- C. Package Type
- D. Temperature Range
- E. Optional Processing



#### A. DEVICE NUMBER/DESCRIPTION

8-Bit EPROM Family Am2764A = 8K x 8 EPROM Am27128A = 16K x 8 EPROM Am27256 = 32K x 8 EPROM Am27512 = 64K x 8 EPROM

#### **Valid Combinations**

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.


Valid Co	Valid Combinations					
±5% V <sub>CC</sub> Tolera						
AM2764A-1						
AM2764A-2	1					
AM2764A	1					
AM2764A-3	1					
AM2764A-4						
AM27128A-1						
AM27128A-2						
AM27128A	DC. DCB.					
AM27128A-3 AM27128A-4	DC, DCB, DI, DIB, LC, LCB, LE, LEB					
AM27125A-4 AM27256-1	LE, LEB					
AM27256-2						
AM27256						
AM27256-3						
AM27256-4	1					
AM27512	1					
AM27512-3						
AM27512-4						
±10% V <sub>CC</sub> Tol	erance					
AM2764A-15						
AM2764A-20						
AM2764A-25						
AM2764A-30						
AM2764A-45						
AM27128A-15	DC, DCB,					
AM27128A-20	DI, DIB, DE, DEB,					
AM27128A-25	DE, DEB, LC. LCB.					
AM27128A-30	LC, LCB, U, LIB,					
AM27128A-45	LÉ, LÉB					
AM27256-17						
AM27256-20						
AM27256-25						
AM27256-30						
AM27256-45						
AM27512-25	DC, DCB, DI, DIB,					
AM27512-30	DE DER					
AM27512-45	LC, LCB, LI, LIB					

#### **ORDERING INFORMATION**

#### **APL Products**

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number

- B. Speed Option (if applicable)
- C. Device Class
- D. Package Type
- E. Lead Finish



#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Valid Combinations							
±10% V <sub>CC</sub> Toler	±10% V <sub>CC</sub> Tolerance						
AM2764A-20							
AM2764A-25							
AM2764A-30							
AM2764A-45							
AM27128A-20							
AM27128A-25	/BXA. /BUA						
AM27128A-30	/BUC						
AM27128A-45							
AM27256-20							
AM27256-25							
AM27256-30							
AM27256-45							
AM27512-30							
AM27512-45	/BXA						

#### **FUNCTIONAL DESCRIPTION**

#### **Erasing the 8-Bit EPROMs**

In order to clear all locations of their programmed contents, it is necessary to expose the EPROMs to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase an EPROM. This dosage can be obtained by exposure to an ultraviolet lamp — wavelength of 2537 Angstroms (Å) — with intensity of 12,000  $\mu\text{W}/\text{cm}^2$  for fifteen to twenty minutes. The EPROM should be about directly under and about one inch from the source and all filters should be removed from the ultraviolet light source prior to erasure.

It is important to note that the EPROMs will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with ultraviolet sources at 2537 Å, nevertheless, the exposure to fluorescent light and sunlight will eventually erase the EPROMs and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

#### Programming the 8-Bit EPROMs

Upon delivery, or after each erasure, the EPROM has all bits in the "1", or HIGH state. Zeros ("0s") are loaded into the EPROM through the procedure of programming.

The programming mode is entered when a voltage greater than 12.0, but less than 13.3 V is applied to the Vpp pin (OE/Vpp for 512K) and PGM (CE/PGM for 256K and 512K) is LOW. The data to be programmed is applied 8 bits in parallel to the Data I/O (DQn) pins.

The flowchart (Figure 1) in the Programming section of this document shows the AMD-preferred interactive programming algorithm. Interactive algorithms requires less programming time than most other algorithms. This does not preclude the use of other algorithms, including the conventional 50-ms pulse, as long as the maximum specifications are not violated.

The AMD-preferred algorithm reduces programming time by using short (1 ms) program pulses and giving each address only as many pulses as is necessary in order to reliably program the data. After each pulse is applied to a given address, data in that address is verified. If the data does not verify, an additional pulse is applied for a maximum of 15 pulses. This process is repeated while sequencing through each address of the EPROM. The interactive section of the algorithm is programmed and verified at  $V_{\rm CC}=6.0$  V,  $\pm 5\%$ .

The overprogram section of the algorithm programs the entire array by cycling through each address and applying an additional 2-ms program pulse. This section is done at  $V_{CC} = 5.0 \text{ V}$ ,  $\pm 5\%$ .

After the final address is completed, the entire EPROM is verified to the data-sheet specifications of  $V_{CC} = 5.0 \text{ V}$ ,  $\pm 5\%$ .

#### Auto Select Mode

The Acto Select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C ±5°C ambient-temperature range required when programming the EPROMs.

To activate this mode, the programming equipment must force 12.0 V  $\pm 0.5$  V on address line A<sub>9</sub>. Two identifier bytes may then be sequenced from the device outputs by toggling address line A<sub>0</sub> from V<sub>IL</sub> to V<sub>IH</sub>. All other address lines must be held at V<sub>IL</sub> during Auto Select mode.

Byte 0 ( $A_0 = V_{IL}$ ,  $DQ_0 - DQ_7$ ) represents the manufacturer code, and byte 1 ( $A_0 = V_{IH}$ ,  $DQ_0 - DQ_7$ ), the device identifier code. These identifier bytes are given in Table 2. All identifiers for manufacturer and device codes will possess odd parity, with the most significant bit (MSB),  $DQ_7$ , defined as the parity bit.

#### Read Mode

AMD EPROMs have two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ( $\overline{CE}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{OE}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time ( $t_{ACC}$ ) is equal to the delay from  $\overline{CE}$  to output ( $t_{CE}$ ). Data is available at the outputs  $t_{OE}$  after the falling edge of  $\overline{OE}$ , assuming that  $\overline{CE}$  has been LOW and addresses have been stable for at least  $t_{ACC}$  –  $t_{OE}$ .

#### Standby Mode

AMD EPROMs have a standby mode which reduces the active power dissipation up to 80%. The EPROM is placed in the standby mode by applying a TTL HIGH signal to the CE input. When in standby mode, the outputs are in a high-impedance state, independent of the OE input.

#### **Output OR-Tieing**

To accomodate multiple memory connections, a two-line control function is provided to allow for: 1) low-memory power dissipation, and 2) assurance that output-bus contention will not occur.

It is recommended that  $\overline{CE}$  be decoded and used as the primary device-selecting function, while  $\overline{OE}$  be made a common connection to all devices in the array, and connected to the Read line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

#### Program Inhibit

Programming of multiple EPROMs in parallel with different data is also easily accomplished. Except for  $\overline{CE}$  or  $\overline{PGM}$ , all like inputs (including  $\overline{OE}$  and Vpp) of the parallel EPROMs may be common. A TTL LOW-level program pulse applied to the  $\overline{PGM}$  ( $\overline{CE}/\overline{PGM}$  for 256K and 512K) input with Vpp between 12.0 and 13.3 V and  $\overline{CE}$  LOW, will program that EPROM. A HIGH-level  $\overline{CE}$  or  $\overline{PGM}$  input inhibits the other EPROMs from being programmed.

#### Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed.

Data for all the EPROMs should be verified  $t_{OE}$  after the falling edge of  $\overline{OE}$ ,  $V_{PP}$  must be between 12.0 V and 13.3 V for all EPROMs except the Am27512 which requires  $\overline{OE}/V_{PP}$  to be at  $V_{IL}$ .

#### **System Applications**

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. A 0.1- $\mu$ F ceramic capacitor (high-frequency, low-inherent inductance) should be used on each device between  $V_{CC}$  and GND to minimize transient effects. In addition, to overcome the voltage drop

caused by the inductive effects of the printed circuit-board traces on EPROM arrays, a 4.7-µF bulk electrolytic capacitor should be used between V<sub>CC</sub> and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

#### **FUNCTION TABLES**

TABLE 1. Am2764A and 27128A MODE SELECT

PINS						
MODE	CE	ŌĒ	PGM	A <sub>9</sub>	Vpp	OUTPUTS
Read	L	L	Н	Х	Vcc	D <sub>OUT</sub>
Output Disable	L	Н	Н	Х	Vcc	Hi-Z
Standby	Н	Х	Х	Х	Vcc	Hi-Z
Program	L	Х	L	Х	V <sub>PP</sub>	D <sub>IN</sub>
Program Verify	L	L	Н	Х	Vpp	D <sub>OUT</sub>
Program Inhibit	Н	х	х	х	V <sub>PP</sub>	Hi-Z
Auto Select	L	L	Н	VH	V <sub>CC</sub>	Code

TABLE 2. Am27256 MODE SELECT

PINS	CE/ PGM	ŌĒ	Ag	Vpp	OUTPUTS
Read	L	L	х	Vcc	D <sub>OUT</sub>
Output Disable	L	Н	Х	Vcc	Hi-Z
Standby	Н	Х	х	Vcc	Hi-Z
Program	L	Н	Х	V <sub>PP</sub>	D <sub>IN</sub>
Program Verify	Н	L	х	Vpp	D <sub>OUT</sub>
Program Inhibit	Н	н	Х	Vpp	Hi-Z
Auto Select	L	L	VH	Vcc	Code

TABLE 3. Am27512 MODE SELECT

PINS	ĈĒ/ PGM	ŌĒ/ Vpp	A <sub>9</sub>	OUTPUTS
Read	L	Ŀ	Х	D <sub>OUT</sub>
Output Disable	L	Н	Х	Hi-Z
Standby	Н	х	Х	Hi-Z
Program	L	V <sub>PP</sub>	Х	D <sub>IN</sub>
Program Verify	L	L	Х	Dout
Program Inhibit	Н	V <sub>PP</sub>	Х	Hi-Z
Auto Select	L	L	٧ <sub>H</sub>	Code

Key: L = LOW

H = HIGH

X = Can be either LOW or HIGH

 $V_{H} = 12.0 V \pm 0.5 V$ 

#### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature65 to +150°C
Ambient Temperature with Power Applied65 to +135°C
Supply Voltage
with respect to Ground
on all inputs except Ag and Vpp+6.25 to -0.6 V
on Ag + 13.50 to -0.6 V
on Vpp + 13.50 to -0.6 V
Stresses above those listed under ABSOLUTE MAXIMUM

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

#### **OPERATING RANGES**

Commercial (C) Devices Temperature (T <sub>C</sub> )	
Industrial (I) Devices Temperature (T <sub>C</sub> ) Supply Voltage (V <sub>CC</sub> )	
Extended Commercial (E) Devices Temperature (T <sub>C</sub> )	
Military (M) Devices Temperature (T <sub>C</sub> ) Supply Voltage (V <sub>CC</sub> )	

Notes: 1. For -1, -2, blank, -3, and -4 versions,  $V_{CC} = +4.75$  to +5.25 V.

2. For -15, -17, -20, -25, -30, and -45 versions,  $V_{CC}$  = +4.50 to +5.50 V.

Operating ranges define those limits between which the functionality of the device is guaranteed.

### DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 2, & 4)\*

Parameter Symbol	Parameter Description	Test Co	enditions	Min.	Max.	Units
Voн	Output HIGH Voltage	I <sub>OH</sub> = -400 μA		2.4		٧
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 2.1 mA			0.45	٧
VIH	Input HIGH Voltage			2.0	V <sub>CC</sub> + 1	٧
VIL	Input LOW Voltage		-0.1	+0.8	٧	
ILI	Input Load Current	V <sub>IN</sub> = 0 to +5.5 V		10.0	μΑ	
lo	Output Leakage Current	V <sub>OUT</sub> = 0 to -5.5	Ī	10.0	μΑ	
	V <sub>CC</sub> Standby Current		C/I Devices	25		
	(Note 6)	CE = V <sub>IH</sub> ,	E/M Devices		40	
ICC1		OE = VIL				mA
**	V <sub>CC</sub> Active Current		C/I Devices		75	
	for Am2764A		E/M Devices	Ī	100	
ICC2	V <sub>CC</sub> Active Current for Am27128A and Am27256	OE = CE = V <sub>IL</sub>	C, I, E & M Devices		100	mA
	V <sub>CC</sub> Active Current		C/I Devices		100	
	for Am27512		E/M Devices		120	
IPP1	Vpp Read Current (except Am27512) (Notes 1 & 5)	V <sub>PP</sub> = 5.5 V	C, I, E, & M Devices		5	mA
IPP2	OE/Vpp Read Current for Am27512 (Note 5)	<u>OE</u> /V <sub>PP</sub> = 5.5 V	C, I, E, & M Devices		10	mA

Notes: See notes following the Capacitance table on next page.


<sup>\*</sup>See the last page of this spec for Group A Subgroup Testing information.

## CAPACITANCE (Notes 2 & 3)


Parameter Symbol	Parameter Description	Test Conditions	Тур.	Max.	Units
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0 V	4	7	pF
Cout	Output Capacitance	V <sub>OUT</sub> = 0 V	8	12	pF
C <sub>IN2</sub>	Am27512 OE/Vpp Input Capacitance		12	20	
C <sub>IN3</sub>	Am27512 CE/PGM Input Capacitance	V <sub>IN</sub> = 0 V	9	12	pF

- Notes: 1. V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub>, and removed simultaneously or after V<sub>CC</sub>.
  - 2. Typical values are for nominal supply voltages.
  - 3. This parameter is only sampled and not 100% tested.
  - 4. Caution: The EPROMs must not be removed from or inserted into a socket or board when Vpp or Vcc is applied.
  - 5. Vpp may be connected to Vcc directly except during programming. The supply would then be the sum of Icc and Ipp.
  - 6. ICC1 Max. is 40 mA for -4 and -45 devices.


## KEY TO SWITCHING WAVEFORMS



#### SWITCHING TEST CIRCUITS



#### SWITCHING TEST WAVEFORMS



AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0". Input pulse rise and fall times are ≤20 ns.

#### SWITCHING CHARACTERISTICS over operating range unless otherwise specified\* (Notes 1 & 3)

(Table 1 of 2)

	Parameter	Dorootor	Test	-1,	- 15	-1, -	- 17**	-2,	-20	
No.	Symbol	Parameter Description	Conditions (Note 4)	Min.	Max.	Min.	Max.	Min.	Max.	Units
1	tACC	Address to Output Delay	CE = OE = VIL		150		170		200	ns
2	tCE	Chip Enable to Output Delay			150		170		200	ns
3	<sup>t</sup> OE	Output Enable to Output Delay			75		75		75	ns
4	t <sub>DF</sub> (Note 2)	Output Enable HIGH to Output Float		0	60	0	60	0	60	ns
5	tOH (Note 2)	Output Hold from Addresses, CE, or OE, whichever occured first		0		0		0		ns

#### (Table 2 of 2)

	Parameter	Parameter	Test	Blank, -25		-3, -30		-4, -45		
No.	Symbol	Description	Conditions (Note 4)	Min.	Max.	Min.	Max.	Min.	Max.	Units
1	<sup>†</sup> ACC	Address to Output Delay	CE = OE = VIL		250		300		450	ns
2	t <sub>CE</sub>	Chip Enable to Output Delay			250		300		450	ns
3	<sup>t</sup> OE	Output Enable to Output Delay			100	,	120		150	ns
4	t <sub>DF</sub> (Note 2)	Output Enable HIGH to Output Float		0	60	0	60	0	80	ns
5	tOH (Note 2)	Output Hold from Addresses, CE, or OE, whichever occured first		0		0		0		ns

Notes: 1. VCC must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp.

2. This parameter is only sampled and not 100% tested.

3. Caution: The AMD 8-bit EPROM Family must not be removed from or inserted into a socket or board when Vpp or Vcc is applied.


 Output Load: 1 TTL gate and C<sub>L</sub> = 100 pF, Input Rise and Fall Times: ≤ 20 ns, Input Pulse Levels: 0.45 to 2.4 V,

Timing Measurement Reference Level — Inputs: 1 V and 2 V Outputs: 0.8 V and 2 V.

\*See the last page of this spec for Group A Subgroup Testing information.

"for Am27256 only.

## **SWITCHING WAVEFORMS**



Notes: 1.  $\overline{OE}$  may be delayed up to  $t_{ACC}$  -  $t_{OE}$  after the falling edge of  $\overline{OE}$  without impact on  $t_{ACC}$ . 2.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$ , whichever occurs first.

#### **PROGRAMMING**

This section covers Identifier bytes, Interactive Programming Flowchart, and Interactive Programming DC and AC Switching Programming Characteristics.




Figure 1. Interactive Programming Flow Chart

**TABLE 4. IDENTIFIER BYTES** 

Pins										Hex
Identifier	A <sub>0</sub>	DQ7	DQ <sub>6</sub>	DQ <sub>5</sub>	DQ <sub>4</sub>	DQ <sub>3</sub>	DQ2_	DQ <sub>1</sub>	DQ0	Data
Manufacturer Code	V <sub>IL</sub>	0	0	0	0	0	0	0	1	01
Am2764A Device Code	V <sub>IH</sub>	0	0	0	0	1	0	0	0	08
Am27128A Device Code	V <sub>IH</sub>	1	0	0	0	1	0	0	1	89
Am27256 Device Code	V <sub>IH</sub>	0	0	0	0	0	1	0	0	04
Am27512 Device Code	V <sub>IH</sub>	1	0	0	0	0	1	0	1	85

Notes: 1.  $A_9 = 12.0 \text{ V } \pm 0.5 \text{ V}$ 

- 2. All other Address Lines =  $\overline{CE} = \overline{OE} = V_{IL}$ 3. For Am2764A,  $\overline{PGM} = V_{IH}$
- 4. For Am27256 and Am27512, A<sub>14</sub> = Don't Care

#### INTERACTIVE PROGRAMMING ALGORITHM DC CHARACTERISTICS

(Notes 1, 2, and 4)

Parameter Symbol		meter ription	Test Conditions	Min.	Max.	Units
ILI	input Current (All Input	<del></del>	VIN = VIL or VIH		10.0	μΑ
V <sub>IL</sub>	Input LOW Level (All Inputs)			-0.1	0.8	>
VIH	Input HIGH Level			2.0	V <sub>CC</sub> + 1	٧
V <sub>OL</sub>	Output LOW Voltage during Verify		I <sub>OL</sub> = 2.1 mA		.45	٧
VoH	Output LOW Voltage	during Verify	I <sub>OH</sub> = -400 μA	2.4		٧
	V <sub>CC</sub> Supply Current (Program and Verify)	For Am2764A			75	
ICC2		For Am27128A and Am27256			100	mA
		For Am27512	7		150	
Ipp3	V <sub>PP</sub> Supply Current (Program)		CE = V <sub>IL</sub> = PGM = CE/PGM		30	mA
V <sub>ID</sub>	A <sub>9</sub> Auto-Select Voltage			11.5	12.5	٧

Notes: See notes following the Interactive Programming Algorithm Switching Programming Characteristics table on next page.

## INTERACTIVE PROGRAMMING ALGORITHM AC SWITCHING PROGRAMMING **CHARACTERISTICS**


(Notes 1, 2, 3, and 4)

No.	Parameter Symbols	Parameter Description	Min.	Max.	Units
1	tas	Address Setup Time	2		μs
2	toes	OE Setup Time	2		μs
3	t <sub>DS</sub>	Data Setup Time	2		μs
4	t <sub>AH</sub>	Address Hold Time	2		μs
5	t <sub>DH</sub>	Data Hold Time	2		μs
6	tor	Chip Enable to Output Float Delay	0	130	μs
7	typs	Vpp Setup Time	2.0		μs
8	tvcs	V <sub>CC</sub> Setup Time	2		μs
9	tpw	PGM Initial Program Pulse Width	.95	1.05	ms
10	<sup>t</sup> OPW	PGM Overprogram Pulse Width (Note 3)	1.95	78.75	ms
11	tces	CE Setup Time	2		μs
12	<sup>‡</sup> OE	Data Valid from OE		150	ns
13	tov	Am27512 Data Valid from CE		450	ns

- Notes: 1.  $T_A = +25$ °C ±5°C;  $V_{CC} = 6.0 \text{ V} \pm 0.25 \text{ V}$ ;  $V_{PP} = 12.0 \text{ to } 13.3 \text{ V}$ . 2.  $V_{CC}$  must be applied simultaneously or before  $V_{PP}$  and removed simultaneously or after  $V_{PP}$ .
  - 3. When programming the EPROM family, a 0.1-µF capacitor is required across Vpp and ground to suppress spurious voltage transients which may damage the device.
  - 4. Programming characteristics are guidelines which must be followed. They are not 100% tested to worst-case limits.


## INTERACTIVE PROGRAMMING ALGORITHM WAVEFORMS (Cont'd.)

#### Am2764A and Am27128A (Notes 1 and 2)




Notes: See notes following the Am27512 Waveform on next page.

Am27256 (Notes 1 and 3)



Am27512 (Notes 1 and 2)



WF021990

Notes: 1. The input timing reference level is 0.8 V for  $V_{IL}$  and 2 V for  $V_{IH}$ .

- 2. toE and toF are characteristics of the device, but must be accommodated by the programmer.
- 3. toe and toep are characteristics of the device, but must be accommodated by the programmer.

## GROUP A SUBGROUP TESTING

## DC CHARACTERISTICS

Parameter Symbol	Subgroups*
V <sub>OH</sub>	1, 2, 3
VOL	1, 2, 3
VIH	1, 2, 3
VIL	1, 2, 3
lLI	1, 2, 3
llo	1, 2, 3
Icc1	1, 2, 3
ICC2	1, 2, 3
lPP1	1, 2, 3
IPP2	1, 2, 3
CIN	4
C <sub>OUT</sub>	4
C <sub>IN2</sub>	4
C <sub>IN3</sub>	4

<sup>\*</sup>For DC Programming Characteristics, only Subgroup 1 applies.

#### **SWITCHING CHARACTERISTICS**

No.	Parameter Symbol	Subgroups		
1	†ACC	9, 10, 11		
2	t <sub>CE</sub>	9, 10, 11		
3	t <sub>OE</sub>	9, 10, 11		
4	<sup>t</sup> DF	9.		
5	фн	9		

#### MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.