GENERAL INSTRUMENT

27256

PRELIMINARY INFORMATION


## 256K (32K x 8) Bit NMOS UV Erasable PROM

#### **FEATURES**

- High Speed Performance 150ns Maximum Access Time
- Low Power Dissipation
  - 100mA Active Current
  - 40mA Standby Current
- Auto ID<sup>™</sup> Identification; Aids Automated Programming
- Separate Chip Enable and Output Enable Control Inputs
- Two Programming Algorithms Allow Improved Programming Times
  - Fast Programming
  - Rapid-Pulse Programming
- Organized 32K x 8 JEDEC Standard Pinouts
  - 28-Pin Dual In Line Package
  - 32-Pin Leadless Chip Carrier
- Available in Extended Temperature Ranges:
  - Commercial (C) = 0° to 70°C
  - Industrial (I) =  $-40^{\circ}$  to  $+85^{\circ}$ C
  - Military (M)\*\* =  $-55^{\circ}$  to 125°C

## **DESCRIPTION**


The General Instrument Microelectronics 27256 is a 256K bit ultraviolet light Erasable (electrically) Programmable Read Only Memory. The device is organized as 32K words by 8 bits (32K bytes). Accessing individual bytes from an address transition or from power-up (chip enable pin going low) is accomplished in less than 150ns. This very high speed device allows the most sophisticated microprocessors to run at full speed without the need for WAIT states.





<sup>\*\*</sup>Military Version (MR) screened to Mil. Std. 883 Rev. C, Method 5004 Test Specification.

## **BLOCK DIAGRAM**



## **MODES**

MODES	CE	ŌĒ	V <sub>pp</sub>	A9	00-07
Read	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>DD</sub>	Х	D <sub>out</sub>
Program	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>H</sub>	Х	D <sub>IN</sub>
Program Verify	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>H</sub>	Х	D <sub>OUT</sub>
Program Inhibit	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>H</sub>	Х	High Z
Standby	V <sub>IH</sub>	Х	V <sub>DD</sub>	Х	High Z
Output Disable	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>DD</sub>	Х	High Z
Identity	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>DD</sub>	V <sub>H</sub>	Identity Code

# GENERAL INSTRUMENT

## **READ MODE** (See Timing Diagrams and AC Characteristics)

Read mode is accessed when

- a) the CE pin is low to power up (enable) the chip.
- b) the  $\overline{\text{OE}}$  pin is low to gate the data to the output pins.

For Read operations, if the addresses are stable, the address access time  $(t_{ACC})$  is equal to the delay from  $\overline{CE}$  to output  $(t_{CE})$ . Data is transferred to the output after a delay  $(t_{OE})$  from the falling edge of  $\overline{OE}$ .

## STANDBY MODE

The standby mode is defined when the  $\overline{CE}$  pin is high and a program mode is not defined.

When these conditions are met, the supply current will drop from 100mA to 40mA.

### **OUTPUT ENABLE**

This feature eliminates bus contention in multiple bus microprocessor systems and the outputs go to a high impedance when

 The OE pin is high and a program mode is not defined

## **ERASE MODE**

The memory matrix is erased to the all "1"'s state as a result of being exposed to ultraviolet light. To ensure complete erasure, a dose of 15 watt-second/ cm² is required. This means that the device window must be placed within one inch and directly underneath an ultraviolet lamp with a wavelength of 2537 Angstroms and intensity of 12,000 $\mu$  watt/cm² for 20 minutes.

## PROGRAMMING MODE

Two programming algorithms are available. The fast programming algorithm is the industrial-standard programming mode that requires both initial programming pulses and overprogramming pulses. A flow-chart of the fast programming algorithm is shown in Figure 1.

The rapid-pulse programming algorithm has been developed to improve on the programming throughput times in a production environment. Up to 25 100-microsecond pulses are applied until the byte is verified. No overprogramming is required. A flowchart of the rapid-pulse programming algorithm is shown in Figure 2.

Rapid-pulse is the preferred programming algorithm.

Programming takes place when

- a)  $V_{PP}$  is brought to the proper  $V_{H}$  level
- b) V<sub>DD</sub> is brought to the proper level, and
- c) the OE pin is high
- d) the CE pin is low.

Since the erased state is "1" in the array, programming of "0" is required. The address to be programmed is set via A0–A14 and the data to be programmed is presented to O0–O7. When data and address are stable, a low-going pulse on the  $\overline{CE}$  line programs that location.

#### **VERIFY**

After the array has been programmed it must be verified to ensure all the bits have been correctly programmed. This mode is entered when all the following conditions are met:

- a)  $V_{PP}$  is at the proper  $V_H$  level
- b) V<sub>DD</sub> is at the proper level, and
- c) the CE pin is high
- d) the OE line is low.

## INHIBIT

When programming multiple devices in parallel with different data, only  $\overline{CE}$  need be under separate control to each device. By pulsing the  $\overline{CE}$  line low on a particular device, that device will be programmed and all other devices with  $\overline{CE}$  held high will not be programmed with the data (although address and data will be available on their input pins).

## **MANUFACTURERS IDENTITY**

In this mode specific data is outputted that identifies the manufacturer as General Instrument Microelectronics, and the device type. This mode is entered when Pin (A9) is taken up to between 11.5V–12.5V. The  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  lines must be at  $V_{\text{IL}}$ . A0 is used to access any of the two non-erasable bytes whose data appears on O0 through O7.

The General Instrument Microelectronics identity code is as follows:

Pin Identity	<b>A</b> 0	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
Manufacturer	V <sub>IL</sub>	0	0	1	0	1	0	0	1	29
Device Type*	VIH	0	0	0	0	0	1	0	0	04

<sup>\*</sup>Code subject to change.



## **ELECTRICAL CHARACTERISTICS** Maximum Ratings\*

V <sub>DD</sub> and input voltages w.r.t. V <sub>SS</sub>	0.6 to +6.25V
V <sub>PP</sub> voltage w.r.t. V <sub>SS</sub>	
during programming	0.6 to +14V
Voltage on A9 w.r.t. V <sub>SS</sub>	
Storage temperature	
Ambient temperature with	
power applied	-65°C to +125°C

## Set Up Conditions for DC Characteristics (Read Operation)

 $V_{DD} = +5V \pm 10\%$  $T_{AMB}$ : Commercial (C) = 0°C to 70°C Industrial (I) =  $-40^{\circ}$ C to  $+85^{\circ}$ C Military  $(M) = -55^{\circ}C \text{ to } +125^{\circ}C$ 

\*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

## **DC CHARACTERISTICS** (READ OPERATION)

PARAMETER	SYM	MIN	MAX	UNITS	CONDITIONS
Inputs					
Address lines A0-A14					
Data lines (program mode)					
O0-O7					
CE & OE					
Logic "1"	V <sub>IH</sub>	2.0	V <sub>DD</sub> +1	V	
Logic "0"	V <sub>IL</sub>	-0.1	0.8	V	
Leakage	I <sub>IL</sub>	-10	10	μA	$V_{IN} = 0$ to $V_{DD}$
Input Capacitance	CIN		6	pF	$V_{IN} = 0V$ , $T_{AMB} = 25$ °C, $f = 1$ MHz
Outputs					
In read/verify mode O0-O7					
Logic "1"	V <sub>oh</sub>	2.4	-	V	$I_{OH} = -400 \mu$ A
Logic "0"	V <sub>OL</sub>		0.45	V	$I_{OL} = 2.1 \text{ mA}$
Leakage	I <sub>OL</sub>	-10	10	μΑ	$V_{OUT} = 0$ to $V_{DD}$
Output Capacitance	Cout		12	рF	$V_{OUT} = 0V$ , $T_{AMB} = 25^{\circ}$ C, $f = 1$ MHz
Power Supply Current			\		
I <sub>DD</sub> Active	I <sub>DD</sub>		(100)	mΑ	$V_{DD} = 5.5V, V_{PP} = V_{DD}, \overline{OE} = \overline{CE} = V_{IL},$
					$T_{AMB} = -55^{\circ}C$ to 125°C, $I_{OUT} = 0$ mA
I <sub>DD</sub> Standby	$I_{DD}(S)$		40	mΑ	$V_{DD} = 5.5V$ , $T_{AMB} = 0$ to $70^{\circ}C$ , $\overline{CE} = V_{IH}$ ,
_					$I_{OUT} = 0 \text{ mA}$
I <sub>DD</sub> Standby	$I_{DD}(S)$		45	mA	$V_{DD} = 5.5 \text{V}, T_{AMB} = -55 ^{\circ}\text{C} \text{ to } 125 ^{\circ}\text{C},$
(Extended Temp. Range)					$CE = V_{IH}, I_{OUT} = 0 mA$
I <sub>PP</sub> (Read Mode)	I <sub>PP</sub>		5	mA	V <sub>PP</sub> = 5.5V (Note 2)
V <sub>PP</sub> Read Voltage	V <sub>PP</sub>	V <sub>DD</sub> -0.7	V <sub>DD</sub>	V	(Note 1)

NOTES: 1.  $V_{DD}$  must be applied simultaneously or before  $V_{PP}$  and removed simultaneously or after  $V_{PP}$ . 2.  $V_{PP}$  may be connected directly to  $V_{DD}$  except during programming. The supply current would be the sum of  $I_{DD} + I_{PP}$ .

## **AC CHARACTERISTICS** (Read Operation)

TA: Commercial Industrial

(C) =  $0^{\circ}$ C to  $70^{\circ}$ C


Military

(I) =  $-40^{\circ}$  C to  $+85^{\circ}$  C (M) =  $-55^{\circ}$ C to  $+125^{\circ}$ C AC TESTING WAVEFORM

 $V_{IH}=2.4V$  AND  $V_{IL}=0.45V$   $V_{OH}=2.0V$  AND  $V_{OL}=0.8V$  Output Load = 1 TTL Load + 100 pF

Note: 27256-15 is only available in Commercial Temperature Range.

SYM	PARAMETER	2725	6-15	272	56-17	2725	56-20	272	256-25		TEST
SIM	MIN MAX MIN MAX MIN MAX MIN	MIN	MAX	UNITS	CONDITIONS						
t <sub>ACC</sub>	Address To Output Delay		150		170		200		250	ns	$\overline{CE} = \overline{OE} = V_{IL}$
t <sub>CE</sub>	CE To Output Delay		150		170		200		250	ns	$\overline{OE} = V_{IL}$
t <sub>OE</sub>	OE To Output Delay		70		70		75		100	ns	CE = V <sub>IL</sub>
t <sub>OFF</sub>	OE To O/P High Impedance	0	50	0	50	0	55	0	60	ns	CE = V <sub>IH</sub>
t <sub>oh</sub>	Output Hold From Address CE or OE, whichever occurred first	0		0		0		0		ns	



#### NOTES:

- (1)  $t_{OFF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$ , whichever occurs first.
- (2)  $\overline{OE}$  may be delayed up to  $t_{CE}$ - $t_{OE}$  after the falling edge of  $\overline{CE}$  without impact on  $t_{CE}$ -
- (3) This parameter is only sampled and not 100% tested.



## DC PROGRAMMING CHARACTERISTICS

TA = 25  $\pm$  5°C (See programming algorithm for V  $_{\rm DD}$  and V  $_{\rm PP}$  voltages.)

SYMBOL	PARAMETER	MIN	MAX	UNITS	CONDITIONS (SEE NOTE 1)
Lu	Input Current (All Inputs)	-10	10	μΑ	$V_{iN} = V_{iL} \text{ or } V_{iH}$
V <sub>IL</sub>	Input Low Level (All Inputs)	-0.1	0.8	V	
V <sub>iH</sub>	Input High Level	2.0	V <sub>DD</sub> +1	V	
V <sub>OL</sub>	Output Low Voltage During Verify		0.45	٧	I <sub>OL</sub> = 2.1 mA
V <sub>OH</sub>	Output High Voltage	2.4		v	$I_{OH} = -400 \mu\text{A}$
I <sub>DD2</sub>	V <sub>DD</sub> Supply Current (Program & Verify)		100	mA	
I <sub>PP2</sub>	V <sub>PP</sub> Supply Current (Program)		30	mA	∇E = V <sub>IL</sub>
V <sub>ID</sub>	A9 Produce Identi- fication Voltage	11.5	12.5	٧	

NOTES: 1. V<sub>DD</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>



## **AC PROGRAMMING CHARACTERISTICS**

Conditions: 25°C  $\pm$  5°C.

(See programming algorithm for  $V_{DD}$  and  $V_{PP}$  voltages.)


Program, Program Verify, and Program Inhibit Modes.

AC TESTING WAVEFORM  $\begin{aligned} V_{\text{IH}} &= 2.4 V & \text{AND V}_{\text{IL}} &= 0.45 V \\ V_{\text{OH}} &= 2.0 V & \text{AND V}_{\text{OL}} &= 0.8 V \\ \text{Output Load} &= 1 \text{ TTL Load} + 100 \text{ pF} \end{aligned}$ 

PARAMETER	SYM	MIN	TYP	MAX	UNITS
Address Set-Up Time	t <sub>AS</sub>	2			μs
Data Set-Up Time	t <sub>DS</sub>	2			μs
Data Hold Time	t <sub>DH</sub>	2			μs
Address Hold Time	t <sub>AH</sub>	0			μs
Float Delay <sup>3</sup>	t <sub>DF</sub>	0		130	ns
V <sub>DD</sub> Set-Up Time	t <sub>vDS</sub>	2			μs
Program Pulse Width <sup>1</sup>	t <sub>PW</sub>	0.95	1	1.05	ms
Program Pulse Width <sup>1</sup>	t <sub>PW</sub>	95	100	105	μs
CE Set-Up Time	t <sub>CES</sub>	2			μs
OE Set-Up Time	toes	2			μs
V <sub>PP</sub> Set-Up Time	t <sub>VPS</sub>	2			μs
Overprogram Pulse Width <sup>2</sup>	t <sub>OPW</sub>	2.85		78.75	ms
Data Valid from OE	t <sub>OE</sub>			70	ns


#### **NOTES**

- 1. For fast programming algorithm initial program pulse width tolerance is 1 ms  $\pm$  5%. For rapid-pulse programming algorithm initial programming pulse width tolerance is 100  $\mu$ sec  $\pm$  5%.
- 2. For fast programming algorithm the length of the overprogram pulse may vary from 2.85 max to 78.75 ms as a function of the iteration counter value.
- 3. This parameter is only sampled and not 100% tested. Output float is defined as the point where data is no longer driven See Timing Diagram.




#### NOTES:


- 1. The input timing reference level is 0.8V for  $V_{\rm IL}$  and 2.0V for  $V_{\rm IH}$ .
- t<sub>DF</sub> on t<sub>OE</sub> are characteristics of the device but must be accommodated by the programmer.
   V<sub>DD</sub> = 6.0 ± 0.25V, V<sub>PP</sub> = 12.5 ± 0.5V for fast programming algorithm.
   V<sub>DD</sub> = 6.25 ± 0.25V, V<sub>PP</sub> = 12.75 ± 0.25V for rapid-pulse programming algorithm.



## **RAPID-PULSE PROGRAMMING ALGORITHM (Figure 2)**



### ORDERING INFORMATION



## **GIM/Worldwide Sales Offices**

Printed in U.S.A. ©27256-8704/6

**Sales Offices USA: CA**, 818-789-0952 or 408-496-0844; **FL**, 813-894-3273; **IL**, 312-981-0040; **MA**, 617-272-8030; **NJ**, 201-254-5024; **TX**, 214-934-1654; **EUROPE: London**, Ruislip, (08956), 36141; **Milano**, (2) 498 73 62; **Muenchen**, (089) 95997-46;

Paris, (1) 43-74-9134; ASIA: Hong Kong, (3) 722-6577; Osaka, (06) 375-0606; Seoul, (2) 739-8543; Singapore, (65) 344-4711; Taipei, (2) 914-6234; Tokyo, (03) 437-0281

"The information in this publication, including schematics, is suggestive only.

General Instrument Microelectronics does not warrant, nor will be responsible or liable for, (a) the accuracy of such information, (b) its use or (c) any infringement of patents or other rights of third parties."

