BIRLA INSTITUTE OF TECHNOLOGY AND SCIENCE, PILANI II SEMESTER 2013-2014

EEE/CS/INSTR F241 MICROPROCESSOR PROGRAMMING AND INTERFACING QUIZ #4 (OPEN BOOK)

MADEC.10

MARKS: 10	26-02-2014	DURATION: 30 MIN
ID:	NAME:	SEC:
Q1. Machine cycles can be m	nemory read, memory write, I/O record PTR [DX], the machine cycle ght order.	
MEMR, MEMR, MEMW		
data transfer with respect	fer is used for determining the to the microprocessor. Instead microprocessor can be used for fer?	of DT/R', which
Rd′		
Q3. Can the non-maskable in	nterrupt be disabled using interr	upt flag bit? (1 mark)
no		
Q4. The 8087 acquires and and what type of pulses?	returns the system bus from 808	6 using how many (1 mark)

Three Low pulses

- **Q5.** Write the number of machine cycles the following instruction would take. The memory is byte organized. The processor in 16 bit mode of operation. State what each machine cycle represents.
 - (a) Push ebx (2 marks)
 - 1 for machine code fetch
 - 2 for storing ebx in stack
 - (b) cmp [bx], ax

(2 marks)

- 1 for machine code fetch
- 1 for memory read
- Q6. 8086 microprocessor executes 12 data transfer operation. Each data transfer requires one bus cycle. First five data transfer's bus cycle requires 5 T states. The next 7 bus cycles require 4 T states. If the clock of the microprocessor is 7.5 MHz, calculate the time the microprocessor takes to carry out the 12 data transfers. (Please note: The difference in number of T-cycles is due to the wait states). (2 marks)

Total no of clock cycles = $(5 \times 5) + (7 \times 4) = 53$

Time for on clock cycle = $1/(7.5 \times 10^6) = 0.1334 \times 10^{-6}$ seconds

Total Time = 53 X 0.1334 X 10^{-6} = 7.067 X 10^{-6} seconds