Back to HDL.....

2-to-4 Line Decoder




Fig.3-14 A 2-to-4-Line Decoder

```
//Gate - level description of a 2-to-4 line decoder
module decoder_g1 ( A,B,E,D);
   input A, B, E;
   output [0:3]D;
   wire Anot, Bnot, Enot;
   not
                                        B/A_0
      n1(Anot, A),
      n2(Bnot, B),
                                                                             (b) Truth table
      n3( Enot, E);
                                                                             \overline{D}_n = E A_1 A_2
   nand
     n4 (D[0], Anot, Bnot, Enot),
                                                                             \overline{D}_{0} = E A_{1} A_{0}
     n5 (D[1], Anot, B, Enot),
                                                      (a) Logic diagram
                                                                             (c) Logic Equations
     n6 (D[2], A, Bnot, Enot),
     n7 (D[3], A, B, Enot);
endmodule
```

Fig.3-14 A 2-to-4-Line Decoder

```
module stimckt;
reg A,B,E;
wire [0:3]D;
 decoder_g1 dec (A, B, E, D);
 initial
  begin
  A = 1'b0; B = 1'b0; E = 1'b0;
  #100
  A = 1'b0; B = 1'b1; E = 1'b0;
  #100 $finish;
  end
endmodule
```




Fig. 3-19 4-to-1-Line Multiplexer


```
// 4-to-1 Line Multiplexer: Structural Verilog Description
// (See Figure 3-19 for logic diagram)
module multiplexer_4_to_1_st_v(S, D, Y);
  input [1:0] S;
  input [3:0] D;
  output Y;
                                                                      Function table
  wire [1:0] not S;
                                                                      S_1 S_0
  wire [0:3] N;
```

Fig. 3-19 4-to-1-Line Multiplexer

```
// 4-to-1 Line Multiplexer: Structural Verilog Description
// (See Figure 3-19 for logic diagram)
module multiplexer_4_to_1_st_v(S, D, Y);
  input [1:0] S;
  input [3:0] D;
  output Y;

wire [1:0] not_S;
  wire [0:3] N;


not
  gn0(not_S[0], S[0]),
  gn1(not_S[1], S[1]);
```



//

Fig. 3-19 4-to-1-Line Multiplexer

```
// 4-to-1 Line Multiplexer: Structural Verilog Description
// (See Figure 3-19 for logic diagram)
module multiplexer 4 to 1 st v(S, D, Y);
  input [1:0] S;
  input [3:0] D;
  output Y;
  wire [1:0] not S;
  wire [0:3] N;
not
   gn0(not S[0], S[0]),
   gn1(not_S[1], S[1]);
and
  g0(N[0], not S[1], not S[0], D[0]),
  g1(N[1], not S[1], S[0], D[1]),
  g2(N[2], S[1], not S[0], D[2]),
  g3(N[3], S[1], S[0], D[3]);
or qo(Y, N[0], N[1], N[2], N[3]);
endmodule
```



DATA FLOW MODELLING

- Another level of abstraction is to model dataflow.
- Dataflow modeling uses a number of operators that act on operands to produce desired results.
- Verilog HDL provides about 30 operator types.
- In dataflow models, signals are continuously assigned values using the assign keyword.

- For ex: assign Y = (A &B) | (C &D)
- assign can be used with Boolean expressions.
 - □ Verilog uses & (and), | (or), ^ (xor) and ~ (not)
- Logic expressions and binary arithmetic are also possible.

Simple Circuit Boolean Expression





Fig. 3-37 Circuit to Demonstrate HDL

$$x = A.B + \overline{C}$$
$$y = \overline{C}$$

Boolean Expressions

```
//Circuit specified with Boolean
equations
module circuit bln (A,B,C,x,y);
   input A, B, C;
   output x, y;
   assign x = (A \& B) | (\sim C);
   assign y = \sim C;
endmodule
```

2-to-4 Line Decoder



(a) Logic diagram

E	A_1	\mathbf{A}_0	$\overline{\mathbb{D}}_0$	\overline{D}_1	\overline{D}_2	$\overline{\mathbb{D}}_3$
0 0 0 0 1	0 1 1 X	0 1 0 1 X	0 1 1 1 1	10111	1 0 1	11101

(b) Truth table

$$\begin{array}{l}
 D_0 = \overline{E \ \overline{A}_1 \ \overline{A}_0} \\
 D_1 = \overline{E \ \overline{A}_1 \ A_0} \\
 \overline{D}_2 = \overline{E \ A_1 \ \overline{A}_0} \\
 \overline{D}_3 = \overline{E \ A_1 \ A_0}
 \end{array}$$

(c) Logic Equations

//Dataflow description of a 2-to-4-line decoder module decoder_df (A,B,E,D);

input A,B,E;

output [0:3] D;


assign $D[0] = {\sim}({\sim}A \& {\sim}B \& {\sim}E)$,

 $D[1] = \sim (\sim A \& B \& \sim E),$

 $D[2] = \sim (A \& \sim B \& \sim E),$

 $D[3] = \sim (A \& B \& \sim E);$

endmodule



4 bit Full Adder




Fig. 4-8. Implementation of Full Adder with Two Half Adders and an OR Gate.




Fig. 4-9 4-Bit Adder

```
//Dataflow description of 4-bit adder
module binary_adder (A,B,Cin,SUM,Cout);
input [3:0] A,B;
input Cin;
output [3:0] SUM;
output Cout;
assign {Cout,SUM} = A + B + Cin;
endmodule
```


- The addition logic of 4 bit adder is described by a single statement using the operators of addition and concatenation.
- The plus symbol (+) specifies the binary addition of the 4 bits of A with the 4 bits of B and the one bit of Cin.
- The target output is the concatenation of the output carry Cout and the four bits of SUM.
- Concatenation of operands is expressed within braces and a comma separating the operands. Thus, {Cout,SUM} represents the 5-bit result of the addition operation.

- Dataflow modelling provides means of describing combinational circuit by function rather than gate structure.
- A verilog HDL Synthesis tool can accept this module as input and can provide a netlist of a circuit equivalent.

```
//Dataflow description of a 4-bit comparator.
module magcomp (A,B,ALTB,AGTB,AEQB);
input [3:0] A,B;
output ALTB,AGTB,AEQB;
assign ALTB = (A < B),
AGTB = (A > B),
AEQB = (A == B);
endmodule
```

Multiplexer


- Multiplexer is a combinational circuit where an input is chosen by a select signal.
 - Two input mux
 - output =A if select =1
 - output= B if select =0



Two Input Multiplexor

A two-input mux is actually a three input

device.



$$x = A.s + B.\bar{s}$$

S	Α	В	Х
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

Dataflow description of 2-input Mux

Conditional operator ?:takes three operands:
 condition? true_expression : false_expression

module mux2x1_df (A,B,select,x);
 input A,B,select;
 output x;
 assign x = select ? A : B;
endmodule