

Field Programmable Gate Arrays

Field Programmable Gate Arrays (FPGAs)

- Field programmable gate array is a VLSI module that can be programmed to implement a digital system consisting of tens of thousands of gates.

A Field Programmable Gate Array (*FPGA*)

is similar to a PLD, but whereas PLDs are generally limited to hundreds of gates, FPGAs support thousands of gates. They are especially popular for prototyping integrated circuit designs. Once the design is set, hardwired chips are produced for faster performance

Field Programmable Gate Arrays (FPGAs) are divided into two major categories:

1. SRAM-based FPGAs
2. Antifuse-based FPGAs





Figure 12.11 Organization of an FPGA chip.



Field Programmable Gate Arrays (FPGAs)

- Field programmable gate array is a VLSI module that can be programmed to implement a digital system consisting of tens of thousands of gates.
- An **FPGA** consists of an array of three kinds of programmable devices.
 - . **Logic blocks**, either combinational and or sequential
 - . **Interconnection points** (switches) and
 - . **Input/output blocks**

In addition there are wires grouped in vertical and horizontal channels.

Each logic modules can be programmed to implement several switching functions

Logic modules used in FPGA are used as look-up tables (LUTs) or multiplexers

On chip latches (memory cells) that are set with bit patterns to define the chip configuration, called SRAM-FPGA


Volatile, programming information not preserved after chip powered down.

Memory cells are loaded during programming Phase with binary values that represent the desired value of control signals that define chip configuration

SRAM- FPGA


- Programmable switch
- Programmable Multiplexer
- Look-up table
- Flip-flop

SRAM cell




Closed switch

Transistor



Open switch


(a)



SRAM cells

(b)

LUT (Look-Up Table)




SRAM cells


(c)

A Configurable Logic Block (CLB)


- These are programmable blocks .**
- May consists of LUTs,several Multiplexers controlled by memory cells, Flip-flops**
- Provide outputs.**






LOOK UP TABLE



LOOK UP TABLE






LUTs


**Programmable interconnects consists of metal segments
And programmable switch points used to provide routing of
signals**

**-Direct interconnections between horizontal and vertical
CLBs**


**-General purpose interconnects consists of vertical and
horizontal wiring segments between switch matrices.**

**-Long vertical and horizontal lines span the whole CLB
array , providing means for transmitting signals to large
number of destinations.**






SRAM CONTROLLED SWITCH



- One-Digit BCD Adder



One digit BCD adder

- The system has nine inputs and five outputs
- Performing a modulo 16 addition and then a correction factor
- First adder produces

$$v = (x + y + c_{in}) \bmod 16$$

$$u = 1 \text{ if } (x + y + c_{in}) \geq 16 \\ = 0 \text{ otherwise}$$

$$T = 1 \text{ if } u = 1 \text{ or } v \geq 10$$

$$= 0 \text{ otherwise}$$

System function is

$$S = (x + y + c_{in}) \bmod 10$$

$$Cout = 1 \text{ if } (x + y + c_{in}) \geq 10$$

$$= 0 \text{ otherwise}$$

The condition $u = 1$ or $v \geq 10$
corresponds to the switching function

$$t = u + v_3 v_2 + v_3 v_1$$

$$s_3 = v_3 \text{ EXOR } t (v_2 + v_1)$$


$$s_2 = v_2 \text{ EXOR } t v_1'$$


$$s_1 = v_1 \text{ EXOR } t$$

$$s_0 = v_0$$

$$c_{\text{out}} = t$$

- One-Digit BCD Adder





Basic Design steps

Design Entry- Schematic entry or behavioral description using HDL.

Implementation- Partitioning the design into sub modules that can mapped into CLBs, placement of sub modules onto chips, and routing of signals to connect the sub modules.

Design Verification : which uses in circuit testing, simulation and timing analysis.

Behavioral Description

Netlist

Map to FPGA blocks

Bit Stream

Download to FPGAs

FPGA Programming

