## Counters

## Overview

- Ripple Counter
- Synchronous Binary Counters
  - Design with D Flip-Flops
  - Design with J-K Flip-Flops
- Serial Vs. Parallel Counters
- Up-down Binary Counter
- Binary Count er with Parallel Load
- BCD Counter, Arbitrary sequence Counters

### Counters


- A count er is a register that goes through a predet ermined sequence of states upon the application of clock pulses.
- Counters are categorized as:
  - Ripple Counters:
     The FF output transition serves as a source for triggering other FFs. No common clock.
  - Synchronous Counter: All FFs receive the common clock pulse, and the change of state is determined from the present state.

# Example: A 4-bit Upward Counting Ripple Counter

Less Significant
Bit output is Clock
for Next Significant Bit!
(Clock is negative edge)

#### Recall...

(a) <i>JK</i> Flip-Flop							
J	K	Q (t 1 1)	Operation				
0	0	Q(t)	No change				
0	1	0	Reset				
1	0	1	Set				
1	1	$\overline{Q}(t)$	Complement				



# Example (cont.)

- The output of each FF is connected to the Cinput of the next FF in sequence.
- The FF holding the least significant bit receives the incoming clock pulses.
- The J and K inputs of all FFs are connected to a permanent logic 1.
- The bubble next to the Clabel indicates that the FFs respond to the negative-going transition of the input.


## Example (cont.)

#### Operation:

- The least significant bit (Q<sub>0</sub>) is complemented with each negative-edge clock pulse input.
- Every time that Q<sub>0</sub> goes from 1 to 0, Q<sub>1</sub> is complemented.
- Every time that Q<sub>1</sub> goes from 1 to 0, Q<sub>2</sub> is complemented.
- Every time that Q<sub>2</sub> goes from 1 to 0, Q<sub>3</sub> is complemented, and so on.

#### **Upward Counting Sequence**

$\mathbf{Q}_3$	$\mathbf{Q}_2$	$\mathbf{Q}_1$	$\mathbf{Q}_0$
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1
1	0	1	0
1	0	1	1
1	1	0	0
1	1	0	1
1	1	1	0
1	1	1	1



## A 4-bit Downward Counting Ripple Counter

- Use direct Set (S) signals instead of direct Reset (R), in order to start at 1111.
- Alternative designs:
  - Change edge-triggering to positive
  - Connect the complement output of each FF to the C input of the next FF in the sequence... (homework!)






Fig. 6-9 State Diagram of a Decimal BCD-Counter



© 2002 Prentice Hall, Inc. M. Morris Mano **DIGITAL DESIGN,** 3e.



- The design procedure for a binary count er is the same as any other synchronous sequential circuit.
- The primary inputs of the circuit are the CLK and any control signals (EN, Load, etc).
- The primary out puts are the FF out puts (present state).
- Most efficient implement at ions usually use T-FFs or JK-FFs. We will examine JK and D flipflop designs.

J-K Flip Flop Design of a 4-bit Binary Up Counter


■ TABLE 4-10 Flip-Flop Excitation Tables

(a) <i>JK</i> Flip-Flop						
Q (t)	Q(t+1)	J	K			
0	0	0	X			
0	1	1	X			
1	0	X	1			
1	1	X	0			

		esent state				Next state				ı	Flip-flo	p inpu	ts	0 1 1	1 0 1
$Q_3$	$\mathbf{Q}_2$	$\mathbf{Q}_1$	$\mathbf{Q}_0$	$\mathbf{Q}_3$	$\mathbf{Q}_2$	Q <sub>1</sub>	$\mathbf{Q}_0$	J <sub>Q3</sub>	K <sub>Q3</sub>	$J_{\mathrm{Q2}}$	K <sub>Q2</sub>	J <sub>Q1</sub>	K <sub>Q1</sub>	$J_{\mathrm{Q}0}$	K <sub>Q0</sub>
0	0	0	0	0	0	0	1	0	×	0	×	0	×	1	×
0	0	0	1	0	0	1	0	0	×	0	×	1	X	×	1
0	0	1	0	0	0	1	1	0	×	0	×	X	0	1	×
0	0	1	1	0	1	0	0	0	×	1	×	X	1	X	1
0	1	0	0	0	1	0	1	0	×	X	0	0	×	1	×
0	1	0	1	0	1	1	0	0	×	×	0	1	×	×	1
0	1	1	0	0	1	1	1	0	×	×	0	×	0	1	×
0	1	1	1	1	0	0	0	1	×	×	1	X	1	×	1
1	0	0	0	1	0	0	1	×	0	0	×	0	×	1	×
1	0	0	1	1	0	1	0	×	0	0	×	1	×	X	1
1	0	1	0	1	0	1	1	×	0	0	×	X	0	1	×
1	0	1	1	1	1	0	0	×	0	1	×	×	1	X	1
1	1	0	0	1	1	0	1	×	0	×	0	0	×	1	×
1	1	0	1	1	1	1	0	×	0	×	0	1	×	×	1
1	1	1	0	1	1	1	1	×	0	×	0	×	0	1	×
1	1	1	1	0	0	0	0	×	1	X	1	X	1	×	1

J-K Flip Flop Design of a Binary Up Count er (cont.)

		esent state			Next state				
$Q_3$	$\mathbf{Q}_2$	$\mathbf{Q}_1$	$\mathbf{Q}_0$	$\mathbf{Q}_3$	$\mathbf{Q}_2$	$\mathbf{Q}_1$	$\mathbf{Q}_0$	<b>J</b> <sub>Q3</sub>	<b>K</b> <sub>Q3</sub>
0	0	0	0	0	0	0	1	0	x
0	0	0	1	0	0	1	0	0	X
0	0	1	0	0	0	1	1	0	X
0	0	1	1	0	1	0	0	0	X
0	1	0	0	0	1	0	1	0	X
0	1	0	1	0	1	1	0	0	X
0	1	1	0	0	1	1	1	0	X
0	1	1	1	1	0	0	0	1	×
1	0	0	0	1	0	0	1	Х	0
1	0	0	1	1	0	1	0	Х	0
1	0	1	0	1	0	1	1	Х	0
1	0	1	1	1	1	0	0	Х	0
1	1	0	0	1	1	0	1	Х	0
1	1	0	1	1	1	1	0	X	0
1	1	1	0	1	1	1	1	Х	0
1	1	1	1	0	0	0	0	X	1



J-K Flip Flop Design of a Binary Up Count er (cont.)

Flip-fle		Next state				Present state		
J <sub>Q2</sub> K <sub>Q2</sub>	$\mathbf{Q}_0$	Q <sub>1</sub>	$\mathbf{Q}_2$	$\mathbf{Q}_3$	$\mathbf{Q}_0$	Q <sub>1</sub>	$\mathbf{Q}_2$	$\mathbf{Q}_3$
0 ×	1	0	0	0	0	0	0	0
0 X	0	1	0	0	1	0	0	0
0 X	1	1	0	0	0	1	0	0
1 🗶	0	0	1	0	1	1	0	0
$\mathbf{x} = 0$	1	0	1	0	0	0	1	0
$\mathbf{X} = 0$	0	1	1	0	1	0	1	0
$\times$ 0	1	1	1	0	0	1	1	0
<b>x</b> 1	0	0	0	1	1	1	1	0
0 <b>x</b>	1	0	0	1	0	0	0	1
0 X	0	1	0	1	1	0	0	1
0 X	1	1	0	1	0	1	0	1
1 X	0	0	1	1	1	1	0	1
$\times$ 0	1	0	1	1	0	0	1	1
$\mathbf{x} = 0$	0	1	1	1	1	0	1	1
$\times$ 0	1	1	1	1	0	1	1	1
<b>X</b> 1	0	0	0	0	1	1	1	1

		1	
Х	Х	Х	Х
Х	х	Х	Х
		1	

1.	_	$\cap$
<b>U</b> 02	-	$Q_0Q_1$
-		

Х	Х	Х	Х
		1	
		1	
Х	Х	Х	Х

$$K_{Q2} = Q_0Q_1$$

J-K Flip Flop Design of a Binary Up Count er (cont.)

p inputs		Next state				Present state			
<b>K</b> Q1	J <sub>Q1</sub>	$\mathbf{Q}_0$	Q <sub>1</sub>	$\mathbf{Q}_2$	$\mathbf{Q}_3$	$\mathbf{Q}_0$	$\mathbf{Q}_1$	$\mathbf{Q}_2$	$\mathbf{Q}_3$
×	0	1	0	0	0	0	0	0	0
X	1	0	1	0	0	1	0	0	0
0	Х	1	1	0	0	0	1	0	0
1	X	0	0	1	0	1	1	0	0
X	0	1	0	1	0	0	0	1	0
X	1	0	1	1	0	1	0	1	0
0	X	1	1	1	0	0	1	1	0
1	Х	0	0	0	1	1	1	1	0
Х	0	1	0	0	1	0	0	0	1
X	1	0	1	0	1	1	0	0	1
0	Х	1	1	0	1	0	1	0	1
1	X	0	0	1	1	1	1	0	1
X	0	1	0	1	1	0	0	1	1
X	1	0	1	1	1	1	0	1	1
0	Х	1	1	1	1	0	1	1	1
1	Х	0	0	0	0	1	1	1	1


1	Х	Х
1	х	X
1	×	X
1	Х	Х

 $J_{Q1} = Q_0$ 


Х	X	1	
Х	X	1	
Х	Х	1	
Х	Х	1	

 $K_{Q1} = Q_0$ 

J-K Flip Flop Design of a Binary Up Count er (cont.)



#### J-K Flip Flop Design of a Binary Up Counter with EN and CO



EN = enable control signal, when 0 counter remains in the same state, when 1 it counts


CO = carry output signal, used to extend the counter to more stages

$$\begin{split} J_{Q0} &= 1 \cdot EN \\ K_{Q0} &= 1 \cdot EN \\ J_{Q1} &= Q_0 \cdot EN \\ K_{Q1} &= Q_0 \cdot EN \\ J_{Q2} &= Q_0 Q_1 \cdot EN \\ K_{Q2} &= Q_0 Q_1 \cdot EN \\ J_{Q3} &= Q_0 Q_1 Q_2 \cdot EN \\ K_{Q3} &= Q_0 Q_1 Q_2 \cdot EN \\ C0 &= Q_0 Q_1 Q_2 Q_3 \cdot EN \end{split}$$

## Serial Vs Parallel Counters

- If serial gating (chain of gates, info ripples through) is used
  - → serial counter
- If serial gating is replaced with parallel gating (this is analogous with ripple-logic replaced with carry-look ahead logic in our adder designs)
  - → parallel counter
- Advant age of parallel over serial count er: faster in certain occasions (1111 → 0000)

# Up-Down Binary Counter



UD = 0: count up

UD = 1: count down


# Up-Down Binary Counter (cont.)

U]	D Q2	Q1	Q0	Q2.D	Q1.D	Q0.D	UD	Q2	Q1	Q0	Q2.D	Q1.D	Q0.D
0	0	0	0	0	0	1	1	0	0	0	1	1	1
0	0	0	1	0	1	0	1	0	0	1	0	0	0
0	0	1	0	0	1	1	1	0	1	0	0	0	1
0	0	1	1	1	0	0	1	0	1	1	0	1	0
0	1	0	0	1	0	1	1	1	0	0	0	1	1
0	1	0	1	1	1	0	1	1	0	1	1	0	0
0	1	1	0	1	1	1	1	1	1	0	1	0	1
0	1	1	1	0	0	0	1	1	1	1	1	1	0


**Up-Counter** 

Down-Counter

# Up-Down Binary Counter (cont.)



Fill-in the Karnaugh maps for Q2.D, Q1.D, and Q0.D, simplify, and derive the logic diagram using (a) D-FFs and (b) T-FFs




© 2002 Prentice Hall, Inc. M. Morris Mano **DIGITAL DESIGN,** 3e.

Fig. 6-13 4-Bit Up-Down Binary Counter

## Binary Counter with Parallel Load


 (Next slide) gives the logic diagram and symbol of a 4-bit synchronous binary counter with parallel load capability.
 The function table for this binary counter is

Load	Count	Operation
0	0	Nothing
0	1	Count
1	X	Load



## BCD counter

 The binary counter with parallel load can be converted into a synchronous BCD counter by connecting an external AND gate to it.




## BCD counter (cont.)

- The counter starts with an all-zero output.
- As long as the output of the AND gate is 0, each positive clock pulse transition increments the counter by one.
- When the output reaches the count of 1001, both Q<sub>0</sub> and Q<sub>3</sub> become 1, making the output of the AND gate equal to 1. This condition makes Load active, so on the next clock transition, the counter does not count, but is loaded from its four inputs.
- The value loaded then is 0000.


## Arbitrary Sequence Counter

- Given an arbit rary sequence, design a count er that will generate this sequence.
- Procedure:
  - Derive state table/ diagram based on given sequence
  - Simplify (using K-maps, etc)
  - Draw logic diagram
- Example: Use JK-FFs to draw the logic diagram f or sequence generator (count er) f or:
  0 → 1 → 2 → 4 → 5 → 6 → 0




© 2002 Prentice Hall, Inc. M. Morris Mano **DIGITAL DESIGN,** 3e.

#### RING COUNTER



M. Morris Mano DIGITAL DESIGN, 3e.

# JOHNSON COUNTER/ SWITCH TAIL COUNTER/ TWISTED RING COUNTER



(a) Four-stage switch-tail ring counter

Sequence	Fli	p-flop	outpu	uts	AND gate required		
number	$\overline{A}$	В	С	$\overline{E}$	for output		
1	0	0	0	0	A'E'		
2	1	0	0	O	AB'		
3	1	1	0	O	BC'		
4	1	1	1	O	CE'		
5	1	1	1	1	AE		
6	0	1	1	1	A'B		
7	0	0	1	1	B'C		
8	0	0	0	1	C'E		

(b) Count sequence and required decoding

Fig. 6-18 Construction of a Johnson Counter

© 2002 Prentice Hall, Inc. M. Morris Mano **DIGITAL DESIGN,** 3e.