## [v13,04/12] perf/x86/intel/pt: Add new bit definitions for PT

MSRs

10654379

diff (/patch/10654379/raw/)

mbox (/patch/10654379/mbox/)

series (/series/34463/mbox/)

Message ID 1540368316-12998-5-git-send-email-luwei.kang@intel.com

State New Headers show

Series Intel Processor Trace virtualization enabling

Related show

## **Commit Message**

Kang, Luwei (/project/kvm/list/?submitter=168537)

Oct. 24, 2018, 8:05 a.m. UTC

Add bit definitions for Intel PT MSRs to support trace output directed to the memeory subsystem and holds a count if packet bytes that have been sent out.

These are required by the upcoming PT support in KVM guests for MSRs read/write emulation.

Signed-off-by: Luwei Kang <luwei.kang@intel.com>

---

arch/x86/include/asm/msr-index.h | 3 +++
1 file changed, 3 insertions(+)

Patch

10654379 diff (/patch/1

diff (/patch/10654379/raw/)

mbox (/patch/10654379/mbox/)

series (/series/34463/mbox/)

```
diff --git a/arch/x86/include/asm/msr-index.h b/arch/x86/include/asm/msr-index.h
index d3a9eb9..107818e3 100644
--- a/arch/x86/include/asm/msr-index.h
+++ b/arch/x86/include/asm/msr-index.h
@@ -126,6 +126,7 @@
#define RTIT CTL USR
                                        BIT(3)
#define RTIT CTL PWR EVT EN
                                        BIT(4)
#define RTIT CTL FUP ON PTW
                                        BIT(5)
+#define RTIT CTL FABRIC EN
                                        BIT(6)
#define RTIT CTL CR3EN
                                        BIT(7)
#define RTIT CTL TOPA
                                        BIT(8)
#define RTIT CTL MTC EN
                                                BIT(9)
@@ -154,6 +155,8 @@
#define RTIT STATUS BUFFOVF
                                        BIT(3)
#define RTIT STATUS ERROR
                                        BIT(4)
#define RTIT STATUS STOPPED
                                        BIT(5)
+#define RTIT STATUS BYTECNT OFFSET
                                        32
+#define RTIT STATUS BYTECNT
                                        (0x1ffffull << RTIT STATUS BYTECNT OFFSET)
#define MSR IA32 RTIT ADDR0 A
                                        0x00000580
#define MSR IA32 RTIT ADDR0 B
                                        0x00000581
#define MSR IA32 RTIT ADDR1 A
                                        0x00000582
```

patchwork (http://jk.ozlabs.org/projects/patchwork/) patch tracking system | version v2.1.0 | about patchwork (/about/)