ID

[v13,02/12] perf/x86/intel/pt: Export pt_cap_get()

10654359

Message 1540368316-12998-3-git-send-

email-luwei.kang@intel.com

State New **Headers** show

Intel Processor Trace virtualization

Series enabling

Related show

diff (/patch/10654359/raw/)

mbox (/patch/10654359/mbox/)

series (/series/34463/mbox/)

Commit Message

Kang, Luwei (/project/kvm/list/?submitter=168537)

Oct. 24, 2018, 8:05 a.m. UTC

```
From: Chao Peng <chao.p.peng@linux.intel.com>
pt cap get() is required by the upcoming PT support in KVM guests.
Export it and move the capabilites enum to a global header.
As a global functions, "pt *" is already used for ptrace and
other things, so it makes sense to use "intel pt *" as a prefix.
Acked-by: Song Liu <songliubraving@fb.com>
Signed-off-by: Chao Peng <chao.p.peng@linux.intel.com>
Signed-off-by: Luwei Kang <luwei.kang@intel.com>
arch/x86/events/intel/pt.c
                                 arch/x86/events/intel/pt.h
arch/x86/include/asm/intel pt.h | 23 ++++++++++++++++++
 3 files changed, 49 insertions(+), 44 deletions(-)
```

Patch

10654359 diff (/patch/10654359/raw/) mbox (/patch/10654359/mbox/) series (/series/34463/mbox/)

```
diff --git a/arch/x86/events/intel/pt.c b/arch/x86/events/intel/pt.c
index 8d016ce..309bb1d 100644
--- a/arch/x86/events/intel/pt.c
+++ b/arch/x86/events/intel/pt.c
@@ -75,7 +75,7 @@
        PT CAP(psb periods,
                                        1, CPUID EBX, 0xffff0000),
};
-static u32 pt cap get(enum pt capabilities cap)
+u32 intel pt validate hw cap(enum pt capabilities cap)
        struct pt cap desc *cd = &pt caps[cap];
        u32 c = pt pmu.caps[cd->leaf * PT CPUID REGS NUM + cd->reg];
@@ -83,6 +83,7 @@ static u32 pt cap get(enum pt capabilities cap)
        return (c & cd->mask) >> shift;
+EXPORT SYMBOL GPL(intel pt validate hw cap);
static ssize t pt cap show(struct device *cdev,
                           struct device attribute *attr,
@@ -92,7 +93,7 @@ static ssize t pt cap show(struct device *cdev,
                container of(attr, struct dev ext attribute, attr);
        enum pt capabilities cap = (long)ea->var;
        return snprintf(buf, PAGE SIZE, "%x\n", pt cap get(cap));
       return snprintf(buf, PAGE SIZE, "%x\n", intel pt validate hw cap(cap));
+
static struct attribute group pt cap group = {
@@ -310,16 +311,16 @@ static bool pt event valid(struct perf event *event)
               return false;
        if (config & RTIT CTL CYC PSB) {
                if (!pt cap get(PT CAP psb cyc))
               if (!intel pt validate hw cap(PT CAP psb cyc))
+
                        return false;
                allowed = pt cap get(PT CAP psb periods);
                allowed = intel pt validate hw cap(PT CAP psb periods);
+
                requested = (config & RTIT CTL PSB FREO) >>
                        RTIT CTL PSB FREO OFFSET;
                if (requested && (!(allowed & BIT(requested))))
                        return false:
                allowed = pt cap get(PT CAP cycle thresholds);
                allowed = intel pt validate hw cap(PT CAP cycle thresholds);
                requested = (config & RTIT CTL CYC THRESH) >>
                        RTIT CTL CYC THRESH OFFSET;
                if (requested && (!(allowed & BIT(requested))))
```

```
@@ -334,10 +335,10 @@ static bool pt_event_valid(struct perf event *event)
                 * Spec says that setting mtc period bits while mtc bit in
                * CPUID is 0 will #GP, so better safe than sorry.
                 */
               if (!pt cap get(PT CAP mtc))
               if (!intel pt validate_hw_cap(PT_CAP_mtc))
                        return false:
                allowed = pt cap get(PT CAP mtc periods);
                allowed = intel pt validate hw cap(PT CAP mtc periods);
+
               if (!allowed)
                        return false;
@@ -349,11 +350,11 @@ static bool pt event valid(struct perf event *event)
        if (config & RTIT CTL PWR EVT EN &&
            !pt cap get(PT CAP power event trace))
+
            !intel pt validate hw cap(PT CAP power event trace))
                return false:
        if (config & RTIT CTL PTW) {
               if (!pt cap get(PT CAP ptwrite))
+
               if (!intel pt validate hw cap(PT CAP ptwrite))
                        return false;
               /* FUPonPTW without PTW doesn't make sense */
@@ -598,7 +599,7 @@ static struct topa *topa alloc(int cpu, gfp t gfp)
         * In case of singe-entry ToPA, always put the self-referencing END
         * link as the 2nd entry in the table
         */
        if (!pt cap get(PT CAP topa multiple entries)) {
        if (!intel pt validate hw cap(PT CAP topa multiple entries)) {
                TOPA ENTRY(topa, 1)->base = topa->phys >> TOPA SHIFT;
                TOPA ENTRY(topa, 1)->end = 1;
@@ -638,7 +639,7 @@ static void topa insert table(struct pt buffer *buf, struct topa *topa)
        topa->offset = last->offset + last->size;
        buf->last = topa;
        if (!pt cap get(PT CAP topa multiple entries))
        if (!intel pt validate hw cap(PT CAP topa multiple entries))
                return;
        BUG ON(last->last != TENTS PER PAGE - 1);
@@ -654,7 +655,7 @@ static void topa insert table(struct pt buffer *buf, struct topa *topa)
static bool topa table full(struct topa *topa)
        /* single-entry ToPA is a special case */
        if (!pt cap get(PT CAP topa multiple entries))
        if (!intel pt validate hw cap(PT CAP topa multiple entries))
```

https://patchwork.kernel.org/patch/10654359/

```
return !!topa->last:
        return topa->last == TENTS PER PAGE - 1:
@@ -690,7 +691,8 @@ static int topa insert pages(struct pt buffer *buf, gfp t gfp)
        TOPA ENTRY(topa, -1)->base = page to phys(p) >> TOPA SHIFT;
        TOPA ENTRY(topa, -1)->size = order;
        if (!buf->snapshot && !pt cap get(PT CAP topa multiple entries)) {
        if (!buf->snapshot &&
            !intel pt validate hw cap(PT CAP topa multiple entries)) {
+
                TOPA ENTRY(topa, -1)->intr = 1;
                TOPA ENTRY(topa, -1)->stop = 1;
@@ -725,7 +727,7 @@ static void pt topa dump(struct pt buffer *buf)
                                 topa->table[i].intr ? 'I' : ' '
                                 topa->table[i].stop ? 'S' : ' ',
                                 *(u64 *)&topa->table[i]);
                        if ((pt cap get(PT CAP topa multiple entries) &&
+
                        if ((intel pt validate hw cap(PT CAP topa multiple entries) &&
                             topa->table[i].stop) ||
                            topa->table[i].end)
                                break;
@@ -828,7 +830,7 @@ static void pt handle status(struct pt *pt)
                 * means we are already losing data; need to let the decoder
                 * know.
                if (!pt cap get(PT CAP topa multiple entries) ||
                if (!intel pt validate hw cap(PT CAP topa multiple entries) |
                    buf->output off == sizes(TOPA ENTRY(buf->cur, buf->cur idx)->size)) {
                        perf aux output flag(&pt->handle,
                                             PERF AUX FLAG TRUNCATED);
@@ -840,7 +842,8 @@ static void pt handle status(struct pt *pt)
         * Also on single-entry ToPA implementations, interrupt will come
         * before the output reaches its output region's boundary.
        if (!pt cap get(PT CAP topa multiple entries) && !buf->snapshot &&
        if (!intel pt validate hw cap(PT CAP topa multiple entries) &&
+
            !buf->snapshot &&
+
            pt buffer region size(buf) - buf->output off <= TOPA PMI MARGIN) {</pre>
                void *head = pt buffer region(buf);
@@ -931,7 +934,7 @@ static int pt buffer reset markers(struct pt buffer *buf,
        /* single entry ToPA is handled by marking all regions STOP=1 INT=1 */
        if (!pt cap get(PT CAP topa multiple entries))
        if (!intel pt validate hw cap(PT CAP topa multiple entries))
                return 0:
        /* clear STOP and INT from current entry */
@@ -1082,7 +1085,7 @@ static int pt buffer init topa(struct pt buffer *buf, unsigned long nr pages,
```

```
pt buffer setup topa index(buf);
        /* link last table to the first one, unless we're double buffering */
        if (pt cap get(PT CAP topa multiple entries)) {
        if (intel pt validate hw cap(PT CAP topa multiple entries)) {
                TOPA ENTRY(buf->last, -1)->base = buf->first->phys >> TOPA SHIFT;
                TOPA ENTRY(buf->last, -1)->end = 1;
@@ -1153,7 +1156,7 @@ static int pt addr filters init(struct perf event *event)
        struct pt filters *filters;
        int node = event->cpu == -1 ? -1 : cpu to node(event->cpu);
        if (!pt cap get(PT CAP num address ranges))
        if (!intel pt validate hw cap(PT CAP num address ranges))
                return 0:
        filters = kzalloc node(sizeof(struct pt filters), GFP KERNEL, node);
@@ -1202,7 +1205,7 @@ static int pt event addr filters validate(struct list head *filters)
                                return -EINVAL;
                if (++range > pt cap get(PT CAP num address ranges))
                if (++range > intel pt validate hw cap(PT CAP num address ranges))
                        return -EOPNOTSUPP;
@@ -1507,12 +1510,12 @@ static init int pt init(void)
        if (ret)
                return ret;
        if (!pt cap get(PT CAP topa output)) {
+
        if (!intel pt validate hw cap(PT CAP topa output)) {
                pr warn("ToPA output is not supported on this CPU\n");
                return -ENODEV;
        }
        if (!pt cap get(PT CAP topa multiple entries))
        if (!intel pt validate hw cap(PT CAP topa multiple entries))
                pt pmu.pmu.capabilities =
                        PERF PMU CAP AUX NO SG | PERF PMU CAP AUX SW DOUBLEBUF;
@@ -1530,7 +1533,7 @@ static init int pt init(void)
        pt pmu.pmu.addr filters sync
                                         = pt event addr filters sync;
        pt pmu.pmu.addr filters validate = pt event addr filters validate;
        pt pmu.pmu.nr addr filters
                pt cap get(PT CAP num address ranges);
+
                intel pt validate hw cap(PT CAP num address ranges);
        ret = perf_pmu_register(&pt_pmu.pmu, "intel_pt", -1);
diff --git a/arch/x86/events/intel/pt.h b/arch/x86/events/intel/pt.h
```

https://patchwork.kernel.org/patch/10654359/

```
index 0050ca1..269e15a 100644
--- a/arch/x86/events/intel/pt.h
+++ b/arch/x86/events/intel/pt.h
@@ -45,30 +45,9 @@ struct topa entry {
        u64
               rsvd4 : 16;
};
-#define PT CPUID LEAVES
-#define PT CPUID REGS NUM
                                4 /* number of regsters (eax, ebx, ecx, edx) */
/* TSC to Core Crystal Clock Ratio */
#define CPUID TSC LEAF
                                0x15
-enum pt capabilities {
        PT CAP max subleaf = 0,
        PT CAP cr3_filtering,
        PT CAP psb cvc,
        PT CAP ip filtering,
        PT CAP mtc,
        PT CAP ptwrite,
        PT CAP power event trace,
        PT CAP topa output,
        PT CAP topa multiple entries,
        PT CAP single range output,
        PT CAP payloads lip,
        PT CAP num address ranges,
        PT CAP mtc periods,
        PT CAP cycle thresholds,
        PT CAP psb periods,
-};
struct pt_pmu {
        struct pmu
                                pmu;
                                caps[PT CPUID REGS NUM * PT CPUID LEAVES];
        u32
diff --git a/arch/x86/include/asm/intel pt.h b/arch/x86/include/asm/intel pt.h
index b523f51..fa4b4fd 100644
--- a/arch/x86/include/asm/intel_pt.h
+++ b/arch/x86/include/asm/intel_pt.h
00 - 2,10 + 2,33 00
#ifndef ASM X86 INTEL PT H
#define ASM X86 INTEL PT H
+#define PT CPUID LEAVES
                                4 /* number of regsters (eax, ebx, ecx, edx) */
+#define PT CPUID REGS NUM
+enum pt capabilities {
        PT CAP max subleaf = 0,
        PT CAP cr3 filtering,
+
        PT CAP psb cyc,
+
        PT_CAP_ip_filtering,
        PT CAP mtc,
```

```
PT CAP ptwrite,
        PT CAP power event trace,
+
        PT_CAP_topa_output,
        PT CAP topa multiple entries,
        PT CAP single range output,
        PT CAP payloads lip,
        PT CAP num address ranges,
        PT CAP mtc periods,
        PT CAP cycle thresholds,
        PT CAP psb periods,
+};
#if defined(CONFIG PERF EVENTS) && defined(CONFIG CPU SUP INTEL)
void cpu emergency stop pt(void);
+extern u32 intel pt validate_hw_cap(enum pt_capabilities cap);
#else
 static inline void cpu emergency stop pt(void) {}
+static inline u32 intel pt validate_hw_cap(enum pt_capabilities cap) { return 0; }
#endif
#endif /* _ASM_X86_INTEL_PT_H */
```

patchwork (http://jk.ozlabs.org/projects/patchwork/) patch tracking system | version v2.1.0 | about patchwork (/about/)