[v13,06/12] KVM: x86: Add Intel PT virtualization work mode

Message 1540368316-12998-7-git-send-

email-luwei.kang@intel.com

State New Headers show

Intel Processor Trace virtualization

Series enabling

Related show

10654365 diff (/patch/10654365/raw/) mbox (/patch/10654365/mbox/) series (/series/34463/mbox/)

Commit Message

Kang, Luwei (/project/kvm/list/?submitter=168537)

Oct. 24, 2018, 8:05 a.m. UTC

From: Chao Peng <chao.p.peng@linux.intel.com>

Intel Processor Trace virtualization can be work in one
 of 2 possible modes:

a. System-Wide mode (default):

When the host configures Intel PT to collect trace packets of the entire system, it can leave the relevant VMX controls clear to allow VMX-specific packets to provide information across VMX transitions.

KVM guest will not aware this feature in this mode and both host and KVM guest trace will output to host buffer.

b. Host-Guest mode:

Host can configure trace-packet generation while in VMX non-root operation for guests and root operation for native executing normally.

Intel PT will be exposed to KVM guest in this mode, and the trace output to respective buffer of host and guest. In this mode, tht status of PT will be saved and disabled before VM-entry and restored after VM-exit if trace a virtual machine.

Comments

Jim Mattson (/project/kvm/list/?submitter=169057)

Oct. 24, 2018, 4:18 p.m. UTC | #1 (/comment/22283507/)

```
On Wed, Oct 24, 2018 at 1:05 AM, Luwei Kang <luwei.kang@intel.com> wrote:
> From: Chao Peng <chao.p.peng@linux.intel.com>
> Intel Processor Trace virtualization can be work in one
> of 2 possible modes:
> a. System-Wide mode (default):
     When the host configures Intel PT to collect trace packets
     of the entire system, it can leave the relevant VMX controls
     clear to allow VMX-specific packets to provide information
     across VMX transitions.
>
     KVM guest will not aware this feature in this mode and both
     host and KVM guest trace will output to host buffer.
> b. Host-Guest mode:
     Host can configure trace-packet generation while in
     VMX non-root operation for guests and root operation
     for native executing normally.
    Intel PT will be exposed to KVM guest in this mode, and
     the trace output to respective buffer of host and guest.
    In this mode, tht status of PT will be saved and disabled
     before VM-entry and restored after VM-exit if trace
     a virtual machine.
> Signed-off-by: Chao Peng <chao.p.peng@linux.intel.com>
> Signed-off-by: Luwei Kang <luwei.kang@intel.com>
> +#define SECONDARY EXEC PT USE GPA
                                                  0x01000000
> +#define VM EXIT CLEAR IA32 RTIT CTL
                                                  0x02000000
> +#define VM ENTRY LOAD IA32 RTIT CTL
                                                  0x00040000
Where are all of these bits documented? I'm looking at the latest SDM,
volume 3 (325384-067US), and none of these bits aredocumented there.
> +
          GUEST IA32 RTIT CTL
                                          = 0 \times 00002814
> +
          GUEST IA32 RTIT CTL HIGH
                                          = 0 \times 00002815
Where is this VMCS field documented?
> +/* Default is SYSTEM mode. */
> +static int read mostly pt mode = PT MODE SYSTEM;
> +module param(pt mode, int, S IRUGO);
As a module parameter, this doesn't allow much flexibility. Is it
possible to make this decision per-VM, using a VM capability that can
be set by userspace? (In that case, it may make sense to have a module
parameter which allows/disallows the per-VM capability.)
```

Kang, Luwei (/project/kvm/list/?submitter=168537)

Oct. 25, 2018, 12:35 a.m. UTC | #2 (/comment/22284099/)

```
> > From: Chao Peng <chao.p.peng@linux.intel.com>
> >
>> Intel Processor Trace virtualization can be work in one of 2 possible
> >
> > a. System-Wide mode (default):
       When the host configures Intel PT to collect trace packets
       of the entire system, it can leave the relevant VMX controls
> >
       clear to allow VMX-specific packets to provide information
> >
       across VMX transitions.
> >
       KVM guest will not aware this feature in this mode and both
> >
       host and KVM guest trace will output to host buffer.
> >
> >
> > b. Host-Guest mode:
       Host can configure trace-packet generation while in
> >
       VMX non-root operation for guests and root operation
> >
       for native executing normally.
> >
> >
       Intel PT will be exposed to KVM guest in this mode, and
       the trace output to respective buffer of host and guest.
> >
       In this mode, tht status of PT will be saved and disabled
> >
       before VM-entry and restored after VM-exit if trace
> >
       a virtual machine.
> >
> >
> > Signed-off-by: Chao Peng <chao.p.peng@linux.intel.com>
> > Signed-off-by: Luwei Kang <luwei.kang@intel.com>
>> ---
> > +#define SECONDARY EXEC PT USE GPA
                                                     0x01000000
> > +#define VM EXIT CLEAR IA32 RTIT CTL
                                                     0x02000000
> > +#define VM ENTRY LOAD IA32 RTIT CTL
                                                     0x00040000
> Where are all of these bits documented? I'm looking at the latest SDM, volume 3 (325384-067US), and none of these bits aredocumented
> there.
This part is in the "Intel® Architecture Instruction Set Extensions and Future Features Programming Reference"
https://software.intel.com/sites/default/files/managed/c5/15/architecture-instruction-set-extensions-programming-reference.pdf
>
> > +
            GUEST IA32 RTIT CTL
                                            = 0 \times 00002814
            GUEST IA32 RTIT CTL HIGH
                                            = 0 \times 00002815
> > +
> Where is this VMCS field documented?
>> +/* Default is SYSTEM mode. */
> > +static int read mostly pt mode = PT MODE SYSTEM;
> > +module param(pt mode, int, S IRUGO);
>
> As a module parameter, this doesn't allow much flexibility. Is it possible to make this decision per-VM, using a VM capability that can be
> by userspace? (In that case, it may make sense to have a module parameter which allows/disallows the per-VM capability.)
```

```
It is a good idea from my point of view, I think it need more discussion and can be implement in next phase if have strong requirement.
>
>
>> +static inline bool cpu has vmx intel pt(void) {
            u64 vmx msr;
> > +
> > +
> > +
            rdmsrl(MSR IA32 VMX MISC, vmx msr);
            return !!(vmx msr & MSR IA32 VMX MISC INTEL PT); }
> > +
> Instead of the rdmsr here, wouldn't it be better to cache the IA32 VMX MISC MSR in vmcs config?
> Nit: throughout this change, the '!!' isn't necessary when casting an integer type to bool.
MSR IA32 VMX MISC is not read frequency and just read once in this patch set during initialization.
Thanks,
Luwei Kang
                                                                                           Oct. 30, 2018, 9:30 a.m. UTC | #3 (/comment/22290859/)
Thomas Gleixner (/project/kvm/list/?submitter=107)
Kang,
On Thu, 25 Oct 2018, Kang, Luwei wrote:
>>> +#define SECONDARY EXEC PT USE GPA
                                                       0x01000000
>>> +#define VM EXIT CLEAR IA32 RTIT CTL
                                                       0x02000000
>>> +#define VM ENTRY LOAD IA32 RTIT CTL
                                                       0x00040000
>> Where are all of these bits documented? I'm looking at the latest SDM, volume 3 (325384-067US), and none of these bits aredocumented
> > there.
> This part is in the " Intel® Architecture Instruction Set Extensions and Future Features Programming Reference"
> https://software.intel.com/sites/default/files/managed/c5/15/architecture-instruction-set-extensions-programming-reference.pdf
Yet another PDF which will change it's location sooner than later. Can you
please stick that into the kernel.org bugzilla and reference the BZ in the
change log, so we have something for posterity?
Thanks,
        tglx
```

Paolo Bonzini (/project/kvm/list/?submitter=2536)

Oct. 30, 2018, 9:49 a.m. UTC | #4 (/comment/22290911/)

On 30/10/2018 10:30, Thomas Gleixner wrote:

- >> This part is in the "Intel® Architecture Instruction Set Extensions and Future Features Programming Reference"
- >> https://software.intel.com/sites/default/files/managed/c5/15/architecture-instruction-set-extensions-programming-reference.pdf

>>

- > Yet another PDF which will change it's location sooner than later. Can you
- > please stick that into the kernel.org bugzilla and reference the BZ in the
- > change log, so we have something for posterity?

Hopefully posterity will be able to read it in the SDM. But I agree it's a good idea to add it in the commit log. Let's also wait for Alexander to clarify what he thinks needs to be done.

Paolo

Kang, Luwei (/project/kvm/list/?submitter=168537)

Oct. 30, 2018, 10:13 a.m. UTC | #5 (/comment/22290947/)

```
>>> This part is in the "Intel® Architecture Instruction Set Extensions and Future Features Programming Reference"
>>> https://software.intel.com/sites/default/files/managed/c5/15/architec
>>> ture-instruction-set-extensions-programming-reference.pdf
> >>
>> Yet another PDF which will change it's location sooner than later. Can
>> you please stick that into the kernel.org bugzilla and reference the
>> BZ in the change log, so we have something for posterity?
>
> Hopefully posterity will be able to read it in the SDM. But I agree it's a good idea to add it in the commit log. Let's also wait for Ale
> to clarify what he thinks needs to be done.
I will create a new bug for this feature in Bugzilla, please help confirm if can like this first (it my first time to create bug in kernel.or
Product: Virtualization
Component: KVM
Severity: normal (option: high, normal, low, enhancement)
Hardware: i386
Kernel Version: 4.19
Summary: Intel Processor Trace enabling in KVM
Description:
Intel Processor Trace (Intel PT) is an extension of Intel Architecture that captures information about software execution using dedicated har
The suite of architecture changes serve to simplify the process of virtualizing Intel PT for use by a guest software. There are two primary e
1. Addition of a new guest IA32 RTIT CTL value field to the VMCS.
 - This serves to speed and simplify the process of disabling trace on VM exit, and restoring it on VM entry.
2. Enabling use of EPT to redirect PT output.
  - This enables the VMM to elect to virtualize the PT output buffer using EPT. In this mode, the CPU will treat PT output addresses as Guest
Intel Processor Trace virtualization can be work in one of 2 possible modes by set new option "pt mode". Default is System-Wide mode.
a. System-Wide mode (default):
   When the host configures Intel PT to collect trace packets of the entire system, it can leave the relevant VMX controls
   clear to allow VMX-specific packets to provide information across VMX transitions.
   KVM guest will not aware this feature in this mode and both host and KVM guest trace will output to host buffer.
b. Host-Guest mode:
   Host can configure trace-packet generation while in VMX non-root operation for guests and root operation
   for native executing normally.
   Intel PT will be exposed to KVM guest in this mode, and the trace output to respective buffer of host and guest.
   In this mode, the status of PT will be saved and disabled before VM-entry and restored after VM-exit if trace a virtual machine.
Attachment: < the PDF file >
Thanks,
Luwei Kang
```

Thomas Gleixner (/project/kvm/list/?submitter=107)

Oct. 30, 2018, 10:23 a.m. UTC | #6 (/comment/22290959/)

```
On Tue, 30 Oct 2018, Kang, Luwei wrote:

> > >> This part is in the "Intel® Architecture Instruction Set Extensions and Future Features Programming Reference"
> > >> https://software.intel.com/sites/default/files/managed/c5/15/architec
> > >> ture-instruction-set-extensions-programming-reference.pdf
> > >>
> > Yet another PDF which will change it's location sooner than later. Can
> > > you please stick that into the kernel.org bugzilla and reference the
> > > BZ in the change log, so we have something for posterity?
> >
> Hopefully posterity will be able to read it in the SDM. But I agree it's a good idea to add it in the commit log. Let's also wait for A
> > to clarify what he thinks needs to be done.
> I will create a new bug for this feature in Bugzilla, please help confirm if can like this first (it my first time to create bug in kernel.

Looks good.
Thanks,

tglx
```

Kang, Luwei (/project/kvm/list/?submitter=168537)

Oct. 31, 2018, 12:36 a.m. UTC | #7 (/comment/22292499/)

```
>>>> This part is in the "Intel® Architecture Instruction Set Extensions and Future Features Programming Reference"
>>> https://software.intel.com/sites/default/files/managed/c5/15/arch
>>> itec ture-instruction-set-extensions-programming-reference.pdf
>>> > Yet another PDF which will change it's location sooner than later.
>>> Can you please stick that into the kernel.org bugzilla and
>>>> reference the BZ in the change log, so we have something for posterity?
> > >
>> > Hopefully posterity will be able to read it in the SDM. But I agree
>>> it's a good idea to add it in the commit log. Let's also wait for Alexander to clarify what he thinks needs to be done.
> >
>> I will create a new bug for this feature in Bugzilla, please help
>> confirm if can like this first (it my first time to create bug in
> > kernel.org :) )
> >
> Looks good.
Have done.
https://bugzilla.kernel.org/show bug.cgi?id=201565
```

Thanks, Luwei Kang

Patch

10654365	diff (/patch/10654365/raw/)	mbox (/patch/10654365/mbox/)	series (/series/34463/mbox/)
----------	-----------------------------	------------------------------	------------------------------

```
diff --git a/arch/x86/include/asm/intel pt.h b/arch/x86/include/asm/intel pt.h
index 634f99b..4727584 100644
--- a/arch/x86/include/asm/intel pt.h
+++ b/arch/x86/include/asm/intel pt.h
@@ -5,6 +5,9 @@
#define PT CPUID LEAVES
#define PT CPUID REGS NUM
                                4 /* number of regsters (eax, ebx, ecx, edx) */
+#define PT MODE SYSTEM
+#define PT MODE HOST GUEST
                                1
enum pt capabilities {
        PT CAP max subleaf = 0,
        PT CAP cr3 filtering,
diff --git a/arch/x86/include/asm/msr-index.h b/arch/x86/include/asm/msr-index.h
index 107818e3..f51579d 100644
--- a/arch/x86/include/asm/msr-index.h
+++ b/arch/x86/include/asm/msr-index.h
@@ -805,6 +805,7 @@
#define VMX BASIC INOUT
                                        0x00400000000000000LLU
 /* MSR IA32 VMX MISC bits */
+#define MSR IA32 VMX MISC INTEL PT
                                                     (1ULL << 14)
#define MSR IA32 VMX MISC VMWRITE SHADOW RO FIELDS (1ULL << 29)
#define MSR IA32 VMX MISC PREEMPTION TIMER SCALE
/* AMD-V MSRs */
diff --git a/arch/x86/include/asm/vmx.h b/arch/x86/include/asm/vmx.h
index ade0f15..b99710c 100644
--- a/arch/x86/include/asm/vmx.h
+++ b/arch/x86/include/asm/vmx.h
@@ -77,7 +77,9 @@
#define SECONDARY EXEC ENCLS EXITING
                                                0x00008000
#define SECONDARY EXEC RDSEED EXITING
                                                 0x00010000
#define SECONDARY EXEC ENABLE PML
                                                 0x00020000
+#define SECONDARY EXEC PT CONCEAL VMX
                                                0x00080000
#define SECONDARY EXEC XSAVES
                                                 0x00100000
+#define SECONDARY EXEC PT USE GPA
                                                 0x01000000
#define SECONDARY_EXEC_TSC_SCALING
                                                 0x02000000
#define PIN BASED EXT INTR MASK
                                                 0x00000001
@@ -98,6 +100,8 @@
#define VM EXIT LOAD IA32 EFER
                                                 0x00200000
#define VM EXIT SAVE VMX PREEMPTION TIMER
                                                 0x00400000
#define VM EXIT CLEAR BNDCFGS
                                                 0x00800000
+#define VM EXIT PT CONCEAL PIP
                                                 0x01000000
+#define VM EXIT CLEAR IA32 RTIT CTL
                                                0x02000000
#define VM EXIT ALWAYSON WITHOUT TRUE MSR
                                                0x00036dff
@@ -109,6 +113,8 @@
```

https://patchwork.kernel.org/patch/10654365/

```
#define VM ENTRY LOAD IA32 PAT
                                                 0x00004000
 #define VM ENTRY LOAD IA32 EFER
                                                 0x00008000
 #define VM ENTRY LOAD BNDCFGS
                                                 0x00010000
+#define VM ENTRY PT CONCEAL PIP
                                                         0x00020000
+#define VM ENTRY LOAD IA32 RTIT CTL
                                                 0x00040000
 #define VM ENTRY ALWAYSON WITHOUT TRUE MSR
                                                 0x000011ff
@@ -240,6 +246,8 @@ enum vmcs field {
        GUEST PDPTR3 HIGH
                                        = 0x00002811,
        GUEST BNDCFGS
                                        = 0x00002812
        GUEST BNDCFGS HIGH
                                        = 0x00002813,
        GUEST IA32 RTIT CTL
                                        = 0x00002814
        GUEST IA32 RTIT CTL HIGH
                                        = 0x00002815
        HOST IA32 PAT
                                        = 0 \times 00002 \times 00
        HOST IA32 PAT HIGH
                                        = 0x00002c01,
        HOST IA32 EFER
                                        = 0x00002c02
diff --git a/arch/x86/kvm/vmx.c b/arch/x86/kvm/vmx.c
index 641a65b..c4c4b76 100644
--- a/arch/x86/kvm/vmx.c
+++ b/arch/x86/kvm/vmx.c
@@ -55,6 +55,7 @@
#include <asm/mmu context.h>
#include <asm/spec-ctrl.h>
 #include <asm/mshyperv.h>
+#include <asm/intel pt.h>
 #include "trace.h"
 #include "pmu.h"
@@ -190,6 +191,10 @@
 static unsigned int ple window max
                                           = KVM VMX DEFAULT PLE WINDOW MAX;
 module param(ple window max, uint, 0444);
+/* Default is SYSTEM mode. */
+static int read mostly pt mode = PT MODE SYSTEM;
+module param(pt mode, int, S IRUGO);
 extern const ulong vmx return;
 extern const ulong vmx early consistency check return;
@@ -1955,6 +1960,20 @@ static bool vmx umip emulated(void)
                SECONDARY EXEC DESC;
+static inline bool cpu_has_vmx_intel_pt(void)
+{
+
        u64 vmx msr;
        rdmsrl(MSR IA32 VMX MISC, vmx msr);
        return !!(vmx msr & MSR IA32 VMX MISC INTEL PT);
+
+}
```

```
+static inline bool cpu has vmx pt use gpa(void)
+{
        return !!(vmcs config.cpu based 2nd exec ctrl &
+
+
                                SECONDARY EXEC PT USE GPA);
+}
 static inline bool report flexpriority(void)
        return flexpriority enabled;
@@ -4580,6 +4599,8 @@ static init int setup vmcs config(struct vmcs config *vmcs conf)
                        SECONDARY EXEC RDRAND EXITING
                        SECONDARY EXEC ENABLE PML
                        SECONDARY EXEC TSC SCALING
                        SECONDARY EXEC PT USE GPA
                        SECONDARY EXEC PT CONCEAL VMX
+
                        SECONDARY EXEC ENABLE VMFUNC
                        SECONDARY EXEC ENCLS EXITING;
                if (adjust vmx controls(min2, opt2,
@@ -4625,7 +4646,8 @@ static init int setup vmcs config(struct vmcs config *vmcs conf)
        min |= VM EXIT HOST ADDR SPACE SIZE;
 #endif
        opt = VM EXIT SAVE IA32 PAT | VM EXIT LOAD IA32 PAT |
                VM EXIT CLEAR BNDCFGS;
                VM EXIT CLEAR BNDCFGS | VM EXIT PT CONCEAL PIP
+
                VM EXIT CLEAR IA32 RTIT CTL;
+
        if (adjust vmx controls(min, opt, MSR_IA32_VMX_EXIT_CTLS,
                                & vmexit control) < 0)
                return -EIO;
   -4644,11 +4666,20 @@ static init int setup vmcs config(struct vmcs config *vmcs conf)
                pin based exec control &= ~PIN BASED POSTED INTR;
        min = VM ENTRY_LOAD_DEBUG_CONTROLS;
        opt = VM ENTRY LOAD IA32 PAT | VM ENTRY LOAD BNDCFGS;
        opt = VM ENTRY LOAD IA32 PAT | VM ENTRY LOAD BNDCFGS
+
                VM ENTRY PT CONCEAL PIP | VM ENTRY LOAD IA32 RTIT CTL;
        if (adjust vmx controls(min, opt, MSR IA32 VMX ENTRY CTLS,
                                & vmentry control) < 0)
                return -EIO;
        if (!( cpu based 2nd exec control & SECONDARY EXEC PT USE GPA) ||
                !( vmexit control & VM EXIT CLEAR IA32 RTIT CTL) ||
                !( vmentry control & VM ENTRY LOAD IA32 RTIT CTL)) {
                cpu based 2nd exec control &= ~SECONDARY EXEC PT USE GPA;
                vmexit control &= ~VM EXIT CLEAR IA32 RTIT CTL;
                vmentry control &= ~VM ENTRY LOAD IA32 RTIT CTL;
+
+
        rdmsr(MSR_IA32_VMX_BASIC, vmx_msr_low, vmx_msr_high);
        /* IA-32 SDM Vol 3B: VMCS size is never greater than 4kB. */
```

https://patchwork.kernel.org/patch/10654365/

```
@@ -6433,6 +6464,28 @@ static u32 vmx exec control(struct vcpu vmx *vmx)
        return exec control;
+static u32 vmx vmexit control(struct vcpu vmx *vmx)
+{
        u32 vmexit control = vmcs config.vmexit ctrl;
        if (pt mode == PT MODE SYSTEM)
+
                vmexit control &= ~(VM_EXIT_CLEAR_IA32_RTIT_CTL
                                    VM EXIT PT CONCEAL PIP);
        return vmexit control;
+
+}
+static u32 vmx vmentry control(struct vcpu vmx *vmx)
+{
+
        u32 vmentry control = vmcs config.vmentry ctrl;
        if (pt mode == PT MODE SYSTEM)
+
                vmentry control &= ~(VM ENTRY PT CONCEAL PIP
                                     VM ENTRY LOAD IA32 RTIT CTL);
+
        return vmentry control;
+}
 static bool vmx rdrand supported(void)
        return vmcs config.cpu based 2nd exec ctrl &
@@ -6567,6 +6620,10 @@ static void vmx compute secondary exec control(struct vcpu vmx *vmx)
+
        if (pt mode == PT MODE SYSTEM)
                exec control &= ~(SECONDARY EXEC PT USE GPA
                                  SECONDARY_EXEC_PT_CONCEAL_VMX);
+
        vmx->secondary exec control = exec control;
@@ -6672,10 +6729,10 @@ static void vmx vcpu setup(struct vcpu vmx *vmx)
        vmx->arch capabilities = kvm get arch capabilities();
        vm exit controls init(vmx, vmcs config.vmexit ctrl);
        vm_exit_controls_init(vmx, vmx_vmexit_control(vmx));
        /* 22.2.1, 20.8.1 */
        vm_entry_controls_init(vmx, vmcs_config.vmentry_ctrl);
+
        vm_entry_controls_init(vmx, vmx_vmentry_control(vmx));
```

```
vmx->vcpu.arch.cr0_guest_owned_bits = X86_CR0_TS;
vmcs_writel(CR0_GUEST_HOST_MASK, ~X86_CR0_TS);

@@ -8018,6 +8075,9 @@ static __init int hardware_setup(void)

kvm_mce_cap_supported |= MCG_LMCE_P;

+ if (!enable_ept || !cpu_has_vmx_intel_pt() || !cpu_has_vmx_pt_use_gpa())
+ pt_mode = PT_MODE_SYSTEM;

return alloc_kvm_area();

out:
```

patchwork (http://jk.ozlabs.org/projects/patchwork/) patch tracking system | version v2.1.0 | about patchwork (/about/)