[v13,11/12] KVM: x86: Set intercept for Intel PT MSRs

read/write

10654373

diff (/patch/10654373/raw/)

mbox (/patch/10654373/mbox/)

series (/series/34463/mbox/)

Message ID 1540368316-12998-12-git-send-email-luwei.kang@intel.com

State New Headers show

Series Intel Processor Trace virtualization enabling

Related show

Commit Message

Kang, Luwei (/project/kvm/list/?submitter=168537)

1 file changed, 23 insertions(+)

Oct. 24, 2018, 8:05 a.m. UTC

From: Chao Peng <chao.p.peng@linux.intel.com>

To save performance overhead, disable intercept Intel PT MSRs read/write when Intel PT is enabled in guest.
MSR_IA32_RTIT_CTL is an exception that will always be intercepted.

Patch

10654373

diff (/patch/10654373/raw/)

mbox (/patch/10654373/mbox/)

series (/series/34463/mbox/)

```
diff --git a/arch/x86/kvm/vmx.c b/arch/x86/kvm/vmx.c
index a568d49..ed247dd 100644
--- a/arch/x86/kvm/vmx.c
+++ b/arch/x86/kvm/vmx.c
@@ -1333,6 +1333,7 @@ static bool nested vmx is page fault vmexit(struct vmcs12 *vmcs12,
static void vmx update msr bitmap(struct kvm vcpu *vcpu);
static void always inline vmx disable intercept for msr(unsigned long *msr bitmap,
                                                          u32 msr, int type);
+static void pt set intercept for msr(struct vcpu vmx *vmx, bool flag);
static DEFINE PER CPU(struct vmcs *, vmxarea);
static DEFINE PER CPU(struct vmcs *, current vmcs);
@@ -4558,6 +4559,7 @@ static int vmx set msr(struct kvm vcpu *vcpu, struct msr data *msr info)
                        vmx rtit ctl check(vcpu, data))
                        return 1;
                vmcs write64(GUEST IA32 RTIT CTL, data);
                pt set intercept for msr(vmx, !(data & RTIT CTL TRACEEN));
                vmx->pt desc.guest.ctl = data;
                break:
        case MSR IA32 RTIT STATUS:
@@ -6414,6 +6416,27 @@ static void vmx update msr bitmap(struct kvm vcpu)
        vmx->msr bitmap mode = mode;
}
+static void pt_set_intercept_for_msr(struct vcpu vmx *vmx, bool flag)
+{
        unsigned long *msr bitmap = vmx->vmcs01.msr bitmap;
        u32 i;
        vmx set intercept for msr(msr bitmap, MSR IA32 RTIT STATUS,
+
                                                        MSR TYPE RW, flag);
        vmx set intercept for msr(msr bitmap, MSR IA32 RTIT OUTPUT BASE,
                                                        MSR TYPE RW, flag);
+
        vmx set intercept for msr(msr bitmap, MSR IA32 RTIT OUTPUT MASK,
+
                                                        MSR TYPE RW, flag);
        vmx set intercept for msr(msr bitmap, MSR IA32 RTIT CR3 MATCH,
+
                                                        MSR TYPE RW, flag);
+
+
        for (i = 0; i < vmx->pt desc.addr range; i++) {
                vmx set intercept for msr(msr bitmap,
+
                        MSR IA32 RTIT ADDR0 A + i * 2, MSR TYPE RW, flag);
+
                vmx set intercept for msr(msr bitmap,
                        MSR IA32 RTIT ADDR0_B + i * 2, MSR_TYPE_RW, flag);
+
+}
static bool vmx get enable apicv(struct kvm vcpu *vcpu)
        return enable apicv;
```

patchwork (http://jk.ozlabs.org/projects/patchwork/) patch tracking system | version v2.1.0 | about patchwork (/about/)