ID

[v13,03/12] perf/x86/intel/pt: Introduce intel_pt_validate_cap()

Message 1540368316-12998-4-git-send-

email-luwei.kang@intel.com

State New Headers show

Intel Processor Trace virtualization

Series enabling

Related show

10654361 diff (/patch/10654361/raw/)

mbox (/patch/10654361/mbox/)

series (/series/34463/mbox/)

Commit Message

Kang, Luwei (/project/kvm/list/?submitter=168537)

Oct. 24, 2018, 8:05 a.m. UTC

intel_pt_validate_hw_cap() validates whether a given PT capability is supported by the hardware. It checks the PT capability array which reflects the capabilities of the hardware on which the code is executed.

For setting up PT for KVM guests this is not correct as the capability array for the guest can be different from the host array.

Provide a new function to check against a given capability array.

Patch

10654361 diff (/patch/10654361/raw/) mbox (/patch/10654361/mbox/) series (/series/34463/mbox/)

```
diff --git a/arch/x86/events/intel/pt.c b/arch/x86/events/intel/pt.c
index 309bb1d..53e481a 100644
--- a/arch/x86/events/intel/pt.c
+++ b/arch/x86/events/intel/pt.c
@@ -75,14 +75,20 @@
        PT CAP(psb periods,
                                        1, CPUID EBX, 0xffff0000),
};
-u32 intel pt validate hw cap(enum pt capabilities cap)
+u32 intel pt validate cap(u32 *caps, enum pt capabilities capability)
        struct pt cap desc *cd = &pt caps[cap];
        u32 c = pt pmu.caps[cd->leaf * PT CPUID REGS NUM + cd->reg];
        struct pt cap desc *cd = &pt caps[capability];
        u32 c = caps[cd->leaf * PT CPUID REGS NUM + cd->reg];
        unsigned int shift = ffs(cd->mask);
        return (c & cd->mask) >> shift;
+EXPORT SYMBOL GPL(intel pt validate cap);
+u32 intel pt validate hw cap(enum pt capabilities cap)
+{
        return intel pt validate cap(pt pmu.caps, cap);
+
+}
EXPORT SYMBOL GPL(intel pt validate hw cap);
static ssize t pt cap show(struct device *cdev,
diff --git a/arch/x86/include/asm/intel_pt.h b/arch/x86/include/asm/intel_pt.h
index fa4b4fd..00f4afb 100644
--- a/arch/x86/include/asm/intel pt.h
+++ b/arch/x86/include/asm/intel pt.h
@@ -26,9 +26,11 @@ enum pt capabilities {
#if defined(CONFIG PERF EVENTS) && defined(CONFIG CPU SUP INTEL)
void cpu emergency stop pt(void);
extern u32 intel pt validate hw cap(enum pt capabilities cap);
+extern u32 intel pt validate cap(u32 *caps, enum pt capabilities cap);
#else
static inline void cpu emergency stop pt(void) {}
static inline u32 intel pt validate hw cap(enum pt capabilities cap) { return 0; }
+static inline u32 intel pt validate cap(u32 *caps, enum pt capabilities capability) { return 0; }
#endif
#endif /* ASM X86 INTEL PT H */
```

patchwork (http://jk.ozlabs.org/projects/patchwork/) patch tracking system | version v2.1.0 | about patchwork (/about/)