[v13,09/12] KVM: x86: Introduce a function to initialize the PT

configuration

10654377

diff (/patch/10654377/raw/)

mbox (/patch/10654377/mbox/)

series (/series/34463/mbox/)

Message ID 1540368316-12998-10-git-send-email-luwei.kang@intel.com

State New Headers show

Series Intel Processor Trace virtualization enabling

Related show

Commit Message

Kang, Luwei (/project/kvm/list/?submitter=168537)

Oct. 24, 2018, 8:05 a.m. UTC

Initialize the Intel PT configuration when cpuid update. Include cpuid inforamtion, rtit_ctl bit mask and the number of address ranges.

```
Signed-off-by: Luwei Kang <luwei.kang@intel.com>
```

--

Patch

10654377

diff (/patch/10654377/raw/)

mbox (/patch/10654377/mbox/)

series (/series/34463/mbox/)

```
diff --git a/arch/x86/kvm/vmx.c b/arch/x86/kvm/vmx.c
index d8480a6..2697618 100644
--- a/arch/x86/kvm/vmx.c
+++ b/arch/x86/kvm/vmx.c
@@ -11921,6 +11921,75 @@ static void nested vmx entry exit ctls update(struct kvm vcpu *vcpu)
+static void update intel pt cfg(struct kvm vcpu *vcpu)
+{
        struct vcpu vmx *vmx = to vmx(vcpu);
+
        struct kvm cpuid entry2 *best = NULL;
        int i:
+
+
        for (i = 0; i < PT CPUID LEAVES; i++) {
+
                best = kvm find cpuid entry(vcpu, 0x14, i);
+
+
                if (!best)
                        return;
                vmx->pt desc.caps[CPUID EAX + i*PT CPUID REGS NUM] = best->eax;
+
                vmx->pt desc.caps[CPUID EBX + i*PT CPUID REGS NUM] = best->ebx;
+
                vmx->pt desc.caps[CPUID ECX + i*PT CPUID REGS NUM] = best->ecx;
                vmx->pt desc.caps[CPUID EDX + i*PT CPUID REGS NUM] = best->edx;
+
+
+
        /* Get the number of configurable Address Ranges for filtering */
+
        vmx->pt desc.addr range = intel pt validate cap(vmx->pt desc.caps,
+
                                                 PT CAP num address ranges);
+
+
        /* Initialize and clear the no dependency bits */
+
        vmx->pt desc.ctl bitmask = ~(RTIT CTL TRACEEN | RTIT CTL OS
+
+
                        RTIT CTL USR | RTIT CTL TSC EN | RTIT CTL DISRETC);
+
         * If CPUID.(EAX=14H,ECX=0):EBX[0]=1 CR3Filter can be set otherwise
+
         * will inject an #GP
+
        if (intel pt validate cap(vmx->pt desc.caps, PT CAP cr3 filtering))
+
                vmx->pt desc.ctl bitmask &= ~RTIT CTL CR3EN;
+
+
+
         * If CPUID.(EAX=14H,ECX=0):EBX[1]=1 CYCEn, CycThresh and
+
         * PSBFreq can be set
+
        if (intel pt validate cap(vmx->pt desc.caps, PT CAP psb cyc))
                vmx->pt desc.ctl bitmask &= ~(RTIT CTL CYCLEACC
                                RTIT CTL CYC THRESH | RTIT CTL PSB FREQ);
+
+
+
         * If CPUID.(EAX=14H,ECX=0):EBX[3]=1 MTCEn BranchEn and
         * MTCFreq can be set
```

```
+
        if (intel pt validate cap(vmx->pt desc.caps, PT CAP mtc))
                vmx->pt desc.ctl bitmask &= ~(RTIT CTL MTC EN
+
                                RTIT CTL BRANCH EN | RTIT CTL MTC RANGE);
+
        /* If CPUID.(EAX=14H,ECX=0):EBX[4]=1 FUPonPTW and PTWEn can be set */
+
        if (intel pt validate cap(vmx->pt desc.caps, PT CAP ptwrite))
+
+
                vmx->pt desc.ctl bitmask &= ~(RTIT CTL FUP ON PTW
+
                                                         RTIT CTL PTW EN);
+
        /* If CPUID.(EAX=14H,ECX=0):EBX[5]=1 PwrEvEn can be set */
        if (intel pt validate cap(vmx->pt desc.caps, PT CAP power event trace))
+
                vmx->pt desc.ctl bitmask &= ~RTIT CTL PWR EVT EN;
+
        /* If CPUID.(EAX=14H,ECX=0):ECX[0]=1 ToPA can be set */
        if (intel pt validate cap(vmx->pt desc.caps, PT CAP topa output))
+
                vmx->pt desc.ctl bitmask &= ~RTIT CTL TOPA;
+
+
        /* If CPUID.(EAX=14H,ECX=0):ECX[3]=1 FabircEn can be set */
       if (intel pt validate cap(vmx->pt desc.caps, PT CAP output subsys))
+
                vmx->pt desc.ctl bitmask &= ~RTIT CTL FABRIC EN;
+
        /* unmask address range configure area */
+
        for (i = 0; i < vmx->pt desc.addr range; i++)
+
                vmx->pt desc.ctl bitmask &= \sim(0xf << (32 + i * 4));
+
+}
static void vmx cpuid update(struct kvm vcpu *vcpu)
        struct vcpu vmx *vmx = to vmx(vcpu);
@@ -11941,6 +12010,10 @@ static void vmx cpuid update(struct kvm vcpu *vcpu)
                nested vmx cr fixed1 bits update(vcpu);
                nested vmx entry exit ctls update(vcpu);
+
        if (boot cpu has(X86 FEATURE INTEL PT) &&
                        guest_cpuid_has(vcpu, X86_FEATURE INTEL PT))
+
                update intel pt cfg(vcpu);
+
static void vmx set supported cpuid(u32 func, struct kvm cpuid entry2 *entry)
```

patchwork (http://jk.ozlabs.org/projects/patchwork/) patch tracking system | version v2.1.0 | about patchwork (/about/)