[v13,10/12] KVM: x86: Implement Intel PT MSRs read/write

emulation

10654371

diff (/patch/10654371/raw/)

mbox (/patch/10654371/mbox/)

series (/series/34463/mbox/)

Message ID 1540368316-12998-11-git-send-email-luwei.kang@intel.com

State New Headers show

Series Intel Processor Trace virtualization enabling

Related show

Commit Message

Kang, Luwei (/project/kvm/list/?submitter=168537)

Oct. 24, 2018, 8:05 a.m. UTC

```
From: Chao Peng <chao.p.peng@linux.intel.com>
```

```
This patch implement Intel Processor Trace MSRs read/write emulation.

Intel PT MSRs read/write need to be emulated when Intel PT
```

MSRs is intercepted in guest and during live migration.

```
Signed-off-by: Chao Peng <chao.p.peng@linux.intel.com>
Signed-off-by: Luwei Kang <luwei.kang@intel.com>
```

Patch

10654371 diff (/patch/10654371/raw/)

mbox (/patch/10654371/mbox/)

series (/series/34463/mbox/)

```
diff --git a/arch/x86/include/asm/intel pt.h b/arch/x86/include/asm/intel pt.h
index eabbdbc..a1c2080 100644
--- a/arch/x86/include/asm/intel pt.h
+++ b/arch/x86/include/asm/intel pt.h
00 - 10,6 + 10,14 00
#define RTIT ADDR RANGE
                                        4
+#define MSR IA32 RTIT STATUS MASK (~(RTIT STATUS FILTEREN | \
                RTIT STATUS CONTEXTEN | RTIT STATUS TRIGGEREN | \
                RTIT STATUS ERROR | RTIT STATUS STOPPED | \
                RTIT STATUS BYTECNT))
+
+#define MSR IA32 RTIT OUTPUT BASE MASK \
                (~((1UL << cpuid guery maxphyaddr(vcpu)) - 1) | 0x7f)
enum pt capabilities {
        PT CAP max subleaf = 0,
        PT CAP cr3 filtering,
diff --git a/arch/x86/kvm/vmx.c b/arch/x86/kvm/vmx.c
index 2697618..a568d49 100644
--- a/arch/x86/kvm/vmx.c
+++ b/arch/x86/kvm/vmx.c
@@ -3350,6 +3350,79 @@ static void vmx set interrupt shadow(struct kvm vcpu *vcpu, int mask)
                vmcs write32(GUEST INTERRUPTIBILITY INFO, interruptibility);
}
+static int vmx rtit ctl check(struct kvm vcpu *vcpu, u64 data)
+{
        struct vcpu vmx *vmx = to vmx(vcpu);
+
        unsigned long value;
+
+
         * Any MSR write that attempts to change bits marked reserved will
+
         * case a #GP fault.
+
        if (data & vmx->pt desc.ctl bitmask)
+
                return 1;
+
+
         * Any attempt to modify IA32 RTIT CTL while TraceEn is set will
+
         * result in a #GP unless the same write also clears TraceEn.
+
        if ((vmx->pt desc.guest.ctl & RTIT CTL TRACEEN) &&
                ((vmx->pt desc.guest.ctl ^ data) & ~RTIT CTL TRACEEN))
                return 1;
+
         * WRMSR to IA32_RTIT_CTL that sets TraceEn but clears this bit
+
         * and FabricEn would cause #GP, if
```

```
* CPUID.(EAX=14H, ECX=0):ECX.SNGLRGNOUT[bit 2] = 0
+
+
        if ((data & RTIT CTL TRACEEN) && !(data & RTIT CTL TOPA) &&
                !(data & RTIT CTL FABRIC EN) &&
+
                !intel pt validate cap(vmx->pt desc.caps,
+
+
                                         PT CAP single range output))
+
                return 1;
+
        /*
+
         * MTCFreq, CycThresh and PSBFreq encodings check, any MSR write that
+
         * utilize encodings marked reserved will casue a #GP fault.
+
+
        value = intel pt validate cap(vmx->pt desc.caps, PT CAP mtc periods);
+
        if (intel pt validate cap(vmx->pt desc.caps, PT CAP mtc) &&
+
                        !test bit((data & RTIT CTL MTC RANGE) >>
+
                        RTIT CTL MTC RANGE OFFSET, &value))
+
                return 1;
+
+
        value = intel pt validate cap(vmx->pt desc.caps,
+
                                                 PT CAP cycle thresholds);
        if (intel pt validate cap(vmx->pt desc.caps, PT CAP psb cyc) &&
+
                        !test bit((data & RTIT CTL CYC THRESH) >>
+
                        RTIT CTL CYC THRESH OFFSET, &value))
+
+
                return 1;
        value = intel pt validate cap(vmx->pt desc.caps, PT CAP psb periods);
+
+
        if (intel pt validate cap(vmx->pt desc.caps, PT CAP psb cyc) &&
                        !test bit((data & RTIT CTL PSB FREQ) >>
+
                        RTIT CTL PSB FREQ OFFSET, &value))
+
                return 1;
+
+
+
         * If ADDRx CFG is reserved or the encodings is >2 will
+
         * cause a #GP fault.
+
         */
        value = (data & RTIT CTL ADDR0) >> RTIT CTL ADDR0 OFFSET;
+
        if ((value && (vmx->pt desc.addr range < 1)) || (value > 2))
+
                return 1;
        value = (data & RTIT CTL ADDR1) >> RTIT CTL ADDR1 OFFSET;
+
        if ((value && (vmx->pt desc.addr range < 2)) || (value > 2))
+
+
                return 1;
        value = (data & RTIT CTL ADDR2) >> RTIT CTL ADDR2 OFFSET;
+
        if ((value && (vmx->pt desc.addr range < 3)) || (value > 2))
+
                return 1;
+
        value = (data & RTIT CTL ADDR3) >> RTIT CTL ADDR3 OFFSET;
        if ((value && (vmx->pt desc.addr range < 4)) || (value > 2))
+
                return 1:
+
+
        return 0;
+}
+
+
 static void skip emulated instruction(struct kvm vcpu *vcpu)
```

https://patchwork.kernel.org/patch/10654371/

```
unsigned long rip:
@@ -4186,6 +4259,7 @@ static int vmx_get_msr(struct kvm_vcpu *vcpu, struct msr data *msr info)
        struct vcpu vmx *vmx = to vmx(vcpu);
        struct shared msr entry *msr;
        u32 index:
        switch (msr info->index) {
 #ifdef CONFIG X86 64
@@ -4250,6 +4324,52 @@ static int vmx get msr(struct kvm vcpu *vcpu, struct msr data *msr info)
                        return 1;
                msr info->data = vcpu->arch.ia32 xss;
                break;
        case MSR IA32 RTIT CTL:
+
+
                if (pt mode != PT MODE HOST GUEST)
+
                        return 1;
                msr info->data = vmx->pt desc.guest.ctl;
                break;
        case MSR IA32 RTIT STATUS:
+
                if (pt mode != PT MODE HOST GUEST)
+
                        return 1;
                msr info->data = vmx->pt desc.guest.status;
+
                break;
        case MSR IA32 RTIT CR3 MATCH:
+
                if ((pt mode != PT MODE HOST GUEST) ||
+
+
                        !intel pt validate cap(vmx->pt desc.caps,
                                                 PT CAP cr3 filtering))
                        return 1;
                msr info->data = vmx->pt desc.guest.cr3 match;
                break;
        case MSR IA32 RTIT OUTPUT BASE:
+
                if ((pt mode != PT MODE HOST GUEST) ||
+
+
                        (!intel pt validate cap(vmx->pt desc.caps,
+
                                         PT CAP topa output) &&
                          !intel pt validate cap(vmx->pt desc.caps,
                                         PT CAP single range output)))
+
                        return 1;
                msr info->data = vmx->pt desc.guest.output base;
                break;
+
        case MSR IA32 RTIT OUTPUT MASK:
                if ((pt mode != PT MODE HOST GUEST) ||
+
                        (!intel pt validate cap(vmx->pt desc.caps,
                                         PT CAP topa output) &&
+
                          !intel pt validate_cap(vmx->pt_desc.caps,
                                         PT CAP single range output)))
                        return 1;
                msr info->data = vmx->pt desc.guest.output mask;
                break:
+
        case MSR_IA32_RTIT_ADDR0_A ... MSR_IA32_RTIT_ADDR3_B:
                index = msr info->index - MSR IA32 RTIT ADDR0 A;
```

```
if ((pt mode != PT MODE HOST GUEST) ||
                        (index >= 2 * intel pt validate cap(vmx->pt desc.caps,
+
                                         PT CAP num address ranges)))
+
                        return 1:
                if (index % 2)
                        msr info->data = vmx->pt desc.guest.addr b[index / 2];
+
                else
+
                        msr info->data = vmx->pt desc.guest.addr a[index / 2];
+
                break:
        case MSR TSC AUX:
                if (!msr info->host initiated &&
                    !guest cpuid has(vcpu, X86 FEATURE RDTSCP))
   -4281,6 +4401,7 @@ static int vmx set msr(struct kvm vcpu *vcpu, struct msr data *msr info)
        int ret = 0:
        u32 msr index = msr info->index;
        u64 data = msr info->data;
        u32 index;
+
        switch (msr index) {
        case MSR EFER:
@@ -4432,6 +4553,61 @@ static int vmx set msr(struct kvm vcpu *vcpu, struct msr data *msr info)
                else
                        clear atomic switch msr(vmx, MSR IA32 XSS);
                break;
        case MSR IA32 RTIT CTL:
+
                if ((pt mode != PT MODE HOST GUEST) ||
+
+
                        vmx rtit ctl check(vcpu, data))
                        return 1;
                vmcs write64(GUEST IA32 RTIT CTL, data);
                vmx->pt desc.guest.ctl = data;
+
                break;
+
        case MSR IA32 RTIT STATUS:
+
                if ((pt mode != PT MODE HOST GUEST) ||
+
+
                        (vmx->pt desc.guest.ctl & RTIT CTL TRACEEN) ||
+
                        (data & MSR IA32 RTIT STATUS MASK))
                        return 1;
                vmx->pt desc.guest.status = data;
+
                break;
+
        case MSR IA32 RTIT CR3 MATCH:
                if ((pt mode != PT MODE HOST GUEST) |
+
+
                        (vmx->pt desc.guest.ctl & RTIT CTL TRACEEN) ||
                        !intel pt validate cap(vmx->pt desc.caps,
                                                 PT CAP cr3 filtering))
                        return 1;
+
                vmx->pt desc.guest.cr3 match = data;
                break;
+
        case MSR IA32 RTIT OUTPUT BASE:
+
                if ((pt mode != PT MODE HOST GUEST) ||
                        (vmx->pt_desc.guest.ctl & RTIT_CTL_TRACEEN) ||
+
+
                        (!intel pt validate cap(vmx->pt desc.caps,
                                         PT CAP topa output) &&
```

```
!intel pt validate cap(vmx->pt desc.caps,
                                        PT CAP single range output)) ||
+
                        (data & MSR IA32 RTIT OUTPUT BASE MASK))
+
                        return 1:
                vmx->pt desc.guest.output base = data;
                break;
+
        case MSR IA32 RTIT OUTPUT MASK:
+
                if ((pt mode != PT MODE HOST GUEST) ||
+
+
                        (vmx->pt desc.guest.ctl & RTIT CTL TRACEEN) ||
                        (!intel pt validate cap(vmx->pt desc.caps,
                                        PT CAP topa output) &&
                         !intel pt validate cap(vmx->pt desc.caps,
                                        PT CAP single range output)))
+
                        return 1:
                vmx->pt desc.guest.output mask = data;
                break;
        case MSR IA32 RTIT ADDR0 A ... MSR IA32 RTIT ADDR3 B:
+
+
                index = msr info->index - MSR IA32 RTIT ADDR0 A;
                if ((pt mode != PT MODE HOST GUEST) ||
                        (vmx->pt desc.guest.ctl & RTIT CTL TRACEEN) ||
+
                        (index >= 2 * intel pt validate cap(vmx->pt desc.caps,
                                        PT CAP num address ranges)))
                        return 1;
+
                if (index % 2)
                        vmx->pt desc.guest.addr b[index / 2] = data;
+
                else
                        vmx->pt desc.guest.addr a[index / 2] = data;
+
+
                break;
        case MSR TSC AUX:
                if (!msr info->host initiated &&
                    !guest cpuid has(vcpu, X86 FEATURE RDTSCP))
diff --git a/arch/x86/kvm/x86.c b/arch/x86/kvm/x86.c
index 66d66d7..603c92a 100644
--- a/arch/x86/kvm/x86.c
+++ b/arch/x86/kvm/x86.c
@@ -69,6 +69,7 @@
 #include <asm/irq remapping.h>
 #include <asm/mshyperv.h>
 #include <asm/hypervisor.h>
+#include <asm/intel pt.h>
 #define CREATE TRACE POINTS
 #include "trace.h"
@@ -1121,7 +1122,13 @@ bool kvm rdpmc(struct kvm vcpu *vcpu)
#endif
        MSR IA32 TSC, MSR IA32 CR PAT, MSR VM HSAVE PA,
        MSR IA32 FEATURE CONTROL, MSR IA32 BNDCFGS, MSR TSC AUX,
        MSR IA32 SPEC CTRL, MSR IA32 ARCH CAPABILITIES
        MSR IA32 SPEC CTRL, MSR IA32 ARCH CAPABILITIES,
        MSR IA32 RTIT CTL, MSR_IA32_RTIT_STATUS, MSR_IA32_RTIT_CR3_MATCH,
+
        MSR IA32 RTIT OUTPUT BASE, MSR IA32 RTIT OUTPUT MASK,
```

```
MSR IA32 RTIT ADDRO A, MSR IA32 RTIT ADDRO B,
+
        MSR IA32 RTIT ADDR1 A, MSR IA32 RTIT ADDR1 B,
        MSR IA32 RTIT ADDR2 A, MSR IA32 RTIT ADDR2 B,
        MSR IA32 RTIT ADDR3 A, MSR IA32 RTIT ADDR3 B,
+
 };
 static unsigned num msrs to save;
@@ -4842,6 +4849,30 @@ static void kvm init msr list(void)
                        if (!kvm x86 ops->rdtscp supported())
                                continue;
                        break;
                case MSR IA32 RTIT CTL:
                case MSR IA32 RTIT STATUS:
                        if (!kvm x86 ops->pt supported())
                                continue;
                        break;
                case MSR IA32 RTIT CR3 MATCH:
                        if (!kvm x86 ops->pt supported() ||
                            !intel pt validate hw cap(PT CAP cr3 filtering))
                                continue:
                        break;
                case MSR IA32 RTIT OUTPUT BASE:
                case MSR IA32 RTIT OUTPUT MASK:
                        if (!kvm x86 ops->pt supported() ||
                                (!intel pt validate hw cap(PT CAP topa output) &&
                                 !intel pt validate hw_cap(PT_CAP_single_range_output)))
                                continue;
                        break;
                case MSR IA32 RTIT ADDRO A ... MSR IA32 RTIT ADDR3 B: {
                        if (!kvm x86 ops->pt supported() ||
                                msrs to save[i] - MSR IA32 RTIT ADDR0 A >=
                                intel pt validate hw cap(PT CAP num address ranges) * 2)
                                continue;
+
                        break;
+
                default:
                        break;
```

patchwork (http://jk.ozlabs.org/projects/patchwork/) patch tracking system | version v2.1.0 | about patchwork (/about/)