[v13,05/12] perf/x86/intel/pt: add new capability for Intel PT

Message 1540368316-12998-6-git-send-

email-luwei.kang@intel.com

State New Headers show

Intel Processor Trace virtualization

Series enabling

Related show

10654363 diff (/patch/10654363/raw/)

mbox (/patch/10654363/mbox/)

series (/series/34463/mbox/)

Commit Message

Kang, Luwei (/project/kvm/list/?submitter=168537)

Oct. 24, 2018, 8:05 a.m. UTC

```
This adds support for "output to Trace Transport subsystem" capability of Intel PT. It means that PT can output its trace to an MMIO address range rather than system memory buffer.

Acked-by: Song Liu <songliubraving@fb.com>
Signed-off-by: Luwei Kang <luwei.kang@intel.com>
---
arch/x86/events/intel/pt.c | 1 +
arch/x86/include/asm/intel_pt.h | 1 +
2 files changed, 2 insertions(+)
```

Comments

Thomas Gleixner (/project/kvm/list/?submitter=107)

Oct. 30, 2018, 9:57 a.m. UTC | #1 (/comment/22290925/)

```
On Wed, 24 Oct 2018, Luwei Kang wrote:
> This adds support for "output to Trace Transport subsystem"
> capability of Intel PT. It means that PT can output its
> trace to an MMIO address range rather than system memory buffer.
>
> Acked-by: Song Liu <songliubraving@fb.com>
> Signed-off-by: Luwei Kang <luwei.kang@intel.com>
For patches 1-5:
Reviewed-by: Thomas Gleixner <tglx@linutronix.de>
```

Patch

10654363 diff (/patch/10654363/raw/) mbox (/patch/10654363/mbox/) series (/series/34463/mbox/)

```
diff --git a/arch/x86/events/intel/pt.c b/arch/x86/events/intel/pt.c
index 53e481a..9597ea6 100644
--- a/arch/x86/events/intel/pt.c
+++ b/arch/x86/events/intel/pt.c
@@ -68,6 +68,7 @@
       PT CAP(topa output,
                                       0, CPUID ECX, BIT(0)),
       PT CAP(topa multiple entries,
                                       0, CPUID ECX, BIT(1)),
       PT CAP(single range output,
                                       0, CPUID ECX, BIT(2)),
       PT CAP(output subsys,
                                       0, CPUID ECX, BIT(3)),
       PT CAP(payloads lip,
                                       0, CPUID ECX, BIT(31)),
       PT CAP(num address ranges,
                                       1, CPUID EAX, 0x3),
       PT CAP(mtc periods,
                                       1, CPUID EAX, 0xffff0000),
diff --git a/arch/x86/include/asm/intel pt.h b/arch/x86/include/asm/intel pt.h
index 00f4afb..634f99b 100644
--- a/arch/x86/include/asm/intel_pt.h
+++ b/arch/x86/include/asm/intel_pt.h
@@ -16,6 +16,7 @@ enum pt capabilities {
       PT CAP topa output,
       PT CAP topa multiple entries,
       PT CAP single range output,
       PT CAP output subsys,
       PT CAP payloads lip,
       PT CAP num address ranges,
       PT CAP mtc periods,
```

patchwork (http://jk.ozlabs.org/projects/patchwork/) patch tracking system | version v2.1.0 | about patchwork (/about/)