## [v13,01/12] perf/x86/intel/pt: Move Intel PT MSRs bit defines to

global header

10654357

diff (/patch/10654357/raw/)

mbox (/patch/10654357/mbox/)

series (/series/34463/mbox/)

1540368316-12998-2-git-send-email-luwei.kang@intel.com Message ID

State New **Headers** show

Series Intel Processor Trace virtualization enabling

Related show

## **Commit Message**

Kang, Luwei (/project/kvm/list/?submitter=168537)

Oct. 24, 2018, 8:05 a.m. UTC

From: Chao Peng <chao.p.peng@linux.intel.com>

The Intel Processor Trace (PT) MSR bit defines are in a private header. The upcoming support for PT virtualization requires these defines to be accessible from KVM code.

Move them to the global MSR header file.

```
Reviewed-by: Thomas Gleixner <tglx@linutronix.de>
Signed-off-by: Chao Peng <chao.p.peng@linux.intel.com>
Signed-off-by: Luwei Kang <luwei.kang@intel.com>
arch/x86/events/intel/pt.h
```

2 files changed, 33 insertions(+), 37 deletions(-)

## Patch

10654357 diff (/patch/10654357/raw/)

mbox (/patch/10654357/mbox/)

series (/series/34463/mbox/)

```
diff --git a/arch/x86/events/intel/pt.h b/arch/x86/events/intel/pt.h
index 0eb41d0..0050ca1 100644
--- a/arch/x86/events/intel/pt.h
+++ b/arch/x86/events/intel/pt.h
00 - 20,43 + 20,6 00
#define INTEL PT H
- * PT MSR bit definitions
- */
-#define RTIT_CTL_TRACEEN
                                         BIT(0)
-#define RTIT CTL CYCLEACC
                                         BIT(1)
-#define RTIT CTL OS
                                         BIT(2)
-#define RTIT CTL USR
                                         BIT(3)
-#define RTIT CTL PWR EVT EN
                                         BIT(4)
-#define RTIT CTL FUP ON PTW
                                         BIT(5)
-#define RTIT CTL CR3EN
                                         BIT(7)
-#define RTIT CTL TOPA
                                         BIT(8)
-#define RTIT CTL MTC EN
                                                 BIT(9)
-#define RTIT CTL TSC EN
                                                 BIT(10)
-#define RTIT CTL DISRETC
                                         BIT(11)
-#define RTIT CTL PTW EN
                                                 BIT(12)
-#define RTIT CTL BRANCH EN
                                         BIT(13)
-#define RTIT CTL MTC RANGE OFFSET
                                         14
-#define RTIT CTL MTC RANGE
                                         (0x0full << RTIT CTL MTC RANGE OFFSET)
-#define RTIT CTL CYC THRESH OFFSET
-#define RTIT CTL CYC THRESH
                                         (0x0full << RTIT CTL CYC THRESH OFFSET)
-#define RTIT CTL PSB FREO OFFSET
                                         24
-#define RTIT CTL PSB FREO
                                                 (0x0full << RTIT CTL PSB FREO OFFSET)
-#define RTIT_CTL_ADDR0_OFFSET
                                         32
-#define RTIT CTL ADDR0
                                         (0x0full << RTIT CTL ADDR0 OFFSET)
-#define RTIT CTL ADDR1 OFFSET
-#define RTIT CTL ADDR1
                                         (0x0full << RTIT CTL ADDR1 OFFSET)
-#define RTIT CTL ADDR2 OFFSET
-#define RTIT CTL ADDR2
                                         (0x0full << RTIT CTL ADDR2 OFFSET)
-#define RTIT CTL ADDR3 OFFSET
-#define RTIT CTL ADDR3
                                         (0x0full << RTIT CTL ADDR3 OFFSET)
-#define RTIT STATUS FILTEREN
                                         BIT(0)
-#define RTIT STATUS CONTEXTEN
                                         BIT(1)
-#define RTIT STATUS TRIGGEREN
                                         BIT(2)
-#define RTIT STATUS BUFFOVF
                                         BIT(3)
-#define RTIT STATUS ERROR
                                         BIT(4)
-#define RTIT STATUS STOPPED
                                         BIT(5)
   Single-entry ToPA: when this close to region boundary, switch
  * buffers to avoid losing data.
diff --git a/arch/x86/include/asm/msr-index.h b/arch/x86/include/asm/msr-index.h
index 4731f0c..d3a9eb9 100644
```

```
--- a/arch/x86/include/asm/msr-index.h
+++ b/arch/x86/include/asm/msr-index.h
@@ -120,7 +120,40 @@
#define MSR PEBS LD LAT_THRESHOLD
                                         0x000003f6
 #define MSR IA32 RTIT CTL
                                         0x00000570
+#define RTIT CTL TRACEEN
                                         BIT(0)
+#define RTIT CTL CYCLEACC
                                         BIT(1)
+#define RTIT CTL OS
                                         BIT(2)
+#define RTIT CTL USR
                                         BIT(3)
+#define RTIT CTL PWR EVT EN
                                         BIT(4)
+#define RTIT CTL FUP ON PTW
                                         BIT(5)
+#define RTIT CTL CR3EN
                                         BIT(7)
+#define RTIT CTL TOPA
                                         BIT(8)
+#define RTIT CTL MTC EN
                                                 BIT(9)
+#define RTIT CTL TSC EN
                                                 BIT(10)
+#define RTIT CTL DISRETC
                                         BIT(11)
+#define RTIT CTL PTW EN
                                                 BIT(12)
+#define RTIT CTL BRANCH EN
                                         BIT(13)
+#define RTIT CTL MTC RANGE OFFSET
+#define RTIT CTL MTC RANGE
                                         (0x0full << RTIT CTL MTC RANGE OFFSET)
+#define RTIT CTL CYC THRESH OFFSET
+#define RTIT CTL CYC THRESH
                                         (0x0full << RTIT CTL CYC THRESH OFFSET)
+#define RTIT CTL PSB FREO OFFSET
+#define RTIT CTL PSB FREO
                                         (0x0full << RTIT CTL PSB FREQ OFFSET)
+#define RTIT CTL ADDR0 OFFSET
+#define RTIT CTL ADDR0
                                         (0x0full << RTIT CTL ADDR0 OFFSET)
+#define RTIT CTL ADDR1 OFFSET
+#define RTIT CTL ADDR1
                                         (0x0full << RTIT CTL ADDR1 OFFSET)
+#define RTIT CTL ADDR2 OFFSET
+#define RTIT CTL ADDR2
                                         (0x0full << RTIT CTL ADDR2 OFFSET)
+#define RTIT CTL ADDR3 OFFSET
+#define RTIT CTL ADDR3
                                         (0x0full << RTIT CTL ADDR3 OFFSET)
#define MSR IA32 RTIT STATUS
                                         0x00000571
+#define RTIT STATUS FILTEREN
                                         BIT(0)
+#define RTIT STATUS CONTEXTEN
                                         BIT(1)
+#define RTIT STATUS TRIGGEREN
                                         BIT(2)
+#define RTIT STATUS BUFFOVF
                                         BIT(3)
+#define RTIT STATUS ERROR
                                         BIT(4)
+#define RTIT STATUS STOPPED
                                         BIT(5)
 #define MSR IA32 RTIT ADDR0 A
                                         0x00000580
 #define MSR IA32 RTIT ADDR0 B
                                         0x00000581
 #define MSR IA32 RTIT ADDR1 A
                                         0x00000582
```

patchwork (http://jk.ozlabs.org/projects/patchwork/) patch tracking system | version v2.1.0 | about patchwork (/about/)