## [v4,2/2] i386: Add support to get/set/migrate Intel Processor

Trace feature

diff (/patch/881308/raw/)

mbox (/patch/881308/mbox/)

series (/series/31863/mbox/)

Message ID 1520182116-16485-2-git-send-email-luwei.kang@intel.com

State New Headers show

Series Untitled series #31863

Related show

## **Commit Message**

Kang, Luwei (/project/qemu-devel/list/?submitter=69591)

March 4, 2018, 4:48 p.m.

```
Add Intel Processor Trace related definition. It also add corresponding part to kvm_get/set_msr and vmstate.

Signed-off-by: Chao Peng <chao n peng@linux intel com>
```

Signed-off-by: Chao Peng <chao.p.peng@linux.intel.com>
Signed-off-by: Luwei Kang <luwei.kang@intel.com>

targe

3 files changed, 111 insertions(+)

Patch

diff (/patch/881308/raw/)

mbox (/patch/881308/mbox/)

series (/series/31863/mbox/)

1/5

```
diff --git a/target/i386/cpu.h b/target/i386/cpu.h
index f5b9ecb..5457d3b 100644
--- a/target/i386/cpu.h
+++ b/target/i386/cpu.h
@@ -415,6 +415,21 @@ typedef enum X86Seg {
 #define MSR MC0 ADDR
                                          0x402
 #define MSR MC0 MISC
                                          0x403
+#define MSR IA32 RTIT OUTPUT BASE
                                          0x560
+#define MSR IA32 RTIT OUTPUT MASK
                                          0x561
+#define MSR IA32 RTIT CTL
                                          0x570
+#define MSR IA32 RTIT STATUS
                                          0x571
+#define MSR IA32 RTIT CR3 MATCH
                                          0x572
+#define MSR IA32 RTIT ADDR0 A
                                          0x580
+#define MSR IA32 RTIT ADDR0 B
                                          0x581
+#define MSR IA32 RTIT ADDR1 A
                                          0x582
+#define MSR IA32 RTIT ADDR1 B
                                          0x583
+#define MSR IA32 RTIT ADDR2 A
                                          0x584
+#define MSR IA32 RTIT ADDR2 B
                                          0x585
+#define MSR IA32 RTIT ADDR3 A
                                          0x586
+#define MSR IA32 RTIT ADDR3 B
                                          0x587
+#define MAX RTIT ADDRS
 #define MSR EFER
                                          0xc0000080
 #define MSR EFER SCE (1 << 0)
@@ -1154,6 +1169,13 @@ typedef struct CPUX86State {
     uint64 t msr hv stimer config[HV STIMER COUNT];
     uint64 t msr hv stimer count[HV STIMER COUNT];
     uint64 t msr rtit ctrl;
+
     uint64 t msr rtit status;
+
     uint64 t msr rtit output base;
+
     uint64 t msr rtit output mask;
+
     uint64 t msr rtit cr3 match;
     uint64 t msr rtit addrs[MAX RTIT ADDRS];
+
+
     /* exception/interrupt handling */
     int error code;
     int exception is int;
diff --git a/target/i386/kvm.c b/target/i386/kvm.c
index f9f4cd1..097c953 100644
--- a/target/i386/kvm.c
+++ b/target/i386/kvm.c
@@ -1811,6 +1811,25 @@ static int kvm_put_msrs(X86CPU *cpu, int level)
                 kvm msr entry add(cpu, MSR MTRRphysMask(i), mask);
         if (env->features[FEAT_7_0_EBX] & CPUID_7_0_EBX_INTEL_PT) {
+
             int addr num = kvm arch get supported cpuid(kvm state,
```

```
0x14, 1, R EAX) & 0x7;
+
             kvm_msr_entry_add(cpu, MSR_IA32_RTIT_CTL,
+
                             env->msr rtit ctrl);
             kvm msr entry add(cpu, MSR IA32 RTIT STATUS,
                             env->msr rtit status);
             kvm msr entry add(cpu, MSR IA32 RTIT OUTPUT BASE,
                             env->msr rtit output base);
             kvm msr entry add(cpu, MSR IA32 RTIT OUTPUT MASK,
                             env->msr rtit output mask);
             kvm msr entry add(cpu, MSR IA32 RTIT CR3 MATCH,
                             env->msr rtit_cr3_match);
             for (i = 0; i < addr num; i++) {
                 kvm msr entry add(cpu, MSR IA32 RTIT ADDR0 A + i,
                             env->msr rtit addrs[i]);
+
         /* Note: MSR IA32 FEATURE CONTROL is written separately, see
                  kvm put msr feature control. */
@@ -2124,6 +2143,20 @@ static int kvm get msrs(X86CPU *cpu)
     if (env->features[FEAT 7 0 EBX] & CPUID 7 0 EBX INTEL PT) {
+
         int addr num =
+
+
             kvm arch get supported cpuid(kvm state, 0x14, 1, R EAX) & 0x7;
         kvm msr entry add(cpu, MSR IA32 RTIT CTL, 0);
         kvm msr entry add(cpu, MSR IA32 RTIT STATUS, 0);
         kvm msr entry add(cpu, MSR IA32 RTIT OUTPUT BASE, 0);
         kvm msr entry add(cpu, MSR IA32 RTIT OUTPUT MASK, 0);
         kvm msr entry add(cpu, MSR IA32 RTIT CR3 MATCH, 0);
+
         for (i = 0; i < addr num; i++) {
             kvm msr entry add(cpu, MSR IA32 RTIT ADDR0 A + i, 0);
+
+
+
     ret = kvm vcpu ioctl(CPU(cpu), KVM GET MSRS, cpu->kvm msr buf);
     if (ret < 0) {
         return ret;
@@ -2364,6 +2397,24 @@ static int kvm_get_msrs(X86CPU *cpu)
         case MSR IA32 SPEC CTRL:
             env->spec ctrl = msrs[i].data;
             break;
         case MSR IA32 RTIT CTL:
             env->msr_rtit_ctrl = msrs[i].data;
             break:
         case MSR IA32 RTIT STATUS:
+
             env->msr_rtit_status = msrs[i].data;
             break;
```

patchwork.ozlabs.org/patch/881308/

3/5

```
case MSR IA32 RTIT OUTPUT BASE:
             env->msr rtit output base = msrs[i].data;
+
             break:
+
         case MSR IA32 RTIT OUTPUT MASK:
+
             env->msr rtit output mask = msrs[i].data;
             break;
+
         case MSR IA32 RTIT CR3 MATCH:
             env->msr rtit cr3 match = msrs[i].data;
+
             break;
         case MSR IA32 RTIT ADDR0 A ... MSR IA32 RTIT ADDR3 B:
+
+
             env->msr rtit addrs[index - MSR IA32 RTIT ADDR0 A] = msrs[i].data;
+
             break;
diff --git a/target/i386/machine.c b/target/i386/machine.c
index 361c05a..c05fe6f 100644
--- a/target/i386/machine.c
+++ b/target/i386/machine.c
@@ -837,6 +837,43 @@ static const VMStateDescription vmstate spec ctrl = {
 };
+static bool intel pt enable needed(void *opaque)
+{
     X86CPU *cpu = opaque;
+
     CPUX86State *env = &cpu->env;
+
     int i;
+
+
     if (env->msr rtit ctrl || env->msr rtit status ||
+
         env->msr rtit output base || env->msr rtit output mask ||
+
         env->msr rtit cr3 match) {
+
+
         return true;
+
+
     for (i = 0; i < MAX RTIT ADDRS; i++) {
+
         if (env->msr rtit addrs[i]) {
+
             return true;
+
+
+
+
     return false;
+
+}
+static const VMStateDescription vmstate msr intel pt = {
     .name = "cpu/intel_pt",
     .version id = 1,
     .minimum version id = 1,
     .needed = intel_pt_enable_needed,
     .fields = (VMStateField[]) {
+
         VMSTATE UINT64(env.msr rtit ctrl, X86CPU),
```

```
VMSTATE UINT64(env.msr rtit status, X86CPU),
         VMSTATE_UINT64(env.msr_rtit_output_base, X86CPU),
+
         VMSTATE_UINT64(env.msr_rtit_output_mask, X86CPU),
+
         VMSTATE UINT64(env.msr rtit cr3 match, X86CPU),
         VMSTATE UINT64 ARRAY(env.msr rtit addrs, X86CPU, MAX RTIT ADDRS),
         VMSTATE END OF LIST()
+
+};
VMStateDescription vmstate x86 cpu = {
     .name = "cpu",
     .version id = 12,
00 - 957,6 + 994,7 00 VMStateDescription vmstate x86 cpu = {
#endif
         &vmstate spec ctrl,
         &vmstate mcg ext ctl,
         &vmstate msr intel pt,
         NULL
};
```

patchwork (http://jk.ozlabs.org/projects/patchwork/) patch tracking system | version 2.0.2.alpha-0 | about patchwork (/about/)