ID

[v4,1/2] i386: Add Intel Processor Trace feature support

Message 1520182116-16485-1-git-send-email-

luwei.kang@intel.com

State New Headers show

[v4,1/2] i386: Add Intel Processor Trace feature

Series support

Related show

diff (/patch/881307/raw/)

mbox (/patch/881307/mbox/)

series (/series/31864/mbox/)

March 4, 2018, 4:48 p.m.

Commit Message

```
Kang, Luwei (/project/gemu-devel/list/?submitter=69591)
From: Chao Peng <chao.p.peng@linux.intel.com>
Expose Intel Processor Trace feature to guest.
To make Intel PT live migration safe and get same CPUID information
with same CPU model on diffrent host. CPUID[14] is constant in this
patch. Intel PT use EPT is first supported in IceLake, the CPUID[14]
get on this machine as default value. Intel PT would be disabled
if any machine don't support this minial feature list.
Signed-off-by: Chao Peng <chao.p.peng@linux.intel.com>
Signed-off-by: Luwei Kang <luwei.kang@intel.com>
From V3:
 - fix some typo;
 - add some comments and safty check.
 target/i386/cpu.c
                   target/i386/cpu.h
                   1 +
 target/i386/kvm.c | 23 +++++++++++++
```

Comments

patchwork.ozlabs.org/patch/881307/

3 files changed, 100 insertions(+), 2 deletions(-)

1/12

Eduardo Habkost (/project/qemu-devel/list/?submitter=195)

March 9, 2018, 7:10 p.m. | #1 (/comment/1872631/)

```
On Mon, Mar 05, 2018 at 12:48:35AM +0800, Luwei Kang wrote:
> From: Chao Peng <chao.p.peng@linux.intel.com>
> Expose Intel Processor Trace feature to guest.
> To make Intel PT live migration safe and get same CPUID information
> with same CPU model on diffrent host. CPUID[14] is constant in this
> patch. Intel PT use EPT is first supported in IceLake, the CPUID[14]
> get on this machine as default value. Intel PT would be disabled
> if any machine don't support this minial feature list.
> Signed-off-by: Chao Peng <chao.p.peng@linux.intel.com>
> Signed-off-by: Luwei Kang <luwei.kang@intel.com>
> ---
> From V3:
> - fix some typo;
> - add some comments and safty check.
> ---
 target/i386/cpu.c
                      target/i386/cpu.h
                      1 +
> target/i386/kvm.c | 23 ++++++++++++++
> 3 files changed, 100 insertions(+), 2 deletions(-)
> diff --git a/target/i386/cpu.c b/target/i386/cpu.c
> index b5e431e..24e1693 100644
> --- a/target/i386/cpu.c
> +++ b/target/i386/cpu.c
> @@ -173,7 +173,32 @@
> #define L2 ITLB 4K ASSOC
> #define L2 ITLB 4K ENTRIES
>
> +/* CPUID Leaf 0x14 constants: */
> +#define INTEL PT MAX SUBLEAF
                                   0x1
> +/*
     bit[00]: IA32 RTIT CTL.CR3 filter can be set to 1 and IA32 RTIT CR3 MATCH
              MSR can be accessed;
> + * bit[01]: Support Configurable PSB and Cycle-Accurate Mode;
     bit[02]: Support IP Filtering, TraceStop filtering, and preservation
              of Intel PT MSRs across warm reset;
> + * bit[03]: Support MTC timing packet and suppression of COFI-based packets;
> + */
> +#define INTEL PT MINIMAL EBX
                                   0xf
Thanks! I didn't expect a detailed description of each bit. I
thought that just adding macros for each bit instead of
hardcoding 0xf would be enough.
```

But after reading the docs, I understand it could be difficult to

```
choose a macro name for something like "support of IP Filtering,
TraceStop filtering, and preservation of Intel PT MSRs across
warm reset", so this description looks like the best we can do.
:)
I only see a problem below:
> +/*
      bit[00]: Tracing can be enabled with IA32 RTIT CTL.ToPA = 1 and
               IA32 RTIT OUTPUT BASE and IA32 RTIT OUTPUT MASK PTRS MSRs can be
> + *
               accessed;
      bit[01]: ToPA tables can hold any number of output entries, up to the
               maximum allowed by the MaskOrTableOffset field of
               IA32 RTIT OUTPUT MASK PTRS;
> + *
> + * bit[02]: Support Single-Range Output scheme;
> + */
> +#define INTEL PT MINIMAL ECX
                                    0x7
> +#define INTEL PT ADDR RANGES NUM 0x2 /* Number of configurable address ranges */
> +#define INTEL PT ADDR RANGES NUM MASK 0x3
> +#define INTEL PT MTC BITMAP
                                     (0x0249 << 16) /* Support ART(0,3,6,9) */
> +#define INTEL PT CYCLE BITMAP
                                     0x1fff
                                                    /* Support 0,2^(0~11) */
> +#define INTEL PT PSB BITMAP
                                     (0x003f << 16) /* Support 2K,4K,8K,16K,32K,64K */
> static void x86 cpu vendor words2str(char *dst, uint32 t vendor1,
                                         uint32 t vendor2, uint32 t vendor3)
[\ldots]
> @@ -4083,6 +4129,34 @@ static int x86 cpu filter features(X86CPU *cpu)
       }
>
       if ((env->features[FEAT 7 0 EBX] & CPUID 7 0 EBX INTEL PT) &&
> +
           kvm enabled()) {
> +
           KVMState *s = CPU(cpu)->kvm state;
> +
           uint32 t eax 0 = kvm arch get supported cpuid(s, 0x14, 0, R EAX);
> +
           uint32 t ebx 0 = kvm arch get supported cpuid(s, 0x14, 0, R EBX);
> +
           uint32 t ecx 0 = kvm arch get supported cpuid(s, 0x14, 0, R ECX);
> +
           uint32 t eax 1 = kvm arch get supported cpuid(s, 0x14, 1, R EAX);
> +
> +
           uint32 t ebx 1 = kvm arch get supported cpuid(s, 0x14, 1, R EBX);
> +
> +
           if (!eax 0 ||
              ((ebx 0 & INTEL PT MINIMAL EBX) != INTEL PT MINIMAL EBX) |
> +
              ((ecx 0 & INTEL PT MINIMAL ECX) != INTEL PT MINIMAL ECX) | |
> +
              ((eax 1 & INTEL PT MTC BITMAP) != INTEL PT MTC BITMAP) ||
> +
              ((eax 1 & INTEL PT ADDR RANGES NUM MASK) <
> +
                                              INTEL PT ADDR RANGES_NUM) ||
> +
> +
              ((ebx 1 & (INTEL PT PSB BITMAP | INTEL PT CYCLE BITMAP)) !=
> +
                   (INTEL PT PSB BITMAP | INTEL PT CYCLE BITMAP))) {
I still don't see a check to ensure the host has bit 31 on ecx 0
set to 0, as I mentioned when reviewing v3.
```

set to 0, as I mentioned when reviewing v3.

The rest of the patch looks good.

Kang, Luwei (/project/qemu-devel/list/?submitter=69591)

March 12, 2018, 9:07 a.m. | #2 (/comment/1873254/)

```
> > +
             if (!eax 0 ||
> > +
                ((ebx 0 & INTEL PT MINIMAL EBX) != INTEL PT MINIMAL EBX)
> > +
                ((ecx 0 & INTEL PT MINIMAL ECX) != INTEL PT MINIMAL ECX)
> > +
                ((eax 1 & INTEL PT MTC BITMAP) != INTEL PT MTC BITMAP) ||
> > +
                ((eax 1 & INTEL PT ADDR RANGES NUM MASK) <
> > +
                                                INTEL PT ADDR RANGES NUM) | |
> > +
> > +
                ((ebx 1 & (INTEL PT PSB BITMAP | INTEL PT CYCLE BITMAP)) !=
                     (INTEL PT PSB BITMAP | INTEL PT CYCLE BITMAP))) {
> > +
> I still don't see a check to ensure the host has bit 31 on ecx 0 set to 0, as I mentioned when reviewing v3.
Hi Eduardo,
    Thanks for the code review. I don't quite understand here why bit31 must same with host (meaning we must reject a host
where ecx 0 \& (1 << 31) is set).
   Do you mean PT must be disabled in guest when host bit31 is set?
   Bit 31: If 1, generated packets which contain IP payloads have LIP values, which include the CS base component.
   I can't find any special on this bit. Could you help clarify?
Thanks,
Luwei Kang
>
> The rest of the patch looks good.
> > +
                  * Processor Trace capabilities aren't configurable, so if the
> > +
                  * host can't emulate the capabilities we report on
> > +
> > +
                  * cpu x86 cpuid(), intel-pt can't be enabled on the current host.
                  */
> > +
                 env->features[FEAT 7 0 EBX] &= ~CPUID 7 0 EBX INTEL PT;
> > +
                 cpu->filtered features[FEAT 7 0 EBX] |= CPUID 7 0 EBX INTEL PT;
> > +
                 rv = 1;
> > +
            }
> > +
         }
> > +
> > +
> >
         return rv;
> > }
> >
> [...]
> --
> Eduardo
```

Eduardo Habkost (/project/gemu-devel/list/?submitter=195)

March 12, 2018, 4:45 p.m. | #3 (/comment/1873667/)

6/12

```
On Mon, Mar 12, 2018 at 09:07:41AM +0000, Kang, Luwei wrote:
> > > +
> > > +
               if (!eax 0 ||
                  ((ebx_0 & INTEL_PT_MINIMAL_EBX) != INTEL_PT_MINIMAL_EBX) |
> > > +
                  ((ecx 0 & INTEL PT MINIMAL ECX) != INTEL PT MINIMAL ECX) |
> > > +
                  ((eax 1 & INTEL PT MTC BITMAP) != INTEL PT MTC BITMAP) ||
> > > +
                  ((eax 1 & INTEL PT ADDR RANGES NUM MASK) <
> > > +
> > > +
                                                  INTEL PT ADDR RANGES NUM) ||
                  ((ebx 1 & (INTEL PT PSB BITMAP | INTEL PT CYCLE BITMAP)) !=
> > > +
                       (INTEL PT PSB BITMAP | INTEL PT CYCLE BITMAP))) {
> > > +
> >
>> I still don't see a check to ensure the host has bit 31 on ecx 0 set to 0, as I mentioned when reviewing v3.
> Hi Eduardo,
      Thanks for the code review. I don't quite understand here why bit31 must same with host (meaning we must reject a host
> where ecx 0 & (1 << 31) is set).
If the guest sees the bit set to 0, it will expect IP payloads
with RIP values, but the host CPU will generate IP payloads with
LIP values. I assume KVM won't do RIP<->LIP translation on the
packets generated by the host before the guest sees them, will
it?
      Do you mean PT must be disabled in guest when host bit31 is set?
>
      Bit 31: If 1, generated packets which contain IP payloads have LIP values, which include the CS base component.
>
      I can't find any special on this bit. Could you help clarify?
As far as I understand, this bit is special because KVM can't
emulate a value that's different from the host.
```

Kang, Luwei (/project/gemu-devel/list/?submitter=69591)

March 13, 2018, 11:16 a.m. | #4 (/comment/1874193/)

```
if (!eax 0 ||
> > > +
                    ((ebx 0 & INTEL PT MINIMAL EBX) != INTEL PT MINIMAL EBX) |
>>>>+
                    ((ecx 0 & INTEL PT MINIMAL ECX) != INTEL PT MINIMAL ECX) |
 > > > +
                    ((eax 1 & INTEL PT MTC BITMAP) != INTEL PT MTC BITMAP) ||
>>>>+
                    ((eax 1 & INTEL PT ADDR RANGES NUM MASK) <
>>>>+
                                                    INTEL PT ADDR RANGES NUM) ||
> > > +
                    ((ebx 1 & (INTEL PT PSB BITMAP | INTEL PT CYCLE BITMAP)) !=
> > > +
                         (INTEL PT PSB BITMAP | INTEL PT CYCLE BITMAP))) {
>>>>+
> > >
>> > I still don't see a check to ensure the host has bit 31 on ecx 0 set to 0, as I mentioned when reviewing v3.
> >
> > Hi Eduardo,
        Thanks for the code review. I don't quite understand here why
>> bit31 must same with host (meaning we must reject a host where ecx 0 & (1 << 31) is set).
> If the guest sees the bit set to 0, it will expect IP payloads with RIP values, but the host CPU will generate IP payloads with LIP values.
> I assume KVM won't do RIP<->LIP translation on the packets generated by the host before the guest sees them, will it?
Fully understand. Will make a separate patch on this.
Thanks,
Luwei Kang
>
>
        Do you mean PT must be disabled in guest when host bit31 is set?
> >
        Bit 31: If 1, generated packets which contain IP payloads have LIP values, which include the CS base component.
> >
        I can't find any special on this bit. Could you help clarify?
> >
> As far as I understand, this bit is special because KVM can't emulate a value that's different from the host.
> --
> Eduardo
```

Patch

diff (/patch/881307/raw/) mbox (/patch/881307/mbox/) series (/series/31864/mbox/)

```
diff --git a/target/i386/cpu.c b/target/i386/cpu.c
index b5e431e..24e1693 100644
--- a/target/i386/cpu.c
+++ b/target/i386/cpu.c
@@ -173,7 +173,32 @@
#define L2 ITLB 4K ASSOC
#define L2 ITLB 4K ENTRIES
                              512
+/* CPUID Leaf 0x14 constants: */
+#define INTEL PT MAX SUBLEAF
                                  0x1
+/*
+ * bit[00]: IA32 RTIT CTL.CR3 filter can be set to 1 and IA32 RTIT CR3 MATCH
             MSR can be accessed;
+ * bit[01]: Support Configurable PSB and Cycle-Accurate Mode;
+ * bit[02]: Support IP Filtering, TraceStop filtering, and preservation
             of Intel PT MSRs across warm reset;
+ * bit[03]: Support MTC timing packet and suppression of COFI-based packets;
+ */
+#define INTEL PT MINIMAL EBX
                                  0xf
+/*
+ * bit[00]: Tracing can be enabled with IA32 RTIT CTL.ToPA = 1 and
             IA32 RTIT OUTPUT BASE and IA32 RTIT OUTPUT MASK PTRS MSRs can be
+ *
             accessed;
+ * bit[01]: ToPA tables can hold any number of output entries, up to the
             maximum allowed by the MaskOrTableOffset field of
             IA32 RTIT OUTPUT MASK PTRS;
+ * bit[02]: Support Single-Range Output scheme;
+ */
+#define INTEL PT MINIMAL ECX
                                  0x7
+#define INTEL PT ADDR RANGES NUM 0x2 /* Number of configurable address ranges */
+#define INTEL PT ADDR RANGES NUM MASK 0x3
+#define INTEL PT MTC BITMAP
                                  (0x0249 << 16) /* Support ART(0,3,6,9) */
                                                 /* Support 0,2^(0~11) */
+#define INTEL PT CYCLE BITMAP
                                  0x1fff
+#define INTEL PT PSB BITMAP
                                  (0x003f << 16) /* Support 2K,4K,8K,16K,32K,64K */
static void x86 cpu vendor words2str(char *dst, uint32 t vendor1,
                                      uint32 t vendor2, uint32 t vendor3)
@@ -428,7 +453,7 @@ static FeatureWordInfo feature word info[FEATURE WORDS] = {
             NULL, NULL, "mpx", NULL,
             "avx512f", "avx512dq", "rdseed", "adx",
             "smap", "avx512ifma", "pcommit", "clflushopt",
             "clwb", NULL, "avx512pf", "avx512er",
             "clwb", "intel-pt", "avx512pf", "avx512er",
             "avx512cd", "sha-ni", "avx512bw", "avx512vl",
         .cpuid eax = 7,
@@ -3453,6 +3478,27 @@ void cpu x86 cpuid(CPUX86State *env, uint32 t index, uint32 t count,
         break;
```

```
case 0x14: {
+
+
         /* Intel Processor Trace Enumeration */
         *eax = 0:
+
         *ebx = 0:
+
         *ecx = 0:
+
+
         *edx = 0:
+
         if (!(env->features[FEAT 7 0 EBX] & CPUID 7 0 EBX INTEL PT) ||
             !kvm enabled()) {
+
             break:
+
         }
+
         if (count == 0) {
+
             *eax = INTEL PT MAX SUBLEAF;
             *ebx = INTEL PT MINIMAL EBX;
             *ecx = INTEL PT MINIMAL ECX;
         } else if (count == 1) {
+
+
             *eax = INTEL PT MTC BITMAP | INTEL PT ADDR RANGES NUM;
+
             *ebx = INTEL PT PSB BITMAP | INTEL PT CYCLE BITMAP;
+
         break;
+
+
     case 0x40000000:
          * CPUID code in kvm arch init vcpu() ignores stuff
   -4083,6 +4129,34 @@ static int x86 cpu filter features(X86CPU *cpu)
     if ((env->features[FEAT 7 0 EBX] & CPUID 7 0 EBX INTEL PT) &&
+
         kvm enabled()) {
+
         KVMState *s = CPU(cpu)->kvm state;
+
         uint32 t eax 0 = kvm arch get supported cpuid(s, 0x14, 0, R EAX);
+
         uint32 t ebx 0 = kvm arch get supported cpuid(s, 0x14, 0, R EBX);
         uint32 t ecx 0 = kvm arch get supported cpuid(s, 0x14, 0, R ECX);
+
         uint32 t eax 1 = kvm arch get supported cpuid(s, 0x14, 1, R EAX);
         uint32 t ebx 1 = kvm arch get supported cpuid(s, 0x14, 1, R EBX);
+
+
+
         if (!eax 0 ||
            ((ebx 0 & INTEL PT MINIMAL EBX) != INTEL PT MINIMAL EBX)
+
            ((ecx 0 & INTEL PT MINIMAL ECX) != INTEL PT MINIMAL ECX)
+
            ((eax 1 & INTEL PT MTC BITMAP) != INTEL PT MTC BITMAP) |
            ((eax 1 & INTEL PT ADDR RANGES NUM MASK) <
+
                                             INTEL PT ADDR RANGES NUM) ||
            ((ebx 1 & (INTEL PT PSB BITMAP | INTEL PT CYCLE BITMAP)) !=
                 (INTEL PT PSB BITMAP | INTEL PT CYCLE BITMAP))) {
              * Processor Trace capabilities aren't configurable, so if the
              * host can't emulate the capabilities we report on
              * cpu x86 cpuid(), intel-pt can't be enabled on the current host.
+
```

11/12

```
env->features[FEAT 7 0 EBX] &= ~CPUID 7 0 EBX INTEL PT;
             cpu->filtered features[FEAT 7 0 EBX] |= CPUID 7 0 EBX INTEL PT;
+
             rv = 1:
+
         }
+
+
+
     return rv;
diff --git a/target/i386/cpu.h b/target/i386/cpu.h
index faf39ec..f5b9ecb 100644
--- a/target/i386/cpu.h
+++ b/target/i386/cpu.h
@@ -640,6 +640,7 @@ typedef uint32 t FeatureWordArray[FEATURE WORDS];
#define CPUID 7 0 EBX PCOMMIT (1U << 22) /* Persistent Commit */
 #define CPUID 7 0 EBX CLFLUSHOPT (1U << 23) /* Flush a Cache Line Optimized */
                                 (1U << 24) /* Cache Line Write Back */
 #define CPUID 7 0 EBX CLWB
+#define CPUID 7 0 EBX INTEL PT (1U << 25) /* Intel Processor Trace */
 #define CPUID 7 0 EBX AVX512PF (1U << 26) /* AVX-512 Prefetch */
 #define CPUID 7 0 EBX AVX512ER (1U << 27) /* AVX-512 Exponential and Reciprocal */
 #define CPUID 7 0 EBX AVX512CD (1U << 28) /* AVX-512 Conflict Detection */
diff --git a/target/i386/kvm.c b/target/i386/kvm.c
index ad4b159..f9f4cd1 100644
--- a/target/i386/kvm.c
+++ b/target/i386/kvm.c
@@ -865,6 +865,29 @@ int kvm arch init vcpu(CPUState *cs)
                 c = &cpuid data.entries[cpuid i++];
             break;
         case 0x14: {
+
             uint32 t times;
+
+
             c->function = i;
+
             c\rightarrow index = 0;
             c->flags = KVM CPUID FLAG SIGNIFCANT INDEX;
+
             cpu x86 cpuid(env, i, 0, &c->eax, &c->ebx, &c->ecx, &c->edx);
             times = c->eax;
+
+
             for (j = 1; j <= times; ++j) {
                 if (cpuid i == KVM MAX CPUID ENTRIES) {
+
                     fprintf(stderr, "cpuid data is full, no space for "
+
                                  "cpuid(eax:0x14,ecx:0x%x)\n", j);
                     abort();
+
                 c = &cpuid data.entries[cpuid i++];
                 c->function = i;
                 c \rightarrow index = j;
                 c->flags = KVM CPUID FLAG SIGNIFCANT INDEX;
                 cpu x86 cpuid(env, i, j, &c->eax, &c->ebx, &c->ecx, &c->edx);
+
             break;
```

```
+ }
    default:
        c->function = i;
        c->flags = 0;
```

patchwork (http://jk.ozlabs.org/projects/patchwork/) patch tracking system | version 2.0.2.alpha-0 | about patchwork (/about/)