```
- MODULE hvc -
EXTENDS Integers, TLC
Constant N, STOP, EPS
Assume N \in Nat
Procs \triangleq 1 \dots N
SetMax(S) \triangleq CHOOSE \ i \in S : \forall j \in S : i \geq j
Max(X, Y) \stackrel{\triangle}{=} \text{ if } X > Y \text{ THEN } X \text{ ELSE } Y
 Hybrid Vector Clocks algorithm
--algorithm hvc{
  variable pt = [j \in Procs \mapsto 0]; msg = [j \in Procs \mapsto [k \in Procs \mapsto 0]];
  fair process ( j \in Procs )
  variable v = [k \in Procs \mapsto 0];
  { J0: while ( pt[self] < STOP ) {
                  either
                  Recv: \{
                             local or receive event
                              await (\forall k \in Procs : pt[self] < pt[k] + EPS); NTP clock sync
                              pt[self] := pt[self] + 1;
                              v := [k \in Procs \mapsto \text{if } k = self \text{ then } pt[self] \text{ else } Max(v[k], msg[self][k])];
                  \mathbf{or}
                   Send: { send event
                              await (\forall k \in Procs : pt[self] < pt[k] + EPS); NTP clock sync
                              pt[self] := pt[self] + 1;
                              v[self] := pt[self];
                              with (k \in Procs \setminus \{self\})
                                   msg[k] := v;
                        }
             }
   }
 BEGIN TRANSLATION
Variables pt, msg, pc, v
vars \triangleq \langle pt, msg, pc, v \rangle
ProcSet \triangleq (Procs)
Init \stackrel{\Delta}{=} Global variables
          \land pt = [j \in Procs \mapsto 0]
          \land msg = [j \in Procs \mapsto [k \in Procs \mapsto 0]]
           Process j
          \land v = [self \in Procs \mapsto [k \in Procs \mapsto 0]]
```

```
\land pc = [self \in ProcSet \mapsto "J0"]
J0(self) \stackrel{\triangle}{=} \wedge pc[self] = "J0"
                   \wedge IF pt[self] < STOP
                           THEN \land \lor \land pc' = [pc \text{ EXCEPT } ![self] = \text{``Recv''}]
                                        \lor \land pc' = [pc \text{ EXCEPT } ![self] = \text{``Send''}]
                           ELSE \land pc' = [pc \text{ EXCEPT } ![self] = \text{"Done"}]
                   \land UNCHANGED \langle pt, msq, v \rangle
Recv(self) \stackrel{\triangle}{=} \wedge pc[self] = "Recv"
                      \land (\forall k \in Procs : pt[self] < pt[k] + EPS)
                      \land pt' = [pt \text{ EXCEPT } ![self] = pt[self] + 1]
                      \land v' = [v \text{ EXCEPT } ! [self] = [k \in Procs \mapsto \text{if } k = self \text{ Then } pt'[self] \text{ else } Max(v[self][k], msg
                      \land pc' = [pc \text{ except } ![self] = \text{``J0''}]
                      \land msg' = msg
Send(self) \triangleq \land pc[self] = "Send"
                      \land (\forall k \in Procs : pt[self] < pt[k] + EPS)
                      \land pt' = [pt \text{ except } ![self] = pt[self] + 1]
                      \land v' = [v \text{ EXCEPT } ![self][self] = pt'[self]]
                      \land \exists k \in Procs \setminus \{self\}:
                            msg' = [msg \ \text{EXCEPT} \ ![k] = v'[self]]
                      \land pc' = [pc \text{ EXCEPT } ![self] = "J0"]
j(self) \stackrel{\Delta}{=} J0(self) \vee Recv(self) \vee Send(self)
Next \stackrel{\triangle}{=} (\exists self \in Procs : j(self))
                V Disjunct to prevent deadlock on termination
                   ((\forall self \in ProcSet : pc[self] = "Done") \land UNCHANGED vars)
Spec \stackrel{\triangle}{=} \wedge Init \wedge \Box [Next]_{vars}
              \land \forall self \in Procs : WF_{vars}(j(self))
Termination \triangleq \Diamond(\forall self \in ProcSet : pc[self] = "Done")
 END TRANSLATION
 Boundedness
TypeOK \stackrel{\Delta}{=} (\forall k \in Procs : v[k][k] = pt[k])
Sync \triangleq (\forall k, m \in Procs : pt[k] \leq pt[m] + EPS)
Safety1 \stackrel{\triangle}{=} (\forall k \in Procs : v[k][k] \ge pt[k] \land v[k][k] \le pt[k] + EPS)
Safety2 \triangleq (\forall k, l \in Procs : v[k][k] \geq v[l][k])
```

Stabilization