

P
R
E
L
I
M
I
N
A
R
Y



A
N
D

S
U
B
J
E
C
T


T
O
C
H
A
N
G
E

TABLE OF CONTENTS

SHEET NO.	SHEET NAME	SHEET NO.	SHEET NAME
1	TOC	26	SMALL RAIL REGULATORS
2	NAV110 PCIe Interface	27	NAV110 DECAPS
3	NAV110 GPIOs	28	NAV110 POWER
4	NAV110 XTAL	29	NAV110 GND
5	NAV110 MEM CHAB	30	POWER MANAGEMENT
6	NAV110 MEM CHCD	31	SV12 & BAMACO
7	NAV110 MEM CHEF	32	MECHANICAL & THERMAL
8	NAV110 MEM CHGH	33	DEBUG
9	GDDR6 MEM CHAB	34	BLOCK DIAGRAM
10	GDDR6 MEM CHCD	35	REVISION HISTORY
11	GDDR6 MEM CHEF		
12	GDDR6 MEM CHGH		
13	NAV110 TMDPA - DP		
14	NAV110 TMDPC - HDMI		
15	NAV110 TMDPEF - DP DP		
16	GFX & SOC CONTROLLER		
17	VDDCR_GFX PHASES 2 and 5		
18	VDDCR_GFX PHASES 1 and 4		
19	VDDCR_GFX PHASES 3 and 7		
20	VDDCR_GFX PHASES 6 and VDDCR_SOC		
21	MVDD_VDDCI CONTROLLER		
22	REG MVDD		
23	REG VDDCI		
24	REG 0.75V		
25	REG 1.8V		



GIGABYTE™			
Title: NAVI GPIO			
Size	Document Number	Rev	
Custom	GV-R56XTWF20C-6GD	1.0	
Date:	Wednesday, January 08, 2020	Sheet	3 of 37



GIGABYTE™


File
NAVI 10 XTAL


Size
Custom Document Number
GV-R56XTWF20C-6GD


Date
Wednesday, January 08, 2020


Rev
1.0

Sheet
4 of 37









GDDR6x16 CHAB Memory


P
R
E
L
I
M
I
N
A
R
Y



A
N
D


S
U
B
J
E
C
T


T
O


C
H
A
N
G
E











NAVI10 TMDP A/B


P
R
E
L
I
M
I
N
A
R
Y

A
N
D

S
U
B
J
E
C
T



T
O

C
H
A
N
G
E



前置HDMI



DEL 前置HDMI





NAVI10 TMDP C/D




DEL 架高HDMI





(9) NAVI10 TMDP E/F







PRELIMINARY AND SUBJECT TO CHANGE








DEL phase6 By dho 20191126











































12V_BUS and 12V_EXT_A power-up sequence



3.3V_BUS and 12V_EXT_B (BFIN/BFIN) power-up sequence










HW default power up sequence












SVC	SVD	VOLTAGE
0	0	1.1V
0	1	1.0V
1	0	0.9V
1	1	0.8V




SVC/SVD need to pull high during MACO mode








FAN Stop LED



GIGABYTE									
Title MCU									
Size	Document Number GV-R56XTWF20C-6GD								Rev 1
Date:	Wednesday	January 08, 2020	Sheet	34	of	37			



Gigabyte Confidential
Do not Copy

GIGABYTE™			
HISTORY			
File			
Size	Document Number	Rev	
Custom	GV-R56XTWF20C-6GD	1.0	
Date:	Wednesday, January 08, 2020	Sheet	36 of 37

