


# **PCI-EXPRESS EDGE CONNECTOR**










































# **CHANNEL A: RANK 0 128MB DDR2**










## Power up/down Sequencing



+3.3V\_BUS

Power Sequence Circuit to ensure SMPS\_EN is released after +12V\_BUS and +3.3V\_BUS are both in regulation.


Node 2 When +3.3V\_BUS gets close to regulation, one of the two conditions of releasing SMPS\_EN is active


Target ~ 900mV when +3.3 at min regulation (worse case)
Typical trigger when +3.3V ramps above 2.2V (650mV)

Node 3 When +12V gets close to regulation, one of the two conditions of releasing SMPS\_EN is active

Target  $\sim$  1.25V when +12 at min regulation (worse case) Typical trigger when +12V ramps above 10V (1.1V)

When +12V\_BUS ramps above min Vbe, SMPS\_EN will be held low






# | Should be placed near | Shou

## Power Play

### VDDC Voltage Settings Using GPIOs

		Output Voltage (V)				
PWRCNTL_1				Rf1=	Rf1=	
GPIO_20	GPIO_15	Rf2=		Rf2=	Rf2=	
0	0					
0	1					
1	0					
1	1	1	0	1		Power-up Default



CORPORENTIAL I PROPRIÉTAIV TO ADVANCED MICHO DEVICES IN IN-TRA AND Bosse defamilies and elegis his tendenine propriety of AND, and is provided only to entities under a non-declinean agramment. The provided only to entities under a non-declinean agramment is setting production. Under the provided only to entities under a non-declinear and estage for the up purpose other than evolutation requires a Board Technology. Lorses Agramment with AND. AND midea to requirementation or warmerized only and paid of the provided with the provided and the provided with the provid

Advanced Micro Devices Inc.

1 Commerce Valley Drive East
Markham, Ontario


Rei


Ronday, October 29, 2007


t 11 of 20


RH RV620 256/128MB DDR2-BGA84 32/16Mx16 VO dD 102-B35004-00


R1204 \_\_\_\_10K

















Title Schematic No. Date: 102-B35004-00 RH RV620 256/128MB DDR2-BGA84 32/16Mx16 VO dDVI AMD 🔼 Monday, October 29, 2007 This schematic represents the PCB, it does not represent any specific SKU. NOTE: Rev REVISION HISTORY 10 For Stuffing options (component values, DNI's, ...) please consult the product specific BOM. Please contact AMD representative to obtain latest BOM closest to the application desired. Sch **PCB** Date REAL **REVISION DESCRIPTION** Rev Rev 01 00A 2007.05.07 START NEW SCHEMATIC. DERIVED FROM B170 (RV610) SCHEMATIC. 02 00A 2007.05.17 p. 4 MR155/R155 FIX SHORT 03 00A 2007.05.17 RM R7, NR7, R5, MB60, MR45, R45, R890, R1248, R1247, R1242, R1243, C853, C863; ADD R2, B890, MR890, C846; CHANGE R1022, R1023; 2007.05.22 REMOVE GND\_TXVSSR, GND\_PVSS; AG23 NOW NC - WAS SCHEM MISTAKE; ADD R858 FOR BUO; R858 CHANGE TO 1210; 04 00A CTF: ADD Q1252, R1254, R1255, R1256, R1258, Q1253, Q1254, CHANGE U1250 TO SINGLE FF; UPDATE BLOCK DIAGRAM. 05 00A 2007.05.24 06 00A 2007.05.25 LVTM: ADD R110, RM R109, MR109, R108, R107; 2007.05.28 LVTM: ADD C118, RM C104; REMOVE MR85, MR86 FOR SIMPLIFICATION; 07 00A 2007.05.28 XTALIN/OUT: LAYOUT EASEMENT; REMOVE MR108 (R849 ALREADY THERE); LVTM: ADD C119 (LOWER COST OPTION); POWER SUPPLY: REMOVE R706, MR707, R606 & MR607; 08 00A 09 00A 2007.05.29 REMOVAL OF +5V: ADD R861, MR861, R862, REG861, R869, R863, R867; REMOVE MU830, U830, C830. R833, R834, C831, R832, MR832, R831, MR831; CONNECT DDC TO 5V\_VESA; 00A 2007.05.30 CHNG C858 TO 3.3VBUS; CONNECTION TO R845 CHNG: ADD R870, MR870, C867; 010 REMOVE R4033; REMOVE B201-204; ADD R30-33 [PLACE NEAR ASIC]; REMOVE R3004, R3005; 011 00A 2007.05.30 012 00A 2007.05.31 REMOVE C164-C166, C170, C172 PER SIMULATION RESULTS - THESE CAPS DO NOT IMPROVE DECOUPLING. RM TP860 (LAYOUT CONSTRAINTS. ALREADY ICT TP ON THAT NET); 013 00A 2007.05.31 RM R154-R157, MR154-157 -> FUNCTIONALITY TAKEN BY EXISTING STRAPS. LAYOUT USE PLACE OF M/R154-7; ADD R7; RM MR706, MR606, B889, R863; ADD D861; 2007.05.32 014 00A ADD SOCKET SK1 015 00A 2007.06.1 SK? CORRECTED TO SK1. 00B 2007.06.25 NO NETLIST CHANGES: - MOUNTING HOLES CHANGED TO 3.175mm: 016 p. 1 - CONNECT B7 TO GND (SEE PA RV6XX H1) 017 00C 2007.10.01 - REMOVE R2. IT IS ALWAYS POPULATED, NO NEED TO ZERO OHM. THIS BOARD DOES NOT SUPPORT JTAG DEBUG; p. 11 - REMOVE R839. THIS CIRCUIT IS VERIFIED, THERE IS NO NEED TO BE ABLE TO DISCONNECT IT; p. 12 - REMOVE R870 - THIS OPTION NOT USED, VCNTRL MUST BE HIGHER THAN +3.3V; - MR870 REMOVED - ALWAYS POPULATED, DO NOT NEED ZERO OHM RESISTOR OPTION; - REMOVE R860 - WAS BRING UP ONLY OPTION; p. 17 - REPLACED FAN CIRCUIT WITH ONE THAT HAS FEEDBACK: - ADD R4033, R4031, R4019, R4034, R4006, R4035, Q4004, R4035, Q40002. R4009, R4011, Q4003, R4012, R4013;

