NV20, 4MX16 DDR, RGB, EXTERNAL DVI-I, TV-DOWN, TV IF, AGP4X

PCI DEVICE ID 0X0=0X200 FOR NV20.

NVVDD SET TO: 1.52V FBVDD SET TO: 3.47V FBVDDQ SET TO: 2.59V

HISTORY REVISION:

X00: Based on P50-A06

- See change list in 149- file.
- Set FBVDDQ=2.59V

P50-A07-X01:

- Changed all memory clk/clk# diff pair resistors to 68R 5% (from 47R)

P50-A08:

X04: - Delay PLL_VDD to come up after NVVDD.

X05: - Added 1UF accross R257.

X06: - Removed X04-5 above, added a switcher generated PLL delay option.

- SSENA cap for 2nd SW changed to 1UF.

- A05 Si, NVVDD=1.52V

P50-A09:


XO2: - Changed PLL VDD and DAC VDD to be gated by Fet controlled by FBVDD


power good signal. X03: - Added option to pull up power good to 12V


ECO1235: - Changed R841 PU to 10K (from 4.7K)


0. TOP PAGE

©	Santa Clara, CA 95051, USA 3535 Monroe St NVIDIA Corporation										
NVIDIA		602-P0050-0000-A09									
	Size C	CAGE Code	DWG	NO.					Rev -		
Wednesday, April 04, 2001	Scale	'	'		Sheet	1	of	16			









2.3 NV20 DECOUPLING


NV20, 4MX16 DDR 64M8, RGB, DVI-1, TV-DOWN, TV UF, AGPAX


Santa Clara, CA 95051, USA
3535 Monroe St
NVIDIA


Size CAGE Code DWG NO


Wednesday, April 04, 2001


Scale Sheet 5 of 16















4.2 FB DECOUPLING 4MX16 SDRAM


	353	nta Clara, CA 35 Monroe St IDIA Corporati					
NVIDIA							
	Size C	CAGE Code	DWG NO				Re
Wednesday, April 04, 2001	Scale		'	Sheet	9	of	16











6.2 DVI-I I/O

14 of 16

Santa Clara, CA 95051, USA 3535 Monroe St NVIDIA Corporation

nvidia

Wednesday, April 04, 2001

