



# PCI-EXPRESS EDGE CONNECTOR






Recommended caps:  
(see BOM for qualified values/vendors)  
10uF, X5R, 10%, 0805, 6.3V, 1.4MM MAX THICK  
1uF, X6S, 10%, 0402, 6.3V  
100nF, X7R, 10%, 0402  
10nF, X7R, 10%, 0402



Recommended caps:  
(see BOM for qualified values/vendors)  
10uF , X5R, 10%, 0805, 6.3V, 1.4MM MAX THICK  
1uF, X6S, 10%, 0402, 6.3V  
100nF, X7R, 10%, 0402  
10nF , X7R, 10%, 0402





ATI Technologies Inc.

1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7X6  
(905) 882-2600


Title RH PCIE RV560 512MB DDR2 DUAL DL-DVH VIVO 6L FH

Size C Document Number 105-B067xx-00B

Date: Wednesday, December 06, 2006 Sheet 4 of 21







GPIO	PIN STRAP	ALTERNATE USE
GPIO_0	YES	VIDE_0 (OUTPUT)
GPIO_1	YES	VIDE_1 (OUTPUT)
GPIO_2	YES	VIDE_2 (OUTPUT)
GPIO_3	YES	VIDE_3 (OUTPUT)
GPIO_4	YES	VIDE_4 (OUTPUT)
GPIO_5	YES	VIDE_5 (OUTPUT)
GPIO_6	YES	LDAC (OUTPUT)
GPIO_7	NO	PALNTSC_TV (INPUT)
GPIO_8	YES	-
GPIO_9	YES	FLOW_CNTL_EN (OUTPUT)
GPIO_10	NO	TESTOUT(8) (OUTPUT)
GPIO_11	YES	TESTOUT(9) (OUTPUT)
GPIO_12	YES	TESTOUT(10) (OUTPUT)
GPIO_13	YES	TESTOUT(11) (OUTPUT)
GPIO_14	NO	HPD_DVH (HPD2) (INPUT)
GPIO_15	NO	VIDEAB (OUTPUT)
GPIO_16	NO	12VEXT_DETECT (INPUT)
GPIO_17	NO	T_INT#(INPUT) & 12VEXT_DETECT# (INPUT)

PIN BASED STRAPS



GPI0(0) - TX\_PWRS\_ENB (Transmitter Power Savings Enable) TI PCIE FEATURE I  
0: 50% Tx output swing for mobile mode  
1: full Tx output swing (Default setting for Desktop)

GPI0(1) - TX\_DEEMPH\_EN (Transmitter De-emphasis Enable) TI PCIE FEATURE II  
0: Tx de-emphasis disabled for mobile mode  
1: Tx de-emphasis enabled (Default setting for Desktop)

GPI0(3,2) - Miscellaneous PCI-Express Modes  
00: Halt impedance calibration before transmitter is enabled and enable receiver detection (Default setting for Desktop)  
01: Allow impedance calibration to continue on in the background AFTER transmitter has been enabled and enable receiver detection.  
10: Bypass common-mode detection & receiver detection and halt impedance calibration before TX\_EN.  
11: Short-circuit internal loopback and halt impedance calibration before TX\_EN and enable receiver detection.

GPI0(4) - DEBUG\_ACCESS: 0 for normal operation, 1 for debug mode

GPI0(5) - PLL\_IBIAS\_RD (Reduced mirror bias setting for PHY PLL) ATI PCIE FEATURE III  
Provide 4 different IBIAS settings - Set to 00 for RS20

GPI0(8) - FORCE\_COMPLIANCE: 0 for Normal operation, 1 for Force into Compliance Mode


GPI0(9,13,11) - ROMIDCFG0\_0  
1001 - 1M AT25F1024 ROM (Amelet)  
1010 - 1M AT45DB011 ROM (Amelet)  
1011 - 1M M25P10 ROM (ST)  
1100 - 512K M25P05 ROM (ST) (ATI default)  
1101 - 1M SST48F010 ROM (SST), 1M W48B512 ROM (WinBond), 512K W48B012 ROM (WinBond)  
1110 - 1M SST25VF010 ROM (SST), 512K SST25VF12 ROM (SST)  
1111 - 1M NX25F011B ROM (NexFlash)



VSYNC - VIP\_DEVICE  
0: Slave VIP host port devices present (use if Theater is populated)  
1: No slave VIP host port devices reporting presence during reset (use for configurations without video-in)

HSYNC - DWINGRD ATI Feature I  
This straps allow a Workstation bonded part to be downgraded to a normal part on a board. This allow inventory management to better balance demand  
0 - Device remain a Workstation grade part  
1 - Part is downgraded to a Normal part






H2SYNC, V2SYNC, GENERIC - Star Memory System repair mode  
000 - Default

Memory Vendor Straps for DDR2 16Mx16 and 32Mx16:	[31:24]@ MC_MISC_0	MEMTYPE[1:0] [DVPCTRL_0 GPIO_15]	Memory
ATI Board Feature I			
20h	[0:0]		Common and Infineon 16Mx16 2.0V
21h	[0:1]		Samsung 16Mx16
22h	[1:0]		Infineon 32Mx16 1.8V
23h	[1:1]		Hynix 16Mx16
24h	[0:0]		Micro 16Mx16
25h	[0:1]		Elpida 16Mx16
26h	[1:0]		Reserved
27h	[1:1]		Reserved
28h	[0:0]		Common 32Mx16
29h	[0:1]		Samsung 32Mx16
2Ah	[1:0]		Infineon 32Mx16
2Bh	[1:1]		Hynix 32Mx16
2Ch	[0:0]		Micro 32Mx16
2Dh	[0:1]		Elpida 32Mx16
2Eh	[1:0]		Reserved
2Fh	[1:1]		Reserved










ATI Technologies Inc.

1 Commerce Valley Drive East  
 Markham, Ontario  
 Canada, L3T 7X6  
 (905) 882-2600

Title	RH PCIE RV560 512MB DDR2 DUAL DL-DVH VIVO 6L FH		
Size	Document Number	105-B067xx-00B	Rev
Custom			1
Date:	Tuesday, December 05, 2006	Sheet	9 of 21









ATI Technologies Inc.  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7X6  
(905) 882-2600

Title RH PCIE RV560 512MB DDR2 DUAL DL-DVH VIVO 6L FH

Size	Document Number	Rev
Custom	105-B067xx-00B	1
Date:	Tuesday, December 05, 2006	Sheet 10 of 21

**Optional regulator for +PCIE**  
Vout = 1.2V ~1.25V




ATI Technologies Inc.  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7X6  
(905) 882-2600

Title RH PCIE RV560 512MB DDR2 DUAL DL-DVH VIVO 6L FH



Size C	Document Number	105-B067xx-00B	Rev 1
Date:	Tuesday, December 05, 2006	Sheet 11 of 21	


# CrossFire Card-Edge

## Lower Cable Card Edge




## Upper Cable Card Edge



[illegible][illegible]

# CHANNEL B: 128MB/256MB DDR2



(3) A\_R\_DAC1  
(3) A\_G\_DAC1  
(3) A\_B\_DAC1



RGB should be routed from the ASIC to the display connector without switching reference plane or running over split plane

(3) CRT1DDCCDATA

(3) CRT1DDCCCLK

(1,3,7) A\_HSYNC\_DAC1

(3,7) A\_VSYNC\_DAC1



SYNC and DDC should be routed from the ASIC to the display connector without switching reference plane or running over split plane

(3) HPD1

A\_R\_DAC1\_F  
A\_G\_DAC1\_F  
A\_B\_DAC1\_F

DDCCDATA\_DAC1\_R  
DDCCLK\_DAC1\_R  
A\_HSYNC\_DAC1\_R  
A\_VSYNC\_DAC1\_R

+3.3V BAT54SLT1 ED62  
+3.3V BAT54SLT1 ED63  
+3.3V BAT54SLT1 ED64

+5V\_VESA  
EF2  
1.5A

MJ1001  
1 R  
2 G  
3 B  
4 MS0  
5 MS1  
6 MS2  
7 MS3  
8 NC  
9 VS  
10 VSS  
11 VSS#6  
12 VSS#7  
13 VSS#8  
14 VSS#10  
15 CASE  
16 CASE#17  
17 GST79C219-005

+5V ED71 BAT54SLT1  
+5V ED70 BAT54SLT1  
+5V ED69 BAT54SLT1  
+5V ED68 BAT54SLT1

DB15 pin	Standard VGA	DDC1 Host	DDC2B or DDC2B+ Host	DDC2AB Host	DDC1/2 Display
11	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Optional	Optional
12	Monitor ID bit 1	Data from display SDA	Monitor ID bit 1	Optional	Optional
4	Monitor ID bit 2	Open	Monitor ID bit 2	Optional	Optional
15	Monitor ID bit 3	Open	SCL	Optional	Optional
9	N/C	+5V 50mA min 1A max	+5V 50mA min 1A max	+5V 30mA min 1A max	Optional
Hardware Support	No	Yes	Yes	No	Yes

Based on VESA Display Data Channel (DDC) Standard Ver. 3 Dec. 15, 1997

(3) TX2M  
(3) TX2P  
(3) TX4M  
(3) TX4P  
(3) TX1M  
(3) TX1P  
(3) TX3M  
(3) TX3P  
(3) TX0M  
(3) TX0P  
(3) TX5M  
(3) TX5P  
(3) TXCP  
(3) TXCM

A\_R\_DAC1\_F  
A\_G\_DAC1\_F  
A\_B\_DAC1\_F  
A\_VSYNC\_DAC1\_R

+5V\_VESA  
H1001  
25 CASE  
1 TMDS Data2-  
2 TMDS Data2+  
3 TMDS Data2/4 Shield  
4 TMDS Data4-  
5 TMDS Data4+  
6 DDC Data  
7 DDC Clock  
8 DDC Data  
9 Analog VSYNC  
10 TMDS Data1-  
11 TMDS Data1+  
12 TMDS Data1/3 Shield  
13 TMDS Data3-  
14 TMDS Data3+  
15 +5V Power  
16 GND (for +5V)  
17 Hot Plug Detect  
18 TMDS Data0-  
19 TMDS Data0+  
20 TMDS Data0/5 Shield  
21 TMDS Data5-  
22 TMDS Data5+  
23 TMDS Clock Shield  
24 TMDS Clock+  
25 TMDS Clock-  
C1 Analog Red  
C2 Analog Green  
C3 Analog Blue  
C4 Analog HSYNC  
C5 Analog GND  
C6 Analog GND#C6  
26 CASE#26  
27 CASE#27  
28 CASE#28  
29 CASE#29  
30 CASE#30

DVI CONNECTOR



ATI Technologies Inc.

1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7X6  
(905) 882-2600



Title RH PCIE RV560 512MB DDR2 DUAL DL-DVI-H VIVO 6L FH

Size Document Number 105-B067xx-00B Rev 1

Date: Wednesday, December 06, 2006 Sheet 15 of 21










ATI Technologies Inc.  
 1 Commerce Valley Drive East  
 Markham, Ontario  
 Canada, L3T 7X6  
 (905) 882-2600

Title RH PCIE RV560 512MB DDR2 DUAL DL-DVH VIVO 6L FH			
Size C	Document Number	105-B067xx-00B	Rev 1
Date:	Tuesday, December 05, 2006	Sheet 17 of 21	







COOLING SOLUTION GENERIC KEEP-OUT



ATI Technologies Inc.  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7X6  
(905) 882-2600

Title	RH PCIE RV560 512MB DDR2 DUAL DL-DVI-I VIVO 6L FH		
Size	Document Number	105-B067xx-00B	Rev
C			1
Date:	Tuesday, December 05, 2006	Sheet	18 of 21

DVI/DVI SCREWS with top tab



<Variant Name>



ATI Technologies Inc.  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7X6  
(905) 882-2600

Title	RH PCIE RV560 512MB DDR2 DUAL DL-DVH VIVO SL FH		
Size	Document Number	105-B067xx-00B	Rev
C			1
Date:	Tuesday, December 05, 2006	Sheet	19 of 21



Title	Schematic No.	Date:
RH PCIE RV560 512MB DDR2 DUAL DL-DVI-I VIVO 6L FH	105-B067xx-00B	Tuesday, December 05, 2006


REVISION HISTORY	NOTE: This schematic represents the PCB, it does not represent any specific SKU. For Stuffing options (component values, DNI , ? please consult the product specific BOM. Please contact ATI representative to obtain latest BOM closest to the application desired.	Rev 1
------------------	--	-------

Sch Rev	PCB Rev	Date	REVISION DESCRIPTION
0	00A	06/07/25	Design based on 105/109-A880xx-00E Replacing GDDR3 memory config to DDR2 (pg 19) Removing +1.8V regulator - not required (pg 11) Removing linear regulator for +MVDD (not used) to facilitate PCB design
0	00B	06/08/11	Remove CrossFire support (pg 08) Renaming net label BUSEN to ENBUS



ATI Technologies Inc.  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7X6  
(905) 882-2600

TitleRH PCIE RV560 512MB DDR2 DUAL DL-DVI-I VIVO 6L FH		
Size B	Document Number 105-B067xx-00B	Rev 1
Date: Tuesday, December 05, 2006	Sheet 20 of 21	



**RH PCIE RV560 512MB DDR2  
DUAL DL-DVI-I VIVO 6L FH**  
REV 1



ATI Technologies Inc.  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7X6  
(905) 882-2600

Title	RH PCIE RV560 512MB DDR2 DUAL DL-DVI-I VIVO 6L FH		
Size	Document Number	105-B067xx-00B	Rev
C			1
Date:	Tuesday, December 05, 2006	Sheet	21 of 21