


PCIe Interface

NOTE: Some of the PCIE testpoints will be available through vias on traces.



AMD - PLATFORM HARDWARE ENG
#48, No.1387, ZHANGDONG ROAD
SHANGHAI, CHINA 201203



CONFIDENTIAL AND PROPRIETARY TO ADVANCED MICRODEVICES INC.

(C) 2015 Advanced Micro Devices

This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure in whole or in part is prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, but not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

SHEET: PCIe_{x8} Interface



DATE: Thu Feb 04 02:22:46 2016

REV: 1.0

SHEET NUMBER: 3 OF 1

TITLE: BANKS DT

MEM Interface Ch A



AMD - PLATFORM HARDWARE ENG
#48, No.1387, ZHANGDONG ROAD
SHANGHAI, CHINA 201203



CONFIDENTIAL AND PROPRIETARY TO ADVANCED MICRODEVICES INC.
© 2015 Advanced Micro Devices

This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of this information included herein.

SHEET: MEM Interface





DATE: Thu Feb 04 02:22:46 2016

REV: 1.0

SHEET NUMBER: 4 OF 1

TITLE:	BANKS DT
--------	----------


DOCUMENT NUMBER: 105_D03400_00



AMD - PLATFORM HARDWARE ENG #48, No.1387, ZHANGDONG ROAD SHANGHAI, CHINA 201203	
SHEET: Main	REV: 1.0
DATE: Thu Feb 04 02:22:47 2016	
SHEET NUMBER: 6 OF 17	
DOCUMENT NUMBER: 101_003400_00A	
NOTES: NOTE	

AMD - PLATFORM HARDWARE ENG #48, No.1387, ZHANGDONG ROAD SHANGHAI, CHINA 201203	
TITLE: BANKS DT	

Power & GND






AMD - PLATFORM HARDWARE TO #49, No.1387, ZHANGDONG ROAD SHANGHAI, CHINA 201203				CONFIDENTIAL AND PROPRIETARY TO ADVANCED MICRODEVICES INC. © 2014 Advanced Micro Devices This AMD Board schematic and design is the exclusive property of AMD, and is provided on a non-exclusive basis to you for your internal use only. AMD makes no representation or warranty of any kind regarding the accuracy or design, including, but not limited to, the accuracy or completeness of the information contained herein.	
SHEET: Power&GND		DATE: Thu Feb 04 02:22:47 2016		REV: 1.0	
SHEET NUMBER: 7		OF 17		TITLE:	
DOCUMENT NUMBER: 105_D03400_00A				BANKS DT	

Power Management - Power Gating and Dynamic Voltage Control




POWER SEQUENCE
+1.8V->MVDD->0.95V->VDDC
0.95V must ramp up before VDDC

Don't support BACO
Support CTF (Internal)



R555=3.24K,R557=5.45K; BOOT UP VDDC=TV; VR1/VCC=5.49/(3.24+5.49)=62.8%

R555=4.22K,R557=3.74K; BOOT UP VDDC=0.9V; VR1/VCC=3.74/(4.22+3.74)=46.9%



Register	Expected Vout(V)		
0x0	0.85		
0x2	1.05		
0x3	1.15		

AMD - PLATFORM HARDWARE ENG
#48, No.1387, ZHANGDONG ROAD
SHANGHAI, CHINA 201203

SHEET: PWR SEQ

DATE: Thu Feb 04 02:22:48 2016

REV: 1.0

SHEET NUMBER: 9 OF 11

DOCUMENT NUMBER: 105_D03400_00A

CONFIDENTIAL AND PROPRIETARY TO ADVANCED MICRO-DEVICES INC.

2215 Advanced Micro Devices

This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

TITLE: BANKS DT

8

7

6

5

4

3

2

1

NEW
SUB BOM

U10B0C40(13B-00985)
+1.2V(13B-00723)
2588A(13-13511)C0087
MICRON(13B-00985)

VDDC
SUB BOM




SUBBOM(13A-01833)
TOL +/-3%

MGD
SUB BOM

SUBBOM(13A-01830)
TOL +/-3%

LDG
SUB BOM

SUBBOM(13A-01834)
TOL +/-3%



AMD - PLATFORM HARDWARE ENG
#48, No.1387, ZHANGDONG ROAD
SHANGHAI, CHINA 201203



CONFIDENTIAL AND PROPRIETARY TO ADVANCED MICRODEVICES INC.
© 2016 Advanced Micro Devices
This AMD based schematic and design is the exclusive property of AMD, and is provided only to the customer under a non-disclosure agreement with AMD. The customer is prohibited from reproducing, distributing, or otherwise making available this schematic and design to any third party without the written permission of AMD. AMD makes no representations or warranties of any kind regarding the schematic and design, including, but not limited to, any copyright, patent, or other intellectual property rights in the schematic and design, and disclaims responsibility for any consequences resulting from use of the information included herein.

SHEET: Sub BOM
DATE: Thu Feb 04 02:22:48 2016 REV: 1.0
SHEET NUMBER: 10 OF 17
DOCUMENT NUMBER: 105_D03400_00A
NOTES: NOTE

TITLE: BANKS DT

8

7

6

5

4

3

2

1

Linear Regulators



LDO #2:

Vin = 3.00V to 3.60V (0.3V +/- 9%)

Vout = +1.8V +/- 2%

Iout = 1.6A (TBR) RMS MAX

PDS: 50 to 70mm sq. copper area for cooling



COMPRESSED
IMAGE

AMD - PLATFORM HARDWARE ENG
#49, No.1387, ZHANGDONG ROAD
SHANGHAI, CHINA 201203

SHEET: 1.8V

DATE: Thu Feb 04 02:22:48 2016


SHEET NUMBER: 13 OF 17

DOCUMENT NUMBER: 105_D03400_00A

REV: 1.0

TITLE: BANKS DT

CONFIDENTIAL AND PROPRIETARY TO ADVANCED MICRODEVICES INC.
© 2016 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to the customer under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representation or warranty of any kind regarding the contents and design, including, but not limited to, any copyright, patent, or trademark, or otherwise, for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information contained herein.



AMD - PLATFORM HARDWARE ENG
#48, No.1387, ZHANGDONG ROAD
SHANGHAI, CHINA 201203



CONFIDENTIAL AND PROPRIETARY TO ADVANCED MICRO-DEVICES, INC.

(C) 2015 Advanced Micro Devices

This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

SHEET: VDD

DATE: Thu Feb 04 02:22:48 2016


REV: 1.0

SHEET NUMBER

14 OF

TITLE

BANKS DT



TITLE: BANKS DT

BANKS DT

CONFIDENTIAL AND PROPRIETARY TO ADVANCED MICRODEVICES INC.

(C) 2016 **Advanced Micro Devices**

This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

8

7

6

5

4

3

2

1

AMD



TITLE:

BANKS DT

DOCUMENT NUMBER:

106_D03400_00A

DATE:

Thu Feb 04 02:22:49 2016

SHEET NUMBER:

17

OF

17

REV:

1.0

REVISION HISTORY

ENGINEER:

BILLYDENG

NOTES:

NOTE

CONFIDENTIAL AND PROPRIETARY TO ADVANCED MICRODEVICES INC.

C

004

Advanced MicroDevices

This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for customer purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representation or warranty of the kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of this information without notice.

AMD - PLATFORM HARDWARE ENG #48, No.1387, ZHANGDONG ROAD SHANGHAI, CHINA 201203

SCH Rev	PCB Rev	Date	REVISION DESCRIPTION
1.00	00A	20151206	1 Initial release

A

B

C

D

8

7

6

5

4

3

2

1