

Variant Name87654321

ATI

Title

PCIE RV370 64-bit 32/64MB BGA DI-VO-V LS

Schematic No.

105-A628XX-00A

Date:

Thursday, January 27, 2005

REVISION HISTORY

Rev0

Sch Rev

PCB Rev

Date


REVISION DESCRIPTION

0

00A

2005-01-07


PRELIMINARY BASED ON 105-A53300-00A




Place these capacitors close to the PCIe connector


PCI-EXPRESS EDGE CONNECTOR

NOTE: THIS IS A DRAWING. THESE GROUNDS MUST BE MANUALLY CONNECTED TO THE GROUND PLANE







<Variant Name>



MEMORY CHANNEL A



MEMORY CHANNEL B


MEMORY CHANNEL B

VDDR1	MEMVMODE_0	MEMVMODE_1
1.8V	GND	+VDDC_CT
2.5V	+VDDC_CT	GND
2.8V	+VDDC_CT	+VDDC_CT




ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada L3T 7X5
(905) 882-2600


Rev 0
Size Custom
Date Thursday, January 27, 2005
Sheet 3 of 15
PCIE RV370 64-bit 32/64MB BGA DI-VO-V LS
105-A628XX-00A



VDDC-PWM1




MAXIM MAX1954
MAXIM MAX1954A




INTERSIL ISL6522
RICHTEK RT9232A
ANPEC APW7062A
ANPEC APW7062B

VDDC-PWM3




RICHTEK RT9214
INTERSIL ISL6545

VDDC-PWM4



ANPEC APW7061






Voltage Req.	R1	R2
0.8V	150R P/N 3160150000	71.5R P/N 324075R500
1.25V	100R P/N 3160100000	100R P/N 3160100000
1.5V	100R P/N 3160100000	150R P/N 3160150000
1.8V	54.9R P/N 3240054900	140R P/N 3240140000
1.84V	49.9R P/N 3240049900	140R P/N 3240140000


Voltage Req.	Rx1 for 1.25V Ref	Rx2 for 1.25V Ref
1.5	432R P/N 3240432000	2.15K P/N 3240215100
1.55	475R (402, 1%) P/N 3160475000	2K (1%) P/N 3160200100 (402) P/N 3240200100 (603)
1.6V	432R P/N 3240432000	1.5K P/N 3240150100
1.7V	432R P/N 3240432000	1.21K P/N 3240121100
1.8175V	681R P/N 3240681000 P/N 3160681000	1.5K P/N 3240150100

Voltage Req.	Ry1 for 2.5V Ref	Ry2 for 2.5V Ref
3.3V	1.07K P/N 3240107100	3.32K P/N 3240332100
2.7V	301R (402, 1%) P/N 3160301000	3.32K P/N 3240332100
2.65V	301R (402, 1%) P/N 3160301000	4.99K (402, 1%) P/N 3160499100
2.61V	221R (402, 1%) P/N 3160221000	4.99K (402, 1%) P/N 3160499100
2.55V	22.1R P/N 3160221000	1.1K P/N 3160499100
2.5V Ref	316022R100G P/N 3230000000 P/N 3150000000	402 DNI
2.5V		


Alt. regulator for +PVDD
Vout = 1.8V
Iout = 30mA MAX





Alt. regulator for +MPVDD
Vout = 1.8V
Iout = 10mA MAX




Alt. regulator for +TPVDD
Vout = 1.65V ~ 1.85V
Iout = 20mA MAX




Alt. regulator for +VDDC_CT
Vout = 1.5V ~ 1.55V
Iout = 100mA MAX





CLOCK terminations



(3) M_DOMA#7[0] << M_DOMA#7[0]

M_DOMA#0
M_DOMA#1
M_DOMA#2
M_DOMA#3
M_DOMA#4
M_DOMA#5
M_DOMA#6
M_DOMA#7

(3) M_OSA#7[0] << M_OSA#7[0]

M_OSA#0
M_OSA#1
M_OSA#2
M_OSA#3
M_OSA#4
M_OSA#5
M_OSA#6
M_OSA#7






(3,7) M_CLKA#0 << M_CLKA#0
(3,7) M_CLKA#1 << M_CLKA#1

(3) M_CKEA << M_CKEA
(3) M_WEA# << M_WEA#
(3) M_CSA#0 << M_CSA#0
(3) M_CSA#1 << M_CSA#1



(3) M_MAA#13[0] << M_MAA#13[0]

M_MAA#0
M_MAA#1
M_MAA#2
M_MAA#3
M_MAA#4
M_MAA#5
M_MAA#6
M_MAA#7
M_MAA#8
M_MAA#9
M_MAA#10
M_MAA#11
M_MAA#12
M_MAA#13

(3) M_MDA#63[0] << M_MDA#63[0]



OPTION STRAPS




STRAPS	PIN	DESCRIPTION	ASIC DEFAULT
STRAP_B_PTX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing	0
STRAP_B_PTX_DEEMPH_EN	GPIO1	Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled	0
PCIE_MODE(1:0)	GPIO(3:2)	00: PCI Express 1.0A mode (Grantsdale) 01: Kyrre-compatible mode 10: PCI Express 1.0 mode (Turnwater) 11: PCI Express 1.0A mode and short-circuit internal loopback mode (Rx connected directly to Tx of PHY)	00
STRAP_B_PTX_IEXT	GPIO4	Transmitter Extra Current 0: normal mode 1: extra current in Tx output stage - potential power savings for mobile mode	0
STRAP_FORCE_COMPLIANCE	GPIO5	Force chip to go to Compliance state quickly for Tester purposes 0: normal operational mode 1: compliance mode	0
STRAP_B_PLL_BW	GPIO6	PLL Bandwidth 0: full PLL Bandwidth 1: reduced PLL bandwidth	0
STRAP_DEBUG_ACCESS	GPIO8	Strap to set the debug muxes to bring out DEBUG signals even if registers are inaccessible.	0
ROMIDCFG(3:0)	GPIO(9,13:11)	If no ROM attached, controls chip IDis. If rom attached identifies ROM type 0000 - No ROM, CHG_ID=0 0001 - No ROM, CHG_ID=1 0100 - reserved 0110 - reserved 1000 - Parallel ROM, chip IDis from ROM 1001 - Serial AT25F1024 ROM (Atmel), chip IDis from ROM 1010 - Serial AT45DB011 ROM (Atmel), chip IDis from ROM 1011 - Serial M25P10 ROM (ST), chip IDis from ROM 1100 - Serial M25P05 ROM (ST), chip IDis from ROM 1100 - Serial NX25F011B ROM (ISSI), chip IDis from ROM	
VIP_DEVICE	DVPDATA_20 (VHADO net)	Indicates if any slave VIP host devices drove this in low during reset. 0 - Slave VIP host port devices present 1 - No slave VIP host port devices reporting presence during reset	

STRAP P	INTERRUPT
LOW	ENABLED (DEFAULT)
HIGH	DISABLED


	MEMORY TYPE STRAPS	
	Mem_Strap0	Mem_Strap1
SAM	0	0
INF	1	0
HYN	0	1
ELPIDA	1	1

SERIAL EEPROM 512K




ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X5
(905) 882-2600

PCIE RV370 64-bit 32/64MB BGA DI-VO-V LS
Document Number 105-A628XX-00A
Date: Thursday, January 27, 2005 Sheet 9 of 15




DB15 pin	Standard VGA	DDC1 Host	DDC2B or DDC2B+ Host	DDC2AB Host	DDC1/2 Display
11	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Optional
12	Monitor ID bit 1	Data from display	SDA	SDA	SDA
4	Monitor ID bit 2	Open	Monitor ID bit 2	Monitor ID bit 2	Optional
15	Monitor ID bit 3	Open	SCL	SCL	SCL
9	N/C	+5V	+5V	+5V	Optional
	Mechanical Key	50mA min 1A max	50mA min 1A max	300mA min 1A max	
Hardware Support	No	Yes	Yes	No	Yes

Based on VESA Display Data Channel (DDC) Standard Ver. 3 Dec. 15, 1997



INSTALL TERMINATION RESISTORS CLOSE TO ASIC

PRIMARY DVI-I CONNECTOR





STUFFING OPTIONS

Hot-Plug Detect Circuit	MUST INSTALL	MUST NOT INSTALL
Type A	Ra, Rb, Rc, Rd=0R, Qa, Qb	Re
Type B	Ra=0R, Rc, Rd=10K, Re, Qa	Rb, Qb


	HPD_ExtTMDS_DVI	HPD_ExtTMDS Type A	HPD_ExtTMDS Type B
NC	High Z	0 (0V)	0 (0V)
Connected	5V	1 (3.3V)	1 (3.3V)

From DAC2


DAC2 DeMux



Place Resistors close to ASIC.



The 7-pin MiniDIN footprint allows one of the two MiniDINs:
- 7-pin Svideo/Composite MiniDIN P/N 6071001500
- 4-pin Svideo MiniDIN P/N 6070001000






DVI/VGA SCREWS





Bracket Screws



MISC. BOARD PARTS




ATX Brackets



Spring push-pin

ITW push-pin



REFERENCE DESIGN

THESE SCHEMATICS ARE
SUBJECT TO MODIFICATION
AND DESIGN IMPROVEMENTS.
PLEASE CONTACT ATI FIELD
APPLICATION ENGINEERING
BEFORE USING THE INFOR-
MATION CONTAINED HEREIN.

RESTRICTION NOTICE

THESE SCHEMATICS CONTAIN
INFORMATION WHICH IS PROPRIETARY
TO AND IS THE PROPERTY OF ATI, AND
MAY NOT BE USED, REPRODUCED OR
DISCLOSED IN ANY MANNER WITHOUT
EXPRESSED WRITTEN PERMISSION
FROM ATI.



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title		PCIE RV370 64-bit 32/64MB BGA DI-VO-V LS		
Size	Document Number	105-A628XX-00A	Rev	0
B	Date: Thursday, January 27, 2005	Sheet	15	of 15