V133-0A

P729: G96, DDR2 MEMORY 32MX16/16MX16

Page 1: P729 Overview

Page 2: PCI Express Interface

Page 3: Partition A Frame Buffer Interface

Page 4: Partition C Frame Buffer Interface

Page 5: Partition A Memories

Page 6: Partition C Memories

Page 7: Decoupling Caps

Page 8: DACA

Page 9: DACC, Slim DB15 Connector

Page 10: Internal TMDS .. Link A & B

Page 11: Internal TMDS .. Link C & D

Page 12: DACB, MINIDIN Connector

Page 13: MIOA, MIOB Interface

Page 14: Thermal Sensors, GPIOs, XTAL, JTAG, Fan

Page 15: BIOS, HDCP, SPDIF, HDA, Mechanical

Page 16: Straps

Page 17: Hybrid Power

Page 18: Power Supply I: 2V5, 3V3, 5V, IFP_IOVDD

Page 19: Power Supply II: FBVDDQ

Page 20: Power Supply III: NVVDD, PEX_VDD

	SHOU	VARIANT	NVPN	ASSEMBLY	
1	В	BASE	600-10729-xxxx-000	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL	
	1	SKU0000	600-10729-0000-000	G96300-A1,550500MHz,512MB32Mx16DDR2BGA84DViDL+VGA+HDTV	
	2	<undefined></undefined>	<undefined></undefined>	<undefined»< p=""></undefined»<>	
	3	«UNDEFINED»	<undefined></undefined>	«UNDEFINED»	
	4	«UNDEFINED»	<undefined></undefined>	«UNDEFINED»	
	5	<undefined></undefined>	<undefined></undefined>	<undefined»< p=""></undefined»<>	
	6	«UNDEFINED»	<undefined></undefined>	«UNDEFINED»	
	7	«UNDEFINED»	<undefined></undefined>	«UNDEFINED»	
	8	«UNDEFINED»	<undefined></undefined>	«UNDEFINED»	
	9	«UNDEFINED»	<undefined></undefined>	«UNDEFINED»	
	10	<undefined></undefined>	<undefined></undefined>	<undefined»< p=""></undefined»<>	
	11	«UNDEFINED»	<undefined></undefined>	«UNDEFINED»	
	12	«UNDEFINED»	<undefined></undefined>	«UNDEFINED»	
	13	<undefined></undefined>	<undefined></undefined>	<undefined»< p=""></undefined»<>	
	14	«UNDEFINED»	<undefined></undefined>	«UNDEFINED»	
	15	«UNDEFINED»	<undefined></undefined>	«UNDEFINED»	

REV HISTORY

Modify Power Sequencing

01/21 : PAGE 19.Add R100 R102 R103 R104 R105 Q100

PAGE 20.Add R101 R106 R107

PAGE 15.Add U100 U101 U102 U103 for EMI solution

PAGE 19.Add C100 C101 C102 C103 C104 to 12V F power reserve

01/22 : PAGE 10.Add R111 R112 R113 R114 R115 R116 R117 for EMI bridge

PAGE 11.Add R121 R122 R123 R124 R125 R126 R127 for EMI bridge

PAGE 19.Add FBCDDQ to GND CAP C105 C106 C107 C108 C109 C110 C111 C112 for EMI solution

PAGE 19.Add 12V_F to GND CAP C113 C114 C115 C116 C117 for EMI solution

PAGE 18.Add 3V3_PEX to GND CAP C118 C119 for EMI solution

Nvidia updata Circuit

01/22 : PAGE 18 : remove PEX_RST

PAGE 11 : Add bias voltage resistor R130 R131 Link GPIO10_IFPCD_PD

PAGE 13 : Change new SLI connector for better EMI. (please refer to the symbol/part on P545)

PAGE 14: revise fan circuit . Add C120 J9

PAGE 16: change strape power to 2.5V

Nvidia modify Power circuit

101/22 : PAGE 19 : remove R100 R101 R102 R103 R628 R633 C85 Q13 L12

PAGE 19: Add C121 C122

PAGE 19: change P.20 LDO to P.19

Nvidia updata Circuit

01/29 : PAGE 15 : Change R602 to 2.2k ohm, C727 to 10k ohm, R598 to 75 ohm

PAGE 16: Straps ROM_SI, ROM_SO,ROM_SCLK should still pull high to 3V3_PEX

PAGE 14: Please use correct BJT for Q23, Q24,Q25,Q31,Q32

NVIDIA CORPORATION 701 SAN TOMAS EXPRESSV

PAGE DETAIL 600-10729-xxxx-000 A DATE 26-0CT-2007

ONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS, NVIDIA MAKES NO V MPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS



































