


PCI-EXPRESS EDGE CONNECTOR



Place these caps as close to the PCIe connector as possible

CAP CER 10UF 20% 16V X5R (1206)1.8MM H MAX

CAP CER 10UF 10% 6.3V X5R (0805)1.4MM MAX THICK

STITCHING CAPS

SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND
BUO	BRING UP ONLY


CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
©2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.


Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario


Date: Friday, October 08, 2010
Rev 1


Sheet 1 of 17


Title RH Turks GDDR5 4pcs x 32 HDMI/DP+dDVI-D+VGDP
Part No. 105-C24300-00B






















Choosing Different Gate Drive


Gate Drive	Populate	Do Not Populate
5V Gate Drive	R631, R632	R630, R670, C660, R661, Q661
8V Gate Drive	R630, C660, R661, Q661	R631, R632, R670
12V Gate Drive	R630, C660, R670	R631, R632, R661, Q661



VDDC applied externally or generated internally from the IC, must be in regulation before IC start self-start sequence.

1. For 5V Gate Drive application:
External filtered +5V_EXT is applied to this pin.

2. For 8V or 12V Gate Drive application:
+VDDC is generated internally and this is an output with 20mA minimum current capability.



RC snubber values shown
are for reference only,
tuning is required

CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
©2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD,
and is provided only to entities under a non-disclosure agreement
with AMD for evaluation purposes. Further distribution or disclosure
is strictly prohibited. Use of this schematic and design for any purpose
other than evaluation requires a Board Technology License Agreement
with AMD. AMD makes no representations or warranties of any kind
regarding this schematic and design, including, not limited to,
any implied warranty of merchantability or fitness for a particular
purpose, and disclaims responsibility for any consequences resulting
from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario




Date: Friday, October 08, 2010

Rev 2

Sheet 11 of 17


Title RH Turks GDDR5 4pcs x 32 HDMI/DP+dDVI-D+VGD/DP Doc No. 105-C24300-00B

LDO #1: Vin = 3.00V to 3.60V (3.3V +/- 9%) Vout = +1.8V +/- 2%; Iout = 1.3A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling




1.8V WORST-CASE REQUIREMENT	
Display Config	Est. Current
DVI+HDMI+DP	1330mA

Regulator for +5V and +5V_VESA
Iout max = 150mA (VGA+DVI+HDMI)



1.0V WORST-CASE REQUIREMENT	
Display Config	Est. Current
DVI+HDMI+DP	1560mA

LDO #2: Vin = +1.32V to 1.84VMAX Vout = +1.01V +/- 2% Iout = 1.7A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
 72007 Advanced Micro Devices
 This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
 1 Commerce Valley Drive East
 Markham, Ontario




Date: Friday, October 08, 2010

Rev 2

Sheet 12 of 17

Title RH Turks GDDR5 4pcs x 32 HDMI/DP+dDVI-D+VGD/D Doc No 105-C24300-00B


VDDC Reference Voltage Selection



VDDC Vref Mode Selection


Vref Mode	R636	R639/C689	Vref (V)
Internal	Populate	DNI	0.6
External	DNI	Populate	set by VID IC

I2C VOLTAGE REFERENCE FOR VDDC (not for production)




VDDC Low Side Divider


R650 must be populated only if VID is not used and VDDC VREFIN is pulled high to >4.5V. Then this will set VDDC to a fixed value.




12V_BUS & 3V3_BUS POWER SEQUENCING



Install R1010 to gate 1V LDO with 1.8V LDO.



POWER SEQUENCING CIRCUIT



MVDD Low Side Divider



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
©2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario




Date: Friday, October 08, 2010

Rev 2

Sheet 13 of 17

Title RH Turks GDDR5 4pcs x 32 HDM/DP+dDVI-D+VGD/D Doc No. 105-C24300-00B



Warning: TS_FDO is not 5V tolerant. MAX sink current 1.65mA

Critical Temperature Fault






For one time CTF use R239 47k.
For resetable CTF use R239 2k.

5,15 GPIO_17_ThermINT >>> DNI
5 GPIO_19_CTF >>> DNI
1,2 PERST#_buf >>> DNI


CTF By-pass

Cheaper 2 wires fan control


For 4-WIRE FAN ONLY




JTAG



SWITCH CONNECTIONS TO PINSTRAPS




LM96163 FOR BACKUP THERMAL CONTROL




SCL/SDA PORT DEBUG ACCESS

Place connector on the back side
(easily accessible and not blocked by the heatsink).



Reserve J7 - J12 for Impedance check



MEM Data
DQB0_20
BOTTOM
0.13MM / 45ohm +/- 10%
Reference L3 +MVDD


MEM Data
DQA1_31
TOP
0.13MM / 45ohm +/- 10%
Reference L2 GND

MEM CLK
WCKB0_0WCKB0b_0
TOP
0.13MM/0.18MM / 80ohm +/- 10%
Reference L2 GND

HDMI/DVI J1 TMDS signals
DPC_C2N/DPC_C2P
Top
0.1016MM/0.14MM / 85ohm +/- 10%
Reference L2 GND

PEX_PCEI
PCIe_TX6P/PCIe_TX6N
BOTTOM
0.1016MM/0.14MM / 85ohm +/- 10%
Reference L2 GND

Reserve FM1-FM6 for PCB



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
©2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario




Date: Tuesday, October 12, 2010

Rev 2

Sheet 15 of 17

Title RH Turks GDDR5 4pcs x 32 HDMI/DP+dDVI-D+VGD/D Doc No. 105-C24300-00B



<div>AMD</div>			Title		Schematic No.		Date:	
			RH Turks GDDR5 4pcs x 32 HDMI/DP+dDVI-D+VGD/DP		105-C24300-00B		Friday, October 08, 2010	
REVISION HISTORY			NOTE: This schematic represents the PCB, it does not represent any specific SKU. For Stuffing options (component values, DNI , ? please consult the product specific BOM. Please contact AMD representative to obtain latest BOM closest to the application desired.					Rev 2
Sch Rev	PCB Rev	Date	REVISION DESCRIPTION					
00A	00A	14/05/2010	1)Based on: C240-00B 2) Changed placement of VDDC and MVDD regulators to accomodate cheaper fansink					
00B	00B	11/06/2010	1) Changed layout of VDDC to add GND vias 2) moved cap on SPV10 3) added resistor R241 to CTF circuitry 4) added capacitors C644 (VDDC) and C31..C34 5) added R47 to feed 27 MHz into XTALIN					
00C	00C	27/07/2010	1) added extra pull-up R242 on TS_FD0 output; 2) added C211 to delay VDDC shutdown of VTF; 3) added R611- provision for Anpec APW7098 VDDC regulator; 4) added ceramic caps to output bulk caps to reduce the OCP					

0029980 MSI CONFIDENTIAL RD(C) 20110422001
部門名稱(丁德基) ONLY