## P455-A01 DT SKU2

P455-A01, G71-A02, 256MB 8Mx32 GDDR3 (700Mhz), DVI-I-DL, DVI-I-DL, HDTV-Out for Dell HMGA

#### Table of Contents:

- Page 1: Overview
- Page 2: PCI Express 1.0
- Page 3: MEMORY: GPU Partition A/B
- Page 4: MEMORY: GPU Partition C/D
- Page 5: FBA Partition
- Page 6: FBB Partition
- Page 7: FBC Partition
- Page 8: FBD Partition
- Page 9: FrameBuffer Net Properties
- Page 10: DACA Interface
- Page 11: DACC Interface
- Page 12: IFP A/B and C/D Interface
- Page 13: DACB and Stereo Interface
- Page 14: Video Capture (Philips SAA7115)
- Page 15: Multi-use IO(MIO) Interface
- Page 16: GPIO, I2C, ROM, HDMI, and XTAL
- Page 17: Strapping Configuration
- Page 18: Power/GND and Decoupling
- Page 19: Power Supply I: A2V5, DDC5V, SAA7115, TMDS Supplies
- Page 20: Power Supply II: PEX Input Filters, External 12V Power, NVVDD VID Control
- Page 21: Power Supply III: FBVDDQ and PEX1V2
- Page 22: Power Supply IV: NVVDD
- Page 23: Thermal Diode, Fan Control
- Page 24: Mechanical: Bracket/Thermal Solution

#### REVISION HISTORY:

(1 RevA: Initial Release

SKU	VARI ANT	NVPN	ASSEMBLY
1 2 3 4 5 6 7 8 9 10 11 12 13	SKU0000 SKU0500 SKU0500 SKU0501 CUNDEFI NED>	600-10455-base-001 600-10455-0000-001 600-10455-0000-001 600-50455-0500-001 600-50455-0501-001 cUNDEFI NED>	P455 - BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL  G71-GT - 256MB-BMx32 GDDR3, DVI -I -DL + DVI -I -DL + HDTV, 450/700 MHz  G71-GS - 256MB-BMx32 GDDR3, DVI -I -DL + DVI -I -DL + HDTV, 450/700 MHz  G71GL-U - 256MB-BMx32 GDDR3, DVI -I -DL + DVI -I -DL + STEREO, 450/700 MHz  G71GL-Std - 256MB BMx32 GDDR3, DVI -I -DL + DVI -I -DL + HDTV, 375/600 MHz  UNDEFI NED  UNDEFI NED

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA

NV\_PN 600-10455-0002-001

L NVIDIA DESIGN SPECIFICATIONS, REPERENCE SOARDS, PILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OF INFORMATION (TOGETHER AND SPECIFICATIONS OF DEVIATIONS OF DEV

THOUT LIMITATION, THE WARRANTES OF DESIGN, OF NONINFRINGEMENT, MERCHANIABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


B


C


D


E


F


















### Page9: FrameBuffer Net Properties




	NET	NV_CRI TI CAL	NV_I MPEDANCE	DI FFPAI R
7< 4> OUT OUT 7>	FBC_CLKO FBC_CLKO* FBC_CLKO_TERM	1 1	80DI FF 80DI FF 400HM	FBC_CLK0 FBC_CLK0
// 001	FBC_CLK1 FBC_CLK1*	1 1	80DI FF 80DI FF	FBC_CLK1 FBC_CLK1
7< 4> OUT 7< 4> OUT 7> OUT 7>	FBC_CLK1_TERM	1	400HM	FBC_CENT
7< 4> OUT 7<> 4> OUT 0UT	FBC CMD<260> FBCDOS WP<70> FBCDOS_RN<70>	1 1	500HM 500HM 500HM	
7< 4> OUT 7<> 4> OUT 7<> 4< IN 7<> 4< IN 7<> 4> OUT 8I	FBCDC43_RNC70> FBCDC630>	1	500HM 500HM	
	NET ERD CLKO	NV_CRI TI CAL	NV_I MPEDANCE	DI FFPAI R
8< 4> OUT OUT 8>	FBD_CLKO FBD_CLKO* FBD_CLKO_TERM	1	80DLFF 80DLFF 400HM	FBD_CLKO FBD_CLKO
8< 4> ANT	FBD_CLK1 FBD_CLK1*	1 1	80DI FF 80DI FF	FBD_CLK1 FBD_CLK1
8< 4> OUT OUT OUT	FBD_CLK1_TERM	1	400HM	
	FBD CMD<260>	1	500HM 500HM	
8< 4> OUT -	EDNDOC WD 27 O			
8< 4> OUT 8<> 4> OUT 8<> 4< IN 8<> 4> OUT	FBD_CMD<260> FBDDQS_WP<70> FBDDQS_RN<70> FBDDQM<70>	1	500HM 500HM	
8<> 4> OUT 8<> 4< IN 8<> 4< OUT > 4<> BI	FBDDOM<70> FBDD<630> FBC DEBUG	1	500HM 500HM 500HM 500HM	
	FBDDQM<70>	1 1 1 1	500HM 500HM	
4<> BI 4<> BI	FBDDOM-7 0.> FBDDOM-7 0.> FBDDOM-7 0.> FBD_DEBUG FBD_DEBUG FRD_DEBUG  NET FBCD PLLVDD	VOLTAGE 3.3V	500HM 500HM 500HM 500HM 500HM 500HM	MI N_WI DTH 12MI L
4<> BI 4<> BI	FBDDOM-7. D. FBDDOM-7. D. FBDD DEBUG FBD DEBUG  FBD DEBUG  NET FBCD PLLAVDD FBCD PLLAVDD	VOLTAGE 3.3V 1.2V	5004M 5004M 5004M 5004M 5004M 5004M MAX_CURRENT 0.04A 0.12A	12MI L 12MI L
4<> BI 4<> BI	FBDDMAT, O. FBDDCAS, O. FBC DEBUG FBC DEBUG FBC DEBUG  NET FBCD PLLVDD FBCD PLLAVDD  FBC_VREF0 FBC_VREF1	VOLTAGE 3. 3V 1. 2V 1. 26V 1. 26V	500HM 500HM 500HM 500HM 500HM 500HM MAX_CURRENT 0.04A 0.12A	12MI L 12MI L 12MI L 12MI L 12MI L
4<> BI 4<> BI 7> BI 7> BI 7> BI	FBDDOM-7. D. FBDDCAS. D. FBC DEBUG FBC DEBUG  NET FBCD PLLVDD FBCD PLLAVDD	VOLTAGE 3.3V 1.2V	500HM 500HM 500HM 500HM 500HM 500HM MAX_CURRENT 0.04A 0.12A	12MI L 12MI L 12MI L
4	FBDDMAT, O. FBDDCAS, O. FBC DEBUG FBC DEBUG FBC DEBUG  NET FBCD PLLVDD FBCD PLLAVDD  FBC_VREF0 FBC_VREF1	VOLTAGE 3. 3V 1. 2V 1. 26V 1. 26V 1. 26V	500HM 500HM 500HM 500HM 500HM 500HM MAX_CURRENT 0.04A 0.12A 0.02A 0.02A	12MI L 12MI L 12MI L 12MI L 12MI L
4<> BI 4<> BI 7> BI 8> B	FBDDMAT, O. FBDDMAT, O. FBDDMAT, O. FBCDEBUG FBD DEBUG  NET FBCD PLLVDD FBCD PLLVDD FBCD PLLAVDD FBC VREF0 FBC_VREF1 FBC_VREF1 FBC_VREF2 FBC_VREF3 FBC_ZO1 FBC_ZO1 FBC_ZO1 FBC_ZO1 FBC_VDDAO	VOLTAGE 3. 3V 1. 2V 1. 26V 1. 28V	500HM 500HM 500HM 500HM 500HM 500HM 600HM 500HM 500HM 600HM	12MI L
4<> BI  4<> BI  7> BI  7> BI  7> BI  7> BI  7< BI  8< BI  8  8  8  8  8  8  8  8  8  8  8  8  8	FBDDMAT, 0. FBDDMAT, 0. FBDDMAT, 0. FBC DEBUG FBD DEBUG FBD DEBUG  NET FBCD PLLVDD FBCD PLLVDD FBCD PLLAVDD FBC VREF0 FBC VREF1 FBC VREF2 FBC VREF3 FBC ZO0 FBC ZO1	VOLTAGE 3.3V 1.2V 1.2eV 1.2eV 1.2eV 1.2eV 1.2eV 1.2eV 1.2eV	500HM 500HM 500HM 500HM 500HM 500HM 500HM 600HM	12MI L 12MI L 12MI L 12MI L 12MI L 12MI L 12MI L 12MI L
4<> BI 4<> BI 7> BI 7> BI 7> BI 7< BI 8	FBDDMAT, O. FBDDMAT, O. FBDDAG, O. FBC DEBUG FBD DEBUG FBD DEBUG FBC PLLVDD FBCD PLLVDD FBCD PLLAVDD FBC VREF1 FBC VREF1 FBC VREF2 FBC VREF2 FBC VREF3 FBC ZO1 FBC VDDA0 FBC VDDA1 FBC VDDA2 FBC VDDA2 FBC VDDA2	VOLTAGE  3. 3V 1. 2V  1. 2eV 1. 2eV 1. 2eV 1. 2eV 1. 2eV 1. 3eV 1. 8V 1. 8V 1. 8V 1. 8V	500HM 500HM 500HM 500HM 500HM 500HM 500HM 500HM 600HM	12MI L
4<> BI 4<> BI 7> BI 7> BI 7> BI 7< BI 8> BI 8> BI 8> BI 8> BI	FBDDMAT, 0. FBDDAG, 0. FBC DEBUG FBD DEBUG FBD DEBUG FBD DEBUG FBC PLLVDD FBCD PLLVDD FBCD PLLAVDD FBC VREF0 FBC VREF1 FBC VREF2 FBC VREF2 FBC VDDA1 FBC VDDA2 FBC VDDA3 FBC VDDA3 FBC VDDA3 FBC VDDA3 FBC VDDA4 FBC VDDA5 FBC VDDA6 FBC VDDA6 FBC VDDA7 FBC VDA7 FBC	VOLTAGE 3. 3V 1. 2V 1. 26V 1. 20V	500HM 500HM 500HM 500HM 500HM 500HM 500HM 600HM 500HM 500HM 600HM	12MI L
4<> BI 4<> BI 7> BI 7> BI 7> BI 7< BI 7< BI 7< BI 7< BI 8> BI 8> BI 8> BI	FBDDMAT, O. FBDDMAT, O. FBDDMAT, O. FBC DEBUG FBD DEBUG FBD DEBUG FBC DEBUG FBC PLLVDD FBCD PLLVDD FBCD PLLVDD FBC VREF0 FBC_VREF1 FBC_VREF2 FBC_VREF3 FBC_VDDA1 FBC_VDDA1 FBC_VDDA2 FBC_VDDA3 FBC_VDDA3 FBC_VDDA3 FBC_VDDA3 FBC_VDDA3 FBC_VDDA3 FBC_VDDA3 FBC_VDDA4 FBC_VDDA5 FBC_VDDA5 FBC_VDDA5 FBC_VDDA6 FBC_VDDA7 FBC_VDA7	VOLTAGE  3.3V 1.2V  1.26V 1.26V 1.26V 1.26V 1.26V 1.8V 1.8V 1.8V 1.8V 1.26V 1.26V 1.26V 1.26V 1.26V 1.26V 1.26V 1.26V 1.26V	500HM	12MI L
4<> BI 4<> BI 7> BI 7> BI 7> BI 7< BI 7< BI 7< BI 7< BI 8> BI 8> BI 8> BI 8> BI 8> BI 8> BI 8> BI	FBDDMAT, O. FBDDMAT, O. FBDDMAT, O. FBC DEBUG FBD DEBUG FBD DEBUG FBC DEBUG FBC PLLVDD FBCD PLLVDD FBCD PLLAVDD FBC VREF1 FBC VREF2 FBC VREF3 FBC VREF3 FBC VDDA0 FBC VBC	VOLTAGE  3. 3V 1. 2V  1. 2eV 1. 8V 1. 8V 1. 8V 1. 8V 1. 8V 1. 2eV	500HM	12MI L
4<> BI 4<> BI	FBDDOM-7 0.> FBDDOM-7 0.> FBDDOM-7 0.> FBD_DEBUG FBD_DEBUG FRD_DEBUG  NET FBCD PLLVDD	VOLTAGE 3.3V	500HM 500HM 500HM 500HM 500HM 500HM	12MI L
4 <> BI 4 <> BI 7 > BI 7 > BI 7 > BI 7 > BI	FBDDMAT, 0. FBDDMAT, 0. FBDDMAT, 0. FBC DEBUG FBD DEBUG FBD DEBUG  NET FBCD PLLVDD FBCD PLLVDD FBCD PLLAVDD FBC VREF0 FBC VREF1 FBC VREF2 FBC VREF3 FBC ZO0 FBC ZO1	VOLTAGE 3.3V 1.2V 1.2eV 1.2eV 1.2eV 1.2eV 1.2eV 1.2eV 1.2eV	500HM 500HM 500HM 500HM 500HM 500HM MAX_CURRENT 0.04A 0.12A 0.02A 0.02A 0.02A 0.02A	12MI L 12MI L 12MI L 12MI L 12MI L 12MI L 12MI L 12MI L
4<> BI 4<> BI 4<> BI 7> BI 7> BI 7< BI 7< BI 7< BI	FBDDMAT, O. FBDDMAT, O. FBDDMAT, O. FBCDEBUG FBD DEBUG  NET FBCD PLLVDD FBCD PLLVDD FBCD PLLAVDD FBC VREF0 FBC_VREF1 FBC_VREF1 FBC_VREF2 FBC_VREF3 FBC_ZO1 FBC_ZO1 FBC_ZO1 FBC_ZO1 FBC_VDDAO	VOLTAGE 3. 3V 1. 2V 1. 26V 1. 28V	500HM 500HM 500HM 500HM 500HM 500HM 500HM 500HM 600HM	12MI L 12MI L 12MI L 12MI L 12MI L 12MI L 12MI L 12MI L 12MI L
4<> BI 4<> BI 4<> BI 7> BI 8> BI	FBDDMAT, O. FBDDMAT, O. FBDDMAT, O. FBC DEBUG FBD DEBUG  NET FBC PLLVDD FBCD PLLAVDD FBC PLLAVDD FBC VREF1 FBC VREF2 FBC VREF3 FBC ZO1 FBC VDDA0	VOLTAGE 3. 3V 1. 2V 1. 2eV 1. 3eV 1. 3eV 1. 8V 1. 8V 1. 8V	500HM	12MI L
4<>> BI 4<>> BI 4<>> BI 7> BI 7> BI 7> BI 7< BI 7< BI 7< BI 7< BI 7< BI 7< BI 7< BI 7< BI	FBDDMAT, O. FBDDMAT, O. FBDDMAT, O. FBC DEBUG FBD DEBUG  NET FBC PLLVDD FBCD PLLAVDD FBC PLLAVDD FBC VREF1 FBC VREF2 FBC VREF3 FBC ZO1 FBC VDDA0	VOLTAGE 3. 3V 1. 2V 1. 2eV 1. 3eV 1. 3eV 1. 8V 1. 8V 1. 8V	500HM	12MI L
4<> BI 4<> BI 7> BI 7> BI 7> BI 7< BI 8< BI	FBDDMAT, O. FBDDMAT, O. FBDDMAT, O. FBC DEBUG FBD DEBUG  NET FBC PLLVDD FBCD PLLAVDD FBC PLLAVDD FBC VREF1 FBC VREF2 FBC VREF3 FBC ZO1 FBC VDDA0	VOLTAGE 3. 3V 1. 2V 1. 2eV 1. 3eV 1. 3eV 1. 8V 1. 8V 1. 8V	500HM	12MI L
4<> BI 4<> BI 7> BI 7> BI 7> BI 7< BI 7< BI 7< BI 7< BI 7< BI 7< BI 7< BI 7< BI 8	FBDDMAT, O. FBDDMAT, O. FBDDAG, O. FBC DEBUG FBD DEBUG FBD DEBUG FBC PLLVDD FBCD PLLVDD FBCD PLLAVDD FBC VREF1 FBC VREF1 FBC VREF2 FBC VREF2 FBC VREF3 FBC ZO1 FBC VDDA0 FBC VDDA1 FBC VDDA2 FBC VDDA2 FBC VDDA2	VOLTAGE  3. 3V 1. 2V  1. 2eV 1. 2eV 1. 2eV 1. 2eV 1. 2eV 1. 3eV 1. 8V 1. 8V 1. 8V 1. 8V	500HM 500HM 500HM 500HM 500HM 500HM 500HM 500HM 600HM	12MI L
4<> BI 4<> BI 7> BI 7> BI 7> BI 7< BI 8	FBDDMAT, O. FBDDMAT, O. FBDDMAT, O. FBC DEBUG FBD DEBUG FBD DEBUG  NET FBCD PLLVDD FBCD PLLAVDD FBC PLLAVDD FBC VREF0 FBC VREF2 FBC VREF3 FBC ZOO FBC ZOO FBC VDDA1 FBC VDDA2 FBC VDDA3  FBC VDDA3  FBD VREF0 FBD VREF0 FBD VREF0	VOLTAGE 3. 3V 1. 2V  1. 26V 1. 26V 1. 26V 1. 26V 1. 26V 1. 1. 8V 1. 8V 1. 8V 1. 8V 1. 8V 1. 26V	500HM 500HM 500HM 500HM 500HM 500HM 500HM 500HM 500HM 600HM	12MI L
4<> BI 4<> BI 7> BI 7> BI 7> BI 7< BI 7< BI 7< BI 7< BI 7< BI 7< BI 8> BI 8> BI	FBDDMAT, 0. FBDDAG, 0. FBC DEBUG FBD DEBUG FBD DEBUG FBD DEBUG FBC PLLVDD FBCD PLLVDD FBCD PLLAVDD FBC VREF0 FBC VREF1 FBC VREF2 FBC VREF2 FBC VDDA1 FBC VDDA2 FBC VDDA3 FBC VDDA3 FBC VDDA3 FBC VDDA3 FBC VDDA4 FBC VDDA5 FBC VDDA6 FBC VDDA6 FBC VDDA7 FBC VDA7 FBC	VOLTAGE 3. 3V 1. 2V 1. 26V 1. 20V	500HM 500HM 500HM 500HM 500HM 500HM 500HM 600HM 500HM 500HM 600HM	12MI L
4<> BI 4<> BI 7> BI 7> BI 7> BI 7< BI 7< BI 7< BI 7< BI 8> BI 8> BI 8> BI	FBDDMAT, O. FBDDMAT, O. FBDDMAT, O. FBC DEBUG FBD DEBUG FBD DEBUG FBC PLLVDD FBCD PLLVDD FBCD PLLAVDD FBC VREF1 FBC VREF1 FBC VREF2 FBC VDDA1 FBC VDDA2 FBC VDDA2 FBC VDDA3 FBC VDDA3 FBC VDDA3 FBC VDDA4 FBC VDDA5 FBC VDDA5 FBC VDDA6 FBC VDDA7 FBC VDBA7 FBC VDBA7 FBC VDBA7 FBC VBCF1 FBC VBCF1 FBC VBCF1 FBC VBCF1 FBC VBCF1	VOLTAGE  3. 3V 1. 2V  1. 26V 1. 26V 1. 26V 1. 26V 1. 1. 26V	500HM 500HM 500HM 500HM 500HM 500HM 500HM 500HM 600HM	12MI L
4<> BI 4<> BI 4<> BI 7> BI 7> BI 7> BI 7> BI 7< BI 7< BI 7< BI 7< BI 7< BI 8> BI 8> BI 8> BI 8> BI	FBDDMAT, O. FBDDMAT, O. FBDDMAT, O. FBC DEBUG FBD DEBUG FBD DEBUG FBC DEBUG FBC PLLVDD FBCD PLLVDD FBCD PLLVDD FBC VREF0 FBC_VREF1 FBC_VREF2 FBC_VREF3 FBC_VDDA1 FBC_VDDA1 FBC_VDDA2 FBC_VDDA3 FBC_VDDA3 FBC_VDDA3 FBC_VDDA3 FBC_VDDA3 FBC_VDDA3 FBC_VDDA3 FBC_VDDA4 FBC_VDDA5 FBC_VDDA5 FBC_VDDA5 FBC_VDDA6 FBC_VDDA7 FBC_VDA7	VOLTAGE  3.3V 1.2V  1.26V 1.26V 1.26V 1.26V 1.26V 1.8V 1.8V 1.8V 1.8V 1.26V 1.26V 1.26V 1.26V 1.26V 1.26V 1.26V 1.26V 1.26V	500HM	12MI L
4<> BI 4<> BI 4<> BI 7> BI 7> BI 7> BI 7< BI 7< BI 7< BI 8> BI 8> BI 8> BI 8	FBDDMAT, O. FBDDMAT, O. FBDDMAT, O. FBC DEBUG FBD DEBUG FBD DEBUG FBC DEBUG FBC DEBUG FBC PLLVDD FBCD PLLVDD FBC PLLAVDD FBC VREF0 FBC VREF1 FBC VREF2 FBC VREF3 FBC VDDA1 FBC VDDA1 FBC VDDA1 FBC VDDA3 FBC VDDA3 FBC VDDA3 FBC VDDA1 FBC V	VOLTAGE  3. 3V 1. 2V 1. 2eV 1. 2eV 1. 2eV 1. 2eV 1. 2eV 1. 1. 2eV	500HM 600HM	12MI L


NVIDIA CORPORATION


2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA


NV\_PN 600-10455-0002-001 PAGE 9 OF 24 DATE 9-FEB-2006


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS

























#### Page19: Power Supply I: A2V5, DDC5V, SAA7115, TMDS Supplies


#### F3V3 Supply




#### A2V5 Supply




### 5V and DDC5V Supply



#### SAA7115\_VDD Supply



#### TMDS IOVDD Backdrive Prevention



# POWER NET RULES 10MI L A2V5.0-

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA

NV\_PN 600-10455-0002-001

