







PCI-EXPRESS EDGE CONNECTOR














| | | |
|------|------------|----------|
| U1J | | |
| XB49 | SP_RX0P | SP_TX0P |
| XB41 | SP_RX0N | SP_TX0N |
| XB50 | SP_RX1P | SP_TX1P |
| XB52 | SP_RX1N | SP_TX1N |
| XB48 | SP_RX3P | SP_TX3P |
| XB49 | SP_RX2N | SP_TX2N |
| XB51 | SP_RX3P | SP_TX3P |
| XB52 | SP_RX3N | SP_TX3N |
| XB48 | SP_RX4P | SP_TX4P |
| XB49 | SP_RX4N | SP_TX4N |
| XB51 | SP_RX5P | SP_TX5P |
| XB52 | SP_RX5N | SP_TX5N |
| XB48 | SP_RX6P | SP_TX6P |
| XB49 | SP_RX6N | SP_TX6N |
| XB51 | SP_RX7P | SP_TX7P |
| XB52 | SP_RX7N | SP_TX7N |
| XB48 | SP_RX8P | SP_TX8P |
| XB49 | SP_RX8N | SP_TX8N |
| XB51 | SP_RX9P | SP_TX9P |
| XB52 | SP_RX9N | SP_TX9N |
| XB48 | SP_RX10P | SP_TX10P |
| XB49 | SP_RX10N | SP_TX10N |
| XB51 | SP_RX11P | SP_TX11P |
| XB52 | SP_RX11N | SP_TX11N |
| XB48 | SP_RX12P | SP_TX12P |
| XB49 | SP_RX12N | SP_TX12N |
| XB51 | SP_RX13P | SP_TX13P |
| XB52 | SP_RX13N | SP_TX13N |
| XB48 | SP_RX14P | SP_TX14P |
| XB49 | SP_RX14N | SP_TX14N |
| XB51 | SP_RX15P | SP_TX15P |
| XB52 | SP_RX15N | SP_TX15N |
| XB47 | SP_REFCLKP | SP_CALRP |
| XB48 | SP_REFCLKN | SP_CALRN |

RV770 GLA11







| Input Voltage Program (VB01...x VB16) | | | | | | |
|---------------------------------------|------|------|------|------|------|----------------|
| VID6 | VID5 | VID4 | VID3 | VID2 | VID1 | Output Voltage |
| 1 | 1 | 0 | 1 | 1 | 0 | 1.5500 |
| 1 | 1 | 0 | 1 | 1 | 0 | 1.5250 |
| 1 | 1 | 0 | 1 | 1 | 1 | 1.5000 |
| 1 | 1 | 0 | 1 | 1 | 1 | 1.4750 |
| 1 | 1 | 0 | 1 | 0 | 0 | 1.4500 |
| 1 | 1 | 1 | 0 | 0 | 0 | 1.4250 |
| 1 | 1 | 1 | 0 | 0 | 1 | 1.4000 |
| 1 | 1 | 1 | 0 | 0 | 1 | 1.3750 |
| 1 | 1 | 1 | 0 | 1 | 0 | 1.3500 |
| 1 | 1 | 1 | 0 | 1 | 1 | 1.3250 |
| 1 | 1 | 1 | 0 | 1 | 1 | 1.3000 |
| 1 | 1 | 1 | 1 | 0 | 1 | 1.2750 |
| 1 | 1 | 1 | 1 | 0 | 0 | 1.2500 |
| 1 | 1 | 1 | 1 | 1 | 0 | 1.2250 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1.2000 |
| 1 | 1 | 1 | 1 | 0 | 1 | 1.1750 |
| 1 | 1 | 1 | 1 | 1 | 0 | 1.1500 |
| 1 | 1 | 1 | 1 | 1 | 0 | 1.1250 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1.1000 |




SVID Setting
VID[3:2] = 11, VDDCstart = 1.10V
VID[3:2] = 10, VDDCstart = 1.20V
VID[3:2] = 01, VDDCstart = 1.30V
VID[3:2] = 00, VDDCmax = 1.40V

SVID VDDC Programming


| VID[5:4] | VDDC |
|----------|---------------------------|
| 00 | SMBUS Voltage 1, 3D |
| 01 | SMBUS Voltage 2, 2D |
| 10 | SMBUS Voltage 3, 0D |
| 11 | SMBUS Voltage 4, Reserved |

[illegible]


MSIS-RMA#
陳昌友
20100427

| | | | | | |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|--------------------------------------------------------------------------------------------------|--|---------------------------------------------------------------------------------------|--|
| <small>CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC. ©2007 Advanced Micro Devices This AMD Board schematic and design is the exclusive property of AMD, and is provided only to you under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of the schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representation or warranty of any kind regarding this schematic and design, including, not limited to, any implied warranty of non-infringement or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.</small> | | <small>Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario</small> | |  | |
| <small>Date:</small> Thursday, October 09, 2008 | | <small>Rev</small> 1 | | | |
| <small>Sheet</small> 13 | | <small>of</small> 22 | | | |
| <small>Title</small> RH RV770 GDDR5 DV-H VO DV-H FH | | <small>Doc No.</small> 105-B507xx-10 | | | |




LDO #2: Vin = 2.5V to 3.6V MAX Vout = +1.8V +/- 3% Iout = 1.7A (TBV) RMS MAX
PCB: Min 70mm sq. copper area for cooling



LDO #3: Vin = +1.50V to 2.1VMAX Vout = +1.1V +/- 3% Iout = Up to 1.3A (TBV) RMS MAX
PCB: Min 70mm sq. copper area for cooling



Regulators for +5V, +5V_VESA and +5V_VESA2

[illegible]

