MS-V088 VER 10

NV43-PCIE NV43 256MB/128bit, BGA 16MX16 DDR2, VGA, DVI-I, TV-OUT(HT-10)

P295-A00 DESIGN NV43 300/267MHZ 128MB/256MB/512MB DDR2 84-FBGA

PAGE SUMMARY: DDR2 84-FBGA Clock setting 350MHZ

Page1: P295 Overview

Page2: PCI EXPRESS, NVVDD, VDD33

Page3: FB BANK A, FBVTT TERMINATIONS, FBVDDQ DECOUPLING

Page4: FB BANK C, FBVTT TERMINATIONS

Page5: MEMORY PARTITION A 0..31 Page6: MEMORY PARTITION A 32..63 Page7: MEMORY PARTITION C 0..31 Page8: MEMORY PARTITION C 32..63

Page9: GPU GND Page10: DACA - VGA

Page11: DACB - TVOUT, VIDEO IN

Page12: DACC - VGA

Page13: STRAPS, FANSINK, MECHANICALS

Page14: GPIO, HDCP ROM, VBIOS ROM, FAN CONTROL

Page15: INTERNAL TMDS LINK A/B Page16: INTERNAL TMDS LINK C/D

Page17: MIOA, MIOB, NVPLL

Page18: POWER SUPPLY (RT9218) for NVVDD,FBVDDQ

Page19: Other Powers - A3V3, DDC_5, TMDSPLL, TMDSIO, FBVTT and 5V-3V3 POWER SEQUENCING

Г	POJ	VARIANT	NVPN	ASSEMBLY
Г	В	BASE	602-10295-BASE-SCH	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
П	1	SKU000	602-10295-0000-000	GF-6600-A04 GEN 300/267MHZ 256MB 84-FBGA DDR2 16MX16 VGA+DVI-I+HDTV
П	2	SKU001	602-10295-0001-000	GF-6600-A04 GEN 300/257MHZ 128MB 84-FBGA DDR2 8MX16 VGA+DVI-I+HDTV
П	3	<undefined></undefined>	<undefined></undefined>	<undefined></undefined>
П	4	<undefined></undefined>	<undefined></undefined>	<undefined></undefined>
П	5	<undefined></undefined>	<undefined></undefined>	<undefined></undefined>
П	6	<undefined></undefined>	<undefined></undefined>	<undefined></undefined>
П	7	<undefined></undefined>	<undefined></undefined>	<undefined></undefined>
П	8	<undefined></undefined>	<undefined></undefined>	<undefined></undefined>
П	9	<undefined></undefined>	<undefined></undefined>	<undefined></undefined>
1	10	<undefined></undefined>	<undefined></undefined>	<undefined></undefined>
1	11	<undefined></undefined>	<undefined></undefined>	<undefined></undefined>
1	2	<undefined></undefined>	<undefined></undefined>	<undefined></undefined>
1	3	<undefined></undefined>	<undefined></undefined>	<undefined></undefined>
1	14	<undefined></undefined>	<undefined></undefined>	<undefined></undefined>
1	15	<undefined></undefined>	<undefined></undefined>	<undefined></undefined>
1	- 1			

REV HISTORY

A00

-08/04/2005:

1.Page18: change power solution to RT9218 for NVVDD & FBVDDQ

10S

-08/04/2005:

1.Page18: Move C913~C916 out form C910,C911 & Move C930,C931 out form C929

2.Page19: Add C940 near C36

3.Page19: Remove C16, C35, C55

B00

-12/06/2005:

1.ADD G73 circuit

C00

-04/26/2006:

- 1.Remove NV43 reserve circuit
- 2.Page14: Add SPDIF circuit
- 3.Page15: Add TMDS Dual_Link A/B
- 4.Page17: Add MIOA Feature SLI CON
- 5.Page18,19: Modify Power solution same as P345

C01

-06/26/2006:

- 1.Page18:Add MIOA SLI referenc power
- 2.Page18:Add R0805 NVVDD to PEX1V2
- 3.Page18:Add NVVDD Choke Footprint
- 4.Page15/16:Add Bridge R for EMI

A00

-11/10/2006:V041-3.1 change model name to V088-0A


- 1.Page17:MIOA/B SLI signals resverve
- 2.Page13:Straps reserve for G84
- 3.Page10/11/12:Reserve DAC_VREF for G84 DAC
- 4.Page3/4:Reserve FBIO ODT for G84 DDR2
- 5.Page3/4:Reserve FBIO External VREF for G84
- 6.Page3/4/5/6/7/8:Reserve FBIO Dual Rank Inplementation for G84
- 7.Page3/4/14:Reserve I/O changes for G84
- 8.Page3/9/15/16/19:Reserve Power rail for G84


10

-23/01/2007:

- 1.Page18:change RT9218 power sqence
- 2.Page18:reserve AWP7120 / RT9218 footprint
- 3.Page19:change A2V5 capacitor footprint for A2V5 power issue
- 4.Page19: change 1V8 431 circuit,using 431+Mos
- 5.Page5~8: Reserve memory pull high/low R
- 6.Page13: Reserve Heatsink footprint







04 FB BANK C, FBVTT TERMINATIONS FB PARTITION C BIGAISO_P10_33X33MB. COMMON | 314 FB | 3 FBC. CM00 C.11. FBC. CM07 AL1. FBC. CM07 AL1. FBC. CM02 AL1. FBC. CM08 AL1. FBC. CM09 AL1. OUT 4 A4 FBCDQM0 E11 FBCDQM1 F5 FBCDQM2 C9 FBCDQM3 C28 FBCDQM4 F24 FBCDQM6 C24 FBCDQM6 E20 FBCDQM7 se for G84/G86 C6 FBCDQS_RN0 E9 FBCDQS_RN1 E6 FBCDQS_RN3 A8 FBCDQS_RN3 B29 FBCDQS_RN4 E25 FBCDQS_RN6 A25 FBCDQS_RN6 F21 FBCDQS_RN7 FBC DEBUG F12 FBC PLLVDD 10V 10% 35R 9632 NS G10 OEBO .01UF 16V 16% XTR 062 COMMOR 0885 .1UF 10V 10% 30% 308 FBC_PLLGND 0945 47UF Micro-Star International Co., LTD.

MS-V088

FB BANK C, FBVTT TERMINATIONS

05 MEMORY PARTITION A 0..31 FBA MEMORY 1st bank 0..31 PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE TO MEMORY Micro-Star International Co., LTD. MS-V088


MEMORY PARTITION A 0..31

06 MEMORY PARTITION A 32..63

FBA MEMORY 1st bank 32..63

PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE TO MEMORY






07 MEMORY PARTITION C 0..31

FBC MEMORY 2nd bank 0..31


PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE TO MEMORY




08 MEMORY PARTITION C 32..63


FBC MEMORY 2nd bank 32..63 PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE TO MEMORY 10F 10V 10V 10% 10R 1002 1002 2004 - 9UF 10V 12% XZR 0K02 COMM 1UF 10V 10% X7R 9602 10/ 10/ 10/ 17/ X7R 0402 Micro-Star International Co., LTD. MS-V088 MEMORY PARTITION C 32..63

09 GPU GND / TMDS_PLLVDD











11 DACB - TVOUT, VIDEO IN







12 DACC - VGA



DACC - VGA

