



# PCI-EXPRESS EDGE CONNECTOR



Power Sequence Circuit to ensure SMPS\_EN is released after +12V\_BUS and +3.3V\_BUS are both in regulation. Pull-up may or may not be required on SMPS\_EN signal depending on SMPS design.

Node 1 When +12V ramps above min Vbe, SMPS\_EN will be held low

Node 2 When +3.3V gets close to regulation, one of the two conditions of releasing SMPS\_EN is active

Target ~ 900mV when +3.3 at min regulation (worse case)


Typical trigger when +3.3V ramps above 2.2V (650mV)

Node 3 When +12V gets close to regulation, one of the two conditions of releasing SMPS\_EN is active

Target ~ 1.25V when +12 at min regulation (worse case)



Typical trigger when +12V ramps above 10V (1.1V)


SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND


















## PIN BASED STRAPS






$R_{csn} = DCR * I_{cop} / 80uA =$   
 $1mohm * 40Amp / 80uA = 499\ ohm$   
 $I_{ind} = (I_{cop} * DCR / R_{csn}) * 4$   
 $= (40A * 1mohm / 499ohm) * 4 = 80uA$   
 $R_{ind} = V_{ind} / I_{ind} = 1V / 80uA =$   
 $3.3K$



VDDC\_ GPIO:10~15  
MVDDC\_ GPIO:20~24  
DAC1\_ GPIO:25~28  
DAC2\_GPIO:30~32



VDD3_VDDC	VID128	VID129	VID130	VID131	VID132	VID133	VID134
0.075V	0	0	0	0	0	0	0
0.0875V	0	0	0	0	0	0	0
0.100V	0	0	0	0	0	0	0
0.1125V	0	0	0	0	0	0	0
0.125V	0	0	0	0	0	0	0
0.1375V	0	0	0	0	0	0	0
0.150V	0	0	0	0	0	0	0
0.1625V	0	0	0	0	0	0	0
0.175V	0	0	0	0	0	0	0
0.1875V	0	0	0	0	0	0	0
0.200V	0	0	0	0	0	0	0
0.2125V	0	0	0	0	0	0	0
0.225V	0	0	0	0	0	0	0
0.2375V	0	0	0	0	0	0	0
0.250V	0	0	0	0	0	0	0
0.2625V	0	0	0	0	0	0	0
0.275V	0	0	0	0	0	0	0
0.2875V	0	0	0	0	0	0	0
0.300V	0	0	0	0	0	0	0



Micro-Star International Co., LTD.

MS-V044 RV530/DDRII


Size: Custom  
Document Number: 10  
Date: Monday, February 13, 2006 Sheet 9 of 22




Micro-Star International Co., LTD.

MS-V044 RV530/DDR II


Size: Document Number  
Custom  
Date: Monday, February 13, 2006 [Sheet 10 of 22]




### PWM FAN SPEED CONTROL



### TEMPERATURE MONITOR







### VOLTAGE SENSING CIRCUIT





Micro-Star International Co., LTD.

MS-V044 RV530/DDRII

Size: Custom  
Date: Monday, February 13, 2006  
Sheet: 11 of 19  
Rev: 10




## Power Sequence Circuit







Replace with 5050004800  
120R, 300MA EIA(0402)

**CHANNEL A: RANK 0 128MB DDR2**





# CHANNEL B: RANK 0 128MB DDR2










DDC2\_MONID0  
DDC2\_MONID1(SDA)  
DDC2\_MONID2  
DDC2\_MONID3(SCL)





DB15 pin	Standard VGA	DDC1 Host	DDC2B or DDC2B+ Host	DDC2AB Host	DDC1/2 Display
11	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Optional
12	Monitor ID bit 1	Monitor ID bit 1	Monitor ID bit 1	Monitor ID bit 1	Optional
4	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Optional
15	Monitor ID bit 3	Monitor ID bit 3	Monitor ID bit 3	Monitor ID bit 3	Optional
9	N/C	+5V	+5V	+5V	Optional
Hardware Support	No	Yes	Yes	No	Yes

Based on VESA Display Data Channel (DDC) Standard Ver. 3 Dec. 15, 1997









DVI/VGA SCREWS

- SCREW1

SCREW

JACKSCREW

ASSY

7020000800
- SCREW2

SCREW

JACKSCREW

ASSY

7020000800
- SCREW3

SCREW

JACKSCREW

ASSY

7020000800
- SCREW4

SCREW

JACKSCREW

ASSY

7020000800

