



PCI-EXPRESS EDGE CONNECTOR



Power Sequence Circuit to ensure SMPS_EN is released after +12V_BUS and +3.3V_BUS are both in regulation. Pull-up may or may not be required on SMPS_EN signal depending on SMPS design.

Node 1 When +12V ramps above min Vbe, SMPS_EN will be held low

Node 2 When +3.3V gets close to regulation, one of the two conditions of releasing SMPS_EN is active

Target ~ 900mV when +3.3 at min regulation (worse case)

Typical trigger when +3.3V ramps above 2.2V (650mV)

Node 3 When +12V gets close to regulation, one of the two conditions of releasing SMPS_EN is active

Target ~ 1.25V when +12 at min regulation (worse case)

Typical trigger when +12V ramps above 10V (1.1V)


SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND





Micro-Star International Co., LTD.


MS-V040 RV530/DDRII

Size C	Document Number	Rev 2.1
Date: Wednesday, February 15, 2006	Sheet 2 of 19	



RV530 MEMORY CHANNELS A and B








Timing diagram for the R50-R70 and MR51-MR70 signals. The diagram shows 16 rows of signals. Each row has a signal name on the left, a waveform in the middle, and a label on the right. The signals are: GPIO_0, GPIO_1, GPIO_3, GPIO_2, GPIO_4, GPIO_6, GPIO_5, GPIO_8, GPIO_9, GPIO_13, GPIO_12, GPIO_11, A_VSYNC_DAC1, A_HSYNC_DAC1, A_VSYNC_DAC2, A_HSYNC_DAC2, GENERICC, DVALID, PSYNC, and GPIO_7. The waveforms show various digital transitions. The labels on the right include R51, R52, R53, R54, R55, R56, R57, R58, R59, R60, R61, R62, R63, R64, R65, R66, R67, R68, R69, R70, MR51, MR52, MR53, MR54, MR55, MR56, MR57, MR58, MR59, MR60, MR61, MR62, MR63, MR64, MR65, MR66, MR67, MR68, MR69, MR70, and DMI1. A +3.3V supply is indicated at the top left.

TV OUT STANDARD (Jumper position overwrite resistor settings) ATI Board Feature II




CORE REGULATOR VDDC



Lower MOSFET should be surrounded by a lot of copper for heat dissipation

POWER SEQUENCING CIRCUIT:	DESIGN NOTES:
	<p>Compensation Circuit</p>
<p>FOR ALTERNATE #1</p> <p>Remove R374, R375, R371, C168 and U32</p> <p>Install R370, R112, R954, R305-R308, C168, C159 and MU32</p>	<p>FOR ALTERNATE #2</p> <p>Change C157 for 10 uF and C121 for 1 uF</p> <p>Replace C764 by 0 Ohm resistor</p> <p>Remove R314 with a bead</p> <p>Remove R954, R370, R305-R308, C159, R112, C160 and MU32</p> <p>Install R374, R375, R371, C168 and U32</p> <p>Compensation circuit</p> <p>Rc1 = 10K, Rc2 = 8.06K</p> <p>R313 = 93.1K, C171 = 3.9 nF, C170 = 10 pF</p>




Micro-Star International Co., LTD.

MS-V040 RV530/DDR II

Size: Custom

Rev: 2.1








Date: Wednesday, February 15, 2006 Sheet 10 of 19



Micro-Star International Co., LTD.

MS-V040 RV530/DDRII

Size	Document Number	Rev
Custom		2.1
Date:	Wednesday, February 15, 2006	Sheet 11 of 19



Replace with 5050004800
120R, 300MA EIA(0402)




Micro-Star International Co., LTD.


MS-V040 RV530/DDRII





Size C Document Number Rev 2.1
Date: Wednesday, February 15, 2006 Sheet 12 of 22

CHANNEL A: RANK 0 128MB DDR2





CHANNEL B: RANK 0 128MB DDR2






DB15 pin	Standard VGA	DDC1 Host	DDC2B or DDC2B+ Host	DDC2AB Host	DDC1/2 Display
11	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Optional
12	Monitor ID bit 1	Data from display/SDA	Monitor ID bit 1	SDA	Optional
4	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Optional
15	Monitor ID bit 3	Open	Open	SDC1	Optional
9	N/C	+5V	+5V	+5V	Optional
Hardware Support	No	Yes	Yes	No	Yes

Based on VESA Display Data Channel (DDC) Standard Ver. 3 Dec. 15, 1997





DVI/VGA SCREWS

- SCREW1

SCREW

JACKSCREW

ASSY

7020000800
- SCREW2

SCREW

JACKSCREW

ASSY

7020000800
- SCREW3

SCREW

JACKSCREW

ASSY

7020000800
- SCREW4

SCREW

JACKSCREW

ASSY

7020000800

