





Type	Voltage Req.	Rq1		Rq2		+MVDDC	Rq3		Rq4	
Elpida	1.8V	681R 3240	0681000	1.5K	3230015200	3.45V (TSOP)	7.5K	3230075200	2.4K	3230024200
Elpiua	[-0.09V/+0.18V]									
	2.5V	1K 3240	0100100	1K	3240100100	•	•			
	2.6V	4.75K 3240	0475100	4.32K	3240432100					








	Voltage Req.	Rm1		Rm2	
Hynix	3.34V	4.32K		2.55	<
Пунк	[-0.04V/+0.04V]				
	3.45V	4.32K		2.43	<
	[-0.04V/+0.04V]				
Sumsung	2.5V	1K	3240100100	1K	3240100100
Surrisurig	[-0.03V/+0.03V]				

	_	_
Old regulator for +MPVDD		
Vin = 3.3V		
Vout = 1.8V		
lout = 10mA MAX		







ATI Technologies Inc. 1 Commerce Valley Drive East Markham, Ontario Canada, L3T 7X6 (905) 882-2600


AGP RV350 128M TSOP VGA DVI VO


Document Number 105-A035XX-00B Wednesday, March 05, 2003


New regulator for VDDR4, PVDD, A2VDD and TPVDD















OPTION STRAPS



STRAPS	PIN	DESCRIPTION	DEFAULT
AGPFBSKEW(1:0)	GPIO(1:0)	AGP 1x dock feedback phase adjustment wit refdik(cpucik) 00 - erdick slightly earlier then feedback 01 - reflick 1t go partier then feedback 11 - reflick 1t go partier then feedback 11 - reflick 2 gos earlier then feedback	00 (internal pull-down)
X1CLK_SKWE(1:0)	GPIO(3:2)	Clock phase adjustment between x1 clk and x2clk 00 - 0 tap delay 10 - 1 tap cletay 10 - 2 taps cletay 11 - 1 taps cletay 11 - 1 taps cletay	00 (internal pull-down)
ROMIDCFG(3:0)	GPIO(9,13:11)	If no ROM attached, controls chip IDis. If rom attached identifies ROM type 0000 - NA ROM, CHO, (ID-D 0000 - NA ROM, CHO, (ID-D 0000 - ROM ROM, CHO, (ID-D 0100 - reserved 0110 - reserved 0110 - reserved 0110 - reserved 0110 - reserved 1010 - Parallel ROM, chip IDis from ROM 1010 - Parallel ROM, chip IDis from ROM 1010 - Service ROM, (Armel), chip IDis from ROM 1010 - Service ROM, (ARME), chip IDis from ROM 1010 - Service ROM, (ARME), chip IDis from ROM 1100 - Service ROM, (ARME), chip IDis from ROM 1100 - Service ROM, (ARME), chip IDis from ROM 1100 - Service ROM, (ARME), chip IDis from ROM	1001
ID_DISABLE	GPIO(8)	Normal operation	0 (internal pull-down)
BUSCFG(2.0)	GPIO(6:4)	Control last type. CLF PLL select. on #185EL 000 - 1.59 MBS - 9.04 Ps. PL. eds. (BEEL-AD16 000 - 1.59 MBS - 9.04 Ps. PL. eds. (BEEL-AD16 000 - 1.59 MBS - 9.04 Ps. PL. eds. (BEEL-AD16 001 - 1.59 MBS - 9.04 Ps. PL. eds. (BEEL-AD17 001 - 3.39 WBS - 9.04 Ps. PL. eds. (BEEL-AD17 001 - 3.39 WBS - 9.04 Ps. PL. eds. (B. BEEL-AD17 001 - 1.59 WBS - 9.04 Ps. PL. eds. (B. BEEL-AD17 001 - 1.59 WBS - 9.04 Ps. PL. eds. (B. DEEL-AD17 101 - PCI 3.34HE - 3.39 KBF - 68 101 - PCI 3.34HE - 3.39 KBF - 68 101 - 1.59 WBS - 9.04 Ps. KBF - 68 111 - 1.59 WBS - 9.04 Ps. KBF - 68 111 - 1.59 WBS - 9.04 Ps. KBF - 68 111 - 1.59 WBS - 9.04 Ps. KBF - 68 111 - 1.59 WBS - 9.04 Ps. KBF - 68 111 - 1.59 WBS - 9.04 Ps. KBF - 68 111 - 1.59 WBS - 9.04 Ps. KBF - 68 111 - 1.59 WBS - 9.04 Ps. KBF - 68 111 - 1.59 WBS - 9.04 Ps. KBF - 68 111 - 1.59 WBS - 9.04 Ps. KBF - 68 111 - 1.59 WBS - 9.04 Ps. KBF - 68 111 - 1.59 WBS - 9.04 Ps. KBF - 68 111 - 1.59 WBS - 9.04 Ps. KBF - 68 111 - 1.59 WBS - 9.04 Ps. KBF - 68 111 - 1.59 WBS - 9.04 Ps. KBF - 68 112 - 9.04 Ps. WBF - 68 113 - 9.04 Ps. WBF - 68 114 - 9.04 Ps. WBF - 68 115 - 9.04 Ps. WBF - 68 115 - 9.04 Ps. WBF - 68 116 - 9.04 Ps. WBF - 68 117 - 9.04 Ps. WBF - 68 118 - 9.04 Ps. WBF - 68 119 - 9	000 (internal pull-down)
MULTIFUNC(1:0)	LCDDATA(17:16)	Multi-function device select 00 - single function device. 10 - single function device. AGP in either function 10 - two function device. AGP point function of 10 - two function device. AGP point functions 11 BUSGFC pin based straps are set to PCI, then AGP will not be enabled in any function. See AGP function table beliefur for definit on AGP ability claims.	00
VIP_DEVICE	LCDDATA(20) STRAP T	Indicates if any slave VIP host devices drove this in low during reset. 0 - Slave VIP host port devices present. 1 - No slave VIP host port devices reporting presence during reset.	0

STRAP P	INTERRUPT
LOW	ENABLED (DEFAULT)
HIGH	DISABLED

+3 <u>.3</u> V_BUS	DC Straps	+3.3V_BUS	
R582 10K R578 10K R575 10K		R584 10K R580 10K	
3,14 DEMUX_SEL 3,14 DC_Strap3 3 DC_Strap1		→>>DC_Strap4 3	≫PALINTSC 3
R574 10K DNI R579 10K DNI R583 10K DNI		R581 10K DNI R585 10K DNI	SW1A DIP_SWX2

		processor
STRAPS	PIN	DESCRIPTION
DC_STRAP1	LCDDATA12	Internal TMDS Enabled 0 - Disabled 1 - Enabled
DC_STRAP2	LCDDATA13	Video Capture Enabled 0 - Disabled 1 - Enabled THIS STRAP IS NOT PRESENT ON THIS CARD!
DC_STRAP4 DC_STRAP5	LCDDATA15 LCDDATA19	DAC2 Configuration DAC2 Off
	0 1 1 0 1 1	DAC2 On as CRT DAC2 On as TVOUT DAC2 On as TVOUT
DC_STRAP6	LCDDATA18	TVO Standard Default (Resistor pull-up and switch short to GND)
		0 - PAL (on board resistor pull-down and switch closed) 1 - NTSC (on board resistor pull-up)
DC_STRAP3	LCDDATA14	Connected to Component TV-Out Detect pin
		Normally high, pulled low by Component TVO dongle



