



MS-8913 Ver:0A


Cover Sheet	1
Block Diagram	2
AGP AGP BUS 8X	3
AGP RV280 CORE	4
RV280 MEMORY INTERFACE	5
RV280 POWER	6
POWER REGULATOR(VDDC/VDD)	7
POWER REGULATOR(VDDQ/ETC)	8
OPTION STRAPS	9
SERIAL BIOS AND HW STRAPS	10
SERIAL TERMINATION CH_A	11
SERIAL TERMINATION CH_B	12
TSOP 4/8MX16 DDR	13
DAC RGB FILTER	14
VIVO	15


















Regulator for VDDC_CT (Core Transform) and AVDD/A2VDDQ/AVDDDI/A2VDDDI TXVDDR, LVDDRx, MPVDD

Vin = 3.3V AG P Vout = 1.8V


Iout = 350mA + 100mA + 50mA = 500mA MAX Iout = 600mA MAX (with PVDD/TPVDD)

	Rct1			Rct2		
1.8V	1K	3240100100	603	422R	3240422000	603
1.9V		3240100100		499R	3240499000	603



Regulator for PVDD (CorePLLs) and optional TPVDD (TMDS PLLs)

Vin = 3.3V AG P Vout = +1.8V lout = 25mA MAX (PVDD only) lout = 30mA MAX (PVDD + TPVDD)




The value of resistor were chosen to reduce failure rate caused by possible defective regulators, i.e., 33R are used instead of 47R or 51R for more start up current. (3.465V - 1.8V) / 33R = 50.5mA

805 package resistor are required for sufficient power rating (0.1W rating). (3.465V - 1.8V) * 50.5mA = 0.085W; therefore, smaller resistor value would require 1206 package

Regulator for MPVDD (Memory PLLs)

Vin = 3.3V AGP Vout = +1.8V lout = 10mA MAX

(Optional)



Regulator For TPVDD (TMDS PLLs)

Vin = +3.3V AGP Vout = 1.8V lout = 15mA MAX

(Optional)



TPVDD = TPVDD + LPVDD + TXVDDR

AVDD/A2VDDQ (1st DAC & 2nd DAC Band Gap)



Some Part Ref's updated to 988 brd

