


## DYNAMIC NVVDD



## Dynamic NVVDD

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY  
SANTA CLARA, CA 95050, USA



ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	POWER SUPPLY: NVVDD DUAL PHASE SWITCHER


NV_PN	600-10727-base-sch A		
ID		PAGE	
NAME		DATE	31-OCT-2007

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWNS AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.




Power Supply: 5V, 5V\_DDC, TMDS, MIOA\_VDDQ

5V REGULATOR




5V DDC

12V filter




NETNAME	MAX_CURRENT	MIN_LINE_WIDTH	VOLTAGE
5V_FUSED	0.1A	120M	5V
5V_DDC	0.1A	120M	5V
5V	0.15A	120M	5V
PL1117VCG	0.1A	120M	1.8V
1V8	0.12A	120M	1.8V
3V3	0.3A	120M	3.3V
3V3_F	3.5A	100M	3.3V
12V_F	5A	200M	12V


IFP PLL Supply 1.8V




MIO\_VDD 2.5V



3V3 switch



IFP\_IOVDD BACKDRIVE PREVENTION





ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY: 600-10727-base-sch A  
PAGE DETAIL: POWER SUPPLY LINEARS: 5V, DDC5V, IFPPLL1V8, IFP12V5, MIO\_VDD, 3V3 FILTER, 12V FILTER


NVIDIA CORPORATION	
3701 SAN TOMAS EXPRESSWAY	
SANTA CLARA, CA 95050, USA	
NV_PN	600-10727-base-sch A
TO	PAGE
NAME	DATE 31-OCT-2007

## HYBRID POWER






ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	HYBRID POWER CIRCUIT

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, MATERIALS) ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

<b>NVIDIA CORPORATION</b> 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA			
<b>NV_PN</b>	600-10727-base-sch A		
<b>ID</b>		<b>PAGE</b>	
<b>NAME</b>		<b>DATE</b>	31-OCT-2007

STRAPPING OPTIONS

Assembly: BIOS



NET_NAME	MIN_LINE_WIDTH	NV_IMPEDANCE	NV_CRITICAL_NET
HDA_BCLK	100um	100um	1
HDA_RST	100um	100um	1
HDA_SDI	100um	100um	1
HDA_SDO	100um	100um	1
HDA_SYNC	100um	100um	1

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTIC LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, MATERIALS) ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION

3701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA

NV\_PN

600-10727-base-sch A

TO

NAME


PAGE

DATE

31-OCT-2007

	NETNAME	MIN_LINE_WIDTH	VOLTAGE
V	POWER DC	100MIL	
	POWER GND	100MIL	
	POWER PLANE	8MIL	
	POWER PAD 1	100MIL	
	POWER PAD 2	100MIL	
	POWER PAD 3	100MIL	


[illegible]

<b>NVIDIA CORPORATION</b> 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA			
<b>NV_PN</b> 600-10727-base-sch A			
<b>ID</b>		<b>PAGE</b>	
<b>NAME</b>		<b>DATE</b>	31-OCT-2007


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

## XTAL/PLLVDD/SPDIF IN


## SPDIF IN



## XTAL/GPU\_PLLVDD



## MECHANICALS &amp; THERMALS



NETNAME

MIN\_LINE\_WIDTH

GPU\_PLYDD 120ns 1.2V

XTAL\_IN 120ns

XTAL\_OUT 120ns

XTAL\_SSEN 120ns

XTAL\_OUTBUFF 120ns

SPDIF\_IN 200ns

SPDIF\_RL\_F 200ns

SPDIF\_GND 200ns

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY  
SANTA CLARA, CA 95050, USA



NV_PN	600-10727-base-sch A
-------	----------------------




ID		PAGE	
NAME		DATE	31-OCT-2007

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO. STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	SPDIF-IN, XTAL, MECHANICALS, THERMALS

DACB: SD/HD VIDEO OUT CONNECTOR

	NET_NAME	MIN_LINE_WIDTH	NY_IMPEDANCE	NY_CRITICAL_NET
Q31	DACS_C_OUT		750OHM	1
Q32	DRIVE_POWER_OUT		750OHM	1
Q33	DACS_PIE_OUT		750OHM	1
Q34	TV_PIEOUT_C		750OHM	1
Q35	TV_PIEOUT_F		750OHM	1
Q36	TV_PIEOUT_E		750OHM	1
Q37	DACS_VREF	100M		
Q38	DACS_XREF	100M		



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, MATERIALS) ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERS, AND EXPRESSLY DISCLAIMS IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	DACB FILTERS, MINIDIN CONNECTOR NORTH, SDHD VIDEO OUTPUT CONNECTOR

NVIDIA CORPORATION




2701 SAN TOMAS EXPRESSWAY  
SANTA CLARA, CA 95050, USA




NV_PN	600-10727-base-sch A		
ID		PAGE	
NAME		DATE	31-OCT-2007



MIOA/B SLI



SLI Connector




ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY; COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	MIOA & MIOB SLI CONNECTOR

NVIDIA CORPORATION	
3701 SAN TOMAS EXPRESSWAY	
SANTA CLARA, CA 95050, USA	
NV_PN	600-10727-base-sch A
TO	PAGE
NAME	DATE 31-OCT-2007




[illegible]

<b>NVIDIA CORPORATION</b> 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA			
<b>NV_PN</b> 600-10727-base-sch A			
<b>ID</b>		<b>PAGE</b>	
<b>NAME</b>		<b>DATE</b>	31-OCT-2007

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, MATERIALS) ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERS, AND EXPRESSLY DISCLAIMS IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.




## DACA RGB-FILTER

[illegible]


AVIATION DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. AVIADA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	DATA FILTERS, DATA SYNC BUFFERS & DB15 SOUTH


<b>NVIDIA CORPORATION</b> 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA			
<b>NV_PN</b> 600-10727-base-sch A			
<b>ID</b>		<b>PAGE</b>	
<b>NAME</b>		<b>DATE</b>	31-OCT-2007

## FRAMEBUFFER: PARTITION C DECOUPLING



## Decoupling for FBC 0..31



## Decoupling for FBC 32..63




### Return path coupling GND/FBVDDQ for FBC



# FRAMEBUFFER: PARTITION C 16/32Mx32 BGA136 GDDR3



FB\_C-CS0-LOW-32bit

M1E




FB\_C-CS0-HI-32bit

M2C



Termination for Sub-Partition and CLK. MUST BE PLACED as close as possible to the BGA memory on the line BEFORE the memory pin! Minimize the stub length!



$$VREF = 0.7 \times FB/DOQ + 1.3 \times VSS$$


$$VREF = 0.7 \times FB/DOQ + 1.3 \times VSS$$

$$VREF = 0.7 \times FB/DOQ + 1.3 \times VSS$$

$$VREF = 0.7 \times FB/DOQ + 1.3 \times VSS$$

$$VREF = 0.7 \times FB/DOQ + 1.3 \times VSS$$

$$VREF = 0.7 \times FB/DOQ + 1.3 \times VSS$$



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY: BGA136 LEVEL SCHEMATIC ONLY, COMMON & NO. 11/07/07 ASSEMBLY NOTES AND BOM NOT FINAL  
PAGE DETAIL: FB\_C-CS0-HI-32bit M2C


NVIDIA CORPORATION	
3701 SAN TOMAS EXPRESSWAY	
SANTA CLARA, CA 95050, USA	
NV_PN	600-10727-base-sch A
TO	PAGE
NAME	DATE 31-OCT-2007






FRAME BUFFER: PARTITION A DECOUPLING


Decoupling for FBA 0..31



Decoupling for FBA 32..63



Return path coupling GND/FBVDDQ for FBA





ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO, STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAUSE DETAIL	FBA MEMORY FBVDDQ DECOUPLING CAPS

NVIDIA CORPORATION			
3701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	600-10727-base-sch A		
TO		PAGE	
NAME		DATE	31-OCT-2007

FrameBuffer: Partition A 16/32Mx32 BGA136 GDDR3




<b>NVIDIA CORPORATION</b> 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA			
<b>NV_PN</b> 600-10727-base-sch A			
<b>ID</b>		<b>PAGE</b>	
<b>NAME</b>		<b>DATE</b>	31-OCT-2007

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.



## 16X PEX INTERFACE



	NET	DEPART	NU_IMPEDANCE	NU_CRITICAL
10	PEX-0000	PEX-0000	100000	+
10	PEX-0001	PEX-0001	100000	+
10	PEX-0002	PEX-0002	100000	+
10	PEX-0003	PEX-0003	100000	+
10	PEX-0004	PEX-0004	100000	+
10	PEX-0005	PEX-0005	100000	+
10	PEX-0006	PEX-0006	100000	+
10	PEX-0007	PEX-0007	100000	+
10	PEX-0008	PEX-0008	100000	+
10	PEX-0009	PEX-0009	100000	+
10	PEX-0010	PEX-0010	100000	+
10	PEX-0011	PEX-0011	100000	+
10	PEX-0012	PEX-0012	100000	+
10	PEX-0013	PEX-0013	100000	+
10	PEX-0014	PEX-0014	100000	+
10	PEX-0015	PEX-0015	100000	+
10	PEX-0016	PEX-0016	100000	+
10	PEX-0017	PEX-0017	100000	+
10	PEX-0018	PEX-0018	100000	+
10	PEX-0019	PEX-0019	100000	+
10	PEX-0020	PEX-0020	100000	+
10	PEX-0021	PEX-0021	100000	+
10	PEX-0022	PEX-0022	100000	+
10	PEX-0023	PEX-0023	100000	+
10	PEX-0024	PEX-0024	100000	+
10	PEX-0025	PEX-0025	100000	+
10	PEX-0026	PEX-0026	100000	+
10	PEX-0027	PEX-0027	100000	+
10	PEX-0028	PEX-0028	100000	+
10	PEX-0029	PEX-0029	100000	+
10	PEX-0030	PEX-0030	100000	+
10	PEX-0031	PEX-0031	100000	+
10	PEX-0032	PEX-0032	100000	+
10	PEX-0033	PEX-0033	100000	+
10	PEX-0034	PEX-0034	100000	+
10	PEX-0035	PEX-0035	100000	+
10	PEX-0036	PEX-0036	100000	+
10	PEX-0037	PEX-0037	100000	+
10	PEX-0038	PEX-0038	100000	+
10	PEX-0039	PEX-0039	100000	+
10	PEX-0040	PEX-0040	100000	+
10	PEX-0041	PEX-0041	100000	+
10	PEX-0042	PEX-0042	100000	+
10	PEX-0043	PEX-0043	100000	+
10	PEX-0044	PEX-0044	100000	+
10	PEX-0045	PEX-0045	100000	+
10	PEX-0046	PEX-0046	100000	+
10	PEX-0047	PEX-0047	100000	+
10	PEX-0048	PEX-0048	100000	+
10	PEX-0049	PEX-0049	100000	+
10	PEX-0050	PEX-0050	100000	+
10	PEX-0051	PEX-0051	100000	+
10	PEX-0052	PEX-0052	100000	+
10	PEX-0053	PEX-0053	100000	+
10	PEX-0054	PEX-0054	100000	+
10	PEX-0055	PEX-0055	100000	+
10	PEX-0056	PEX-0056	100000	+
10	PEX-0057	PEX-0057	100000	+
10	PEX-0058	PEX-0058	100000	+
10	PEX-0059	PEX-0059	100000	+
10	PEX-0060	PEX-0060	100000	+
10	PEX-0061	PEX-0061	100000	+
10	PEX-0062	PEX-0062	100000	+
10	PEX-0063	PEX-0063	100000	+
10	PEX-0064	PEX-0064	100000	+
10	PEX-0065	PEX-0065	100000	+
10	PEX-0066	PEX-0066	100000	+
10	PEX-0067	PEX-0067	100000	+
10	PEX-0068	PEX-0068	100000	+
10	PEX-0069	PEX-0069	100000	+
10	PEX-0070	PEX-0070	100000	+
10	PEX-0071	PEX-0071	100000	+
10	PEX-0072	PEX-0072	100000	+
10	PEX-0073	PEX-0073	100000	+
10	PEX-0074	PEX-0074	100000	+
10	PEX-0075	PEX-0075	100000	+
10	PEX-0076	PEX-0076	100000	+
10	PEX-0077	PEX-0077	100000	+

Signal	Source	Value	Current
1.2V	NVDD_SENSE	1.2V	
1.2V	NVDD_GND_SENSE	0V	
1.2V	PEX_PLLVDD	1.2V	
3V3	JV3	3.3V	3A
12V	J2V	12V	5.5A

NVIDIA CORPORATION



NV_PN	600-10727-base-sch A		
ID		PAGE	
NAME		DATE	31-OCT-2007

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOW AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	PCI EXPRESS INTERFACE PEX_VDD DECOUPLING CAPS

P727-A01: G96, GB1-128, GDDR3, DL-DVI, DL-DVI/VGA, SD/HDTV

PAGE SUMMARY:

- Page 1: TABLE OF CONTENTS
- Page 2: PCI EXPRESS INTERFACE, PEX\_VDD DECOUPLING CAPS
- Page 3: FBA MEMORY INTERFACE, GPU NVVDD & FBVDDQ DECOUPLING CAPS
- Page 4: FBA 16/32Mx32 GDDR3 MEMORIES, FBA COMMAND BUS PU'S, FBA CLK TERMS
- Page 5: FBA MEMORY FBVDDQ DECOUPLING CAPS
- Page 6: FBC MEMORY INTERFACE
- Page 7: FBC 16/32MX32 GDDR3 MEMORIES, FBC CMD BUS PU'S, FBC CLK TERMS
- Page 8: FBC MEMORY FBVDDQ DECOUPLING CAPS, GPU GND CONNECTIONS
- Page 9: DACA FILTERS, DACA SYNC BUFFERS & DB15 SOUTH
- Page 10: DACC FILTERS, DACC SYNC BUFFERS & DB15 MID
- Page 11: TMDS LINK A/B, DVI CONNECTOR SOUTH
- Page 12: TMDS LINK C/D, AC COUPLING, PD's, DVI CONNECTOR MID
- Page 13: MIOA & MIOB, SLI CONNECTOR
- Page 14: DACB FILTERS, MINIDIN CONNECTOR NORTH, SD/HD VIDEO OUTPUT CONNECTOR
- Page 15: SPDIF-IN, XTAL, MECHANICALS, THERMALS
- Page 16: EXTERNAL THERMAL SENSOR, 4PIN FAN CONTROL, GPIO
- Page 17: BIOS ROM, HDCP ROM, STRAPPING OPTIONS
- Page 18: HYBRID POWER CIRCUIT
- Page 19: POWER SUPPLY LINEARS: 5V, DDC5V, IFP PLLVDD, IFP IOVDD, MIO VDD, 3V3 FILTER, 12V FILTER
- Page 20: POWER SUPPLY: FBVDDQ SINGLE PHASE SWITCHER
- Page 21: POWER SUPPLY: PEX\_VDD SINGLE PHASE SWITCHER
- Page 22: POWER SUPPLY: NVVDD DUAL PHASE SWITCHER
- Page 23: POWER SUPPLY: NVVDD VOLTAGE SELECTION

Modify history from P727-A01

- 1.Page21/22: NVVDD PWM change to RT8805
- 2.Page20: FBVDDQ/PEX\_VDD change to RT9259A
- 3.Page18: Remove U3  
Page21PEX\_RST\*/GPU\_RST\*  
PEX\_PRSNT1\*/PEX\_PRSNT2\*  
Page9/101DACA/C I2C (remove U508 and add ESD)
- 4.Page15 Net SPDIF\_IN\_F add pull high and low R
- 5.Page17 Remove J5
- 6.Page12 Add J503

REV	VARIANT	NPVN	ASSEMBLY
B	BASE	600-10727-0000-020	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
1	SKU000	600-10727-0000-100	G96-40, 55/800MHz 256MB 16Mx32 GDDR3, DVI DVI HDTV-Out
2	SKU001	600-10727-0001-100	G96-300, 55/800MHz 256MB 16Mx32 GDDR3, DVI DVI HDTV-Out
3	SKU002	600-10727-0002-100	G96-300, 55/800MHz 256MB 16Mx32 GDDR3, DVI DVI
4	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
5	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
6	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
7	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
8	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
9	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
10	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
11	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
12	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
13	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
14	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
15	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, MATERIALS) ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	TABLE OF CONTENTS




NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY  
SANTA CLARA, CA 95050, USA



NV_PN	600-10727-base-sch A		
ID		PAGE	
NAME		DATE	31-OCT-2007

## UP6205 3\*3 Modulize circuit ver:1



## NVVDD Power Supply

NVVDD = 0.9-1.2V @ 30-35A

NVVDD: 1.2mil internal PLANE

2inch plane width from VRM to GPU

3inch length from VRM to GPU

