
MS-V005 VER 10

ATI-PCIEXPRESS RV410 BGA 8MX32 DDRIII, VGA, SCART(VIA VT1623M), TV-OUT, DVI

COVER	1
BLOCK	2
PCI-EXPRESS CONNECTOR	3
RV410 PCIE_INTERFACE	4
RV410_MAIN	5
RV410_POWER	6
RV410 GND	7
REGULATOR FOR GPU,MEMORY AND OTHERS	8-10
RV410_MEM_A_B	11
GDDRIII_A_B_Rank0 & Bank1	12,13
STRAPPING	14
FAN	15
CRT FILTER	16
DVI-I CONNECTOR	17
VIA-VT1623M	18


425
430

	MS-V005 ATI RV410							
Size B	Document Number	COV	ER				Rev 10	
Date:	Tuesday, December 28	3, 2004	Sheet	1	of	18	_	












NOTE: some of the PCIE testpoints will be available trought via on traces. ▼ TP28 (3) PETp0_GFXRp0 (3) PETn0_GFXRn0 0 TP29 PCIE_RX1P PCIE_RX1N ▼ TP32 AE31_ PCIE_RX3P AE31_ PCIE_RX3N (3) PETp3_GFXRp3 (3) PETp3_GFXRp3 GFXTp3_PERp3 (3) GFXTn3_PERn3 (3) ₫ TP35 AE30 AD30 (3) PETp4_GFXRp4 (3) PETn4_GFXRn4 GFXTp4_PERp4 (3) GFXTn4_PERn4 (3) ▼ TP38 (3) PETp5_GFXRp5 (3) PETn5_GFXRn5 GFXTp5_PERp5 (3) GFXTn5_PERn5 (3) **₫** TP39 ▼ TP40 (3) PETp6_GFXRp6 (3) PETn6_GFXRn6 GFXTp6_PERp6 (3) GFXTn6_PERn6 (3) ₫ TP41 (3) PETp7_GFXRp7 (3) PETn7_GFXRn7 ▼ TP44 (3) PETp8_GFXRp8 (3) PETn8_GFXRn8 GFXTp8_PERp8 (3) GFXTn8_PERn8 (3) ▼ TP46 **▼** TP45 W31 PCIE_RX9P PCIE_RX9N (3) PETp9_GFXRp9 (3) PETn9_GFXRn9 TP47 W30 V30C PCIE_RX10P PCIE_RX10N (3) PETp10_GFXRp10 (3) PETp10 GFXRp10 ▼ TP50 U32 PCIE_RX11P PCIE_RX11N (3) PETp11_GFXRp11 (3) PETn11_GFXRn11 D TP51 ▼ TP52 U31 T31_C PCIE_RX12P PCIE_RX12N (3) PETp12_GFXRp12 (3) PETn12_GFXRn12 GFXTp12_PERp12 (3)
GFXTn12_PERn12 (3) TP53 (3) PETp13_GFXRp13 (3) PETn13_GFXRn13 GFXTp13_PERp13 (3) GFXTn13_PERn13 (3) **♀** TP56 R32 PCIE_RX14P PCIE_RX14N (3) PETp14_GFXRp14 (3) PETn14_GFXRn14 GFXTp14_PERp14 (3) GFXTn14_PERn14 (3) ▼ TP58 TP57 P31 PCIE_RX15P N31 PCIE_RX15N (3) PETp15_GFXRp15 (3) PETn15_GFXRn15 AL28 PCIE_REFCLKP AK28 PCIE_REFCLKN (3) PCIE_REFCLKP (3) PCIE_REFCLKN AB24 R1011 10K (3,18) PERST#_buf <<-PERSTB AA24 +3.3V_BUS AF24 R1007 X_4.7K R1006c MS-V005 ATI RV410 PCIE_Interface










VDDC +MVDDC +3.3V_BUS B13 +12V_BUS +12V_BUS Bead X_Bead C1330 1U B81 + (X_1.2uH R1219 L806 C BEAD_4A R1325 R1326 X_0R X_0R R1220 C1230 T C1329 C1532 C1149 1.0uF 10uF C1146 10uF C1147 10uF C1148 10uF C1331 C940 4.7U 1U/16V 470UF 470UF Q157 P3055LD 5 LDO_DR X_0.01uF Q155 0903BLB — TO252 1.2V/1.2A R1449 UGATE +PCIE_VDDR O-1 C998 100nF R449 2.2R Isat=15A 1.345V, 12A BOOT PHASE L602 2U +VDDC R1207 > X_20K C1323 R1222 C411 X_1500P C1323 470U Q156 0903BSB TO263 R1061 + C1966 + C107 + C167 1.74KST 1000UF_6.3V X_1000UF_6.3V 1000U 1K_1% R1062 R1058 1000UF_6.3V X_4.7R LDO_FB LGATE C1402 C1403 270pF 270pF FS_DIS PGND C946 R1224 R1063 2.55KST 1% 2K_1% =X_1000P R1206 C1337 R1226 20K 300Khz 5600pF +3.3V_BUS +12V_BUS C1339 15pF R1583 X_20K R1581 X_5.1K Q8 R1582 Q7 X_2.4KX_CMPT3904 X_CMPT3904 POWER SEQUENCING CIRCUIT:


	MS-V005			•		
Size B	Regulato	or of C	3PL	J		Rev 10
Date:	Tuesday, December 28, 2004	Sheet	8	of	18	
	2			1		


8 7 6 5













RV410 Shared	d Straps		REV. 0
STRAPS	PIN	DESCRIPTION	VALUE
PCIE_SWING	GPIO(0)	Transmitter Swing Control 0: 50% Tx output swing mode 1: full Tx output swing	1
TRANSMIT_DE-EMPHASIS	GPIO(1)	Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled	1
PCIE_MODE (ATI Internal)	GPIO(3:2)	PCIE mode: 00: PCI Express 1.0A mode 01: Kyrene-compatible mode 10: PCI Express 1.0 mode 11: RESERVED	00
TX_IEXT	GPIO(4)	Transmitter Extra Current 0: normal mode 1: extra current in Tx output stage	0
FORCE _COMPLIANCE	GPIO(5)	Force chip to get to compliance state quickly for Tester purposes 0: Normal operation 1: Force to compliance state	0
PLL_BW (ATI Internal)	GPIO(6)	0: Full PLL Bandwidth 1: Reduced PLL bandwidth	0
DEBUG_ACCESS	GPIO(8)	Strap to set the debug muxes to bring out DEBUG signals even if registers are inaccessible 0: Disable debug access 1: Enable debug access	0
ROMIDCFG(3:0)	GPIO(9,13:11)	If no ROM attached, controls chip IDis. If rom attached identifies ROM type. GPIO[8,13,2,11] 000x - No ROM, CHG, ID=00 001x - No ROM, CHG, ID=01 010x - No ROM, CHG, ID=01 011x - No ROM, CHG, ID=01 011x - No ROM, CHG, ID=10 101x - No ROM, CHG, ID=10 101x - No ROM, CHG, ID=11 1001 - 1M Sarial AT25F1024 ROM (Almel) 10101 - 1M Sarial AT25F1024 ROM (Almel) 10101 - 1M Sarial MASP10 ROM (ST) 1110 - 15 12K Sarial MASP10 ROM (ST) 1110 - 15 12K Sarial MASP10 ROM (ST) 1110 - 11 Sarial MASP10 ROM (ST) 1110 - 11 Sarial MASP10 ROM (ST) 1110 - 11 Sarial ST25F2F01 ROM (ST) 111 - 11 Narial ST25F2F01 ROM (ST) 115 - 11 Narial ST25F01 ROM (ST) 115 - 11 Narial ST25	1100
VIP_DEVICE	VSYNC	Indicates if any slave VIP host devices drove this in low during reset. O Slave VIP host port devices present 1 - No slave VIP host port devices reporting presence during reset	1
RFU	HSYNC	RFU 0 - Normal 1 - Not used	0

RV410 De	raps	REV. 0.2		
ZV_VOLTAGE_SEL0	DVOVMODE_0	DVOVMODE_0 is for ZV_LCDCNTL and ZV_LCDDATA(11:0). 0-3.3 vignaling 1-1.8 V signaling	0	
ZV_VOLTAGE_SEL1	DVOVMODE_1	DVOVMODE_1 is for ZV_LCDDATA(23:12) 0-3.39 signaling 1 - 1.8 V signaling	0	


Board Stra	ıps		REV. 0.3
STRAPS	PIN	DESCRIPTION	VALUE
MEMTYPE(1:0) GDDR3 loading selection	DVALID, PSYNC.	0 0 2 loads(Dual ranks) 0 1 1 loads(Single rank) 1 0 Reserved 1 1 Reserved	000
DC_Strap1	GPIO(10)	Internal TMDS Enabled 0 - Disabled 1 - Enabled	1
DC_Strap2	LCDDATA(13)	Video Capture Enabled 0 - Disabled 1 - Not detected	0
DC_Strap3	LCDDATA(14)	HDTV out detect 0 - Detected 1 - Enabled	1
DC_Strap4, DEMUX_SEL	LCDDATA(15,19)	Video capture enable 00 - DAC2 Off 00 - DAC2 On a CRT 10 - DAC2 On a TVOUT 11 - DAC2 On a TVOUT 11 - DAC2 On a TVOUT	01
PAL/NTSC	LCDDATA(18)	TVO Standard Default (Resistor pull-up and switch short to GND) 0-PAL (on board resistor pull-down and switch closed) 1-NTSC (on board resistor pull-up)	1

	MS-V005 ATI RV410						
ize C	Document Number Stra	ıps				Rev 10	
ate.	Tuesday December 28, 2004	Sheet	1.4	n f	18	•	





PRIMARY DVI-I CONNECTOR (DVI-I1)



MS-V005 ATI RV410 DVI-I Connectors Date: Tuesday, December 28, 2004 Sheet 17 of

