

1. Vega10 PCIe Edge Connector








TABLE OF CONTENTS

SHEET NO.	SHEET NAME
1	Vega10 - PCIe Interface
2	Vega10 - Power / GND
3	Vega10 - GPIO, EXTRA
4	Vega10 - DFTIO, FREE, HPM_DAP, CRACKMON
5	Vega10 - TMDPAB 1xDP, 1xHDMI & +5V VESA
6	Vega10 - TMDPEF 2xDP
7	Control - VDDC / MVDD
8	Reg - VDDCR_SOC PHASES I and VII
9	Reg - VDDCR_SOC PHASES V and XI
10	Reg - VDDCR_SOC PHASES III and IX
11	Reg - VDDCR_SOC PHASES IV and X
12	Reg - VDDCR_SOC PHASES II and VIII
13	Reg - VDDCR_SOC PHASES VI and XII
14	Reg - VDDCR_IO
15	Reg - VDDCR_MEM and VPP
16	Reg - DVFS
17	Reg - IVB / VDDCR_BACO
18	PCC - VDDC
19	POWER MANAGEMENT
20	THERMAL
21	GPUTACH & BACO LEDs
22	DEBUG
23	PI GLUE
24	BLOCK DIAGRAM
25	REVISION HISTORY

SYMBOL LEGEND	
DN	DO NOT
	INSTALL
3 or 4	ACTIVE
	LOW
BUD	BRING UP
	ONLY
	DIGITAL GROUND
	ANALOG GROUND





FREE

[illegible]

SI COR
> jo
12407
(0006

[illegible]

U17
symbol 20

AE10	INTORACOMONDA
AIU36	INTORACOMANDR
V10	INTORACOMANGUL
Y10	INTORACOMANGUL
V37	INTORACOMANGUL
Y37	INTORACOMANGUL
BC43	INTORACOMAMP
BC42	INTORACOMAMPQ




AEV10

U160 A.D. 30K




Size Custom	Document Description Vega10 - DFTIO, FREE, HPM, DAP, CRACKMON	Rev 1.1
Date: 2017-08-15	Sheet 4 of 25	


For differential routing on HDMI 2.0 connection, use dogbone shape antipads for the transitional vias of the same differential pair, and the distance from the via edge to the shape boundary should be






Ensure traces < 5 inches




Ensure traces < 5 inches




OPTIONAL ESD PROTECTION DIODES



+3.3V_BUS



+12V_EXT_A



+12V_EXT_A

VDDC_GATE_DRV_SUP

VDDC_MVDD_DRIVER_VCC

VDDC_PWM3

IR3598M

+VDDCR_SOC

VDDC_I3_P

VDDC_I3_N

+12V_EXT_B

VDDC_GATE_DRV_SUP

VDDC_MVDD_DRIVER_VCC


VDDC_PWM4


IR3598M


+VDDCR_SOC


VDDC_I4_P


VDDC_I4_N
































00017967 MSI CONFIDENTIAL
RD(C)2018012401 jonepei (裴亮樂)
石阿鋒 RMA工程課
(00068760)

A	10/9/15	Initial schematic creation
B	6/30/16	Many Changes on PI circuit , Minor Chnages on SMPS
C	9/30/16	Many Changes on PI circuit , ASIC SYMBOL UPDATED FOR FLASH ROM INTERFACE , flash ROM SISO swapped , RP1 added
D	11/29/16	Changes on PI circuit , 100MHz HCSSL clock source replced (contact AMD for details)
E	01/05/17	PI circuit removed , 200R added to DP AUX (6 resistors)
F	02/02/17	1.8V/VPP Kelvin resistors dual footprinted , DP AUX (6 resistors changed to 100R) , Changed R4033 to 360R 1206 and moved to 12V_AUX , SMBUS Address note swap , J4001 removed , R115/R116 changed to 61.9R , R205 added
G	06/29/17	Re-Name to MSI Lable
H	08/15/17	Remove R1013,R1014,R1015,R106 and V_12V_BUS,V_12V_EXT,V_12V_EXTB,V_3.3V_BUS, 12V_BUS_RES,12V_EXTB_RES,12V_EXTB_RES,3.3V_BUS_RES
I	08/16/17	Change J3003 footprint name from con_mating_samtec_fsi-130-03-x-d-m-ad to con_mating_samtec
I	08/17/17	Remove TP102/105/126/127/106/108/107/106/128/129/110/111/112/113/130/131/114/116/115/117/132/133/118/119/120/121/134/135/122/124/123/125. Change Q702 Footprint , Rename Page 24 to MECH and add 8 + light Point