





[illegible]


Production (No JTAG)	Install R1, R2 & Don't install TSW1	
Internal Use Only	Install TSW1 & Don't Install R1 & R2	
	JTAG	TSW1 Switch #1, 2, 3, 4, 5 and 6 closed (ON) #8 and 7 open
	NO JTAG	TSW1 Switch #1, 2, 3, 4, 5 and 6 open #8 & 7 closed (ON)

SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND
BUO	BRING UP ONLY

Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario			
Date: Friday, July 25, 2008		Rev 07	
Sheet 1 of 19			
DR2 DVIII-TVO-DVII		Doc No. 102-B66801-00	


(2) RV730 PCIe Interface




[illegible]


(4) DDR2 Ch A

CHANNEL A: 128MB/256MB DDR2








CHANNEL B: 128MB/256MB DDR2



<p>CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC. © 2007 Advanced Micro Devices Inc. The AMD Board schematic and design is the exclusive property of AMD and is provided only to entities under a non-disclosure agreement.</p>	<p>Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario</p>
<p>AMD makes no representation or warranties of any kind regarding the confidentiality and design. Intellectual property is protected. Use of this schematic and design for any purpose other than evaluation requires a Non-Disclosure License Agreement with AMD.</p>	
<p>Date: Friday, July 25, 2008</p>	<p>Rev 07</p>
<p>Sheet 5 of 19</p>	
<p>Title RH RV730 D2R2 DVIII-20-DVII</p>	<p>Doc No. 102-866801-00</p>

(06) RV730 GPIOs Strap CF XTAL



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices, Inc.
This AMD Board schematic and design is the exclusive property of AMD,
and is provided only to entities under a non-disclosure agreement
with AMD for evaluation purposes. Further distribution or disclosure
is strictly prohibited. Use of this schematic and design for any purpose
other than evaluation requires a Technology Licensing Agreement with
AMD. AMD makes no representations or warranties of any kind
regarding this schematic and design, including, not limited to,
any implied warranty of merchantability or fitness for a particular
purpose, and disclaims responsibility for any consequences resulting
from its use.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario

Date: Friday, July 25, 2008


Sheet 6 of 19







Title	RH RV730 DDR2 DVIII-TVO-DVII
-------	------------------------------

Doc No.	102-B66801-00
---------	---------------




(07) RV730 DAC1 and DAC2/TV




(08) RV730 TMDS A&B




(09) RV730 TMDS C&D



(10) No Connect E&F



(11) RV730 Power & GND



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East



Date: Friday, July 25, 2008








Rev 07

Title RH RV730 DDR2 DVIII-TVO-DVII

[illegible]

Doc No.	102-B66801-00
---------	---------------

(12) VDDC



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices, Inc.
This AMD Board schematic and design is the exclusive property of AMD and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Title RH RV730 DDR2 DVII11-Two-DVII11

Advanced Micro Devices Inc.
1 Commerce Valley Drive East



Date: Friday, July 25, 2008

Rev 07







Sheet 12 of 19

[illegible]

Title RH RV730 DDR2 DVIII-TVO-DVII

Doc No. 102-B66801-00

(13) MVDD



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
 © 2007 Advanced Micro Devices, Inc.
 This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from the use of the information provided.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario



Date: Friday, July 25, 2008

Rev 07


Sheet 13 of 19

Title RH RV730 DDR2 DVIII-TVO-DVII


Doc No.	102-B66801-00
---------	---------------

(14) Linear Regulators



LDO #1: Vin = 3.0V to 3.6V MAX Vout = +1.8V +/- 2% Iout = 1.0A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling



LDO #2: Vin = +1.5V to 2.0V MAX Vout = +1.1V +/- 2% Iout = 1.7A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling




Regulators for +5V, +5V_VESA and +5V_VESA2




(15) Power Management

Power up Sequencing



VDDC Enable Circuit




3.3V Enable Circuit

Power Play


VDDC Voltage Settings Using GPIOs (for VDDC1 Dual Phase)


PWRCNTL_1 GPIO_20	PWRCNTL_0 GPIO_15	Output Voltage (V)		RE1=	RE2=	
		RE1=62.5K	RE2=63.4K			
0	0	0.90V				
0	1	1.00V				
1	0	1.03V				
1	1	1.125V				Power-up Default

Vout = Vref * (1+Rt/Rb)
VDDC1 (Dual Phase): Vref = 0.6V, Rt = 5.11K
VDDC2 (Single Phase): Vref = 0.8V, Rt = 10K
MVDDC (Single Phase): Vref = 0.8V, Rt = 10K



(16) Mechanical and Thermal Management





<div>AMD</div>			Title			Schematic No.		Date:	
			RH RV730 DDR2 DVIII-TVO-DVII			102-B66801-00		Friday, July 25, 2008	
			REVISION HISTORY					NOTE: This schematic represents the PCB, it does not represent any specific SKU. For Stuffing options (component values, DNI's, ...) please consult the product specific BOM. Please contact AMD representative to obtain latest BOM closest to the application desired.	
Sch Rev	PCB Rev	Date	REVISION DESCRIPTION						
0	00A	08/05/26	Initial design for RV730 DDR2, DVII TVO DVII						
1	00	08/07/21	Release to Rev 00 Moved the fan tack pull up after the divider. Added optional zener to the 5V regulator.						