

PG180-A02

256b GDDR6 x16


TALL DP + DP + DP + HDMI/DP + USB

TABLE OF CONTENTS

Page	Description
1	Table of Contents
2	Block Diagram
3	PCI Express
4	PCI Termination
5	MEMORY: GPU Partition A/B
6	MEMORY: FBA Partition 31..0
7	MEMORY: FBA Partition 63..32
8	MEMORY: FBB Partition 31..0
9	MEMORY: FBB Partition 63..32
10	MEMORY: GPU Partition C/D
11	MEMORY: FBC Partition 31..0
12	MEMORY: FBC Partition 63..32
13	MEMORY: FBD Partition 31..0
14	MEMORY: FBD Partition 63..32
15	GPU PWR and GND
16	GPU Decoupling
17	GPU DECOUPLING
18	IFPAB TALL-DP
19	IFPE DP
20	IFPF USBC
21	IFPC HDMI 2.0/DP
22	IFPD DP
23	NVHS INTERFACE
24	MISC: FAN,THERMAL,JTAG,GPIO,STEREO
25	MISC3: ROM, STRAPS

Page	Description
26	MISC: XTAL, PLL
27	MISC: USB PPC
28	PS: USB VR
29	PS: 5V, 5V BACKUP
30	PS: PEXVDD, 1V8
31	PS: FBVDD CONTROLLER
32	PS: FBVDD CONTROLLER OVR3
33	PS: FBVDD PHASE 1, 2
34	PS: NVVDD CONTROLLER OVR8
35	PS: NVVDD Phase 1, 2
36	PS: NVVDD Phase 3, 4
37	PS: NVVDD Phase 5, 6
38	PS: NVVDD Phase 7, 8
39	PS: INPUT SWITCH RTD3
40	PS: INPUT SWITCH RTD3 USB
41	PS: INPUT SWITCH RAIL BALANCE
42	PS: 12V CURRENT STEERING
43	PS: VR THERMAL PROTECTION
44	PS: INPUTS, FILTERING AND MONITORING
45	PS: CURRENT STEERING,HOT UNPLUG DETECT
46	PS: PRE-FILTER
47	SEQUENCE: 5V, 1V8, NV3V3 ENABLE
48	SEQUENCE: NV, PEX, FB ENABLE
49	SEQUENCE: PCIE VOLTAGE MONITOR
50	SEQUENCE: DISCHARGE

Page	Description
51	SEQUENCE: MISC
52	LED & FAN HEADERS
53	LED 2
54	Mechanical: Bracket/Thermal Solution



GPIO6_NVVDD_PSI*	PS_NVVDD_PGOOD
GPIO0_NVVDD_PWMWID	
PS_NVVDD_EN	
I2CC_SDA_R	
I2CC_SCL_R	
I2CB_SCL_R	
I2CB_SDA_R	
GPU_NVVDD_FBRTN	
GPU_NVVDD_SENSE	

GPIO25_FBVDD_PSI*	PS_FBVDD_PGOOD
GPIO8_FBVDD_SEL	
PS_FBVDD_BUFF_R	
PS_FBVDD_EN	
FBVDDQ_SENSE_RTN	
FBVDDQ_SENSE_GPU	
I2CC_SCL_R	
I2CC_SDA_R	

PS_5V_EN	PS_5V_PGOOD
----------	-------------

PS_1V8_AON_EN	PS_1V8_AON_PGOOD
GPIO1_GC6_FB_EN	PS_PEXVDD_PGOOD
PS_PEXVDD_EN	GPIO1_GC6_FB_EN
PS_1V8_MAIN_EN	

VBUS_PWR_EN	PS_USBC_ALT
VBUS_FET_EN	
USB_DSCH_CTL	
USB_I2CS_SCL	
USB_I2CS_SDA	



GPIO28_ADC_MUX_SEL	PFM_PF_BSKOK
INA3221_LOW_PERF*	
PFM_SKIP	PFM_ADC_IN_P
PS_RTD3_12V_SW	PFM_ADC_IN_N
GPIO1_GC6_FB_EN	
12V_INP	
12V_INN	
12V_PEX6_8_1_INP	
12V_PEX6_8_1_INN	
12V_PEX8_2_INP	
12V_PEX8_2_INN	
12V_RTD3_PEX_INP	
12V_RTD3_PEX_INN	
12V_PEX6_8_1_OVR_INP	
12V_PEX6_8_1_OVR_INN	
12V_PEX8_1_FBP	
12V_PEX8_1_FBN	


GPIO1_GC6_FB_EN	12V_PEX6_8_1_OVR_INP
GPIO29_IDLE_IN_SW	12V_PEX6_8_1_OVR_INN
PS_RTD3_12V_SW	12V_RTD3_PEX_INN
	12V_RTD3_PEX_INP

PEX_RST_BUF*	USB_I2CS_SCL
GPIO1_GC6_FB_EN	IFPB_I2CM_SDA
GPIO24_IFFP_HPD	USB_I2CS_SDA
IFPB_I2CM_SCL	GPIO24_IFFP_HPD
IFPB_I2CM_SDA	VBUS_PWR_EN
USB_CC1	PS_USBC_ALT
USB_CC2	USB_AUX_SW
	USB_CC2
	USB_AUX_SW
	USB_CC1
	USB_DSCH_CTL
	VBUS_FET_EN

PS_IPS1_VCC	FP_FUSE_GPU
PS_IPS1_F2P	DP_AUX_PROT
GPIO26_FP_FUSE	
PS_5V_PGOOD	
PS_NV3V3_EN	
PS_NVPEX_PGOOD	

12V_PEX8_FB	PS_VMON_PGOOD
GPIO1_GC6_FB_EN	PFM_SKIP
PS_RTD3_12V_SW	
PFM_PF_BSKOK	





FBVDDQ

NVVD







1V8\_AON



NVVD

032-0532-000	
X80	
00005	
ASSEMBLY	ASSEMBLY DESCRIPTION
PCB DESIGN	GPU Decoupling


NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95058, USA			
NV_PN 600-1G180-BASE-200			
PCB REV 7018C3X2		PAGE 16	OF 24
BOARD REV A		DATE 27-JUN-2018	







































ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOMs, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.





PLACE CLOSE TO B81











HH:High :Tied to 1.8V  
M:Middle:Tied to 0.9V  
L:Low :Tied to 0V

STRAP2	STRAP1	STRAP0	RAMCFG[4:0]	
L	L	L	00000	RAMCFG TBD
L	L	H	00001	RAMCFG TBD
L	H	L	00010	RAMCFG TBD
L	H	H	00011	RAMCFG TBD
H	H	L	00110	RAMCFG TBD
H	H	H	00111	RAMCFG TBD

DEFAULT




RAMCFG[4:0]	DENSITY	WIDTH	VENDOR
00000	8Gb	256-bit	Samsung
00001	8Gb	256-bit	Micron
00010	8Gb	256-bit	Hynix
00110	16Gb	256-bit	Samsung
00111	16Gb	256-bit	Samsung


ROM_SO	ROM_SI	ROM_SCLK	DUMMY[2:0]/FS_OVERT	1:ENABLE 0:DISABLE
L	L	L	XXX1	FS_OVERT ENABLE
L	L	M	XXX0	FS_OVERT DISABLE

DEFAULT

STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
M	H	H	1	1	1	1
M	H	L	1	1	1	0
M	L	H	1	1	0	1
M	L	L	1	1	0	0
L	H	M	1	0	1	1
L	M	H	1	0	1	0
L	M	L	1	0	0	1
L	L	M	1	0	0	0
H	H	H	0	1	1	1
H	H	L	0	1	1	0
H	L	H	0	1	0	1
H	L	L	0	1	0	0
L	H	H	0	0	1	1
L	H	L	0	0	1	0
L	L	H	0	0	0	1
L	L	L	0	0	0	0


Default























ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOXES, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	ASSEMBLY DESCRIPTION
PS: INPUT SWITCH RTD3 USB	PS: INPUT SWITCH RTD3 USB

**delete NVLINK**


NVIDIA CORPORATION				
2701 SAN TOMAS EXPRESSWAY				
SANTA CLARA, CA 95050, USA				
NV_PN	600-1G180-BASE-200			
PCB REV	PG 180-A02		PAGE	24 OF 54
BCM REV	A		DATE	27-JUN-2018




[illegible]









ASSEMBLY	#ASSEMBLY_DESCRIPTION
PAGE DETAIL	PS: FINE-FILTER

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY



NV_PN	600-1G180-BASE-200
-------	--------------------

PCB REV	PG160-A02
---------	-----------

SOM REV

PAGE
------

DATE	27-JUN-2018
------	-------------







NV_PN	600-1G180-BASE-200
-------	--------------------

PAGE 43 OF 54



DATE	27-JUN-2018
------	-------------

ASSEMBLY	«ASSEMBLY_DESCRIPTION»
PAGE DETAIL	SEQUENCE: NV, PEX, FB ENABLE


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR THEREUNDER, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARD.



Operation mode	Recommended temperature setting at P10
Full-Phase mode	High (0.9 V)
Auto-Phase mode	Tu=0.98 V (0.9 V)
Low-Phase mode (Load back or Water load)	Low (0.95 V)




靠近P10上接的12V\_F，shunt上方電阻105度



離放在兩個P10中間位置105度

IOUT與IREF走差分線



Bracket Screw



MEC2  
PH\_50.5X4.5X10MM\_10K8W  
370  
COMMON



No connected mounting pins

MEC501  
Black Circle  
NOTIN  
COMMON


GPU Socket Symbol



ASSEMBLY DESCRIPTION		SARCO CLARIA, CA 95020, USA	
PAGE DETAIL		Mechanical Bracket/Thermal Solution	

2018/06/14

## Power



From PCIE 3V3\_AUX ( for ITE )

From BUS 3V3 ( for ITE logic判斷)

From BUS 12V ( for Cover LED/RGB Header使用, Max 2.3A )

From 12V ( for 外接式風扇使用, 任一組12V皆可 )

From 5V ( for 背板LED )



MCU\_SCL  
MCU\_SDA

## I2C


From GPU ( for ITE / ENE )











NV I2C 建議使用 I2CB\_SDA &amp; I2CB\_SCL

Layout前請再與AMD/NV EE Leader or AMD/NV AE 確認





















GPIO1	GPIO29	SWITCH	VOUT
0	0	0	3V3
0	1	0	3V3
1	0	0	3V3
1	1	1	3V3A














NV_PN	600-1G180-BASE-200		
PCB REV	PG180-A02	PAGE	45 OF 54
SOM REV	A	DATE	27-JUN-2018










OPTION#	PEX3V1_SENSE	PEX12V_SENSE	OTHER_R_12V_SENSE
Use Pre-Filr	Pre-Filr NO STUFF U12 NO STUFF Q3,Q5 NO STUFF D15	Pre-Filr NO STUFF U13 NO STUFF Q4	Pre-Filr
Use INA3221	Voltage_Monitor	INA3221 NO STUFF U12 NO STUFF Q4	INA3221
NO INA3221 NO Pre-Filr	Voltage_Monitor	Voltage_Monitor	N/A



and All Input 12Vs

NVIDIA CORPORATION				
2701 SAN TOMAS EXPRESSWAY				
SANTA CLARA, CA 95050, USA				
NV_PN	600-1G180-BASE-200			
PCB REV	PG 180-A02		PAGE	48 OF 54
BOM REV	A		DATE	27-JUN-2018












LED BOOST













$$V_{out} = (1 + R_{top}/R_{bot}) \cdot V_{ref}$$
$$= (1 + 287k/10k) \cdot 0.6V$$
$$= 17.82V$$





ASSEMBLY	#ASSEMBLY_DESCRIPTION
PAGE DETAIL	LED 2


NV_PN	600-1G180-BASE-200		
PCB REV	PG180-A02	PAGE	53 OF 54
SOM REV	A	DATE	27-JUN-2018

# ASUS VGA PCB Logo





MB VGA Header




### P-STATE VOLTAGES


1. P0 at 1.05V to 1.15V (depending on VB)
2. P8/P12 at 0.80V

### SOFT START (VR11)


1. Ramp 0V to 1.10V in ~2mS
2. Hold at 1.10V for 170uS
3. Read VID
4. VID set to 0.9V during GPIO tri-state  
VID[5:1]=11000 to set 0.9125V



### For MB R4E的預留超壓電路




Note:change to LL for超壓 (RESERVE)



### NCT3933U Over Voltage





Address : 0x2A



LED\_ON/OFF請放置於BOT SIDE  
相關位置請與ME/PM確認  
須以上圖方式顯示明顯文字



# S0002 SYSTEM FAN CONTROL




# S0003 RGB LED

BLUE\_LED\_MCU

RED\_LED\_MCU

GREEN\_LED\_MCU



## LED BOARD

VF 3.2V BLUE 1206 1/4W 1% 169ohm x3pcs

VF 1.95V RED 1206 1/4W 1% 324ohm x4pcs

VF 3.2V GREEN 1206 1/4W 1% 169ohm x3pcs

MCU\_+12V\_LED

MCU\_+12V\_LED


MCU\_+12V\_LED

## Power


MCU\_+12V\_LED

From BUS 12V

MCU\_+12V\_LED



# S0014 LIGHT BACK PLATE




From S000

MCU\_LED\_Power\_5V

Power



示意圖



連接座旁請註明 12V G R B

RGB Header

