


TABLE OF CONTENTS

SHET NO. SHET NAME				
2 NAVI 21 - PCIe Interface 27 GFX PHASES 11 3 NAVI 21 - CPICIO 28 GFX PHASES 11 2 0 GFX PHASES 47 4 NAVI 21 XTAL 29 GFX PHASES 42 5 XGMI 30 SCC PHASE 142 6 NAVI 21 MEM CH AB 31 VDD. MEM & VDCQL CONTROLLER 7 NAVI 21 MEM CH CD 32 VDD. MEM & VDCQL CONTROLLER 8 NAVI 21 MEM CH GF 33 VDCD. MEM PHASES 142 9 NAVI 21 MEM CH GF 33 NAVI 21 DECAPS 10 GDDRR MEM CH GF 34 NAVI 21 DECAPS 11 GDDRR MEM CH CD 35 NAVI 21 DECAPS 11 GDDRR MEM CH CD 35 NAVI 21 DECAPS 11 GDDRR MEM CH GF 36 NAVI 21 DECAPS 11 GDDRR MEM CH GF 36 NAVI 21 DECAPS 11 GDDRR MEM CH GF 36 NAVI 21 DECAPS 11 GDDRR MEM CH GF 37 POWER MANAGEMENT 12 GDDRR MEM CH GH 37 POWER MANAGEMENT 13 GDDRR MEM CH GH 37 POWER MANAGEMENT 14 NAVI21 TMDPA - USB-C 39 SVI2 & BMACO 15 NAVI21 TMDPA - USB-C 39 SVI2 & BMACO 16 NAVI21 TMDPA - DECAPS - DECAPS - DEBUG 17 NAVI21 TMDPA - DEBUG 18 NAVI21 TMDPA - DEBUG 19 PD Controller 44 History 20 USB-C PORT 1 21 USB_CF, LAV - ATOV	SHEET NO.	SHEET NAME	SHEET NO.	SHEET NAME
3	1	TOC	26	GFX PHASES 8&9
4 NAVI 21 XTAL 29 GFX PHASES 3&10 5 XGMI 30 SCC PHASE 182 6 NAVI 21 MEM CH AB 31 VOD_MEM & VODCL CONTROLLER 7 NAVI 21 MEM CH CD 32 VOD_MEM PHASES 1&2 8 NAVI 21 MEM CH EF 33 VDDCL_MEM PHASES 1&2 8 NAVI 21 MEM CH EF 33 VDDCL_MEM PHASES 1&2 9 NAVI 21 MEM CH GH 34 NAVI 21 DECAPS 10 GDDR8 MEM CH CD 35 NAVI 21 POWE R 11 GDDR8 MEM CH EF 36 NAVI 21 POWE R 11 GDDR8 MEM CH EF 37 POWER_MANAGEMENT 13 GDDR8 MEM CH BH 38 ClarryWA 14 NAVI21 TMDPA - USB-C 39 SV2 & BMACO 15 NAVI21 TMDPF - HOMI 40 THEMAL 16 NAVI21 TMDPA - DAN 17 NAVI21 TMDPA 42 PI Debug 18 NAVI21 TMDPA 43 DEBUG 19 PD Controller 44 History 20 USB-C PORT 1 21 USB_C PORT 1 21 USB_C PORT 1 22 MODS CONTROLLER 23 GFX & SOC CONTROLLER	2	NAVI 21 - PCIe Interface	27	GFX PHASES 11
5 XGMI 30 SOC PHASE 182 6 NAVI 21 MEM CH AB 31 VDD. MEM & VODGLOONTROLLER 7 NAVI 21 MEM CH CD 32 VDD. MEM PHASES 182 8 NAVI 21 MEM CH EF 33 VDD.CL MEM PHASE 1 9 NAVI 21 MEM CH GH 34 NAVI 21 DECAPS 10 GDDRR MEM CH CD 35 NAVI 21 FOWER 11 GDDRR MEM CH GH 37 POWER MANAGEMENT 12 GDDRR MEM CH AB 38 ClampwiA 14 NAVI21 TMDPA - USB-C 39 SVI2 & BMACO 15 NAVI21 TMDPA - USB-C 39 SVI2 & BMACO 16 NAVI21 TMDPC& F-IDMI 40 THERMAL 16 NAVI21 TMDPC& E - DP 41 DPM_SINUA_LED & GDDRB_JTAG 17 NAVI21 TMDPC 42 PI Debug 18 NAVI21 TMDPC 43 DEBUG 19 PD Controller 44 History 20 USB-C PORT 1 44 History 21 USB_C_LEAV_LEAV_LEAV_LEAV_LEAV_	3	NAVI 21 - GPIOs	28	GFX PHASES 5&7
6 NAVI 21 MEM CH AB 31 VOD_MEM & VODG CONTROLLER 7 NAVI 21 MEM CH CD 32 VOD_MEM PHASES 142 8 NAVI 21 MEM CH CF 33 VODC_MEM PHASES 142 9 NAVI 21 MEM CH GH 34 NAVI 21 CGAPS 10 GDDRR MEM CH CD 35 NAVI 21 FOWER PHASE 1 11 GDDRR MEM CH CD 35 NAVI 21 FOWER PHASE 1 12 GDDRR MEM CH GH 37 POWER MANGEMENT 13 GDDRR MEM CH GH 37 POWER MANGEMENT 14 NAVI 21 TMOPA - USS-C 39 SYL2 & BMACO 15 NAVI 21 TMOPA - USS-C 39 SYL2 & BMACO 16 NAVI 21 TMOPA - USS-C 9P 41 DPM, Status_LED & GDDRR_JTAG 17 NAVI 21 TMOPA - USS-C 42 PI Debug 18 NAVI 21 TMOPA - 42 PI Debug 19 PD Controller 44 History 20 USS C PORT 1 21 USS_C LAR / A 7 A 7 A 7 A 7 A 9 WER SES 1 A 9 WER SES 1 A 9 WER SES 1 A 9 DEBUG 23 GFX & SOC CONTROLLER 24 GFX PHASES 142	4	NAVI 21 XTAL	29	GFX PHASES 3&10
7 NAVI 21 MEM CH CD 8 NAVI 21 MEM CH CF 9 NAVI 21 MEM CH GH 10 GDDR8 MEM CH CD 31 SAVE 21 POWER AND GROWN BE SAVE AN	5	XGMI	30	SOC PHASE 182
8 NAVI 21 MEM CH EF 33 VODCI_MEM_PHASE 1 9 NAVI 21 MEM CH CH 1 10 GDDR6 MEM CH CD 34 NAVI 21 DECARS. 110 GDDR6 MEM CH EF 35 NAVI 21 POWER and GND 111 GDDR6 MEM CH GH 37 POWER_MANAGEMENT 112 GDDR6 MEM CH GH 37 POWER_MANAGEMENT 113 GDDR6 MEM CH AB 38 ClampWA 114 NAVI21 TMDPA - USB-C 39 SVI2 & BMACO 115 NAVI21 TMDPA - LONG 1 16 NAVI21 TMDPA - LONG 1 17 NAVI21 TMDPA 4 2 PI Debug 18 NAVI21 TMDPA 4 4 PI Debug 19 PD Controller 44 History 20 USB-C PORT 1 21 USB_SV_1, I, IV_0, 75V 21 USB_SV_1, I, IV_0, 75V 22 MODS CONTROLLER 23 GFX & SOC CONTROLLER 24 GFX PHASES 142	6	NAVI 21 MEM CH AB	31	VDD_MEM & VDDCI CONTROLLER
9 NAVI 21 MEM CH GH 10 GDDR8 MEM CH CD 35 NAVI 21 ROWER 11 GDDR8 MEM CH CD 35 NAVI 21 ROWER 11 GDDR8 MEM CH GH 36 NAVI 21 POWER WIND GND 12 GDDR8 MEM CH GH 37 POWER WINAGEMENT 13 GDDR8 MEM CH AB 38 ClampWA 14 NAVI21 TMDPA - USB-C 39 SYL2 & BMACO 15 NAVI21 TMDPA - FIDMI 40 THERMAL 16 NAVI21 TMDPC&C-DP 41 DPM_Status_LED & GDDR8_JTAG 17 NAVI21 TMDPCA 42 PI Debug 18 NAVI21 TMDPCA 43 DEBUG 43 DEBUG 44 History 45 USB_CPORT 1 41 USB_CPORT 1 41 USB_CPORT 1 42 USB_CP_LTAY_CTSV	7	NAVI 21 MEM CH CD	32	VDD_MEM PHASES 182
10 GDDR6 MEM CH CD 35 NAW 21 POWER 11 GDDR6 MEM CH EF 36 NAW 21 POWER and GND 12 GDDR6 MEM CH OH 37 POWER MANAGEMENT 13 GDDR6 MEM CH AB 38 CiangwiA 14 NAV21 TMDP6 - USB-C 39 SYZ & BAMACO 15 NAV21 TMDPF - HONI 40 THERMAL 16 NAV21 TMDPF - HONI 40 THERMAL 17 NAV21 TMDP6-E - DP 41 DPM_Status_LED & GDDR8_JTAG 17 NAV21 TMDPA 42 PI Debug 18 NAV21 USB 43 DEBUG 19 PD Controller 44 History 20 USB_CPCRT 1 21 USB_CPCRT 1 22 MODS CONTROL & POWER 23 GFX & SOC CONTROLER 24 GFX PM-8ES 14Z POXER 15 SEC POXER	8	NAVI 21 MEM CH EF	33	VDDCI_MEM PHASE 1
11 GDDR6 MEM CH EF 36 NAVI 21 POWER and GND 12 GDDR6 MEM CH CH 37 POWER_MANAGEMENT 13 GDDR6 MEM CH AB 38 CamPWA 14 NAVI21 TMDPA - USB-C 39 SVZ & BMACO 15 NAVI21 TMDPF - HDMI 40 THERMAL 16 NAVI21 TMDPC&F - DP 41 DPM_Status_LED & GDDR8_JTAG 17 NAVI21 TMDPC&F - DP 41 DPM_Status_LED & GDDR8_JTAG 18 NAVI21 USB 42 PI Debug 19 PD Controller 44 History 20 USB-C PORT 1 21 USB_SV_1, N_0, TSV 22 MODS CONTROLLER 23 GFX & SOC CONTROLLER 24 GFX PHASES 142	9	NAVI 21 MEM CH GH	34	NAVI 21 DECAPS
12 GDDR6 MEM CH GH 13 GDDR8 MEM CH AB 14 NAVI21 TMDPA - USB-C 15 NAVI21 TMDPF - HOMI 16 NAVI21 TMDPC - DP 17 NAVI21 TMDPA 18 DPM_SIBIUR_LED & GDDR8_JTAG 17 NAVI21 TMDPC 18 NAVI21 TMDPC 19 PD Controller 19 PD Controller 20 USB-C PORT 1 21 USB_S_LIAV_0.79V 22 MODS CONTROLLER 23 GFX A SOC CONTROLLER 24 GFX PHASES 142 25 GFX PHASES 142 26 CFX PHASES 142 27 CFX CONTROLLER 26 CONTROLLER 27 CFX	10	GDDR6 MEM CH CD	35	NAVI 21 POWER
13 GDDR6 MEM CH A B 14 NAV21 TMDPA - USS-C 15 NAV21 TMDPF - HOMI 16 NAV21 TMDPC&- DP 17 NAV21 TMDPA - USS-C 17 NAV21 TMDPA 18 NAV21 MDPA 19 PD Controller 19 PD Controller 20 USS C PORT 1 21 USS_V_L RV_O 75V 22 MODS CONTROL & POWER 23 GFX & SOC CONTROLLER 24 GFX PHASES 142 26 CFX PHASES 142 27 GFX PHASES 142	11	GDDR6 MEM CH EF	36	NAVI 21 POWER and GND
14 NAVI21 TMDPA - USB-C 15 NAVI21 TMDPF - HDMI 16 NAVI21 TMDPC&E - DP 17 NAVI21 TMDPC - HDMI 18 NAVI21 MDPA 19 PD Controller 20 USB-C PORT 1 21 USB_SV_1.18V_0.76V 22 MODS CONTROLL& POWER 23 GFX & SOC CONTROLLER 24 GFX PHASES 142 25 CFX PHASES 142 26 CFX PHASES 142 27 CFX PHASES 142 28 CFX PHASES 142	12	GDDR6 MEM CH GH	37	POWER_MANAGEMENT
15 NAVI21 TMDPF - HDMI 40 THERMAL 16 NAVI21 TMDPCAE - DP 41 DPM_Status_LED & GDDRB_JTAG 17 NAVI21 TMDPA 42 PI Debug 18 NAVI21 USB 43 DEBUG 19 PD Controller 44 History 20 USB-C PORT 1 21 USB_SV_1, N_2, TSV 22 MODS CONTROLLER 23 GFX & SOC CONTROLLER 24 GFX PHASES 142	13	GDDR6 MEM CH AB	38	ClampWA
16	14	NAVI21 TMDPA - USB-C	39	SVI2 & BxMACO
17 NAVI21 TMDPA 42 PI Debug 18 NAVI21 USB 43 DEBUG 19 PD Controller 44 History 20 USB-C PORT 1 21 USB, 5V, 1 AV, 0 75V 22 MODS CONTROL & POWER 23 GFX & SOC CONTROLLER 24 GFX PHASES 142 C	15	NAVI21 TMDPF - HDMI	40	THERMAL
18 NAVI21 USB 43 DEBUG 19 PD Corroller 44 History 20 USB-C PORT 1 21 USB_SV_1.RV_0.76V 22 MODS CONTROLL & POWER 23 GFX & SOC CONTROLLER 24 GFX PHASES 142	16	NAVI21 TMDPC&E - DP	41	DPM_Status_LED & GDDR6_JTAG
19 PD Controller 44 History 20 USB-C PORT 1 21 USB_SY_LSY_0.75V 22 MODS CONTROLLS POWER 23 GFX & SOC CONTROLLER 24 GFX PHASES 142 25 GFX DEASES 142	17	NAVI21 TMDPA	42	PI Debug
20 USB_C PORT 1 21 USB_SV_L18V_075V 22 MODS CONTROL & POWER 23 GFX & SOC CONTROLER 24 GFX PHASES 182 25 GFX DESCRIPTION FOR THE STATE OF THE STATE O	18	NAVI21 USB	43	DEBUG
21 USB_5V_1.8V_0.75V 22 MODS CONTROL & POWER 23 GFX & SOC CONTROLLER 24 GFX PHASES 142 25 GFX PHASES 142	19	PD Controller	44	History
22 MODS CONTROL & POWER 23 GFX & SOC CONTROLLER 24 GFX PHASES 142 25 GFX PHASES 142	20	USB-C PORT 1		
23 GFX & SOC CONTROLLER 24 GFX PHASES 142	21	USB_5V_1.8V_0.75V		
24 GFX PHASES 182	22	MODS CONTROL & POWER		
or OTYPINGE AND	23	GFX & SOC CONTROLLER		
25 GFX PHASES 486	24	GFX PHASES 1&2		
Cite Do no	25	GFX PHASES 4&6		
		Gioni		


GIGAE	BYTE			
Title				
	Title			
Size	Document Number tbmGV-R69XTGAMING OC-16GD			١









Title				
	<title></td><td></td><td></td><td></td></tr><tr><td>Size</td><td>Document Number</td><td></td><td></td><td>Rev</td></tr><tr><td>~</td><td>omGV-R69XTGAMING OC-16GD</td><td></td><td></td><td>1</td></tr></tbody></table></title>			







GIGAB	TE .					
Fittle	CHAB					
Size Cust	Document Number					Rev 1.0
Date:	Friday, November 27, 2020	Sheet	6	of	46	1.0




Title				
	<title></td><td></td><td></td><td></td></tr><tr><td>Size</td><td>Document Number</td><td></td><td>-</td><td>Rev</td></tr><tr><td></td><td>bmGV-R69XTGAMING OC-16GD</td><td></td><td></td><td>1.</td></tr></tbody></table></title>			




<title></td><td></td><td></td><td></td><td></td></tr><tr><td>Document Number</td><td></td><td></td><td></td><td>Re</td></tr><tr><td>ı</td><td><Title> Document Number GV-R69XTGAMING OC-16GD</td><td>Document Number</td><td>Document Number</td><td>Document Number</td></tr></tbody></table></title>				




Title	
<title></th><th></th></tr><tr><th>Size Document Number
CustpmGV-R69XTGAMING OC-16GD</th><th>Rev
1.</th></tr></tbody></table></title>	






































NAVI21 TMDPA


Size Document Number
CustbrrisV-ResytTsAMING OC-16GD


Date: Friday, November 27, 2020





Title				
	<title></td><td></td><td></td><td></td></tr><tr><td>Size</td><td>Document Number</td><td></td><td>R</td><td>ev</td></tr><tr><td>Cue</td><td>bmGV-R69XTGAMING OC-16GD</td><td></td><td></td><td>1</td></tr></tbody></table></title>			
















Size Document Number
CustbmGV-R69XTGAMING OC-16GD

Date: Friday, November 27, 2020


Sheet 24 of 46




l				
Title				
	<title></td><td></td><td></td><td></td></tr><tr><td>Size</td><td>Document Number</td><td></td><td></td><td>Rev</td></tr><tr><td>C</td><td>bmGV-R69XTGAMING OC-16GD</td><td></td><td></td><td>l 1.</td></tr></tbody></table></title>			




GIGAB'	YTE					
Title	<title></th><th></th><th></th><th></th><th></th><th></th></tr><tr><th>Size
Cust</th><th>Document Number
pmGV-R69XTGAMING OC-16GD</th><th></th><th></th><th></th><th></th><th>Rev
1.0</th></tr><tr><td>Date:</td><td>Friday, November 27, 2020</td><td>Sheet</td><td>26</td><td>of</td><td>46</td><td></td></tr></tbody></table></title>					




Date: Friday, November 27, 2020




GIGAB	or ie			
Title	<title></th><th></th><th></th><th></th></tr><tr><th>Size
Cust</th><th>Document Number
brrGV-R69XTGAMING OC-16GD</th><th></th><th></th><th>Rev
1.</th></tr></tbody></table></title>			




Title			
	<title></td><td></td><td></td></tr><tr><td>Oine I</td><td>Document Number</td><td></td><td>Re</td></tr></tbody></table></title>		





itle				
	<title></th><th></th><th></th><th></th></tr><tr><th></th><th></th><th></th><th></th><th></th></tr><tr><td>ize</td><td>Document Number
bmGV-R69XTGAMING OC-16GD</td><td></td><td></td><td>Rev</td></tr></tbody></table></title>			








Title	«Title»			
	Cines			
Size	Document Number			Rev

















Table 4	Kay.	Signale	of	Different	DM	Moder.


Signals	Default-	BOCO.	BOMACO.
PX EN=	LOW₽	N/A₽	N/A+
MACO EN₽	N/A₽	N/A≠	N/A+
PERSTb=	HIGH.	1->0->1	1->0->1∉
PWR EN₽	HIGH.	LOW₽	LOW.
BOMACO EN	LOW₽	LOW₽	HIGH@

Table 5 Platform to Support BOMACO


BOMACO EN-	SVC PU/PD	SVD PU/PD
HIGH₽	PU₽	PU₽
LOW₽	bootVID=	bootVID-


- 1	Fable 3 Power Rails Sta	itus at BOMACO Mode
	Ì	ON/OFF Status for


Power Rail at ASIC	Used logice	ON/OFF Status for BOMACO-A
VDDCR_GFX₽	GFX IP, SDMA, GFXCLK CLKIP↔	OFF₽
VDDCR_SOC	SYS IPs₽	OFF₽
VDDCI MEM₽	MEM PHY₽	OFF₽
VDDIO_MEM∂	MEM PHY₽	ON€
MVDDC/MVDDQ/VPP	DRAM₽	ON€
VDDCR_BACO	NBIO/THM/MP1/USB+	OFF₽
VDDIO PCIE₽	PCIe PHY≠	OFF.₽
VDDAN C₽	PHY.	OFF.₽
VDDAN_18₽	PLL, PHY, etc.	OFF₽
VDDIO_18₽	1.8V GPIO, I2C, etc.	OFF₽
VDDIO 33₽	3.3V GPIO₽	OFF₽
VDDAN * EFUSE	EFUSE₽	OFF.₽
VDDCR S5*	USB₽	ON€





GPU SINK











0 A 07/23/2019 Initial schematic creation

1 -008 No.+11 Added MOOS crout 2019

Cite and Confidential Popular Confidential