



# V038-0A










# MEMORY CHANNEL A MEMORY CHANNEL B [10] MDA[63..0] <<-Part 2 of 5 DQMAb0 DQMAb1 DQMAb2 DQMAb3 DQMAb4 DQMAb5 DQMAb6 DQMAb7 QSB0 QSB1 QSB2 QSB3 QSB4 QSB5 QSB6 QSB7 QSA0 QSA1 QSA2 QSA3 QSA4 QSA5 QSA6 QSA7 R2\_X RASBb [10] CASBb [10] WEBb ---->> CSA#0 [10] CSAbo CSBb0 CSAb\* CSBb1 R3 × CKEA CLKBFB P3 X CLKAFB +VREF MEMVMODE MEMVMODE1 VREF G5 × AE3 × F26 × F13 × **ELPIDA ELPIDA** Vref Voltage MEMTEST R55 47R R265 499R R268 499R Re7 MEMVMODE[1:0] MEMORY IO VOLTAGE 2.5V (DDR) Default 10 Place close to ASIC ball Use localized Vref on the memory page 3.3V (SDR) MS-V038 ATI 9250










## OPTION STRAPS


STRAPS	PIN	DESCRIPTION	DEFAULT
AGPFBSKEW(1:0)	GPIO(1:0)	AGP 1x clock feedback phase adjustment wit refclk(cpuclk) 00 - refclk 1 sightly earlier then feedback 01 - refclk 1 sightly earlier then feedback 11 - refclk 12 spanel frent hereboack 11 - refclk 2 taps earlier then feedback clock	00 (internal pull-down)
X1CLK_SKWE(1:0)	GPIO(3:2)	Clock phase adjustment between x1 clk and x2clk 00 - 0 tap delay 10 - 2 tap delay 10 - 2 tap delay 11 - 3 taps delay 11 - 3 taps delay	00 (internal pull-down)
ROMIDCFG(3:0)	GPIO(9,13:11)	If no ROM attached, comtrols chip IDis. If rom attached identifies ROM type 00000 - No ROM, CHG, ID-0 0000 - No ROM, CHG, ID-0 0000 - ROM	1100
ID_DISABLE	GPIO(8)	Normal operation     Norm	0 (internal pull-down)
BUSCFG(2:0)	GPIO(6:4)	Gortris Stut 1ye, CLU PLL relect and 1985.  6001-1, 39 MBD, APA, PLL relect, IDSELAD16  6001-3, 37 MBD, SAP, APA, PLL RELECT, IDSELAD16  6001-3, 37 MBD, SAP, APA, PLL REL, IDSELAD17  6011-3, 37 MBD, SAP, APA, PLL REL, IDSELAD17  6011-3, 37 MBD, SAP, APA, PLL REL, IDSELAD17  6011-3, 37 MBD, SAP, APA, PLZ, PLL CH, IDSELAD16  6011-15, 38 MBD, SAP, 1972, PLL CH, IDSELAD17  6011-3, 37 MBD, SAP, 1972, PLL CH, IDSELAD17  6011-15, 38 MBD, SAP, 1972, PLL CH, IDSELAD17  6011-15, 38 MBD, SAP, 1972, PLL CH, IDSELAD16  6011-15, 38 MBD, SAP, 1972, PLL CH, IDSELAD16  6011-15, 38 MBD, SAP, 1972, PLL CH, IDSELAD16  6011-15, 38 MBD, SAP, 1972, PLL CH, IDSELAD17  6011-15, 38 MBD, SAP, 1972, PLL CH, IDSELAD17  6011-13, 38 MBD, SAP, 1972, PLL CH, IDSELAD17  6011-13, 38 MBD, SAP, 1972, PLL CH, IDSELAD17  6011-13, 1974, 1	000 (internal pull-down)
VGA_DISABLE	GPIO(7)	VGA controller capability enabled.     The device will not be recognized as the systemis VGA controller.	0
MULTIFUNC(1:0)	LCDDATA(17:16)	Multi-function device select 00 - single function device. 01 - two function device. No AGP in either function 10 - two function device. AGP only in function 11 - two function device. AGP only in function 11 - two function device. AGP in oth functions IF UND COPY (and COPY) (and COPY) (and COPY) (and COPY) (and COPY)  BE UND COPY (and COPY)	10
VIP_DEVICE	LCDDATA(20) STRAP T	Indicates if any slave VIP host devices drove this in low during reset.  0 - Slave VIP host port devices present  1 - No slave VIP host port devices reporting presence during reset	0


STRAP P	INTERRUPT
LOW	ENABLED (DEFAULT)
HIGH	DISABLED




STRAPS	PIN	DESCRIPTION
DC_STRAP1	LCDDATA12	Internal TMDS Enabled 0 - Disabled 1 - Enabled
DC_STRAP2	LCDDATA13	Video Capture Enabled 0 - Disabled 1 - Enabled
DC_STRAP4 DC_STRAP5	CDDATA15 LCDDATA19  0 0 0 1 1 0 1 1 1 0	DAC2 Configuration DAC2CIF DAC2CIF DAC2CIN DACCOLOR DAC2CIN DACCOLOR DACCOLOR TACAT DAC2CIN DACCOLOR DACCOLOR TACAT DAC2CIN TACA
DC_STRAP6	LCDDATA18	TVO Standard Default (Resistor pull-up and switch short to GND)  0 -PAL (on board resistor pull-down and switch dozed)  1 -NTSC (on board resistor pull-up)


	MS-V038	ATI	92	50		
Size Cust	Document Number om					Rev 10
Date:	Monday, August 01, 2005	Sheet	8	of	15	








#### Place close to ASIC





# 

### Place Resistors close to ASIC.



Size Document Number Rev Custom 1		MS-V038	ATI	92	50	
	Size Cust					





	MS-V038	AT	92	50		
Size Cust	Document Number om					Rev 10
Date:	Monday, August 01, 2005	Sheet	14	of	15	_

Title RV280 LP AGP8x 128MB 16Mx16 DDR  REVISION HISTORY  REVISION DESCRIPTION  REVISION DESCRIPTION  REVISION DESCRIPTION  REVISION DESCRIPTION  REVISION DESCRIPTION  10 304 032513  REVISION DESCRIPTION  REVISION DESCRIP	<variar< th=""><th>nt Name&gt;</th><th>5</th><th></th><th></th><th>4</th><th></th><th></th><th>3</th><th>2</th><th></th><th>1</th><th>1</th></variar<>	nt Name>	5			4			3	2		1	1
Sch   Date   REVISION PRISTORY   10		B	6		LP AGP8x	128MB 1	6Mx1	6 DDR				005	
Based on 101-A002/2003   Based on 101-A002/200 observantic (rg2) Add public on CSE for Environment (rg2) Add public on CSE for Environment (rg2) Add public of CSE for Environment (rg2) Add public of CSE for Environment (rg2) Add Develope regulator circuit (rg2) Add ScA-Americ regulator circuit for low-coal design (rg3) Add ScA-Americ regulator (rg1) Add ScA-America (rg3) Add ScA-America (rg			UU					REV	ISION HIST	ORY	<b>-</b>	Rev	10
0 00A 002803 Based on 105-M00xx-00 shrematic (spg) Abor plurily and Cell Freihers with Cp-Amp regulator circuit (spg) Regions swithing VOIC regulator freihers (spg) Regions and Spd (spg) Regions and Spd (spg) Regions (spg) Reg			Date					REVI	SION DESCRIPT	ION		-	
(sp6) Add CR05 (10 Frant. cap on -MFVPDD (pg6) Add CR12 to 10 Park Subject on -MFVDD (pg6) Add R12 to 10 Park Subject on -MFVDD (pg6) Add R12 to 10 Park Subject on -MFVDD (pg7) Add Interest in Park TVD Getting (Layout) More sticker location in unarrelated in park TVD (Layout) More sticker location (pg8) Add R12, R13 and R81 for -MFVDD voltage adjustment (Layout) Change footprint of PN423810600  3 OA 07/15/05 Redesign form 8999-1A schematic			04/01/03	(pg2) Add pul (pg5) Replace (pg5) Add Op (pg6) Add Op (pg6) Remove (pg6) Add +3. (pg11) Modify (pg5) Replace (pg6) Add thri	I-up on CS# for flashro e swiching VDDC regula- Amp regulator circuit f e C317 Thru-hole Alum 3V_BUS directly to +M VO connector filter ch e VDDC 470uF with thru u-hole 470uF on +MVD	m ator with Op-Am or low-cost design or low-cost design . Cap for MVDD	gn gn IC	circuit					
3 0A 07/15/05 Redesign form 8999-1A schematic		1 00B	05/14/03	(pg6) Add C8i (pg6) Add R1 (pg6) Remove (pg5, 6) Add I (pg7) Add jum (Layout) Add (Layout) Corri (Layout) Corri	05 10uF tant. cap on +1 12 to bypass opamp for e diodes (D10 and D11 R104 to drive +MVDDC oper J1 for PAL TVO de silscreen for switch an- ect MiniDIN J6 footprir ect diode clearance for	r +MVDDC ) and resistors ( ; from alternate fault d jumper t	shunt refere	61, R1262, R1263 and ence	R1264) for +MVDDC				
		2 00	05/30/03	(pg9) Replace (pg5) Add R8 (Layout) Char	e a 2-pin with a 3-pin ju 12, R813 and R815 for nge footprint of P/N423	mper for NTSC/ +MVDDC volta 8010600	PAL section ge adjustme	n. ent					
	3	0A	07/15/05	Redesign	form 8999-1A sc	hematic							
	3												
			5		1	4			2	2			