


Old regulator for MVDDQ (MEM IO) & VDDR1 Vin = 3.3V AGP Vout = 2.5V lout = 1200mA MAX


Type	Voltage Req.	Rq1		Rq2		
Elpida	1.8V	681R	3240681000	1.5K	3230015200	Г
Elpida	[-0.09V/+0.18V]	1				
	2.5V	1K	3240100100	1K	3240100100	_
	2.6\/	4.75K	2240475100	4 22K	2240422400	

+MVDDC	Rq3	Rq4
3.45V (TSOP)	7.5K 3230075200	2.4K 3230024200




Regulator for MVDDC Vin = 5V Vout = 3.3V lout = 1.4A MAX

lout = 1000mA Est. MAX



	Voltage Req.	Rm1		Rm2	
Hynix	3.34V	4.32K		2.55K	
Hyllix	[-0.04V/+0.04V]				
	3.45V	4.32K		2.43K	
	[-0.04V/+0.04V]				
Sumsung	2.5V	1K	3240100100	1K	3240100100
Surisurig	[-0.03V/+0.03V]				

Old regulator for +MPVDD Vin = 3.3V Vout = 1.8V lout = 10mA MAX






ATI Technologies Inc.


AGP RV350 128M TSOP VGA DVI VO


Document Number 105-A035XX-00


REF2	Rx1	Rx2
1.8V	54.9R	140R
[-0.02V/+0.02V]	P/N 3240054900	P/N 3240140000
1.85V	49.9R	140R
[-0.01V/+0.01V]	P/N 3240049900	P/N 3240140000

New regulator for VDDR4, PVDD, A2VDD and TPVDD










Old Regulator for +A2VDD (150mA) Vin = +3.3V AGP

Vout = 2.5V

Regulator for +TPVDD	(70mA)
Vin = +3.3V AGP	
Vout = 1.7V	

	Rt1	Rt2
1.61V +0.01V/-0.01V	432R 3240432000	1.5K 3230015200
1.69V +0.01V/-0.01V	432R 3240432000	1.21K 3240121100
1.718V +0.01V/-0.01V		1.5K 3230015200
1.8175V +0.01V/-0.01V	681R 3240681000	1.5K 3230015200




+A2VDD and GND A2VSSN routed with at least 15 mil trace and not longer than 1.5 inch.


+3.3V_BUS

Old Regulator for +VDDR4 Vin = 3.3V

Vout = 1.8V





Old regulator for +PVDD (30mA) Vin = 3.3V AGP Vout = 1.8V







ATI Technologies Inc.







OPTION STRAPS



		I	
STRAPS	PIN	DESCRIPTION	DEFAULT
AGPFBSKEW(1:0)	GPIO(1:0)	AGP 1x clock feedback phase adjustment wirt refolk(cpucik) 00 -refck laightly earlier then feedback 01 -refck 1x governier then feedback 11 - refck 1x governier then feedback 11 - refck 2 taps earlier then feedback	00 (internal pull-down)
X1CLK_SKWE(1:0)	GPIO(3:2)	Clock phase adjustment between x1 clk and x2clk 00 - 0 tap delay 10 - 1 tap delay 10 - 2 par delay 11 - 3 taps delay	00 (internal pull-down)
ROMIDCFG(3:0)	GPIO(9,13:11)	If no ROM attached, comtrols chip IDis. If rom attached identifies ROM type 0.000 - No ROM, CHIC_ID-I 0.000 - No ROM, CHIC_ID-I 0.0100 - reserved 0.110 - reserved 0.110 - reserved 0.110 - reserved 0.110 - reserved 1.000 - Pamiller IOM, ship IDIs Irom ROM 1.010 - Pamiller IOM, ship IDIs Irom ROM 1.010 - Senial X-1450B011 ROM (Almel), ship IDIs Irom ROM 1.010 - Senial X-1450B011 ROM (Almel), ship IDIs Irom ROM 1.010 - Senial X-1450B011 ROM (ST), ship IDIs Irom ROM 1.010 - Senial X-1450B011 ROM (ST), ship IDIs Irom ROM 1.010 - Senial X-1450B011 ROM (ST), ship IDIs Irom ROM	1001
ID_DISABLE	GPIO(8)	Normal operation Norm	0 (internal pull-down)
BUSCFG(2:0)	GPIO(6:4)	Control has type. CLK FILL select, and IDSEL 000 - 1.09 MBS - 904 AP, PLL-Risk, DSEL-A016 000 - 1.09 MBS - 904 AP, PLL-Risk, DSEL-A016 001 - 1.09 MBS - 9.04 PLR, PLL Risk, IDSEL-A016 001 - 1.09 MBS - 9.04 PLR, PLL Risk, IDSEL-A017 001 - 3.39 MBS - 9.04 PLR, PLL Risk, IDSEL-A017 101 - 1.09 MBS - 9.04 PLR, PLL Risk, IDSEL-A017 101 - 1.09 MBS - 9.04 PLR, PLL Risk, IDSEL-A017 101 - PLR RISK, PLL RISK, PLL RISK, IDSEL-A017 101 - PLR RISK, PLL RISK, PLL RISK, IDSEL-A017 101 - PLR RISK, PLR RISK, PLR RISK, IDSEL-A017 101 - PLR SAMPL, 3.39, REF dx. 101 - 1.01 SMB - 3.04 PLR REF dx, IDSEL-A017 111 - 1.39 MBS - 9.04 PLR REF dx, IDSEL-A017 Note that for AGP configurations GPO(x) acts as the IDSEL strap, For PCI at case the PLL Sypes, IOSEL-A017 Note that for AGP configurations GPO(x) acts as the IDSEL strap, For PCI at case the PLL Sypes, IOSEL-A017	000 (internal pull-down)
MULTIFUNC(1:0)	LCDDATA(17:16)	Multi-function device select 09 - single function device 109 - single function device 100 - single function device 100 - two function device. AGP in either function 10 - two function device. AGP in both function 0 11 - two function device. AGP in both function 0 11 BUSIGFG pin based single air set to PCL, then AGP will not be enabled in any function. 200 - AGP function that behavior for feath on AGP axility claims.	00
VIP_DEVICE	LCDDATA(20) STRAP T	Indicates if any slave VIP host devices drove this in low during reset. O - Slave VIP host port devices present 1 - No slave VIP host port devices reporting presence during reset	0
			

STRAP P	INTERRUPT
LOW	ENABLED (DEFAULT)
HIGH	DISABLED

	DC_3
	DC_S
(3)	DC_STRAP4
	DC_S
	DC_S

STRAPS	PIN		DESCRIPTION
DC_STRAP1	LCDDATA12		Internal TMDS Enabled 0 - Disabled 1 - Enabled
DC_STRAP2	LCDDATA13		Video Capture Enabled 0 - Disabled 1 - Enabled THIS STRAP IS NOT PRESENT ON THIS CARD!
DC_STRAP4 DC_STRAP5	0 0 1 1	0 1 0 1	DACZ Configuration DACZ OB DACZ DAC
DC_STRAP6	LCDDATA18		TVO Standard Default (Resistor pull-up and switch short to GND) 0-PAL (on board resistor pull-townand switch closed) 1-NTSC (on board resistor pull-up)
DC_STRAP3	LCDDATA14		Connected to Component TV-Out Detect pin Normally high, pulled low by Component TVO dongle



ATI Technologies Inc.

1 Commerce Valley Drive East Markham, Ontario Canada, L3T 7X6 (905) 882-2600

Title AGP RV350 128M TSOP VGA DVI VO
Size Document Number 105-A035XX-00

