





































	cvanani i		5	4		3	2	1	
AMD ■			П	Title RH PCIE RV670 512MB GDDR3 DUAL DL-DVI-I VO FH			Schematic No. 105-B340xx-00B	Date: Thursday, March 13, 2008	
				REVISION HISTORY	NOTE: This schematic represents the PCB, it does not represent any specific SKU. For Stuffing options (component values, DNI , ? please consult the product specific BOM. Please contact AMD representative to obtain latest BOM closest to the application desired.				
	Sch Rev	PCB Rev	Date	REVISION DESCRIPTION					
	0	A00	07/05/11	itial design for RV670 GDDR3 (Revival) based on B339					
	1	00B	(pg 1) Adding R1 and connecting switch #7 of TSW1. Some mother boards require B7 to be grounded. Table-1 updated accordingly (pg 7) Adding R64 and MR64 to select HOT_PLUG_DET or ThermiNT as the interrupt source. (pg 13) Adding R1617, MR1617, R1616, Q1613, R1618, and R1619 as option to support hot plug detection of external cable. (pg 13) Adding R1282, IR1283, IR1284, IR1284, IR1285, Q1280, and C1280 as option for thermal protection for VDDC SMPS MOSFETs (pg 13) Adding MC1603 (overlapped with C1603) (pg 14) Adding D870 as option for power up sequencing (pg 18) Adding heatsink symbol/footprint (Layout) Increasing spacing between DDC4DATA & DDC4CLK going to U1270 to reduce the crosstalk						
С В		RIVA (> PO C) AL							
A			5	4		3		876007	

