







GND\_TPVS GND\_A2VSSN GND\_AVSSN GND\_A2VSSQ GND\_AVSSQ GND\_MPVS GND\_PVSS GND\_R2SET GND\_RSET

The following grounds should be routed back to their respective regulators and then tied directly to the ground plane with one via: GND\_PVSS, GND\_MPVS, GND\_TPVS, and GND\_A2VSSN. The other ground pins (GND\_AVSSN, GND\_A2VSSQ, GND\_RSET, GND\_R2SET) should be tied to the ground plane directly through one via as close to the pins as possible without connecting to anything else. If space is an issue it is possible to use one via for two adjacent pins.







# MEMORY CHANNEL A




## Vref Voltage




Place close to ASIC ball  
Use localized Vref on the memory page




# MEMORY CHANNEL B



MEMV0MODE[1:0]	MEMORY IO VOLTAGE	Default
0 1	2.5V (DDR)	
1 0	1.8V (DDR)	
1 1	3.3V (SDR)	






**Regulator for VDDC\_CT (Core Transform)  
and AVDD/A2VDDQ/AVDDDI/A2VDDDI  
TXVDDR, LVDDR<sub>x</sub>, MPVDD**


Vin = 3.3V AGP  
Vout = 1.8V  
Iout = 350mA + 100mA + 50mA = 500mA MAX  
Iout = 600mA MAX (with PVDD/TPVDD)

	Rct1	Rct2
1.8V	1K 3240100100 603	422R 3240422000 603
1.9V		499R 3240499000 603



**Regulator for PVDD (Core PLLs)  
and optional TPVDD (TMDS PLLs)**

Vin = 3.3V AGP  
Vout = +1.8V  
Iout = 25mA MAX (PVDD only)  
Iout = 30mA MAX (PVDD + TPVDD)




The value of resistor were chosen to reduce failure rate caused by possible defective regulators, i.e., 33R are used instead of 47R or 51R for more start up current.  $(3.465V - 1.8V) / 33R = 50.5mA$

805 package resistor are required for sufficient power rating  $(0.1W \text{ rating})$ .  $(3.465V - 1.8V) * 50.5mA = 0.085W$ ; therefore, smaller resistor value would require 1206 package

**Regulator for MPVDD (Memory PLLs)**

Vin = 3.3V AGP  
Vout = +1.8V  
Iout = 10mA MAX

(Optional)




**Regulator For TPVDD (TMDS PLLs)**

Vin = +3.3V AGP  
Vout = 1.8V  
Iout = 15mA MAX


TPVDD might not be needed if PVDD can provide stable 1.8V

(Optional)



TPVDD = TPVDD + LPVDD + TXVDDR

**AVDD/A2VDDQ (1st DAC & 2nd DAC Band Gap)**




Some Part Ref's updated to 988 brd



# OPTION STRAPS

STRAPS	PIN	DESCRIPTION	DEFAULT
AGPFBSKEW(1:0)	GPIO(1:0)	AGP 1x clock feedback phase adjustment wrt refclk(cpucclk) <b>00 - refclk slightly earlier then feedback</b> 01 - refclk 1 tap earlier then feedback 10 - refclk 1 tap later then feedback 11 - refclk 2 taps earlier then feedback clock	00 (internal pull-down)
X1CLK_SKWE(1:0)	GPIO(3:2)	Clock phase adjustment between x1 clk and x2clk <b>00 - 0 tap delay</b> 01 - 1 tap delay 10 - 2 taps delay 11 - 3 taps delay	00 (internal pull-down)
ROMIDCFG(3:0)	GPIO(9,13:11)	If no ROM attached, controls chip IDIs. If rom attached identifies ROM type 0000 - No ROM, CHG_ID=0 0001 - No ROM, CHG_ID=1 0100 - reserved 0110 - reserved 1000 - Parallel ROM, chip IDIs from ROM 1001 - Serial AT25F1024 ROM (Atmel), chip IDIs from ROM 1010 - Serial AT45DB011 ROM (Atmel), chip IDIs from ROM 1011 - Serial M25P10 ROM (ST), chip IDIs from ROM <b>1100 - Serial M25P05 ROM (ST), chip IDIs from ROM</b> 1100 - Serial NX25F011B ROM (ISSI), chip IDIs from ROM	1100
ID_DISABLE	GPIO(8)	<b>0 - Normal operation</b> 1 - Shuts the chip down by not responding to any config cycles In a system with two graphics chips, one on the motherboard, the other on add-in card, the strap can be used to disable one of the two through a jumper.	0 (internal pull-down)
BUSCFG(2:0)	GPIO(6:4)	Controls bus type, CLK PLL select, and IDSEL <b>000 - 1.5V BUS -&gt; AGP 4x, PLL clk, IDSEL=AD16</b> 000 - 3.3V BUS -> AGP 1x/2x, PLL clk, IDSEL=AD16 001 - 1.5V BUS -> AGP 4x, PLL clk, IDSEL=AD17 001 - 3.3V BUS -> AGP 1x/2x, PLL clk, IDSEL=AD17 010 - 1.5V BUS -> AGP 1x/2x, PLL clk, IDSEL=AD16 010 - 3.3V BUS -> AGP 1x/2x, PLL clk, IDSEL=AD16 011 - 1.5V BUS -> AGP 1x/2x, PLL clk, IDSEL=AD17 011 - 3.3V BUS -> AGP 1x/2x, PLL clk, IDSEL=AD17 100 - PCI 66MHz, PLL clk 101 - PCI 33MHz, 3.3v, REF clk 110 - 1.5V BUS -> AGP 1x, REF clk, IDSEL=AD16 110 - 3.3V BUS -> AGP 1x, REF clk, IDSEL=AD16 111 - 1.5V BUS -> AGP 1x, REF clk, IDSEL=AD17 111 - 3.3V BUS -> AGP 1x, REF clk, IDSEL=AD17 Note that for AGP configurations GPIO(4) acts as the IDSEL strap. For PCI it acts as the PLL bypass (33 or 66MHz) strap.	000 (internal pull-down)
VGA_DISABLE	GPIO(7)	<b>0 - VGA controller capability enabled.</b> 1 - The device will not be recognized as the systemis VGA controller.	0
MULTIFUNC(1:0)	LCDDATA(17:16)	Multi-function device select 00 - single function device. 01 - two function device. No AGP in either function <b>10 - two function device. AGP only in function 0</b> 11 - two function device. AGP in both functions If BUSCFG pin based straps are set to PCI, then AGP will not be enabled in any function. See AGP function table below for detail on AGP ability claims.	10
VIP_DEVICE	LCDDATA(20) STRAP T	Indicates if any slave VIP host devices drove this in low during reset. <b>0 - Slave VIP host port devices present</b> 1 - No slave VIP host port devices reporting presence during reset	0

STRAP P	INTERRUPT
LOW	<b>ENABLED (DEFAULT)</b>
HIGH	DISABLED



<b>MS-8916 ATI RV280 9200PRO</b>			
Size B	Document Number		Rev DB
<b>Option Straps</b>			
Date:	Tuesday, February 18, 2003	Sheet	7 of 17



STRAPS	PIN	DESCRIPTION
DC_STRAP1	LCDDATA12	Internal TMS 0 - Disabled 1 - Enabled
DC_STRAP2	LCDDATA13	Video Capture Enable 0 - Disabled 1 - Enabled
DC_STRAP4 DC_STRAP5	LCDDATA15 LCDDATA19 0 0 0 1 1 0 1 1	DAC2 Configuration DAC2 Off DAC2 On as CRT DAC2 On as TVOUT DAC2 On as TVOUT and CRT
PAL/NTSC	LCDDATA18	TVO Standard Default (Resistor pull-up and switch short to GND) 0 - PAL (on board resistor pull-down and switch closed) 1 - NTSC ( on board resistor pull-up)



## TERMINATION FOR MEMORY CHANNEL A




## Proper Termination of QSA?


## CLOCK terminations

Change from 1:1 spacing to at least a  
2.5:1 spacing between the pair

These resistors and caps must be placed to minimize any stubs. These  
must also be placed after the memory




TERMINATION FOR  
MEMORY  
CHANNEL B






CLOCK  
terminations

Change from 1:1 spacing to at least a 2.5:1 spacing between the pair

These resistors and caps must be placed to minimize any stubs. These must also be placed after the memory



Proper Termination of QSB?



For Uni-Directional signals, Series resistors should be placed close to the ASIC







## OPTIONAL ESD/HOTPLUG PROTECTION DIODES




### OPTIONAL ESD/HOTPLUG PROTECTION DIODES




## PRIMARY DVI-I CONNECTOR (DVI-I)




## THEATER & TV-OUT




## VIVO CONNECTOR




## Regulator for RVDD




## VIDEO IN



## TV OUT










**DEMUX**




Heatsink

K200  
Performance GPU  
HEATSINK/AAVID/029062  
FAN




MS-8916 ATI RV280 9200PRO

Size B	Document Number	Rev DA
Heatsink & Mechanicals		
Date:	Tuesday, February 18, 2003	Sheet 15 of 17





		Title		Schematic No.		Date:	
		RV280 AGP8x 32/64/128MB 4/8x16 DDR		Rev Hishory		Monday, February 17, 2003	
		REVISION HISTORY					Rev 0B
Sch Rev	Date	REVISION DESCRIPTION					
0	09/21/02	PRELIMINARY based on RV250 REFERENCE REF109 Schematic and RV250 BGA 958 Schematic					
0.1	09/23/02	PRELIMINARY based on the RV280 REFERENCE REF 105-REF112-00A					
	09/24/02	Copied from 09/24/02 version 0 of 105-ref112-00a RV280 Reference Design - pg1 Add AGP8X cold boot pull-ups - pg9,10 Move DQM Memory Termination Resistor close to ASIC					
	09/25/02	Ready for design review. open issues listed below.					
	09/25/02	John Digweed updated the ASIC to 215R78ANA11H					
	9/27/02	MVDD circuit changed to linear, based on 988 brd.					
	10/01/02	QSMA4/5 corrected. - (pg 1) Rearrange XOR gates, eliminate single AND gate - (pg 1) Rename AGP_AD_STB1# to AGP_AGPREF (cold boot fix) - (pg 6) Remove A2VDD option from +MVDDQ - (pg 7) Add resistor to disable microswitch					
	10/03/02	Branch from filename 105-A06200-00A netlisted_1002, renamed part refs to match 105-988000-00A					
	10/04/02	- (pg 1) Add TXVSSR ground symbol connected to digital GND - (pg 1) Change VDDQ_BUS cap to 47uF tant - (pg 1) Remove VREFGC fixed resistor/capacitor circuit, change R91 to 1K - (pg 1) Change value of C76 capacitor (AGP_AGPREF) - (pg 4) Replace 1uF cap on TXVDDR to 100pF and 100nF X7R caps - (pg 4) Replace 10uF cap on A2VDD to 22uF electrolytic or 10uF tantalum cap - (pg 4) Add 10nF capacitor array on +VDDQ_BUS - (pg 5) Update VDDC Alt1 regulator circuits - (pg 14) Change 0R for chassis and digital ground to 805 resistors - (pg 1) Removed AGP 8x Cool Boot Fix - (pg 1) Removed Q8, R87 for AGP_REFCG					
	10/07/02	- (pg 1) C2, C5, C8 changed to 100 uF Alu Elec for cost savings. (p/n 4260110700) - (pg 11) C281-286 changed to 22uF Alu Elec for cost savings. (p/n 4260022600)  Layout Begins EASY BOM created					
	10/08/02	- (pg.6) MPVDD regulator removed. Derived from VDD_CT through B24. (moved to pg.4) - (pg.11) Reduced decoupling capacitors C221..C280 to C221..236 and changed value to 100 nF. (Layout cannot fit all) - (pg.4) Updated caps (add/remove) according to layout efforts on A058					
	10/08/02	- (pg.4) Added C83 to +VDDC_CT					
	10/09/02	- (pg.9/10) Rearranged Resistor Packs to facilitate layout					
	10/10/02	- (pg.1) U4 added to replace U6D gate. Facilitates layout. - (pg. 6) MPVDD regulator added back. Should be DNI - (pg.9/10) Rpacks changed from 22R to 56R - (pg.12) Slim VGA changed to regular. DVI-i circuit removed.					
	10/11/02	- (pg.10) RPacks 167 to 174 flipped L-R (pin 1-8, 2-7, 3-6, 4-5) - (pg.11) Bytes swapped on Channel B data bus and M_QSB, M_DQMB, M_MDB[0:7] <=> M_MDB[8:15], M_MDB[16:23] <=> M_MDB[24:31] - (pg.1) Fixed short between 5VBus and AGP_MB_8X_DET#					
	10/15/02	- (pg.9,10) RPacks 126, 188, 189 pins moved for layout. - (pg. 13) J8 RCA connector added for footprint, to overlap with Svideo					
	10/16/02	- (pg.11) added C237-C244 on MVDDQ					
		10/18/02 - (pg.1) added R84, R85 to comply with AGP 3.0 Spec Rev 1.0, AGPVref provision - (pg.11) added C6, C7, C9 on MVDDQ and MVDDC					
		1 11/15/02 - (pg. 1) Remove AGP series resistors - (pg. 1) Add AGPVREFCG circuit isolated from AGPVREFGC - Change all 1.0uF Y5V caps to 100nF X7R caps - Remove R34, C74, C75 - Change C20 footprint to 805 - Change C2, C5, C8, C52, C54, C55, C57, C59, C61, C63, C66, C67, C126, C130, C1035 footprint  - Layout: Move R265 and R268 close to the ASIC ball					