




 \downarrow

BUO

ANALOG GROUND

BRING UP ONLY




ATI Technologies Inc.


1 Commica Valley Drive East
Carrada, L31 7X6
(605) 882-2800

Tifle RV630 DDR2- ASIC PCIE I/F


Size Document Number 105-B149xx-00 Rev
Date: Friday, April 13, 2007 Sheet 2 of 21

Recommended caps: (see BOM for qualified values/vendors) 10uF , X6S, 10%, 0805, 6.3V, 1.4MM MAX THICK 1uF, X6S, 10%, 0402, 6.3V 100nF, X7R, 10%, 0402 10nF , X7R, 10%, 0402 Place close to ASIC Place close to ASIC PART 2 OF 7 15 T2XCM(-15 T2XCR(-T2XCM T2XCP T2XCM T2XCP T1XCM 16 T1XCP 16 T1X0M 16 15 T2X0M() 15 T2X0R T2X0M T2X0P TX0M TX0P R101____ T1X1M T1X1P T2X1M T2X1P TX1M TX1P 15 T2X2M(-15 T2X2R) AR24 T1X2M 16 T2X2M T2X2P D R103 _____1 E T1X3M 16 15 T2X3MX— 15 T2X3RX— T2X3M T2X3P 0 TX3M TX3P R107 DNI OR 104 ____ 100R T1X4M T1X4P 15 T2X4M()— 15 T2X4R()— T2X4M T2X4P TX4M TX4P R105 _____ 100 Q100 SI2304DS +12V_BUS AR27 AR17 T1X5M T2X5M T2X5P TX5M TX5P σ L TPVDD TPVSS MR108 10K +T2PVDD +TPVDD AL14 T NS100 NS_VIA 10uF C100 = 10uF_X6S C102 1uF_6.3V +C111 100nF 10uF_X6S C101 = C110 10nF C112 1uF_6.3V I T2XVDDC_1 T2XVDDC_2 AN19 TXVDDR_2 TXVDDR_3 E AN20 AP19 AR19 Use OR B100 +LTVDD18 TXVDDR_ TXVDDR +TXVDDR 4,14 LVT_EN I T2XVDDR_1 T2XVDDR_2 AJ26 AH26 C115 100nF C116 1uF_6.3V BLM15BD121SN1 A TXVSSR_ TXVSSR_ TXVSSR_ TXVSSR_ TXVSSR_ TXVSSR_ C117 10uF_X6S C108 + C109 _____ C103 = 100nF ____ 10uF_X6S C114 10nF 1uF_6.3V T2XVSSR_1 T2XVSSR_2 R109 0R DNI one pad MR109 OR T2XVSSR_3 T2XVSSR_4 T2XVSSR_5 TXVSSR TXVSSR TXVSSR AP21 AP26 12XVSSR_5 T2XVSSR_6 T2XVSSR_7 T2XVSSR_8 T2XVSSR_9 T2XVSSR_10 T2XVSSR_11 T2XVSSR_12 T2XVSSR_12 T2XVSSR_13 T2XVSSR_14 Share +LTVDD33 TXVSSR R1032 OR R1031 75R A_DAC1_R 15 A_DAC1_RB 15 AR21 AR26 AJ24 AM22 AM24 AM26 R1033 _____ 75R GND BI M15BD121SN1 DAC / CRT C107 C105 C105 C10F 75R SI2304DS R1036 75R GND R108 DNI OR R1039 75R GND HSYNC_DAC1 7,15
VSYNC_DAC1 7,15 15 CRT1DDCDATA (XX AL29 +AVDD 12C DEVICE ADDRESS' ON DDC3 RSET R1030 499R GND_AVSSQ R40 4.7K 402 R41 4.7K 16 CRT2DDCDATA 16 CRT2DDCCLK DDC2DATA DDC2CLK BUO 4.7K 4.7K AVDD C1020 + C1021 + C1022 10nF T 100nF T 1uF 6.3\ NS1020 NS_VIA NS1020 DDC3DATA Monitor DDC3CLK Interface 13,18 DDC3DATA 13,18 DDC3CLK AVSSC +VDD1DI BUO DDC4DATA DDC4CLK VDD10 C1023 + C1024 + C1025 100F 100nF 1uF 6.3V VSS1D 16 HPD1 >> HPD1 ♥ GND VSS1DI R2032 OR R2031 75R R2033 ____ 75R GND 7 SDA SDA DAC2 (TV/CRT2) G2 MMI2C AM18 R2035 OR R2034 G2B R2036 ____ 75R GND 18 GPU_DMINUS 18 GPU_DPLUS 18 TS_FDO HSYNC_DAC2 7,16
VSYNC_DAC2 7,16 H2SYNC V2SYNC A_DAC2_Y 17 A_DAC2_C 17 A_DAC2_COMP 17 PLLTEST Test COME 1,7 TEST_EN >>-R2SET R2030 715R GND A2VSSQ R2SE +A2VDDQ A2VDD0 221R R44 110R C46 100nF VREFG C2021 100nF C2022 1uF_6.3V A2VSSQ VDD2D +VDD2DI AR33 XTALIN AP33 XTALOUT VSS2D C2024 + C2025 + C2026 10nF + 100nF + TuF 6.3 NS2021 XTALOUT_S is done for ease of layout A2VDD +3.3V_BUS +A2VDD GND_VSS2DI B2030 26R_600mA +3.3V B80 BLM15BD121SN1 C2030 C2031 C2032 100nF T100nF T10F 6.3V XTALOUT S 4 R81 vcc OUT C80 2 GND E/D - 100nF 27.000MHz Share one pad MR82 221R Share one pad OSC EN -≪ OSC_EN 14 XTALIN_S 12pF ATI Technologies Inc. R84 1M R_RTCLK 1 Commerce Valley Drive East Markham, Ontario Canada, L3T 7X6 (905) 882-2600 XTALOUT S C83 12pF Place R_RTCLK close to XTAL so the main clock line has shortest stub Title TR RV630 - ASIC MAIN Size Document Number
Custom 105-B149xx-00
















Pull-Down Resistors are for BU until built-in pull-downs are verified.













CHANNEL A: 128MB/256MB DDR2



CHANNEL B: 128MB/256MB DDR2











5 CLKB1b <<-

















SMPS03- Regulator for VDDC Vout = .9V ~ 1.2V


| | VDDC | RS1 | PWRCNTL_0 |
|----------|------|-------------------------------|-----------|
| 0.6V Ref | .9V | N/A | LOW |
| | 1.0V | 59.0K 1% ATI # 3160590200G | HIGH |
| | 1.1V | 30.9K 1% ATI # 3160309200G | HIGH |
| | 1.2V | 20.0K 1% ATI # 3160200200G | HIGH |



















The 7-pin MiniDIN footprint allows one of the two MiniDINs:


- 7-pin Svideo/Composite MiniDIN P/N 6071001500G 4-pin Svideo MiniDIN P/N 6070001000G













RH PCIE RV630 512MB DDR2 DUAL DL-DVI-I VIVO FH

P/N 109-B14931-00 APR 5, 2007


Jasmine Lin/Svetlana Ostrovsky

ASSEMBLY TOP SHEET 1 OF 2

RESTRICTION NOTICE

THIS PCB ARTWORK CONTAINS INFORMATION WHICH IS PROPRIETARY TO AND IS THE PROPERTY OF AMD, AND MAY NOT BE USED, REPRODUCED OR DISCLOSED IN ANY MANNER WITHOUT EXPRESS WRITTEN PERMISSION FROM AMD.

© 2007 Advanced Micro Devices





RH PCIE RV630 512MB DDR2 DUAL DL-DVI-I VIVO FH

P/N 109-B14931-00 APR 5, 2007 Jasmine Lin/Svetlana Ostrovsky

RESTRICTION NOTICE
THIS PCB ARTWORK CONTAINS INFORMATION WHICH IS PROPRIETARY TO AND IS
THE PROPERTY OF AMD, AND MAY NOT BE USED, REPRODUCED OR DISCLOSED IN ANY MANNER WITHOUT EXPRESS WRITTEN PERMISSION FROM AMD. ©2007 Advanced Micro Devices