





PCI-EXPRESS EDGE CONNECTOR



SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND
BUO	BRING UP ONLY

CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, but not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario



Date: Tuesday, January 13, 2009

Rev 06


Sheet 1 of 19

Title	RH RV730 DDR3 DP DP DVI
-------	-------------------------

Doc No. 102-B83401-00A

Doc No. 102-B83401-00A

(3) RV730 MEM Interface Ch A&B



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to you pursuant to a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario





Date: Tuesday, January 13, 2009

Rev 06

Title	RH RV730 DDR3 DP DP DVI
-------	-------------------------


Doc No.	102-B83401-00A
---------	----------------

(4) DDR3 Memory Channel A




Delete C1354, C1353


(5) DDR3 Memory Channel B




(06) RV730 GPIOs Strap CF XTAL



(07) RV730 DAC1 and DAC2/TV




(08) RV730 TMDS A&B




<p>CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC. © 2007 Advanced Micro Devices This AMD Board schematic and design is the exclusive property of AMD and is provided only to entities under a non-disclosure agreement with AMD for specific purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose not intended by AMD requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding the accuracy and design, including, but not limited to, any implied warranty of merchantability or fitness for a particular purpose, and of the design responsibility bears consequences resulting from use of the information included herein.</p>	<p>Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario</p> <p>AMD</p> <p>Date: Tuesday, January 13, 2009 Rev 06 Sheet 8 of 19</p>
<p>Title RH RV730 DDR3 DP DP DVI</p>	<p>Doc No. 102-B83401-00A</p>


(09) RV730 Display Port C&D



(10) No Connect E&F



(11) RV730 Power & GND



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2004 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure of this AMD Board schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims any liability for any consequences resulting from use of the information provided.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario







Date: Tuesday, January 13, 2009

Rev 06

Title RH RV730 DDR3 DP DP DVI

Doc No. 102-B83401-00A

(12) VDDC



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, but not limited to, any implied warranty of non-infringibility or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario



Date: Tuesday, January 13, 2009

Rev	06
-----	----


Sheet 12 of 19

Doc No. 100-500101-224


Title	RH RV730 DDR3 DP DP DVI
-------	-------------------------

Doc No.	102-B83401-00A
---------	----------------


(13) MVDD




COMPENSATION CIRCUIT



FILTERED SMPS VCC



BOOT CIRCUIT



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD,
and is provided only to entities under a non-disclosure agreement
with AMD for evaluation purposes. Further distribution or disclosure
is strictly prohibited. Use of this schematic and design for any purpose
other than evaluation requires a Board Technology License Agreement
with AMD. AMD makes no representations or warranties of any kind
regarding this schematic and design, including, not limited to,
any implied warranty of merchantability or fitness for a particular
purpose, and disclaims responsibility for any consequences resulting
from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario



Date: Tuesday, January 13, 2009

Rev 06


Sheet 13 of 19

Title RH RV730 DDR3 DP DP DVI


Doc No. 102-B83401-00A

(14) Linear Regulators



LDO #1: Vin = 3.0V to 3.6V MAX Vout = +1.8V +/- 2% Iout = 1.0A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling



LDO #2: Vin = +1.5V to 2.0VMAX Vout = +1.1V +/- 2% Iout = 1.7A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling



Regulators for +5V, +5V_VESA and +5V_VESA2



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2004 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD,
and is provided only to entities under a non-disclosure agreement
with AMD for evaluation purposes. Further distribution or disclosure
of this schematic and design for any purpose other than
evaluation requires a Board Technology License Agreement
with AMD. AMD makes no representations or warranties of any kind
regarding this schematic and design, including, not limited to,
any implied warranty of merchantability or fitness for a particular
purpose, and disclaims any liability for any consequences resulting
from use of the information provided.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario



Date: Tuesday, January 13, 2009

Sheet 14 of 19


Rev 06

Title RH RV730 DDR3 DP DP DVI


Doc No.	102-B83401-00A
---------	----------------

(15) Power Management


Power up Sequencing



VDDC Enable Circuit



LDOs and MVDD Enable Circuit




3.3V Enable Circuit



Power Play

VDDC Voltage Settings Using GPIOs (for VDDC1 Dual Phase)					
PWRCTRL_1 GPIO_20	PWRCTRL_0 GPIO_15	Output Voltage (V)			
		Rf1=42.2K Rf2=20.5K	Rf1=	Rf2=	Rf1=
0	0	0.90V			
0	1	1.00V			
1	0	1.15V			
1	1	1.25V			

Vout = Vref * (1+Rt/Rb)
VDDC2 (Single Phase): Vref = 0.8V, Rt = 10K
MVDDC (Single Phase): Vref = 0.8V, Rt = 10K



Resistors to set the output voltages for +VDDC and +MVDDC



<p>CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC. © 2007 Advanced Micro Devices The AMD Board schematic and design is the exclusive property of AMD and is provided only to entities under a non-disclosure agreement with AMD. This document contains confidential information and is not to be disclosed or publicly provided. Use of this schematic and design for any purpose other than the evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, but not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.</p>	<p>Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario</p>
<p>Title RH RV730 DDR3 DP DP DVI</p>	<p>Date: Tuesday, January 13, 2009 Rev 06 Sheet 16 of 19 Doc No. 102-B38401-00A</p>






Figure 5-1 Ideal Power Up/Down Sequence

All the data come from datasheet



<div>AMD</div>			Title			Schematic No.		Date:	
			RH RV730 DDR3 DP DP DVI			102-B83401-00A		Tuesday, January 13, 2009	
			REVISION HISTORY					NOTE: This schematic represents the PCB, it does not represent any specific SKU. For Stuffing options (component values, DNI's, ...) please consult the product specific BOM. Please contact AMD representative to obtain latest BOM closest to the application desired.	
Sch Rev	PCB Rev	Date	REVISION DESCRIPTION						
0	00A	08/11/11	Initial design for RV730 DDR3						
			<div>MSIS-RMA 羅覓林 20090521</div>						