P77, Dual NV17, 4MX32 DDR, 32MB/64MB, Quad Head, Dual LFH to VGA/DVI, PCI 33/66 MHz

PCI DEVICE ID 0x017A



HISTORY:

A00 - First Rev release

1. Fix strapping for GPU0 and GPU1 See ECO3336 and ECO3320.

A01 -

- 1. Added R1176 on (1.b Block hierarchy). Used to connect SPCI_AD24 to ST_IDSEL_GPU0, due to intel specifications referencing not to use AD16 (SLOT 0) because bridge may use that resource.
- 2. Added R1266 on (2.a PCI Edge Connector). This is used to help risetime of IRQ symbol due to excessive capacative loading on that signal.
- 3. Added R1177 on (2.b PCI bus bridge). This was added as option of disabling the feature which turns off the PCI clocks in stand by. This mode isn't well tested yet, this is why the resistor was added.
- 4. Swapped S_REQ_[3..0] buss on U100 on (2.b PCI bus bridge). This was due to a previous error in symbol for BGA for pinout causing swap on this S_REQ_[3..0] for BGA symbol
- 5. Added U903, R1264, C1531, C1532, R1180, (changed R6) on (2.b PCI bus bridge). This is due to a bug in NV17 where input receiver on reset is not properly filtered inside asic, therefore external schmitt trigger was added.
- 6. Added R1178 on (2.b PCI bus bridge). Pin 102 was missing from QFP symbol, therefore causing floating input. LOCK_I pin is not being used by secondary PCI bus, however unused input needed to be terminated.
- 7. Added R1179 on (2.b PCI bus bridge). Pin 49 was missing from QFP symbol, therefore causing floating input., unused input needed to be terminated.
- 8. Added R1265 on (2.b PCI bus bridge). Pin 62 was missing from QFP symbol, according to Intel specification they needed to have pull down for NAND tree access.
- 9. Added pin# 125, 131 connected to 3.3V_REG on U101 (2.b PCI bus bridge). Pin 125,131 was missing from OFP symbol, Intel specification shows they needed to be connected to VCC, without connection to VCC this causes boot up issues with power supplies that have slow rise time.
- 10. Removed 3-pin inductors on RGB filters due to DFM issue with middle pin being plated and causing solder flow issues when installing regular 0603 inductor which is non 3-pin.
- 11. On page (3.g Panel), resistors R274, R277 were change from COMMON to NO_STUFF.

A02 -

1. On page (5.a NVVDD / FBVDD(Q) POWER SUPPLY), changed diode D800, D802 PCB footprint from SMDA to RECT_SMDA

PAGE OVERVIEW

- 1 1.a top (this) page
- 2 1.b top level hierarchical schematic
- 3 2.a PCI Edge connector
- 4 2.b PCI Bridge chip
- 5 3.a NV17 #0, PCI interface
- 6 3.b NV17 #0. FB interface
- 7 3.c NV17 #0, FB memory, bits 0-63
- 8 3.d NV17 #0, FB memory, bits 64..127
- 9 3.e NV17 #0, 1st VGA output
- 10 3.f NV17 #0, 2nd VGA output
- 11 3.g NV17 #0, TMDS output
- 12 3.h NV17 #0, BIOS & Strapping pins
- 13 3.i NV17 #0, LFH60 connector
- 14 3.a NV17 #1. PCI interface
- 15 3.b NV17 #1, FB interface
- 16 3.c NV17 #1, FB memory, bits 0-63
- 17 3.d NV17 #1, FB memory, bits 64..127
- 18 3.e NV17 #1. 1st VGA output
- 19 3.f NV17 #1, 2nd VGA output
- 20 3.g NV17 #1, TMDS output
- 21 3.h NV17 #1, Bios & strapping
- 22 3.i NV17 #1, LFH60 connector
- 23 4.a nvSvnc
- 24 5.a NVVDD Power
- 25 5.b FBVDD/FBVDDQ Power Supply
- 26 Mechanicals

[Subbom suffix] Stuffing Options

- [-000] COMMON
- I-0101 HINT BGA 33
- [-011] HINT_BGA_66
- [-012] HINT_INTEL PQFP
- [-020] RGB_PROT
- [-030] NV 32MB INF
- [-031] NV 32MB SAM
- [-040] SC1775
- [-041] IRU3047
- [-050] NO PWR INDUCTOR
- [-051] PWR INDUCTOR
- [-052] IND PWR CAP
- [-053] ANALOG_REG
- [-054] NO ANALOG REG
- [-055] DIGITAL_REG
- [-056] NO DIGITAL REG
- [-057] NV POWER
- [-058] Q3D POWER
- [-059] BYPASS ANALOG REG
- [-060] PASSIVE HS
- [-070] NO NVSYNC
- [-071] Q3D NVSYNC
- [-072] Q3D 64MB INF
- [-073] Q3D 64MB SAM
- [-080] IFP REG
- [-081] NO IFP REG
- [-999] NO STUFF

Meaning

common components for all skus

Hint TBGA 33 Mhz option

Hint TBGA 66 Mhz option

Hint PQFP SE33P or Intel 21152 option

ESD diodes on RGB/sync signals

Nvidia's 32 MB per GPU option using Infineon Memory

Nvidia's 32 MB per GPU option using Samsung Memory

SC1175 Switch Mode Controller option IRU3047 Switch Mode Controller option

Option to bypass power supply inductor

Option to fit inductor on 5V supply from PCI connector

Option to fit capacitor on Input supply

3.3V regulator to feed analog supplies

Bypass regulator and drive from PCI bus instead

3.3V regulator to feed digital ic's

Bypass regulator and feed from PCI bus directly

Special power supply components for NV configuration

Special power supply components for Q3D configuration

Bypass Analog regulator and drive A3.3 from V3.3 REG

Sub bom to stuff Passive Heatsinks

NVidia's option to bypass Quantum 3D's Nvsync logic

Quantum 3D's nVsvnc option

Quantum 3D's 64 MB per GPU stuffing option using Infineon

Quantum 3D's 64 MB per GPU stuffing option using Samsung

TMDS Regulator stuffing option for 2.8V supply

3.3V bypass to TMDS PLL net

Not Assembled

- 1- Fixed unnamed nets.
- 2- Config the bd to be 25W max by disconnected PRSNT2#
- 3- Added TMDS backdrive.
- 4- Added a FET to block 5V backdrive from both GPU when power is off.

1- Swap D805, Pin 1 and 2 WAS backwards in A03 netlist, correct on A04 netlist


> 140-50077-0000-A04 602-50077-0000-A04

6	NVIDIA Corporation 2701 San Tomas Expressway Santa Clara, CA 95050, USA							GPU			
	P77,	Dual NV17, 4M	X32 DDR, 32	MB/64MB, Quad Head,	Dual LFH to	VGA/DVI,	PCI 33	3/66 N	ИНz		
NVIDIA											
	Size Custor	CAGE Code n		DWG NO					Rev		
Thursday, April 25, 2002	Scale	•			Sheet	1	of	26			

P77, Dual NV17, 4MX32 DDR, 32MB/64MB, DUAL LFH, PCI


PCI DEVICE ID 0X0=0X171 FOR NV17-128D.







1.b Block hierarchy

(A)	NVIE 2701 Sant	DIA Corporation I San Tomas a Clara, CA S	on Expressw 95050, US	ray A				GPU		
nVIDIA	P77, Dual NV17, 4MX32 DDR, 32MB/64MB, Quad Head, Dual LFH to VGA/DVI, PCI 33/66 MHz									
	Size Custor	CAGE Code n		DWG NO				Rev		
Thursday, April 25, 2002	Scale	l			Sheet	2	of	26		











3.a PCI interface, core decoupling


©	NVII 2701 Sant	NVIDIA Corporation 2701 San Tomas Expressway Santa Clara, CA 95050, USA							0
nVIDIA	P77,	P77, Dual NV17, 4MX32 DDR, 32MB/64MB, Quad Head, Dual LFH to VGA/DVI, PCI 3							Ηz
	Size Custom	CAGE Code		DWG NO				R	lev
Thursday, April 25, 2002	Scale				Sheet	5	of :	26	
				1	•				

















3.g Panel

		NVIE 2701 Sant	NVIDIA Corporation 2701 San Tomas Expressway Santa Clara, CA 95050, USA								
,	NVIDIA	P77, Dual NV17, 4MX32 DDR, 32MB/64MB, Quad Head, Dual LFH to VGA/DVI, PCI 33/66 MHz									
		Size Custom	CAGE Code		DWG NO				Rev		
Thurs	day, April 25, 2002	Scale				Sheet	11	of	26		







13 of 26





3.a PCI interface, core decoupling


©	NVII 2701 Sant	NVIDIA Corporation 2701 San Tomas Expressway Santa Clara, CA 95050, USA							GPU	1
nVIDIA	P77,	P77, Dual NV17, 4Mx32 DDR 32MB/64MB Quad DAC /TMDS, PCI33/66Mhz								
	Size Custom	CAGE Code DWG NO					F	Rev		
Thursday, April 25, 2002	Scale				She	eet	14	of	26	
				1						
















3.g Panel

®	NVII 270 San		GPU 1						
nVIDIA	P77,	P77, Dual NV17, 4Mx32 DDR 32MB/64MB Quad DAC /TMDS, PCl33/66Mhz							
	Size Custom						Rev		
Thursday, April 25, 2002	Scale	Scale			Sheet	20	of	26	
				111					







Thursday, April 25, 2002

22 of 26

CROSS-TALK SENSITIVE, ROUTE IMPEDENCE 40-50ohm TO NV20 PIN AM1



This circuitry is (c) 2001, Quantum3D Inc. 6330 San Ignacio Ave, San Jose, CA 95119 Tel 408 361 9999; Fax 408 361 9980 Patent applied for



4. nvSync (tm)



