


C013




CAP CER 10UF 20% 16V X5R
(1206)1.8MM H MAX

CAP CER 10UF 10% 6.3V X5R
(0805)1.4MM MAX THICK





Title	RH JUNIPER GDDR5 1GB DP+DP/HDMI+DVI /sVGA	Doc No.	103-C01301-00
-------	---	---------	---------------

(2) JUNIPER PCIe Interface



(3) JUNIPER MEM Interface Ch A&B



NOT FOR PRODUCTION - FOR BACKUP ONLY;

JUNIPER XT A12 HF MVD SLT BIN1 TSMC FB1.

CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to,

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario




Date: Tuesday, November 10, 2009


Rev 50

Title	RH JUNIPER GDDR5 1GB DP+DP/HDMI+DVI /sVGA	Doc No.	102-C01301-00
-------	---	---------	---------------



(4) GDDR5 x16 MEM Channel A



(5) GDDR5 x16 MEM Channel B




(06) JUNIPER GPIOs Strap CF XTAL OSC





SCI / SD A BUS		
I2C Address	Function	Device
0x80 Write 0x81 Read	VDDC CONTROLLER	ST
0x70	VDDC CONTROLLER	UPI
0xA0, 0xA2 0xA4	MVDDQ, MVDDC, VDDCI VREF CONTROL	UP6266

I2C Address	Function	Device
0x98	LM96163 - External Temperature Sensor	LM96163


NOTE: If connecting 1V_LDO_POK, only one pull up either to 1.8V or 3.3V




CrossFire Card-Edge




**Lower Cable Card Edge
or Bundle A (closer to the bracket)**



PIN BASED STRAPS



FOR 740: DNI R28/TR19 -
XO IN/2 ARE GND on 740/730




CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario

Date: Tuesday, November 10, 2009	Rev 50
Sheet 6 of 21	

Title	RH JUNIPER GDDR5 1GB DP+DP/HDMI+DVI /sVGA	Doc No.	102-C01301-00
-------	---	---------	---------------

(07) JUNIPER DAC1 and DAC2





CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD,
and is provided only to entities under a non-disclosure agreement
with AMD for evaluation purposes. Further distribution or disclosure
is strictly prohibited. Use of this schematic and design for any purpose
other than evaluation requires a Board Technology License Agreement

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario


Title	RH JUNIPER GDDR5 1GB DP+DP/HDMI+DVI /sVGA	Doc No.	102-C01301-00
-------	---	---------	---------------

(08) JUNIPER TMDP A&B dDVI-I TOP




CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC. © 2007 Advanced Micro Devices The AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD. AMD does not warrant, authorize, permit, or intend to disclose this information to any other party. Power distributors to disclose is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Future Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding the accuracy, completeness, or reliability of this information, and disclaims any responsibility for misstatements or omissions resulting from any implied warranty of merchantability or fitness for a particular purpose, and disclaims any responsibility for damages of any kind from the use of the information included herein.		Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario L3R 9V5 	
Date:	Tuesday, November 10, 2009	Rev	50
Sheet	8 of 21		
Title: RH_JUNIPER_GDDR5_1GB_DP+DP/HDMI+DVI /svGA		Doc No.	102-C01301-00


(09) JUNIPER Display Port C & Display Port/HDMI D



(10) JUNIPER LVTMDP E&F



(11) JUNIPER Power & GND



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic or design for any purpose other than evaluation requires Advanced Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information disclosed herein.

Advanced Micro Devices Inc.

Date: Tuesday, November 10, 2009	Rev 50
Sheet 11 of 21	

Title	RH JUNIPER GDDR5 1GB DP+DP/HDMI+DVI /sVGA	Doc No.	102-C01301-00
-------	---	---------	---------------




Table 1 MODE Pin Definition Table		Phase Operation		
VPM Mode	Mode Pin Status	Mode Pin Voltage (V)	Phase 1	Phase 2
3-Phase Mode	0	0	Enabled	Enabled
2-Phase Mode	1	3.3	Enabled	Enabled
1-Phase Mode	Floating	-1.7	Enabled	Disabled

Circuitry that has to be placed close to the device:

- current sense,
- compensation network,
- thermal compensation network (Drop, OCP, etc)










Table 5 MODE Pin & Phase3 Strip Detection Table		MODE Pin		Phase 3		IC Behavior	
App	Condition	MODE Pin	VPM Mode	Open	IC	IC enabled without detecting	IC enabled without detecting
CASE 1	PinUp without EXT. 1.2V Cable	1	2-Ph Mode	Open	IC	IC enabled without detecting	IC enabled without detecting
CASE 2	PinUp with EXT. 1.2V Cable	1	2-Ph Mode	Pull Down	IC	IC enabled without detecting	IC enabled without detecting

(13) VDDCI



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.


Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario

Date: Tuesday, November 10, 2009
Sheet 13 of 21
Rev 50

Title RH JUNIPER GDDR5 1GB DP+DP/HDMI+DVI /sVGA
Doc No. 102-C01301-00




(14) MVDDQ




Layout guideline


- 1-Position the controller (U703) such that LGATE(pin4) is the closest to gate of the MOSFETs. You can place the gate resistors R721 and R722 next to the gate of the MOSFETs. Make the gate drive traces (PW_MVDDQ_LGD and PW_MVDDQ_HGD) as short and as wide as possible to reduce the trace inductance.
- 2-Place the bypass capacitors for Vcc as well as Boost caps as close to the controller as possible. They are as follows:
Vcc bypass cap is C703, and Boost cap is C705.
- 3-Voltage amplifier compensation network. Place C714 close to the pin 7. Place the rest of the compensation network close to the pins 7 and 6. These are R710, R711, R713, C713 and R712, C711 and C712.




COMPENSATION CIRCUIT



FILTERED SMPS VCC




BOOT CIRCUIT




(15) Linear Regulators


LDO #1: Vin = 3.00V to 3.60V (3.3V +/- 9%) Vout = +1.8V +/- 2%; Iout = 1.6A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling



LDO #2: Vin = +1.32V to 1.84VMAX Vout = +1.01V +/- 2% Iout = 1.7A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling




Memory VREF: Vin = MVDDQ Vout = 0.7xMVDDQ






There must be one 100nF at each VREF pin
Place U360 (VIN - PIN#1) close to 10uF on MVDDQ in the middle point of memory devices


Regulators for +5V, +5V_VESA and +5V_HDMI




(16) Power Management - Power Gating




(17) Power Management 2



NOTE: Use ML623 with Fansink P/N 7120084000G




VDDCI Low Side Divider




VDDC Setting

Analog Reference (Refer R to AGND)
Close to U601
Be careful when changing R655 value (VDDC IREF)


SET DEFAULT VOLTAGE POWER-ON TABLE



For Testing Only



VDDC DPM through GPIOs (PVID)





VDDC I2C INTERFACE




ALL OR RESISTORS TO BE REMOVED FOR PRODUCTION;

MODE Pin Detection Circuit





(18) Mechanical and Thermal Management



Warning: TS_FDO is not 5V tolerant. MAX sink current 1.65mA





If Critical Temperature is reached this will force the fan to run at full speed while power is removed from GPU & rest of the board. This is an open collector signal. Active level is hard pull down to ground.

Critical Temperature Fault




HEATSINK

RH Juniper XT Fansink for AIB DS Circular AL Fin 2




(19) Debug Circuits


JTAG



LM96163 FOR BACKUP THERMAL CONTROL



LED RED "ON" shows Fault





Title

RH JUNIPER GDDR5 1GB DP+DP/HDMI+DVI /sVGA

Schematic No.

102-C01301-00

Date:

Tuesday, November 10, 2009

REVISION HISTORY

NOTE:

This schematic represents the PCB, it does not represent any specific SKU.
For Stuffing options (component values, DNI's, ...) please consult the product specific BOM.
Please contact AMD representative to obtain latest BOM closest to the application desired.

Rev

50

Sch
RevPCB
Rev

Date

REVISION DESCRIPTION

00

00A

2009/07/14

JUNIPER GDDR5 1GB - BASED ON C010; VDDC/VDDCI/MVDD SMPS CHANGES; OTHER CIRCUITS UPDATED;

01

00B

2009/09/10

p. 1 - add reset gate circuit (C159,C160,C161,C162,MU101,R109,R110,R111,R112,U101);
p. 2 - remove FB_VDDCI (NC U1.AG28);
P. 11- add C670, C657,C673,C675,C682,C684,C688,C692,C693,MC673,MC675,MC682;
p. 13- remove FB_VDDCI off-page;
p. 19- remove J4004, add TESTEN/JTAG_TRSTB off-page;

02

00C

2009/09/25

p. 8- connect AUX1P/AUX1N DDC1CLK/DDC2DATA to DDCCLK_AUX5P/DDCDATA_AUX5N

