






### (1) PCI-EXPRESS EDGE CONNECTOR




SYMBOL LEGEND	
DN1	DO NOT INSTALL
S or F	ACTIVE LOW
BUO	BUNG UP ONLY
	DIGITAL GROUND
	ANALOG GROUND


## (2) CURACAO PCIE INTERFACE




(3) CURACAO MEM INTERFACE CH A/B




(4) CURACAO MEM INTERFACE CH C/D




(5) GDDR5 MEMORY CH A/B




## (6) GDDR5 MEMORY CH C/D



(7) CURACAO GPIO STRAP CF XTAL




(8) CURACAO DAC1 LOCK













(9) CURACAO TMDP A/B




(10) CURACAO TMDP C/D








(12) CURACAO POWER



(13) CURACAO GROUND








**Layout guideline**

1. Position the controller (U700) such that its GND(pin 1) is the closest gate of the MOSFETs. You can place the gate resistor R719 and C712 close to the gate of the MOSFETs. Make the gate drive trace(PW\_MVDDQ\_LG0 and PW\_MVDDQ\_LG2) as short as possible to reduce the trace inductance.

2. Place the bypass capacitor for Vcc as well as Boot caps as close to the controller as possible. They are as follows:


1) Bypass cap in C710 and Boot cap in C712.

2) Place the amplifier compensation network. Place C714 close to the pin 7. Place the rest of the compensation network close to the pins 7 and 6. There are R715, R716, R717, C713 and R718. C711 and R718, C711 and C713.






(17) 0.95V




(18) SMALL RAIL REGULATORS


LDO #1: VIN = 3.0V TO 3.6V MAX VOUT = +1.8V +/- 2% IOUT = 1.3A RMS MAX  
PCB: 50 TO 70mm SQ. COPPER AREA FOR COOLING




REGULATOR FOR +5V RAILS  
IOUT MAX = 150mA





(19) POWER MANAGEMENT









HDMI  
SPECIAL MECHANIC  
STRUCTURE STACK








(20) MECHANICAL AND THERMAL MANAGEMENT



<b>D1</b>	<b>DIFFERENTIAL IMPEDANCE</b> 85 ohms +/- 10% Trace Width: 0.13 mm Spacing: 0.14 mm On Layers: 1,6 Referenced To: 2,5 Note: DP, PCIe	<b>D3</b>	<b>DIFFERENTIAL IMPEDANCE</b> 80 ohms +/- 10% Trace Width: 0.13 mm Spacing: 0.18 mm On Layers: 1,6 Referenced To: 2,5 Note: MEM_CLK	<b>M1</b>	<b>MICROSTRIP IMPEDANCE</b> 50 ohms +/- 10% Trace Width: 0.102 mm On Layers: 1,6 Referenced To: 2,5 Note: DQ0, CLKTEST, RGB	<b>M2</b>	<b>MICROSTRIP IMPEDANCE</b> 45 ohms +/- 5 ohms Trace Width: 0.13 mm On Layers: 1,6 Referenced To: 2,5 Note: MEM

(21) DEBUG CIRCUITS





1

2

3

4

5

6

7

8

8

7

6

5


4

3

2

1

AMD



TITLE: <TITLE>

DOCUMENT NUMBER: 105\_0630XX\_01

DATE: Wed Jul 24 07:55:42 2013

SHEET NUMBER: 23 OF 23

REV: <REV>

REVISION HISTORY

ENGINEER: <ENGINEER>

NOTES: NOTE

CONFIDENTIAL AND PROPRIETARY TO ADVANCED MICRO SERVICES INC.

This AMD Based schematic and design is the exclusive property of AMD, and it is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of non-infringement or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

<ADDR1>  
<ADDR2>  
<ADDR3>

SCH Rev	PCB Rev	Date	REVISION DESCRIPTION
0	00A	2013-07-24	
1	00B	2013-07-24	No schematic change. Just add mouse bit hole on PCB
2	00	2013-07-24	No schematic change.

8

7

6

5

4

3

2

1