



MEMORY CHANNEL A





MEMORY CHANNEL B



ATI Technologies Inc.
33 Commerce Valley Drive East
Thornhill, Ontario
Canada, L3T 7N6
(905) 882-2600

Title		AGP RV250 64/128MB TSOP	
Size	Document Number	105-GN964-00B	Rev
Date		Friday, June 21, 2002	Sheet 4 of 19







Regulator for VDDC_CT (Core Transform) and AVDD/A2VDDQ/AVDDDI/A2VDDDI TXVDDR, LVDDRx

Vin = 3.3V AGP
Vout = 1.8V
Iout = 350mA + 100mA + 50mA = 500mA MAX
Iout = 600mA MAX (with PVDD/TPVDD)

	Rct1		Rct2	
1.8V	681R	3240681000	1.5K	3230015200
1.9V	536R	3240536000	1K	3240100100



Vref Voltage




Use localized Vref on the memory page

Regulator for VTT (Termination)

Vin = MVDDQ
Vout = 1.25V
Iout = 2000mA MAX
Iout = 750mA Est. MAX


	Rt1		Rt2	
1.25V	1K	3240100100	1K	3240100100
1.3V	1.0K	3240100100	1.02K	3240102100



Regulator for PVDD (R200 PLLs) and optional TPVDD (TMDS PLLs)

Vin = 3.3V AGP
Vout = +1.8V
Iout = 25mA MAX (PVDD only)
Iout = 100mA MAX (PVDD + TPVDD)


(Optional)




If PVDD and TPVDD are used from the same regulator, Rr must be change to 15R P/N3210015000 to provide enough current.

Regulator for MPVDD (Memory PLLs)

Vin = 3.3V AGP
Vout = +1.8V
Iout = 10mA MAX



AVDD/A2VDDQ (1st DAC & 2nd DAC Band Gap)




ATI Technologies Inc.
33 Commerce Valley Drive East
Thornhill, Ontario
Canada L3T 7N6
(905) 882-2600

Title	AGP RV250 64/128MB BGA		
Size	Document Number	105-GN964-00B	Rev
B			0
Date	Friday, June 21, 2002	Sheet	7 of 19

OPTION STRAPS

NOTE: THE M7 SUPPORTS THE USE OF STRAP RESISTORS (AS AN ALTERNATIVE TO CUSTOMIZED BIOS) TO CONFIGURE CERTAIN ASPECTS OF THE GRAPHICS SUBSYSTEM. THE USE OF EXTERNAL STRAPS PROVIDES ADDED FLEXIBILITY AND EASE OF FUTURE UPGRADE. STRAPPED VALUES ARE LOADED INTO INTERNAL REGISTERS ON THE FIRST PCI COMMAND AFTER RESET IS INACTIVE.

NOTE:
THE IO BUFFERS USE INTERNAL PULLDOWN RESISTOR. THIS DICTATES THE FOLLOWING STRAP CONFIGURATION:
STRAP TO VCC VIA 10K RESISTOR. THIS PROVIDES THE LOGIC LEVELS SHOWN: 0 WHEN 10K RESISTOR NOT INSTALLED, 1 WHEN 10K RESISTOR INSTALLED.



STRAPS	PIN	DESCRIPTION	DEFAULT
AGPFBSKEW(1:0)	GPIO(1:0)	AGP 1x clock feedback phase adjustment wrt refclk(cpuck) 00 - refclk slightly earlier than feedback 01 - refclk 1 tap earlier than feedback 10 - refclk 1 tap later than feedback 11 - refclk 2 taps earlier than feedback clock	00 (internal pull-down)
X1CLK_SKWE(1:0)	GPIO(3:2)	Clock phase adjustment between x1 clk and x2clk 00 - 0 tap delay 01 - 1 tap delay 10 - 2 taps delay 11 - 3 taps delay	00 (internal pull-down)
ROMIDCFG(3:0)	GPIO(9,13:11)	If no ROM attached, controls chip IDs. If rom attached identifies ROM type 0000 - No ROM, CHG_ID=0 0001 - No ROM, CHG_ID=1 0100 - reserved 0110 - reserved 1000 - Parallel ROM, chip IDs from ROM 1001 - Serial AT25F1024 ROM (Atmel), chip IDs from ROM 1010 - Serial AT1525B011 ROM (Atmel), chip IDs from ROM 1011 - Serial M25P10 ROM (ST), chip IDs from ROM 1100 - Serial M25P05 ROM (ST), chip IDs from ROM 1101 - Serial NX25F011B ROM (ISSI), chip ID from ROM	1001
ID_DISABLE	GPIO(8)	0 - Normal operation 1 - Shuts the chip down by not responding to any config cycles In a system with two graphics chips, one on the motherboard, the other on add-in card, the strap can be used to disable one of the two through a jumper.	0 (internal pull-down)
BUSCFG(2:0)	GPIO(6:4)	Controls bus type, CLK, PLL select, and IDSEL 000 - 1.5V BUS -> AGP 4x, PLL clk, IDSEL=AD16 001 - 1.5V BUS -> AGP 4x, PLL clk, IDSEL=AD17 010 - 1.5V BUS -> AGP 1x/2x, PLL clk, IDSEL=AD17 011 - 1.5V BUS -> AGP 1x/2x, PLL clk, IDSEL=AD16 100 - 3.3V BUS -> AGP 1x/2x, PLL clk, IDSEL=AD16 101 - 3.3V BUS -> AGP 1x/2x, PLL clk, IDSEL=AD17 110 - PCI 66MHz, PLL clk 111 - PCI 66MHz, PLL clk 101 - PCI 33MHz, 3.3v, REF clk 110 - 1.5V BUS -> AGP 1x, REF clk, IDSEL=AD16 111 - 1.5V BUS -> AGP 1x, REF clk, IDSEL=AD17 111 - 3.3V BUS -> AGP 1x, REF clk, IDSEL=AD17 Note that for AGP configurations GPIO(4) acts as the IDSEL strap. For PCI it acts as the PLL bypass (33 or 66MHz) strap.	000 (internal pull-down)
VGA_DISABLE	GPIO(7)	0 - VGA controller capability enabled. 1 - The device will not be recognized as the systems VGA controller.	0
MULTIFUNC(1:0)	LCDDATA(17:16)	Multi-function device select 00 - single function device. 01 - two function device. No AGP in either function 10 - two function device. AGP only in function 0 11 - two function device. AGP in both functions If BUSCFG pin based straps are set to PCI, then AGP will not be enabled in any function. See AGP function table below for detail on AGP ability claims.	00
VIP_DEVICE	LCDDATA(20) STRAP T	Indicates if any slave VIP host devices drove this in low during reset. 0 - Slave VIP host port devices present 1 - No slave VIP host port devices reporting presence during reset	0

STRAP P	INTERRUPT
LOW	ENABLED (DEFAULT)
HIGH	DISABLED

<Variant Name>



ATI Technologies Inc.
33 Commerce Valley Drive East
Thornhill, Ontario
Canada, L3T 7N6
(905) 882-2800


Title	AGP RV250 64/128MB TSOP		
Size	Document Number	105-GN964-00B	Rev
Date	Friday, June 21, 2002	Sheet	9 of 19

TERMINATION FOR MEMORY CHANNEL A


PARALLEL TERMINATION RESISTORS AND DECOUPLING

SSTL_2 CLASS I
PLACE AT NETS MID POINT

PARALLEL TERMINATION COULD BE OMITTED UNDER SOME CIRCUMSTANCES. PLEASE CONSULT WITH ATI FOR DETAILS.



- 12 M_RAS#
- 12 M_CAS#
- 12 M_CAS#
- 12 M_CAS#
- 12 M_CAS#
- 12 M_CAS#
- 3.12 M_CLKA0
- 3.12 M_CLKA0
- 3.12 M_CLKA1
- 3.12 M_CLKA1



SERIES Resistors


For Bi-Directional signals, Series resistors should be placed close to the memory

For Uni-Directional signals, Series resistors should be placed close to the ASIC

CLOCK terminations

Change from 1:1 spacing to at least a 2.5:1 spacing between the pair

These resistors and caps must be placed to minimize any stubs. These must also be placed after the memory



Symbol change 56R instead of 121R

<Variant Name>



ATI Technologies Inc.
33 Commerce Valley Drive East
Thornhill, Ontario
Canada, L3T 7W6
(905) 880-2600

Rev	AGP RV250 64/128MB TSOP	Rev	
Doc	Document Number	Doc	105-GN964-00B
Ver	Printed: June 21, 2000	Ver	10 of 19



PARALLEL TERMINATION RESISTORS AND DECOUPLING

PARALLEL TERMINATION COULD BE
OMITTED UNDER SOME CIRCUMSTANCE
PLEASE CONSULT WITH ATI FOR DETAIL



Change from 1:1 spacing to at least a 2.5:1 spacing between the pair

These resistors and caps must be placed to minimize any stubs. These must also be placed after the memory



There are two standard Terminations that are supported by for DDR memory. Series or Parallel. Please consult design guide for performance impacts.



ATI Technologies Inc.
33 Commerce Valley Drive East
Thornhill, Ontario
Canada, L3T 7N6
(905) 882-2600

File AGP RV250 64/128MB TSOP
Size Document Number 105-GN964-00B Rev 0
Date Friday, June 21, 2002 Sheet 11 of 16

Layout Guide line of T HEATER

#1 : C385 and C386 have to be placed as close as possible to the pins of Rage THEATER

#2 : C397 should be placed close to J2

Layout Guide line of T HEATER

#1 : C385 and C386 have to be placed as close as possible to the pins of Rage THEATER

#2 : C397 should be placed close to J2



	Install	DNI
VIDEO-OUT&CRT2	Bm1,Bm2,Bm3,Qm1,Qm2, Qm3,Rm7,Rm9,Rm11,Rm12, Cm1,Cm2,Rm13,Rm14,Dm1	Rm6,Rm8,Rm10, Cm3,Cm4,Cm5
VIDEO-OUT ONLY	Rm6,Rm8,Rm10, Cm3,Cm4,Cm5	Bm1,Bm2,Bm3,Qm1,Qm2, Qm3,Rm7,Rm9,Rm11,Rm12, Cm1,Rm13,Rm14,Dm1,Cm2

Layout Guide line of T HEATER

#1: C27 and C28 have to be placed as close as possible to the respective pins of Rage THEATER

#2: VINGND should be separated from Digital or Chassis Ground and have no loops

#3: VINGND should be connected to Digital GND plane at one point as close as possible to pin 56 of THEATER

Layout Guide line of T HEATER

#1: C27 and C28 have to be placed as close as possible to the respective pins of Rage THEATER

#2: VINGND should be separated from Digital or Chassis Ground and have no loops

#3: VINGND should be connected to Digital GND plane at one point as close as possible to pin 56 of THEATER




33 Commerce Valley Drive East
Thornhill, Ontario
Canada, L3T 7N6
(905) 882-260 0

Daughter Card RT1 VIVO


Document Number	105-GN978-008	Rev 1
-----------------	---------------	----------

Document Number	105-GN976-00B 1	Rev	1
-----------------	-----------------	-----	---

PRIMARY CRT



SECONDARY CRT




©2000 ATI







ATI Technologies Inc.
53 Commerce Valley Drive East
Thornhill, Ontario
Canada L3T 7W6
(905) 882-2600



Part	AGP RV250 64/128MB TSOP	Rev	1.0
Doc. No.	105-GN964-00B	Rev	1.0
Issue	1.0	Rev	1.0

OPTIONAL ESD/HOTPLUG PROTECTION DIODES





VOLTAGE SENSING CIRCUIT



<Variant Name>



ATI Technologies Inc.
33 Commerce Valley Drive East
Thornhill, Ontario
Canada L3T 7N6
(905) 882-2800

Title	ACP RV250 64/128MB BGA		
Size	Document Number	105-GN964-00B	Rev
Date	Friday, June 21, 2002	Sheet	16 of 19