PCI-EXPRESS EDGE CONNECTOR



SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND

ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title	RH RV610 256/128MB DDR2-BGA84 32/16Mx16 VIVO HDMI(VGA) dDVI		
Size C	Document Number 105-B169xx-00A		Rev 32
Date: Monday, July 23, 2007		Sheet 1 of 19	



ATI Technologies Inc.			
1 Commerce Valley Drive East Markham, Ontario Canada, L3T 7X6 (905) 882-2600			
Title	RH RV610 256/128MB DDR2-BGA84 32/16Mx16 VIVO HDMI(VGA) dDVI		
Size C	Document Number 105-B169xx-00A		Rev 32
Date: Monday, July 23, 2007	Sheet 2 of 19		


U1B
PART 2 OF 6
VID_[7..0]
VID_0
VID_1
VID_2
VID_3
VID_4
VID_5
VID_6
VID_7
VIP / I2C
PSYNC
DVALID
SDA
SCL
Integrated TMDS
External TMDS
DAC / CRT
General Purpose I/O
PLL & XTAL
Monitor Interface
Thermal
Test
RV610 UNFUSED A11 RH
GPIO_[13..0]
FLOW_CONTROL_1 - Lower Cable
FLOW_CONTROL_2 - Upper Cable
SWAP_LOCK_1 - Lower Cable
SWAP_LOCK_2 - Upper Cable
GPIO_16 IS OUT ONLY
PWRCNTL_0
GPIO_15
GPIO_18
GPIO_22
PCIE_CLK_REQb
GENERICA_R
GENERICB
GENERICC
HPD1
R2SET
R2030
715R
DAC2_C
DAC2_Y
DAC2_COMP
A_R_DAC1
A_RB_DAC1
A_G_DAC1
A_GB_DAC1
A_B_DAC1
A_BB_DAC1
A_HSYNC_DAC1
A_VSYNC_DAC1
A_R_DAC2
A_RB_DAC2
A_G_DAC2
A_GB_DAC2
A_B_DAC2
A_BB_DAC2
A_VSYNC_DAC2
A_HSYNC_DAC2
CRT1DDCDATA
CRT1DDCCLK
CRT2DDCDATA
CRT2DDCCLK
+TPVDD
+TXVDDR
+AVDD
+VDD1DI
+A2VDDQ
+A2VDD
+VDDI
+DPLL_PVDD
+MPVDD
+PCIE_PVDD
+VDDC
+DPLL_VDDC
+1.8V
+3.3V
GND_TPVSS
GND_TXVSSR
GND_AVSSQ
GND_VSS1DI
GND_A2VSSQ
GND_VSS2DI
GND_T2PVSS
GND_PVSS
GND_MPVSS
GND_PCIE_PVSS
Possible alternate 5150005600G
Note: Verify +MPVDD ripple is within specification. (C76 changed from 10uF to 1uF)
U1F
PART 6 OF 6
RV610 UNFUSED A11 RH
Control
LVDS channel
Place close to ASIC <7mm
TJX4P
TJX4M
TJX5P
TJX5M
TJXCP
TJXCM
TJX0P
TJX0M
TJX1P
TJX1M
TJX2P
TJX2M
TJX3P
TJX3M
+12V_BUS
LVT_EN
Share one pad
+LTVDD18S
+LTVDD33
+LTVDD18
+T2PVDD
Q100 SI2304DS
Q101 SI2304DS
BLM15BD121SN1
I2C DEVICE ADDRESS' ON DDC3
DEVICE ADDRESS
LM63 x100 1100
Place SW1 on the bottom side (easily accessible).
Clearly Mark A & B on silkscreen.
Place TR46 next to SW1
For NO ROM keep SW1B open without R46. For normal operation close SW1B or install TR46.
M25P05-AVMN6P
BIOS1
113-XXXXXX-XXX
VIDEO BIOS FIRMWARE
EC82 20PF
EC83 20PF
EY85 27_MHZ
Change to 10ppm/10ppm p/n 502827000G
R84 1.0M
R_RTCLK
XTALIN
XTALOUT
Place R_RTCLK close to XTAL so the main clock line has shortest stub
ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600
Title RH RV610 256/128MB DDR2-BGA84 32/16Mx16 VIVO HDMI(VGA) dDVI
Size Custom
Document Number 105-B169xx-00A
Rev 32
Date: Friday, July 13, 2007
Sheet 3 of 19



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title	RH RV610 256/128MB DDR2-BGA84 32/16Mx16 VIVO HDMI(VGA) dDVI		
Size: Custom	Document Number: 105-B169xx-00A		Rev: 32
Date: Friday, July 13, 2007	Sheet 4 of 19		



DIVIDER RESISTORS	DDR2	GDDR3
MVREF TO 1.8V	100R	40.2R
MVREF TO GND	100R	100R

ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title: RH RV610 256/128MB DDR2-BGA84 32/16Mx16 VIVO HDMI(VGA) dDVI

Size	Document Number	Rev
C	105-B169xx-00A	32

Date: Monday, July 23, 2007 Sheet 5 of 19



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title	RH RV610 256/128MB DDR2-BGA84 32/16Mx16 VIVO HDMI(VGA) dDVI	
Size: B	Document Number: 105-B169xx-00A	Rev: 32
Date: Friday, July 13, 2007	Sheet 6 of 19	

CHANNEL A: RANK 0 128MB DDR2



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title	RH RV610 256/128MB DDR2-BGA84 32/16Mx16 VIVO HDMI(VGA) dDVI		
Size C	Document Number 105-B169xx-00A		Rev 32
Date: Monday, July 23, 2007	Sheet 7 of 19		

CORE REGULATOR +VDDC



ATI Technologies Inc.

1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title	TR RV630 - MVDD SMPS02	
Size: Custom	Document Number: 105-DB047-00A	Rev: 7
Date: Friday, July 13, 2007	Sheet 8 of 21	







ATI Technologies Inc.

1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title	TR RV630 - MVDD SMPS02	
Size: Custom	Document Number: 105-DB047-00A	Rev: 7
Date: Monday, July 23, 2007	Sheet 9 of 21	









Vout=1.25V* [1+(ER305/ER304)]



Shared Power Rails



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title	RH RV610 256/128MB DDR2-BGA84 32/16Mx16 VIVO HDMI(VGA) dDVI		
Size C	Document Number 105-B169xx-00A		Rev 32
Date: Friday, July 13, 2007	Sheet 11 of 19		

PIN BASED STRAPS

GPIO(0) - TX_PWRS_ENB (Transmitter Power Saving Enable) ATI INTERNAL FEATURE I
0: 50% Tx output swing for mobile mode
1: full Tx output swing (Default setting for Desktop)

GPIO(1) - TX_DEEMPH_EN (Transmitter De-emphasis Enable) ATI INTERNAL FEATURE II
0: Tx de-emphasis disabled for mobile mode
1: Tx de-emphasis enabled (Default setting for Desktop)

GPIO(3:2) - ATI Internal Use Only - Reserved (Default: 00)

GPIO(4) - DEBUG_ACCESS
ATI Internal Use Only - Reserved (Default: 0)

GPIO(5) - ATI Internal Use Only - Reserved (Default: 0)

GPIO(6) - ATI Internal Use Only - Reserved (Default: 0)

GPIO(7) - TV OUT STANDARD (Jumper position overwrite resistor settings)
0 - PAL TVO (Jumper is closed)
1 - NTSC TVO (Jumper is open)

GPIO(8) - ATI Internal Use Only - Reserved (Default: 0)

GPIO(9,13:11) - CONFIG[3..0] IF BIOS_ROM_EN=1 [default] (GPIO_22)
tmel - AT25F512A (512 kbit)0010
AT25F1024A (1 Mbit)0011
ST Microelectronics- M25P05A (512 kbit) 0100
M25P10A (1 Mbit) 0101
M25P20 (2 Mbit) 0101
Chingis (formerly PMC) -
Pm25LV512 (512 kbit) 0100
Pm25LV010 (1 Mbit) 0101

If BIOS_ROM_EN = 0, then Config[2:0] defines the primary memory aperture size. (Config 3 = don care).
x000 128MB
x001 256MB
x010 64MB
x011 32MB
x100 512MB
x101 1GB
x110 2GB
x111 4GB

GENERICC, GENERICB - ATI Internal Use Only - Reserved (Default: 0)

VSYNC - VIP_DEVICE_STRAP_EN
0: Slave VIP host port devices present (use if Theater is populated)
1: No slave VIP host port devices reporting presence during reset (use for configurations without video-in)

HSYNC - ATI Internal Use Only - Reserved (Default 0)

PSYNC - VGA DISABLE : 1 for disable (set to 0 for normal operation)

GPIO_21 - ATI Internal Use Only - Reserved (Default: 0)

VID_0 - ATI Internal Use Only - Reserved (Default: 0)

VID_1 - MSI_DIS (Default: 0)

VID_2 - ATI Internal Use Only - Reserved (Default: 0)

VID_3 - BIF_AUDIO_EN
0 - Disable HD Audio 1- Enable HD Audio

VID_4 - ATI Internal Use Only - Reserved (Default: 0)

VID_5 - 64BAR_EN_A (Default: 0)
Enable 64-bit BARS

VID_6:7 - ATI Internal Use Only - Reserved (Default: 00)

VSYNC - MEMORY CONFIG ATI Board Feature I
0 = single rank memory, 1 = dual rank memory

HSYNC2 - ATI Internal Use Only - Reserved (Default: 0)

BIF_CLK_PM_EN
0 - Disable CLKREQ# power management capability
1 - Enable CLKREQ# power management capability

GPIO_15 - FOR FUTURE EXPANSION

GPIO_22_ROMCSb - Enable external BIOS ROM device (Default 1)

GPIO_18 - MEMORY CONFIG BANK SELECT
0 - 4 BANKS, 1 - 8 BANKS

Pull-Down Resistors are for BU until built-in pull-downs are verified.

Overlap pads to save space and to prevent assembly of both resistors.

Layout

Ground High logic volta

Signal

ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title	RH RV610 256/128MB DDR2-BGA84 32/16Mx16 VIVO HDMI(VGA) dDVI	
Size: Custom	Document Number: 105-B169xx-00A	Rev: 32
Date: Monday, July 23, 2007	Sheet 12 of 19	





A_R_DAC1_F
A_G_DAC1_F
A_B_DAC1_F
DDCDATA_DAC1_R
DDCCLK_DAC1_R
A_HSYNC_DAC1_R
A_VSYNC_DAC1_R





SYNC and DDC should be routed from the ASIC to the display connector without switching reference plane or running over split plane

DB15 pin	Standard VGA	DDC1 Host	DDC2B or DDC2B+ Host	DDC2AB Host	DDC1/2 Display
11	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Optional
12	Monitor ID bit 1	Data from display	SDA	SDA	SDA
4	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Optional
15	Monitor ID bit 3	Open	SCL	SCL	SCL
		+5V	+5V	+5V	
9	N/C	50mA min	50mA min	300mA min	Optional
	Mechanical Key	1A max	1A max	1A max	
Hardware Support	No	Yes	Yes	No	Yes

Based on VESA Display Data Channel (DDC) Standard Ver. 3 Dec. 15, 1997



{3} TjX2M
{3} TjX2P
{3} TjX4M
{3} TjX4P
DDCCLK_DAC1_R
DDCDATA_DAC1_R
A_VSYNC_DAC1_R
{3} TjX1M
{3} TjX1P
{3} TjX3M
{3} TjX3P
{3} TjX0M
{3} TjX0P
{3} TjX5M
{3} TjX5P
{3} TjXCP
{3} TjXCM
A_R_DAC1_F
A_G_DAC1_F
A_B_DAC1_F
A_HSYNC_DAC1_R

TMDS_2(Daul_Link) + DAC_1-CRT

ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title	RH RV610 256/128MB DDR2-BGA84 32/16Mx16 VIVO HDMI(VGA) dDVI	
Size: Custom	Document Number: 105-B169xx-00A	Rev: 32
Date: Monday, July 23, 2007	Sheet 13 of 19	



DB15 pin	Standard VGA	DDC1 Host	DDC2B or DDC2B+ Host	DDC2AB Host	DDC1/2 Display
11	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Optional
12	Monitor ID bit 1	Data from display	SDA	SDA	SDA
4	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Optional
15	Monitor ID bit 3	Open	SCL	SCL	SCL
9	N/C Mechanical Key	+5V 50mA min 1A max	+5V 50mA min 1A max	+5V 300mA min 1A max	Optional
Hardware Support	No	Yes	Yes	No	Yes

Based on VESA Display Data Channel (DDC) Standard Ver. 3 Dec. 15, 1997

Very important to meet HDMI compliance requirements
Capacitance of SDADDC_HDMI & SCLDDC_HDMI nets to Power/GND planes must be less than 50pF (try to make it lower)

55mA current limited +5V rail

TMDS_1(Single_Link) + DAC_2-CRT

ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title: RH RV610 256/128MB DDR2-BGA84 32/16Mx16 VIVO HDMI(VGA) dDVI

Size	Document Number	Rev
Custom	105-B169xx-00A	32

Date: Monday, July 23, 2007 Sheet 14 of 19



Place near connector
0R leaves footprint for Ferrite
Beads if req'd for EMI

The 7-pin MiniDIN footprint allows one of the two MiniDINs:
- 7-pin Svideo/Composite MiniDIN P/N 6071001500G
- 4-pin Svideo MiniDIN P/N 6070001000G

ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title: RH RV610 256/128MB DDR2-BGA84 32/16Mx16 VIVO HDMI(VGA) dDVI

Size	Document Number	Rev
C	105-B169xx-00A	32

Date: Monday, July 23, 2007 Sheet 15 of 19



80200439A0G (DVI+HDMI+DIN)



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title: RH RV610 256/128MB DDR2-BGA84 32/16Mx16 VIVO HDMI(VGA) dDVI

Size	Document Number	Rev
C	105-B169xx-00A	32

Date: Friday, July 13, 2007 Sheet 16 of 19

ASSY3

BRACKET

8020040100G



<Variant Name>

ATI Technologies Inc.

1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title	RH RV610 256/128MB DDR2-BGA84 32/16Mx16 VIVO HDMI(VGA) dDVI	
Size C	Document Number 105-B169xx-00A	Rev 32
Date: Friday, July 13, 2007	Sheet 17 of 19	

Title

RH RV610 256/128MB DDR2-BGA84 32/16Mx16 VIVO HDMI(VGA)-3V

Schematic No.

105-B31169xx-00A

Date:

Friday, July 13, 2007

REVISION HISTORY

NOTE: **This schematic represents the PCB, it does not represent any specific SKU. For Stuffing options (component values, DNI , ? please consult the product specific BOM. Please contact ATI representative to obtain latest BOM closest to the application desired.**

Rev 32

Sch Rev	PCB Rev	Date	REVISION DESCRIPTION
		2006.12.01	UPDATE SCHEM. BOM MANAGEMENT.
		2006.12.14	UPDATE SCHEMATIC TO NETLIST WITH NO ERRORS
		2006.12.18	DORINA UPDATE MEM SWAP
		2006.12.19	REMOVE TP ON MEM - TO BE REPLCED BY 0.8MM PADS ON ALL LINES
		2006.12.20	CHANGED B67 to PN 5260014800G AND C76 to PN 4172010500G
0	00A	2006.12.21	J2 REMOVED
		2007.01.15	NC626 removed (VDDC output cap). LDO output resistor (R879, R880) moved closer to LDO. MVDD LDO input resistors changed to 1R. Debug header changed to include Gen1/2 switch. HDMI caps removed. Added thermal shutdown option to power sequencing.
		2007.01.16	REMOVE BACK BIAS, REMOVE MC624
		2007.01.17	REMOVE R5515, R5516, R5521, R5524 REMOVE R94
		2007.01.22	ADDED H3, H4, H5
		2007.01.22	DECAP CHANGES ON PAGE 3
		2007.01.23	HEATSINK GROUNDING ADJUSTED
		2007.01.23	DORINA - HEATSINK GNDING PINS ADJUSTED
		2007.01.24	RM JTAG + SMA CLOCK CONNECTIONS TO EASE LAYOUT CONGESTION
		2007.01.24	ADDED C300, C301, C302 (STITCHING CAPS) TO IMPROVE DDC LINES
		2007.01.24	FIXED ORCAD NETLIST PROBLEM; NO EFFECTIVE CHANGE.
		2007.01.24	ADD Q102 TO SOLVE A11 VDDR3 LEAKAGE PROBLEM.
1	00B	2007.01.25	CHNG REF DES OF VDDR3 LEAKAGE BLOCK TO Q/R-90
2	00C	2007.02.09	PCB mechanical updates only. No Schematic changes.



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title	RH RV610 256/128MB DDR2-BGA84 32/16Mx16 VIVO HDMI(VGA) dDVI	
Size C	Document Number 105-B169xx-00A	Rev 32
Date: Friday, July 13, 2007	Sheet 19 of 19	