


Chrome20 "LOW PROFILE" DESKTOP

PCB No: VT6330C

Pins	Assignment
<i>GPIO0</i>	<i>DVI Hot Plug Detect</i>
<i>GPIO1</i>	<i>Analog Mux Select</i>
<i>GPIO2</i>	<i>TMDS Power Down</i>
<i>SPDAT/CLK1</i>	<i>DDC CRT1/DVI1</i>
<i>SPDAT/CLK2</i>	<i>DDC CRT2</i> <i>I2C Ext TMDS</i>
<i>SPDAT3</i>	<i>CTL3 Ext TMDS</i>



THE INFORMATION CONTAINED IN THIS DOCUMENT IS PRELIMINARY AND
SUBJECT TO CHANGE. S3 GRAPHICS BEARS NO RESPONSIBILITY FOR ANY
ERRORS IN THESE DRAWINGS


S3 GRAPHICS		S3 GRAPHICS INC. 1045 MISSION COURT FREMONT CA 94539	
Title Block Diagram			
Size B	Document Number VT6330 Chrome20 Low Profile	Rev 0C	
Date: Tuesday, July 18, 2006	Sheet 1	of 14	



REV	DESCRIPTION OF CHANGE	DATE
0A	Schematic created	01/16/06
A	Added LDO for Internal TMDS/LVDS U20. Changed the formulas for power supply (resistors) Release to Rev A PCB	02/07/06
0B	Unscrambled TV analog mux signals U12 (AYR to Y, AVB to TV_COMP_Pr and ACG to C_Pb) Added resistors R8, R9 to U20 for adjustable regulator option Changed U19 (+5V Regulator) from AMS1117-50 to 7805 Changed U13-U16 from NC7S08 to NC7ST08	02/27/06
1B	Changed DVI Hotplug CN5 pin 14 to GPIO0 from GPIO2 Changed I2C Pullups R105, R106, R142, R143 from 1.2K to 4.7K Changed VMEM compensation circuit values R221 (39 Ohms), C364 (0.1uF), C365 (3300 pF) Do Not Populate R61 and R254 (remove external Eclk option) Added 2 x 100uF C106, C107 to VCORE and 2 x 100uF C108, C109 to VMEM Changed VMEM to 2.0V R226 = 1.54K and VTT to 1.0V R223 = 1.5K Changed R139 from DNP to Stuff for SPDAT3 to CTL3 Changed L6 to 1uH from 0.54uH Added 0 Ohm R6 option for 3.3V connected to TMDS_VCC if External TMDS not used. Changed C289,C290,C309,C310 from 220pF to 22pF for Hsync and VSync Remove R1 and short TVGND to GND Changed R84,R86,R88,R90,R92,R94,R96,R98 from 0402 size to 0603 size Added Bridge Resistors R10,R11,R12,R13 across TMDS differential signals	03/03/06
2B	Disconnected alignment holes from ground CN4.18, CN4.19, CN5.27, CN5.28 Removed pin 16 from CN3 (8x2 header for CRT2) for puposes of keying Release to Rev B PCB	05/03/06
0C	Added dampening resistor R73 22 ohm on External TMDS DE signal DNP (Do Not Populate) D19 and D20 Changed R43 & R44 value from 249 1% to 510 1% Changed R182-185, R193-195 value from 160 to 390	07/11/06













S3 GRAPHICS INC.
1045 MISSION COURT
FREMONT CA 94539





Title		
Design Change History		
Size A	Document Number VT6330 Chrome20 Low Profile	Rev 0C
Date:	Tuesday, July 18, 2006	Sheet 2 of 14















NOTES:

1. "DNP" BY A COMPONENT MEANS "DO NOT POPULATE COMPONENT".

S3 GRAPHICS INC.
 1045 MISSION COURT
 FREMONT CA 94539

Title		
EXTERNAL TMD5		
Size B	Document Number	Rev OC
VT6330 Chrome20 Low Profile		
Date:	Tuesday, July 18, 2006	Sheet 10 of 14


TV FILTER, PROTECTION & OUTPUT




OPTIONAL COMPONENTS FOR CRT2 OUTPUT

CRT2 FILTER, PROTECTION & OUTPUT

NOTE: WITH 200 MILS TRACE TO CONNECT BETWEEN TVGND AND GND PLANE FOR TV OUTPUTS



FAN CONTROL



NOTES:

1. "DNP" BY A COMPONENT MEANS "DO NOT POPULATE COMPONENT".



S3 GRAPHICS INC.
1045 MISSION COURT
FREMONT CA 94539



Title		
TV / CRT2 / HDTV PORT & FAN CONTROL		
Size	Document Number	Rev
B	VT6330 Chrome20 Low Profile	0C
Date:	Tuesday, July 18, 2006	Sheet 12 of 14

Strapping pins

REGISTER	SIGNAL	FUNCTION	VALUE	STUFF	RESISTOR
CR36_0	FPD0	PCIE LO NOT SUPPORTED	"0"	YES	
		PCIE LO SUPPORTED (DEFAULT)	"1"		R168
		PCIE L1 NOT SUPPORT	"0"	YES	
CR36_1	FPD1	PCIE L1 SUPPORTED (DEFAULT)	"1"		R169
		PCIE SCRAMBLE (DEFAULT)	"0"	YES	
		PCIE SCRAMBLE DISABLE	"1"		R170
CR36_2	FPD2	PCIE MSI_EN DISABLE (DEFAULT)	"0"	YES	
		PCIE MSI_EN ENABLE	"1"		R171
CR36_3	FPD3	PCIE NOT COMMON CLOCK	"0"	YES	
		PCIE COMMON CLOCK (DEFAULT)	"1"		R172
CR36_4	FPD4	USE PCIE INTERNAL PCLK (DEFAULT)	"0"	YES	
		USE PCIE EXTERNAL PCLK	"1"		R173
CR36_5	FPD5	PCIE 32-BIT ADDRESS MODE	"0"	YES	
		PCIE 64-BIT ADDRESS MODE	"1"		R174
CR36_6	FPD6	256K byte ROM size	"0"		
		64K byte ROM size	"1"	NO	R197
CR36_7	FPD7				
CR37_0	FPD8	ROM TYPE BIT-3..0] CR37[3..0]	"0"		
		000 SST S3T39VF512 (PARALLEL 512kBIT)	"1"	NO	R198
		001 LPC ROM, SST49LF080A			
CR37_1	FPD9	100 ATMEL 25F1024/25F512 (SERIAL 1MBIT/512kBIT)	"0"		
		101 ST MICRO M25P10 (SERIAL 1MBIT)	"1"	NO	R199
		110 PMC PM25LV512 (SERIAL 512kBIT)			
CR37_2	FPD10	110 ST MICRO M25P05 (SERIAL 512kBIT)	"0"		
		110 SAIFUN SA25F005L (SERIAL 512kBIT)	"1"	NO	R200
		111 SST S3T25VF512 (SERIAL 512kBIT)			
CR37_3	FPD11	OTHERS RESERVED			
CR37_4	DISP1_DE	ROM CLK is PCLK/32	"0"	YES	
		ROM CLK is PCLK/16	"1"		R245
CR37_5	DISP1_DE	X16 PCI EXPRESS LINK WIDTH (DEFAULT)	"0"	YES	
		X8 PCI EXPRESS LINK WIDTH	"1"		R179
CR37_6	DISP1_DE	MEMORY SPEED BITS[2..0] CR68[3]CR37[6..5]	"0"	YES	
		000 RESERVED 100 RESERVED	"1"		R180
		001 RESERVED 101 400MHz	"0"		
CR37_7	DISP1_DE	010 300MHz 110 500MHz	"1"	NO	R181
		011 350MHz 111 RESERVED	"0"		
CR68_3	FPD2_4		"0"	NO	R248
			"1"		
CR6F_7	ENVDD	HYNIX	"0"		
		SAMSUNG	"1"	NO	R201
CR37_7	FPD2_0	USE EXTERNAL MCLK/MCLK90 ON EXTCLK/SPDAT2	"0"		
		USE INTERNAL MCLK/MCLK90 (DEFAULT)	"1"	NO	R264
CR68_0	FPD2_1	USE EXTERNAL ECLK ON EXTECLK	"0"		
		USE INTERNAL ECLK (DEFAULT)	"1"	NO	R254
CR68_1	FPD2_2	USE EXTERNAL DCLK1 ON XIN	"0"		
		USE INTERNAL DCLK1 (DEFAULT)	"1"	NO	R255
CR68_2	FPD2_3	USE EXTERNAL DCLK2 ON SPDAT4	"0"		
		USE INTERNAL DCLK2 (DEFAULT)	"1"	NO	R263
CR68_7	FPD2_8	CRYSTAL CONNECTED TO XIN, XOUT (DEFAULT)	"0"	YES	
		OSCILLATOR CONNECTED TO XIN	"1"		R187
CR68_6	FPD2_7	1 RANK POPULATED	"0"		
		2 RANKS	"1"	NO	R186
CR6F_0	FPD2_9	POPULATED	"0"	YES	
		000 DDR2 16Mx16 100 DDR1 16Mx16	"1"		R188
		001 DDR3 8Mx32 101 DDR1 8Mx32	"0"	YES	R189
CR6F_1	FPD2_10	010 DDR2 32Mx16 110 DDR1 8Mx16	"1"		
		011 DDR3 16Mx32 111 DDR1 4Mx32	"0"	YES	R190
			"1"		
CR6F_2	FPD2_11				
CR6F_3	DISP2_DE	00 0 FB	"0"	YES	
		01 32-BIT MEMORY BUS WIDTH	"1"		R191
		10 128-BIT MEMORY BUS WIDTH	"0"		
CR6F_5	DISP2_DE	11 64-BIT MEMORY BUS WIDTH(DEFAULT)	"1"	NO	R192
CRCF1_6	PULSE_IN	FB MEMORY SIZE = 256M (DEFAULT)	"0"	NO	
		FB MEMORY SIZE = 512M	"1"		R202
CRCF1_7	PULSE_OUT	BIGENDIAN DISABLE (DEFAULT)	"0"	NO	
		BIGENDIAN ENABLE	"1"		R205

NOTES:

1. "DNP" BY A COMPONENT MEANS "DO NOT POPULATE COMPONENT".




S3 GRAPHICS INC.
1045 MISSION COURT
FREMONT CA 94539


Title		
VGA BIOS EEPROM & Config Setting		
Size A	Document Number	Rev 0C
VT6330 Chrome20 Low Profile		
Date:	Tuesday, July 18, 2006	Sheet 13 of 14

VTT

0.9@0.5A



$$V_{tt} = 0.6 \cdot (R_{bot3} + R_{top3}) / R_{bot3}$$
$$0.9V = 0.6 \cdot (1K + 2K) / 2K$$
$$1.0V = 0.6 \cdot (1K + 1.5K) / 1.5K$$




Optional PVDD, PVT, VTT

VCORE	R260	0	DNP	PVDD
VCORE	R259	0	DNP	PVT
VCORE	R262	0	DNP	VTT


PVTT

1.5V@1A




$$PV_{TT} = 0.8V \cdot (R_{top} + R_{bot}) / R_{bot}$$
$$1.5V = 0.8 \cdot (174 + 200) / 200$$

+5V



PVDD


1V@0.5A



$$PV_{DD} = 0.8V \cdot (R_{top} + R_{bot}) / R_{bot}$$
$$1.0V = 0.8 \cdot (49.9 + 200) / 200$$

VCORE


1.2@12A




$$V_{core} = 0.6 \cdot (R_{top1} + R_{bot1}) / R_{bot1}$$
$$1.2V = 0.6 \cdot (1K + 1K) / 1K$$

VMEM

2.0@8A



INTERNAL TMDS/LVDS POWER




AVCCLVDS

NOTES:

- "DNP" BY A COMPONENT MEANS "DO NOT POPULATE COMPONENT".

ANALOG AND DIGITAL PLL POWER

2.5V



$$2.5V = 1.242V \cdot (1 + R_{bot} / R_{top})$$
$$2.5V = 1.242V \cdot (1 + 1.02K / 1K)$$



S3 GRAPHICS INC.
1045 MISSION COURT
FREMONT CA 94539

Title			VCore, PVDD & PVTT Power	
Size	Document Number	VT6330 Chrome20 Low Profile		Rev
B				OC
Date:	Tuesday, July 18, 2006	Sheet	14	of 14