NV25, P80, DUAL DAC/TMDS, 128MB 4MX32 BGA DDR, TV IN/OUT, GOGGLES, AGP

Populate R1034 with 0.01 Ohm Populate 68R parallel terminations on FBCLK/CLK# Corrected Multichip Strap Changed sync buffers inputs from pin 2 to pin 1 for easy probing. Corrected PWRGD_FBVDD on memory PS A00-X02: Combined CX and SA power filters. Connected memory PS bootstrap to 12V. XOR Hotplugs to GPIO1. Isolated PLL_VDD from 3.3VL to get rid of 350mV stray voltage. Combined GND, AGND and Chassis GND A00-X03 -XO3 Changed both TMDS digital powers from 3.3V to 3.3VL. Added a resistor to base transistor PLL_VDD sequencer. Added 2nd fan connector. Added various placement and routing notes. P80-A01: A02-X00 Fixed serial rom connections. Added, again GND isolations. Added testpoints to various (SAA7108) pins. Changed DVO clocks series termination to 10R. 02-X01 Moved VGA con and Bracket to new Sheet 3.2 Moved SROM to new Sheet 5.2 Moved SROM to new Sheet 5.2 Moved SROM to new Sheet 5.2 Moved SEC-DVI Connector to Sheet 6.5 C1262 R1129 Changed to No stuff. 131-60102-0063-02 is SUB for 131-10102-0061-006 R1072 is changed to 2.2k from 1.5k, Put in BOM. R1204 (Nostuff), R1205-0R Added for FBVDDQ Power sequence after 3.3VL R207 Changed from 118R to 105 Ohm R927 Changed from 118R to 105 Ohm C1405, C1406 Value changed to 330uf A02-X03 August 20 Au recommendation. $\ensuremath{\text{A02-X04}}$ Combined FCCDDCPWRVGA and DDC+5V nets (del. L711 and C1116) for ease of routing. A02-X05 Changed R1115 and R1116 back to SMD0603 02-X06 Isolate SC1175 and SC1102 AGNDs per Semtech recommendations. Removed 5V power option from SC1102. Changed crystal loading caps to 10pF and have them reference to digitial GND. A02-X07 A02-X07 Changed snubber resistors to 0805 pkgs Added RC to SC1102 VREF pin (NO_STUFF) Removed extra X elements. A02-X10 Added a 2A fuse on 12V input due to SC1102 current limit bug. A02-X11 Added ICT to MCHIP RST_ (GPU.AK5) Removed SMD0805_SHORT symbols from PS pages (nets merged to GND)

P80-A00: Based on P53-A00.

P80-A03: Re-spin

203-X00

Add two 5-3.0 VR for DVOA and B BUS power supply and change Flash Rom power to DVOA_PWR (3.0V) on Page 6hange the decoupling cap. C1349,C1350,C1351,C1362,C907 connect to DVOA_PWR from 3.3V on page 5.1

Change the decoupling cap. C1443,C1444,C1445,C1446,C920 connect to DVOA_PWR from 3.3V on page 5.1

Change series P-ROM U505 power to DVOA_PWR (3.0V) on page 5.2

Change GPU pin AH1,AD1,AC7 connect to DVOA_PWR and change GPU pin AH15,AP8,AP12 connect to DVOB_PWR on Page 6.0.

Connection AGND to GND on page 3.1

Remove R1179,R1180,R1183,R1184,R1198,R1199,C1447

Change R1196,R1197 to "NO STUFF" on page 3.2

P80-A04: Schematics For P Release

A04-X00

Put NO_STUUF for C1123, C1126, C1129, C304, C307, C310 Replace C303, C306, C309, C1122, C1125, C1128 with CAP NPO 0603 15PF 16V 5% (035-20150-0006-000) Replace L715, L717, L719, L300, L305, L309 with IND 0805 MTLR 5% 0.068UH (130-30680-0006-000) Replace L716, L718, L720, L302, L306, L310 with IND 0603 MTLR 5% 0.068UH (130-20680-0006-000)

A04-X01

Change C29, C30 value from 33PF to 27PF to improve the color burst stability for conexent and philips TV chip Change R23 to 12 Ohm from 1K Ohm

A04-X02

Clean up the page number

A04-X03

Clean up the Sch. part description dismatch with the BOM

COMMON -- ALL
NO_STUFF - NOT_STUFFED
PRI_VGA - Primary VGA Support
PRI_DVI - Primary DVI-D (Digital) Support
PRI_DVI_I - Primary DVI-I - (Digital & Analog) Support
SEC_DVI_I - Secondary DVI-I (Digital & Analog) Support
PRI_PROT - Primary DVI-VGA protection diodes.
SEC_PROT - Secondary DVI-I protection diodes
MEMI28 - 128MB EXTENDED MEMORY

NO_STUFF FOR FIRST BUILD ROM_SER - Serial ROM used ROM_PAR - Parallel ROM used.

STEREO - USED FOR STEREO GOOGLES
STEREOSYNC1 - USED FOR STEREO GOOGLES
STEREOSYNC2 - USED FOR STEREO GOOGLES
STEREOSYNC3 - USED FOR STEREO GOOGLES
STEREOSYNCS - USED FOR STEREO SYNC BUFFERS
SAA8 - PHILIPS ENCODER CAPEDECODER SAA7108
CX - CONEXENT ENCODER CX25571

NO_STUFF FOR FIRST BUILD

EZ1586 - USED TO REGULATE FBVDDQ FROM FBVDD - LINEAR SC1102 - USED TO REGULATE FBVDD FROM 12V - SWITCHER SC1565 - USED TO REGULATE 3.3VL FROM 3.3V - LINEAR SC1175 - USED TO REGULATE NVVDD FROM 3.3V AND 5V - SWITCHER


NO_STUFF FOR FIRST BUIL


PS_SEQ - USED FOR POWER SUPPLY SEQUENCE PROTECTION


VGA-TV-DVI - Used for Primary VGA / TV / Secondary DVI VGA-DVI - Used for Primary VGA / Secodary DVI only VGA-TV - Used for Primary VGA / TV VGA - Used for Primary VGA only DVI-TV-DVI - Used for Primary DVI / TV / Secondary DVI DVI-TV - Used for Primary DVI / Secondary DVI DVI-TV - Used for Primary DVI / Secondary DVI DVI - Used for Primary DVI / TV DVI - Used for Secondary DVI PASSIVE_HS - Used for Passive heat sink FAN_HS - Used for Fan heat Sink SOCKET - PARTS REMOVED WHEN USING A SOCKET


0. TOP PAGE











Wednesday, February 06, 2002

NV25 BOOT STRAP REGISTER

[1..0] - TVMODE

0 = Enabled


					3.3	5*	
	BOOT_0_STRA	LP.					
0	17,18 DVOD12	« —		DVOD12	R929 1 2 10k 5% COMMON SMD0402	PCI_AD_SWAP	0 = REVERSED 1 = NORMAL
1	17,18 DVOD21	« —		DVOD21	R931 1 2 10k 5% COMMON SMD0402	SUB_VENDOR	0 = System BIOS 1 = Adapter BIOS
2 3 4 5	17,18 DVOD22 17,18 DVOD23 17,18,23,24 DVOD8 17,18,23,24 DVOD9	«— «— «— «—	R932 1	DVOD22 DVOD23 DVOD8 DVOD9	R933 2 10k 5%		[30] - RAM_CFG - Frame buffer RAM type configuration 1101 = SS 4MX32 BGA DQS PER BYTE.
6 22	17,18,23,24 DVOD10 15,17 VIP_HAD0	«— «—	R940 1 2 10k 5% COMMON SMD0402 R942 1 2 10k 5% NO_STUFF SMD0402	DVOD10 VIP_HAD0	R941 1 2 10k 5% NO_STUFF SMD0402 R943 1 2 10k 5% COMMON SMD0402	CRYSTAL_0 CRYSTAL_1	[10] - CRYSTAL 00 = 13.5 MHz 01 = 14.31818 MHz 10 = 27 MHz
7 8	17,18,23,24 DVOD11 15,17,24 VIP_VID6	«— «—	R944 1 2 10k 5% NO_STUFF SMD0402 R946 1 2 10k 5% COMMON SMD0402	DVOD11 VIP VID6	R045 1 2 10k 5% COMMON SMD0402 R847 1 10k 5% NO_STUFF 2 SMD0402	TVMODE_0 TVMODE_1	00 = SECAM 01 = NTEC 10 = PAL 11 = VGA
9	15,17,24 VIP_VID7	« —	R948 1 2 10k 5% COMMON SMD0402	VIP VID7	R949 1 2 10k 5% NO_STUFF SMD0402	AGP4x	0 = Enabled 1 = Disabled
10	15,17 VIP_VID8	« —	R950 1 2 10k 5% COMMON SMD0402	VIP VID8	R951 1 2 10k 5% NO_STUFF SMD0402	AGP_SBA	0 = Enabled 1 = Disabled
11	15,17 VIP_VID9	« —	R952 1 2 10k 5% COMMON SMD0402	VIP VID9	R953 1 2 10k 5% SMD0402	AGP_FASTWR	0 = Enabled 1 = Disabled
14	15,17 VIP_VID12	« —		VIP_VID12	R955 1 2 10k 5% COMMON SMD0402	AGP	0 = PCI 1 = AGP
		G	UNU				


12 13 20 21	15,17 VIP_VID10 15,17 VIP_VID11 17,18 DVOD19 17,18 DVOD20	«— « «— «	COMMON SMD0402 R958 1 2 10k 5% COMMON SMD0402 R960 1 2 10k 5% COMMON SMD0402	\(\text{VIP VID10} \) \(\text{R957} \) \(\text{2.10k.5} \) \(\text{NO.STUFF} \) \(\	0402 PCI_DEVID_1 0402 PCI_DEVID_2 0402 PCI_DEVID_2 0402 PCI_DEVID_3
16 17	15,17 VIP_VID14 15,17 VIP_VID15	«— «	R964 1 2 10k 5% COMMON SMD0402 R966 1 2 10k 5% COMMON SMD0402	VIP VID14 R965 1 NO_STUFF 2 10k 5 MMD0 VIP VID15 R967 1 NO_STUFF 2 10k 5 MMD0	0402 5% STRAP_USER_1 00 = PC
23 24	17 VIP_HAD1 17 VIP_HAD5	«— «	R972 1 2 10k 5% NO STUFF SMD0402 R974 1 2 10k 5% COMMON SMD0402	VIP HAD1 R973 1 2 10k 5 COMMON SMDD VIP HAD5 R975 1 2 10k 5 NO_STUFF SMDD	0402 5% STRAP_FB_1 00 = 64MB
15	15,17 VIP_VID13	«— ·	R976 1 2 10k 5% NO_STUFF SMD0402	VIP VID13 R977 1 2 10k 5 COMMON SMD0	FP_IFACE 0 = 12 bit Flat Panel Interfave 1 = 24 bit Flat Panel Interfave
25	15,17 VIP_HAD6	«— ·	R978 1 2 10k 5% COMMON SMD0402	VIP_HAD6	
26	15,17 VIP_HAD7	«— ·	R980 1 2 10k 5% COMMON SMD0402	VIP HAD7 R981 1 2 10k 5 SMD0	5% STRAP_BAR0_128 0 0 = Disabled 1 = Enabled
27	17,20 DVOBD0	«— ·	R982 1 2 10k 5% NO_STUFF SMD0402	DVOBD12 R983 1 2 10k 5 COMMON SMD0	STRAP_MULTICHIP_AGP_DEV 1 0 = Disabled 1 = Enabled
28	17,20 DVOBD11	«—	R984 1 2 10k 5% NO_STUFF SMD0402	DVOBD13 R985 1 2 10k 5 SMD0	STRAP_MULTICHIP_IO_DEV 1 0 = Disabled 1 = Enabled
29 30	17,18 DVOD14 17,18 DVOD15	«— «	COMMON SMD0402	DVOD14 R987 1 2 10k 5 MD0 NO_STUFF SMD0	5% STRAP_ROM_0 [10] - STRAP_ROM - Frame Buffer type selection 00 = PARALLEL STRAP_ROM_1 01 = SERIAL AT25F


15,16,17,18,23,24 DVOD[23:0] >> DVOD[23:0]
17,20 DVOBD[23:0] >> DVOBD[23:0]
15,16,17,24 VIP_VID[15:0] >> VIP_VID[15:0]


3.0 NV STRAP


14425, 41	MX32 BGA DDR 64/128MB, RGB, DVI-I,		OIA Corporation 1 San Tomas ta Clara, CA 9	n Expressw 5050, US/	yay A					
	n_{VIDIA}									
			CAGE Code		DWG NO					Rev
		Custo	n I							-
W	/ednesday, February 06, 2002	Scale				Sheet	6	of	27	
		•								






































6.2 DVOA EXT. TMDSA I/O PRI


(NVIE 2701 Sant	DIA Corporation I San Tomas a Clara, CA 9	n Expressw 5050, USA	yay A					
nvidia									
	Size Custor	CAGE Code n		DWG NO					Rev -
Wednesday, February 06, 2002	Scale				Sheet	19	of	27	











WARNING PRIMARY AS PER STANDARD 6.5 DVOB/DACA CONNECTOR


NV25, 4MX32 BGA DDR 64/128MB, RGB, DVI-I, TV-DOWN, AGP4X

NVIDIA Corporation
2701 San Tomas Expressway
Santa Clara, CA 95050, USA

Size CAGE Code Custon

Wednesday, February 06, 2002

Scale Sheet 22 of 27



IC CX DIGITAL VIDEO ENCODER CX25871

7.1 TV-CX ENCODER

NV25, 4MX32 BGA DDR 64/128MB, RGB, DVI-I, TV-DOWN, AGP4X												
	NVII 2701 Sant	DIA Corporation I San Tomas La Clara, CA 9	n Expressw 5050, USA	yay A								
nvidia												
	Size Custo	CAGE Code n		DWG NO					Rev -			
Wednesday, February 06, 2002	Scale				Sheet	23	of	27	•			
Wednesday, February 06, 2002					Silect	23	of	27				

