

## 256b GDDR6 x16

## TALL DP + DP + DP + HDMI/DP + USB

## TABLE OF CONTENTS

## Page Description

1	Table of Contents
2	Block Diagram
3	PCI Express
4	PCI Termination
5	MEMORY: GPU Partition A/B
6	MEMORY: FBA Partition 31..0
7	MEMORY: FBA Partition 63..32
8	MEMORY: FBB Partition 31..0
9	MEMORY: FBB Partition 63..32
10	MEMORY: GPU Partition C/D
11	MEMORY: FBC Partition 31..0
12	MEMORY: FBC Partition 63..32
13	MEMORY: FBD Partition 31..0
14	MEMORY: FBD Partition 63..32
15	GPU PWR and GND
16	GPU Decoupling
17	GPU DECOUPLING
18	IFPAB TALL-DP
19	IFPE DP
20	IFPF USBC
21	IFPC HDMI 2.0/DP
22	IFPD DP
23	NVHS INTERFACE
24	MISC: FAN/THERMAL_TAG, GPIO, STEREO
25	MISC: ROM, STRAPS

## Page Description

26	MISC: XTAL, PLL
27	MISC: USB PPC
28	PS: USB VR
29	PS: 5V, 5V BACKUP
30	PS: PEXVDD, 1V8
31	PS: FBVDD CONTROLLER
32	PS: FBVDD CONTROLLER OVR3
33	PS: FBVDD PHASE 1, 2
34	PS: NVVDD CONTROLLER OVR8
35	PS: NVVDD Phase 1, 2
36	PS: NVVDD Phase 3, 4
37	PS: NVVDD Phase 5, 6
38	PS: NVVDD Phase 7, 8
39	PS: INPUT SWITCH RTD3
40	PS: INPUT SWITCH RTD3 USB
41	PS: INPUT SWITCH RAIL BALANCE
42	PS: 12V CURRENT STEERING
43	PS: VR THERMAL PROTECTION
44	PS: INPUTS, FILTERING AND MONITORING
45	PS: CURRENT STEERING HOT UNPLUG DETECT
46	PS: PRE-FILTER
47	SEQUENCE: 5V, 1V8, NV3V3 ENABLE
48	SEQUENCE: NV, PEX, FB ENABLE
49	SEQUENCE: PCIe VOLTAGE MONITOR
50	SEQUENCE: DISCHARGE

## Page Description

51	SEQUENCE: MISC
52	LED & FAN HEADERS
53	LED 2
54	Mechanical: Brackets/Thermal Solution

NVIDIA CORPORATION

2017-04-20 10:00 AM

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION


NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION

NVIDIA CORPORATION&lt;/





**INVIDIA CORPORATION**

204 *THE JOURNAL OF LAW, ECONOMICS, & ORGANIZATION*, V16 N1

San Francisco, CA 94102, USA

NV_PN	600-1G180-BASE-200
-------	--------------------


FOR FILE	FOR NOTICE
----------	------------

NAME	A
------	---


[illegible]

--	--

\_\_\_\_\_



PLACE CLOSE TO 881






VRFC IS NOT USED IN  
x16 CONFIGURATION  
1K OHM PULL-DOWN IS  
IN PLACE OF THE 1.23K  
FOR R108











REVISION: 1.0  
DATE: 10/10/2010

## NVIDIA CORPORATION


2000 Lakeview Drive  
Santa Clara, CA 95051, USA

Part #N 800-10180-BASE-200

Rev: 1.0


Copyright: © 2010 NVIDIA Corporation











ALL INFORMATION PROVIDED HEREIN, INCLUDING ANY TECHNICAL INFORMATION, IS FOR INFORMATIONAL PURPOSES ONLY. NVIDIA CORPORATION AND ITS SUBSIDIARIES MAKE NO WARRANTY, REPRESENTATION, OR GUARANTEE, EXPRESS OR IMPLIED, REGARDING THE ACCURACY, COMPLETENESS, OR RELIABILITY OF THE INFORMATION PROVIDED HEREIN. NVIDIA CORPORATION AND ITS SUBSIDIARIES SHALL BE LIABLE FOR ANY DAMAGES, INCLUDING REASONABLE ATTORNEY'S FEES, ARISING OUT OF OR FROM THE USE OF THE INFORMATION PROVIDED HEREIN, WHETHER SUCH DAMAGES ARE DIRECT, INDIRECT, SPECIAL, CONSEQUENTIAL, OR OTHERWISE, EVEN IF SUCH DAMAGES ARE FORWARDED TO YOU BY YOUR SERVICE PROVIDER. IN NO EVENT SHALL NVIDIA CORPORATION OR ITS SUBSIDIARIES BE LIABLE FOR ANY DAMAGES, INCLUDING REASONABLE ATTORNEY'S FEES, ARISING OUT OF OR FROM THE USE OF THE INFORMATION PROVIDED HEREIN, WHETHER SUCH DAMAGES ARE DIRECT, INDIRECT, SPECIAL, CONSEQUENTIAL, OR OTHERWISE, EVEN IF SUCH DAMAGES ARE FORWARDED TO YOU BY YOUR SERVICE PROVIDER.

PROPERTY: NVIDIA CORPORATION  
 DOCUMENT: 685-10180-BASE-200

NVIDIA CORPORATION

2500 SAN JUAN AVENUE


SANTA CLARA, CA 95058, USA


MODEL: 685-10180-BASE-200

REVISION: 1.0

DATE: 10/20/2014







REVISION: 1.0  
DATE: 01/11/2023

NVIDIA CORPORATION

GeForce RTX 3090 Ti

GeForce RTX 3090 Ti

GeForce RTX 3090 Ti

GeForce RTX 3090 Ti

GeForce RTX 3090 Ti

GeForce RTX 3090 Ti

GeForce RTX 3090 Ti

GeForce RTX 3090 Ti

GeForce RTX 3090 Ti

600-10180 BASE 200

PART NUMBER

PART NUMBER


PART NUMBER

PART NUMBER





PART NUMBER


PART NUMBER












REVISION: 1.0  
DATE: 10/20/2018

DESIGNER: [REDACTED]  
CHECKER: [REDACTED]

NVIDIA CORPORATION  
 2700 Bay Street, Suite 100  
 Santa Clara, CA 95051, USA  
 NVIDIA, the NVIDIA logo, and other marks contained herein are trademarks of NVIDIA Corporation in the United States and other countries.  
 © 2018 NVIDIA Corporation. All rights reserved.







THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION OF NVIDIA CORPORATION. IT IS THE PROPERTY OF NVIDIA CORPORATION AND IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM. ANY REPRODUCTION OR TRANSMISSION OF THIS DOCUMENT WITHOUT THE WRITTEN PERMISSION OF NVIDIA CORPORATION IS PROHIBITED. NVIDIA CORPORATION AND ITS AFFILIATES MAKE NO WARRANTY, REPRESENTATION, OR GUARANTEE, EXPRESS OR IMPLIED, REGARDING THE ACCURACY, COMPLETENESS, OR RELIABILITY OF THE INFORMATION CONTAINED HEREIN. NVIDIA CORPORATION AND ITS AFFILIATES SHALL BE LIABLE FOR DAMAGES AND OTHER LIABILITY ARISING OUT OF THE USE OF THIS DOCUMENT OR THE INFORMATION CONTAINED HEREIN, INCLUDING REASONABLE ATTORNEY'S FEES AND COSTS OF LITIGATION, IN CONNECTION WITH ANY SUCH DAMAGES AND OTHER LIABILITY.

REVISION: 1.0  
DATE: 10/20/2018

NVIDIA CORPORATION

2008 Lake Tahoe Drive

San Jose, CA 95134-1606

© 2018 NVIDIA CORPORATION. ALL RIGHTS RESERVED.

MODEL: 800-10180-BASE-200


REVISION: 1.0

DATE: 10/20/2018









NVIDIA CORPORATION  
9500 BAY FERRY AVENUE  
SANTA CLARA, CA 95051-1600



MODEL: 400-10180-BASE-200

REVISION	DESCRIPTION	DATE	BY
1.0	Initial Release	10/20/2010	...



27TH SAN TOMAS EXPRESS  
SANTA CLARA COUNTY, CA

DATE	10/10/2010
TIME	10:00
LOCATION	1000
STATUS	1000
REMARKS	1000

2008-2009	20
-----------	----





[illegible]




DEFAULT

### DETAIL

Default








Figure 3: Connect to USB register

NVIDIA CORPORATION

1000-10180-BASE-200

1000-10180-BASE-200

1000-10180-BASE-200

1000-10180-BASE-200

1000-10180-BASE-200


1000-10180-BASE-200


1000-10180-BASE-200


1000-10180-BASE-200


1000-10180-BASE-200



















請將此PCB上之跳線 J12\_1 剪斷以去耦輸出端之雜訊

Output Pin	Output Voltage
Output Pin 1	1.2V
Output Pin 2	1.2V
Output Pin 3	1.2V

IOUT與IREF走線分離






FIGURE 11




#### AND GATE LOGIC FOR P-BOARD


GPI01	GPI029	SWITCH	VOUT
0	0	0	12V <sub>F</sub>
0	1	0	12V <sub>F</sub>
1	0	0	12V <sub>F</sub>
1	1	1	3V <sub>3A</sub>

### AND GATE LOGIC FOR P-BOARD

GPIO1	GPIO29	SWITCH	VOUT
0	0	0	3V3
0	1	0	3V3
1	0	0	3V3
1	1	1	3V3A







Rev: 1.0  
Date: 10/10/2010

NVIDIA CORPORATION


2190 San Tomas Expressway  
Santa Clara, CA 95050, USA

Part Number: 800-15180-BASE-200



Document: 800-15180-BASE-200

Version: 1.0







PEX8 INPUT 1 - 2x3 PCIE CON 75W







PEX\_12V INPUT - 66W






PEX8 INPUT 2 - 2x4 PCIe COIN 150W



























Bracket Screw





AMERICAN  
NORTH  
NORTH  
NORTH



BGA SOCKET ASSY









#### P-STATE VOLTAGES

1. PG at 1.0V to 1.15V (depending on VDD)
2. PSIP12 at 0.80V


#### SOFT START (VR11)

1. Ramp 0V to 1.15V in ~2ms
2. Hold at 1.15V for 170us
3. Ramp VDD
4. VDD set to 0.9V during GPO in-state  
VDD(5-1)=17000 to set 0.9V25V


#### MB VGA Hotwire



#### For MB R4E的預留超壓電路




Note: change to 1.1 for 1.1V (0.80V)




#### NCT3933U Over Voltage

Address : 0x2A





S0015 RGB HEADER



連接座旁請註明 12V G R B


## RGB Header



$$\text{限流} = 2\text{A}, (R \times 3) / 10^5 = I = 0.7$$

# S0014 LIGHT BACK PLATE

MCU\_LED\_Power\_5V





Power


From S000

MCU\_LED\_Power\_5V

## S0003 RGB LED







S0000 MCU\_POWER

+3.3V\_AUX\_MCU

MCU\_+3.3V\_AUX

SPL2001  
1 2  
30 OHM/1A

# SXXXX NOTE

2018/06/14

## Power

MCU\_+3.3V\_AUX

MCU\_+3.3V\_BUS

MCU\_+12V\_LED

MCU\_12V\_SYSFAN

MCU\_LED\_Power\_5V

From PCIE 3V3\_AUX ( for ITE )

From BUS 3V3 ( for ITE logic判斷)

From BUS 12V ( for Cover LED/RGB Header使用, Max 2.3A )

From 12V ( for 外接式風扇使用, 任一組12V皆可 )

From 5V ( for 背板LED )

MCU\_SCL  
MCU\_SDA

## I2C

From GPU ( for ITE / ENE )

NV I2C 建議使用 I2CB\_SDA & I2CB\_SCL

Layout前請再與AMD/NV EE Leader or AMD/NV AE 確認

3V3\_AUX\_CON

MCU\_+3.3V\_AUX

3V3\_F

MCU\_+3.3V\_BUS

PEXB\_2\_12V


MCU\_+12V\_LED

PEXB\_2\_12V


MCU\_12V\_SYSFAN





5V

MCU\_LED\_Power\_5V











### For MB R4E的預留超壓電路



Notes:change to 3.3 for 3V3\_F



### NCT3833U Over Voltage

Address : 0x2A

