



RH RV730 DDR2 DVIII-TVO-DVII | Doc No. 102-B66801-00












(4) DDR2 Ch A CHANNEL A: 128MB/256MB DDR2 (3) DQA0 [31..0] 《》 (3) MAA_BA_[2..0] >> (3) MAA_[14..0] >> VDD: VDD: VDD: VDD: VDD: B2204 220R_200mA VDDL VSSDL VDDL VDDI C2209 + C2210 100nF_6.3V 1uF_6.3V VSSQ1 VSSQ2 VSSQ3 VSSQ4 VSSQ5 VSSQ6 VSSQ7 VSSQ8 VSSQ9 VSSQ1 VSSQ2 VSSQ3 VSSQ4 VSSQ6 VSSQ6 VSSQ7 VSSQ6 VSSQ1 VSSQ1 VSSQ1 VSSQ2 VSSQ3 VSSQ4 VSSQ5 VSSQ6 VSSQ7 VSSQ8 VSSQ9 VSSQ1(R201 4.99K R203 4.99K R205 4.99K R204 4.99K R208 4.99K C2202 100nF_6.3V R206 4.99K VSS: VSS: VSS: VSS: VSS: MAA_13 MAA_13 MAA_13 CLKA0 <<-R219 4.99K CLKA0b <<-VREF_A1 CLKA1 <<-R220 4.99K R210 4.99K C245 | 10nF CLKA1b <<-Overlap cap pair DNI foorprints (0805 with 0603) Overlap cap pair foorprints (0805 DNI Overlap cap pair DNI Overlap cap pair DNI foorprints (0805 foorprints (0805 with 0603) **AMD** with 0603) with 0603) Friday, July 25, 2008


RH RV730 DDR2 DVIII-TVO-DVII

102-B66801-00













CONFIDENTIAL & PROPRETARY TO ADVANCED MICRO DEFVICES INC.
This AND State of sharping in the securities properly of AND, and it provides only to entire securities or the origin to the securities or the origin to the securities or the origin to the properties a setting problemed to the origin to enter properties a setting problemed to the origin to enter properties as setting problemed to the origin to enter properties or securities of entered to add grid but and AND AND from these to representations or securities and grid but and and and the origin to the o


(09) RV730 TMDS C&D















(15) Power Management

Power up Sequencing +12<u>V_BUS</u> +12<u>V_BUS</u> (16) VDDC_SHDN_N >VDDC_SHDN_N R698 Q679 MMBT3904 R690 5.1K BUS_RAILS_UP_N BUS_RAILS_UP_N (16) Q678 MMBT3904

VDDC Enable Circuit




3.3V Enable Circuit

Power Play


VDDC Voltage Settings Using GPIOs (for VDDC1 Dual Phase)

PWRCNTL_1 GPIO_20	PWRCNTL_0 GPIO_15	Rf1=82.5K Rf2=63.4K	Rf1= Rf2=	Rf1= Rf2=	
0	0	0.90V	ALZ-	XII-	
0	1	1.00V			,
1	0	1.03V			
1	1	1.125V			Power-up Default


| Vout = Vref * (1+Rt/Rb) | VDDC1 (Dual Phase): Vref = 0.6V, Rt = 5.11K | VDDC2 (Single Phase): Vref = 0.8V, Rt = 10K | MVDDC (Single Phase): Vref = 0.8V, Rt = 10K




te: Friday, July 25, 2008 RH RV730 DDR2 DVIII-TVO-DVII No. 102-B66801-00



(17) Debug Circuits





For Testing purposes only



