





TABLE OF CONTENTS


SHEET NO.	SHEET NAME	SHEET NO.	SHEET NAME
1	TOD	46	GFX PHASES 5&7
2	BLOCK DIAGAM	47	GFX PHASES 4&6
3	NAV1 31 - PCBA Interface	48	SOC, USB, CONTROLLER
4	NAV1 31 - GPIOs	49	SOC PHASE 1&2
5	NAV1 31 - XTAL	50	SOC PHASE 3
6	NAV1 31 - MEM CH AB	51	USB PHASE 1&2
7	NAV1 31 - MEM CH CD	52	MVDS, VIDEO, CONTROLLER
8	NAV1 31 - MEM CH EF	53	VDD, MEM PHASES 1&2
9	NAV1 31 - MEM CH GH	54	VDDQ, MEM PHASE 1&2
10	NAV1 31 - MEM CH IJ	55	INPUT BULK CHIP CAPS
11	NAV1 31 - MEM CH KL	56	PI Debug
12	GD208 MEM CH A x16	57	MODE CONTROL & POWER
13	GD208 MEM CH B x16	58	3.3V, AUX EPUSE
14	GD208 MEM CH C x16	59	NAV1 31 - DECAPS
15	GD208 MEM CH D x16	60	NAV1 31 - POWER
16	GD208 MEM CH E x16	61	NAV1 31 - GND
17	GD208 MEM CH F x16	62	POWER MANAGEMENT
18	GD208 MEM CH G x16	63	SVDS & MACO
19	GD208 MEM CH H x16	64	THERMAL
20	GD208 MEM CH I x16	65	LED, BAR
21	GD208 MEM CH J x16	66	DPM, Slave, LED & GD208_JTAG
22	GD208 MEM CH K x16	67	DEBUG
23	GD208 MEM CH L x16	68	Hesary
24	NAV01 TM0PA - USB-C		
25	NAV01 TM0PC - HDMI		
26	NAV01 TM0PC - DP		
27	NAV01 TM0PB - DP		
28	NAV01 TM0PN		
29	NAV01 USB		
30	PD Controller		
31	USB-C PORT 1		
32	USBC_PWR		
33	USBC_DCP1		
34	USBC_DCP2		
35	3.3V_12V_MUX_SW_SS		
36	VCC_DPM_BIASIC		
37	VCC_LED & VCC_DRV		
38	0.05V, SVPNP, 1.8V		
39	VDD_13 REQ		
40	GFX CTRL OPTION1-12PHASE		
41	GFX CTRL OPTION2-16PHASE		
42	GFX PHASES 1&2		
43	GFX PHASES 3&6		
44	GFX PHASES 8&9		
45	GFX PHASE 10		
















(7) NAVI 31 - MEM INTERFACE CH C/D




















Net Remapping Tool: Target Page




Net Remapping Tool: Target Page




Net Remapping Tool: Target Page




Net Remapping Tool: Target Page




Net Remapping Tool: Target Page




Net Remapping Tool: Target Page




Net Remapping Tool: Target Page




Net Remapping Tool: Target Page




Net Remapping Tool: Target Page








Net Remapping Tool: Target Page







Net Remapping Tool: Target Page














OPTIONAL ESD PROTECTION DIODES





CCG5	Navi10	Note
SCB1	SDA/SCL	Firmware update/SMU
SCB2	USBPD_I2C_SLAVE_SDA/SCL USBC_VR_SDA/SCL	Navi10 MUX/PD_Regulator/re-driver
SCB3	USBPD_I2C_MASTER_SDA/SCL	UCSI








ASUS	Title :	0032_USBC_PWR
Kingston	Engineer:	Johnson
Site Code	Project Name	Rev 1.00
	D702BS	



Printed on 08/08/2018





ASUS	Title :	0034_USBC_OCP2
Kingstone	Engineer:	Johnson
Site Customer	Project Name	Rev 1.00
	D702BS	Date 2014-08-05








Date: 2024-01-15 10:00 AM Page: 1 of 1


















































GFX V12 Input Cap, put 5 on top layer and 5 on bottom layer

SOC V12 Input Cap, put 1 on top layer and 1 on bottom layer


Memory V12 Input Cap put 1 on top layer and 1 on bottom layer

Modify by Wade





Delete U3039 / U3035 / U3032 / U3033 / U3034 / U3037 / U3038 / U3036
Delete GFX_PCC Net



































OPTION for I2C RGB LED bar




Delete RGB LED header
Delete RADEON Lightbar header













STRIX000_POWER & OFF-PAGE




S0001 IT8915








PSU DETECT




VIN+ > 10.8V: Vout = L
 VIN+ < 10.8V: Vout = H
 $10.8V \times 20K\text{ohm} / (100\text{Kohm} + 20\text{Kohm}) = 1.8V$
 SR301/SR311, 若僅需做一组连接座侦测, 其他零件可以移除. 但SR301/SR310/SR32需上件4.7K



LED INDICATOR
 1. EXT power is not connected, the led is always on
 2. EXT power is connected
 EXT 12V is over 10.8V, the led turns off
 EXT 12V is below 10.8V, the led blinks



S0002 SYSTEM FAN CONTROL




ASUS Title : 0072_STRIX004_SYSTEMFANCONTROL
 <OrgName>
 Engineer: Johnson
 Size Project Name Rev
 B D702BS 1.00X
 Date: Wednesday August 17, 2022 Sheet 72 of 76





VR controller I2C switch(I2c access VR FW)		
GPIO_1	I2C connection status	
1	SCL/SDA	original
0	DDCLK/DDC DATA	Shared with MCU






(reserved)







P/Q mode switch

GPIO_5	GPIO_2	EEROM Status
1	1	physical switch control
0	0	ROMQ
0	1	ROMP






Please confirm whether ROMQ_CS_R and ROMP_CS_R* are pulled up to a high level.



8	7	6	5	4	3	2	1
AMD	REV E	Navi 31 Gaming	DOCUMENT NUMBER: 105-0702a-00A	DATE: Tue Jul 05 17:02:03 2022	SHEET NUMBER: 44 OF 44	REV: 1.00	
REVISION HISTORY		ENGINEER: XXX	NOTES: NOTE	C - Advanced Rev. Series The SMT Board contains or design is a Non-recoverable design. Any corrected or modified to a different order is non-discriminatory and illegal. Any assembly process, failure detection or assembly is only performed one of the enhanced or design or any process other than the original process. Failure detection or assembly is only performed one of the enhanced or design or any process other than the original process. Any assembly process, failure detection or assembly is only performed one of the enhanced or design or any process other than the original process. Any assembly process, failure detection or assembly is only performed one of the enhanced or design or any process other than the original process.			
SCH Rev	PCB Rev	Date	REVISION DESCRIPTION				
D	A	03/17/2021	Initial schematic creation				
	B	10/20/2021	Cleaned up based on Rev A bringup				
	C	2/29/2022	1. removed mini-eth DP connector and redriver 2. added JH101 ENH FS DP connector 3. added desorb OCP solution for USB-C (page 34) 4. Added R1994 10K bleading resistor 5. Changed 100A AUVN pickup to +3.3V_BUS 6. Removed R220 and R224 7. Connected USB_OCT_FAULT_N on the other side of RU1968 8. Added D372, R311 and R365 to fix 3.3V_12V_MUX issue				
C	D	03/21/2022	1. Added VDD_13_VR(page 39) and power sequence accordingly 2. Added R3991, MR3991 jumper to have an option to select USB power source				
B	E	06/27/2022	1. Added USB_OCT_RESET Circuit 2. Removed CDOR6_JTAG level shifter 3. Added DDODATA/CLK option for RGB BAR				
A							
			8	7	6	5	4
			3	2	1		

ASUS VGA PCB Logo

 <small>LOGO1 CE IX</small>	 <small>LOGO8 UKRAINE IX</small>
 <small>LOGO2 VCCI IX</small>	 <small>LOGO9 PCB MADE IN CHINA PCB_MADE_IN_CHINA IX</small>
 <small>LOGO3 EMI_D33005_H EMI_D33005_H IX</small>	 <small>LOGO10 MARK_L S_MARK_L IX</small>
 <small>LOGO4 FCC FCC IX</small>	 <small>LOGO11 WEEK LOGO WEEK LOGO IX</small> <p style="color: blue;">ASUS Re-design logo Do not place this on reference board</p>
 <small>LOGO5 ROM ROM IX</small>	 <small>LOGO13 ASUS CUSTOM PCB DESIGN ASUS_CUSTOM_PCB IX</small>
 <small>LOGO6 CAN ICES-003(B)/NMB-003(B) CAN_ICES_003B_NMB_003B IX</small>	 <small>LOGO12 SFIS SFIS IX</small> <small>LOGO14 SFIS SFIS IX</small> <p style="color: blue;">place two SFIS outlines on each side of PCB</p>
 <small>LOGO7 KC_R_R_LOGO KC_R_R_LOGO IX</small>	 <small>LOGO15 UKCA UKCA IX</small>

 Title : 0076_ASUS PCB Logo	
ASUSTEK COMPUTER INC	Engineer: Alex Luo
Size	Project Name
Rev	ASUS VGA Logo and Holes
Date: Wednesday August 17, 2022	Sheet 76 of 76