


#### **TMDP INTERFACE** PART 6 OF 10 DPA TX2P\_DPA0P AK3 × AK1 × AG8 DPA\_PVDD TX1P\_DPA1P AH3 × AH1 × AG7 DPA\_PVSS TX0P\_DPA2P AG3× TX0M\_DPA2N AG5× TXCAP\_DPA3P AF2 × AF4 × AF11 NC\_DPA\_VDD18#2 NC\_DPA\_VDD18#1 DPA\_VSSR#5 AG1 DPA\_VSSR#4 AG6 DPA\_VSSR#4 AE3 DPA\_VSSR#1 AE1 AF6 DPA\_VDD10#1 DPA\_VDD10#2 DPB TX2P (18) TX2M (18) TX5P\_DPB0P TX5M\_DPB0N AL7 +1.8V TX4P DPB1P TX1P (18) TX1M (18) B2503 C BLM15BD121SN1 AG10 DPB\_PVDD TX4M\_DPB1N AH6 C2511 100nF C2509 4.7uF\_6.3V C2510 C2501 TX0P (18) TX0M (18) AK6 AM5 TX3P\_DPB2P TX3M\_DPB2N TXCBP\_DPB3P AK5\_ TXCBM\_DPB3N AM3\_ AG11 DPB\_PVSS DPB\_VSSR#5 DPB\_VSSR#2 DPB\_VSSR#1 AM8 +1.8V B2504 \_\_\_\_ BLM15BD121SN1 +DPB VDD18 AE13 NC\_DPB\_VDD18#1 NC\_DPB\_VDD18#2 DPB\_VSSR#4 DPB\_VSSR#4 AH8 C2512 C2513 C2504 C2514 4.7uF\_6.3V 1uF\_6.3V 1uF\_6.3V 100nF CALIBRATION +1.1V AF8 DPB\_VDD10#1 DPB\_VDD10#2 DPAB CALR 150R R2500 AE10 DPAB\_CALR +DPB\_VDD10 RV710 A11 HF MVD FT1 BIN1 C2515 C2516 C2507 C2517 4.7uF\_6.3V 1uF\_6.3V 1uF\_6.3V 100nF CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC. CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES IN C 92077 Advanced Micro Devices This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is sticity prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or verarration of any kind regarding this schematic and design, not limited to, as the control of the con Advanced Micro Devices Inc. **AMD** 1 Commerce Valley Drive East Markham, Ontario Date: Thursday, December 11, 2008 Sheet 5 of 22 Title RH LP RV710 DDR3 TVO DMS-59 Doc No. 105-B889XX-00

### LVTMDP INTERFACE U1G Part 7 of 10 RSVD#6 AK24 RSVD#4 AJ23 DPF AG19 NC\_DPF\_PVDD T2X5P\_DPF0P AL23 T2X5M\_DPF0N AK22 T2X4P\_DPF1P AH22 T2X4M\_DPF1N AJ21 AF20 NC\_DPF\_PVSS T2X3P\_DPF2P AL21x T2X3M\_DPF2N AK20x AG17 DPF\_VDD18#2 DPF\_VDD18#1 T2XCFP\_DPF3P AH20 T2XCFM\_DPF3N AJ19 DPF\_VSSR#4 DPF\_VSSR#5 DPF\_VSSR#2 DPF\_VSSR#1 DPF\_VSSR#1 DPF\_VSSR#3 AG22 DPF\_VDD10#2 DPF\_VDD10#1 RSVD#7 AL 19 RSVD#5 AK18 DPE T2X2P\_DPE0P AH18\_ T2X2M\_DPE0N AJ17 ->T2X2P (18) ->T2X2M (18) +1.8V T2X1P\_DPE1P AL17 T2X1M\_DPE1N AK16 B1500 \_\_\_\_ BLM15BD121SN1 \_AG18\_ DPE\_PVDD T2X1P (18) T2X1M (18) C1501 1uF\_6.3V C1500 4.7uF\_6.3V C1509 C1502 T2X0P\_DPE2P T2X0M\_DPE2N AJ15 1uF\_6.3V T2X0P (18) T2X0M (18) AF19 DPE\_PVSS AL15 AK14 T2XCEP\_DPE3P T2XCEM\_DPE3N T2XCEP (18) T2XCEM (18) +1.8V DPE\_VSSR#3 DPE\_VSSR#2 DPE\_VSSR#1 DPE\_VSSR#1 DPE\_VSSR#4 AG16 DPE\_VDD18#2 DPE\_VDD18#1 B1501 O C1503 4.7uF\_6.3V C1504 1uF\_6.3V C1510 C1505 100nF 1uF\_6.3V AM18 DPE\_VSSR#5 +1.1V CALIBRATION AG21 DPE\_VDD10#2 DPE\_VDD10#1 150R R1500 B1502 \_\_\_\_\_ 30R\_1A AF17 DPEF CALR C1511 RV710 A11 HF MVD FT1 BIN1 C1506 4.7uF\_6.3V C1508 100nF C1507 1uF\_6.3V 1uF\_6.3V CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC. CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES IN C 92077 Advanced Micro Devices This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is sticity prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or verarration of any kind regarding this schematic and design, not limited to, as the control of the con Advanced Micro Devices Inc. **AMD** 1 Commerce Valley Drive East Markham, Ontario Date: Thursday, December 11, 2008 Sheet 6 of 22 Title RH LP RV710 DDR3 TVO DMS-59 Doc No. 105-B889XX-00

## **MEMORY INTERFACE**





DIVIDER RESISTORS	DDR3
MVREF TO 1.8V	100R
MVREF TO GND	100R

RH LP RV710 DDR3 TVO DMS-59

**AMD** Markham, Ontario Thursday, December 11, 2008

oc No. 105-B889XX-00





#### **PIN BASED STRAPS PIN BASED STRAPS** VIP\_DEVICE\_STRAP\_EN 0: Driver would ignore the value sampled on VHAD\_0 during reset A\_VSYNC\_DAC2 (3,17) 1: Driver would use the value sampled at reset from VHAD\_0 to determ whether or not a VIP slave device (e.g. Theater chip) is connected (i.e. 0 indicates yes, 1 indicates no). DNI R44 10K <u>GPIO\_9</u> → GPIO\_9 (3) VGA DISABLE: 1 for disable (set to 0 for normal operation) GPIO(0) - TX\_PWRS\_ENB (Transmitter Power Savings Enable) Pull-Down Resistors are for BU until built-in pull-downs are verified. 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop) GPIO(1) - TX DEEMPH EN (Transmitter De-emphasis Enable) DNI MR46 10K Overlap pads to save space 1: Tx de-emphasis enabled (Default setting for Desktop) and to prevent assembly of both resistors. GPIO(2) - BIF GEN2 EN (5.0 GT/s Enable) DNI MR47 10K 0 : Default. (Driver Controlled Gen2) 1 : Strap Controlled Gen2 Layout GPIO(13, 12,11) - CONFIG[2..0] R48 \_\_\_\_\_ 10K 100 - 512Kbit M25P05A 101 - 1Mbit M25P10A 101 - 2Mbit M25P20 DNI MR48 10K R49 \_\_\_\_\_\_ 10K \_\_\_ GPIO\_13 \( ) GPIO\_13 \( ) CONFIG[2] MR49 10K 101 - 4Mbit M25P40 101 - 8Mbit M25P80 High logic voltage CONFIG[1] Ground MR50 10K CONFIG[0] 100 - 512Kbit Pm25LV512 (Chingis) 101 - 1Mbit Pm25LV010 (Chingis) Signal DNI MR51 —>> A\_HSYNC\_DAC1 (3,16) BIF\_CLK\_PM\_EN 0 - Disable CLKREQ# power management capability MR53 10K 1 - Enable CLKREQ# power management capability DNI R54 10K [GPIO\_5: GPIO\_16] MR54 Quimonda [0:0] DNI R55 10K GPIO\_16 (3) Hynix [0:1] Samsung [1:0] MR55 DNI R70 10K GENERICB (3) GenericB and GenericD will be MR70 10K used for additional memory vendor straps. DNI R71 10K GENERICD (3) MR71 10K DNI R56 10K during RESET. NTSC R57 10K GPIO\_7 >>> GPIO\_7 (3) TV OUT STANDARD 0 - PAL TVO 1 - NTSC TVO

CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC CONFIDENTIAL a PROPRIETARY TO ADVANCED MICRO DEVICES IN 6 2007 Advanced Micro Devices.

This AMD Beard schematic and design is the exclusive property of AMD and is provided only to entitise under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is sixtly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology, License Agreement with AMD and makes no representations or varrantised or any bind requiring this schematic and design, including, not limited to, any bind required the schematic and design, including, not limited to, any purpose and disclosure responsability of three for a particular purpose, and disclosure responsability for five good procession included herein.


Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario


Date: Thursday, December 11, 2008


Sheet 10 of 22

Title RH LP RV710 DDR3 TVO DMS-59

105-B889XX-00











### Power up/down Sequencing

Power Sequence Circuit to ensure SMPS\_EN is released after +12V\_BUS and +3.3V\_BUS are both in regulation.






### Power Play

VDDC Voltage Settings Using GPIOs

		Output Voltage (V)			
PWRCNTL_1	PWRCNTL_0		Rf1=	Rf1=	
GPIO_20	GPIO_15	Rf2=	Rf2=	Rf2=	
0	0				
0	1				,
1	0				
1	1	1 0	1		Power-up Default



CONFIDENTIAL A RECONSTRAINT O AVAILABLE DISCRICE DEVICES BC.


DO 2007 Advanced Micro Devices
The AMO Deard in thread or design in the exclusive property of AMO.

And the AMO Deard intervention and design in the exclusive property of AMO.

In a work of the Confidence of the AMO Devices of AMO.


In a work of the Confidence of AMO.

In a work of






# **DAC 1 OUTPUT**







## **DAC 2 OUTPUT**



## **DMS-59 DPB / DPE OUTPUT**





Conne	Connector 1		
Signals	Mapping		
VGA:	DAC1		
DVI:	Internal TMDP2		
HPD:	HPD1		
DDC:	DDC1		
5V:	+5V_VESA		

Conr	Connector 2		
Signals	Mapping		
VGA:	DAC2 (TVDAC)		
DVI:	Internal LVTMDS1		
HPD:	HPD2		
DDC:	DDC5		
5V:	+5V_VESA		



