



MEMORY CHANNEL A Part 2 of 5 DQMAb0 DQMAb1 DQMAb2 DQMAb3 DQMAb4 DQMAb5 DQMAb6 DQMAb7 MEMORY INTERFACE A CASAb WEAb CSAb0 CSAb1 CLKAFB C19 TP11 VREF DIMA0 F13 × **ELPIDA** Vref Voltage +MVDDQ Re6 Re7 R268 499R Place close to ASIC ball Use localized Vref on the memory page


MEMORY CHANNEL B



MEMVMODE[1:0]	MEMORY IO VOLTAGE	
0 1	2.5V (DDR)	Default
10	1.8V (DDR)	
11	3.3V (SDR)	

	MS-8999	ATI	925	0		
Size Cust	Document Number om					Rev 10
Date:	Thursday, January 06, 2005	Sheet	4	of	15	_









Buffered Shount Regulator for VDDC Vin = 3.3V

Vout = 1.62V or Adjustable lout = 3A MAX

'			
+VDDC	Range	Rcx1 Rc1	Rcx2 Rc2
1.62V	1.619V ~ 1.635V	1K	3.32K
1.02 V	1.019 ~ 1.055	3240100100	3240332100






Regulator for VDDC_CT (Core Transform) and AVDD/A2VDDQ/AVDDDI/A2VDDDI TXVDDR, LVDDRx, MPVDD

Vin = 3.3V AGPVout = 1.8V

lout = 350mA + 100mA + 50mA = 500mA MAX lout = 600mA MAX (with PVDD/TPVDD)

	Rct1			Rct2		
1.8V	1K	3240100100	603	422R	3240422000	603
1.9V		3240100100	000	499R	3240499000	603




Regulator for PVDD (Core PLLs) and optional TPVDD (TMDS PLLs)


Vin = 3.3V AGPVout = +1.8V lout = 25mA MAX (PVDD only) lout = 30mA MAX (PVDD + TPVDD)

The value of resistor were chosen to reduce failure rate caused by possible defective regulators, i.e., 33R are used instead of 47R or 51R for more start up current. (3.465V - 1.8V) / 33R = 50.5mA

805 package resistor are required for sufficient power rating (0.1W rating). (3.465V - 1.8V) * 50.5mA = 0.085W; therefore, smaller resistor value would require 1206 package









A2VDD and A2VSSN routed with at least 15 mil trace and not longer than 1.5 inch. A2VSSN with signle via to GND at the


AVDD/A2VDDQ (1st DAC & 2nd DAC Band Gap) **TPVDD**



	MS-8999	ATI	925	0		
Size Cust	Document Number om					Rev 10
Date:	Thursday, January 06, 2005	Sheet	6	of	15	•










STRAPS	PIN	DESCRIPTION
DC_STRAP1	LCDDATA12	Internal TMDS Enabled 0 - Disabled 1 - Enabled
DC_STRAP2	LCDDATA13	Video Capture Enabled 0 - Disabled 1 - Enabled
DC_STRAP4 DC_STRAP5	CDDATA15 LCDDATA19 0 0 0 1 1 0 1 1 1 0	DAC2 Configuration DAC2 Of DAC2 Of DAC2 On STOUT DAC2 On STOUT DAC2 On STOUT
DC_STRAP6	LCDDATA18	TVO Standard Default (Resistor pull-up and switch short to GND) 0-PAL (on board resistor pull-down and switch closed) 1-NTSC (on board resistor pull-up)

	MS-8999	ATI 9250		
Size Cust:	Document Number m			Rev 10
Date:	Thursday, January 06, 2005	Sheet g c	if 15	










MS-8999 ATI 9250

Place close to ASIC






Place Resistors close to ASIC.




	MS-8999	ATI	925	0		
Size Cust	Document Number om					Rev 10
Date:	Thursday, January 06, 2005	Sheet	12	of	15	_



MS-8999 ATI 9250

Size Document Number Rev
10

Date: Thursday, January 06, 2005 Sheet 13 of 15



	MS-8999	ATI	925	0		
Size Cust	Document Number om					Rev 10
Date:	Thursday, January 06, 2005	Sheet	14	of	15	

<variant name=""></variant>	5	7			
0	8	Title RV280 LP AGP8x 128MB 16Mx16 DDR	Schematic No. 105-A165XX-00	Date: Thursday, January	y 06, 2005
	Ч	REVISION HIST	ORY		Rev 10
Sch Rev	Date	REVISION DESCRI	PTION		
	3/25/03	Based on 105-A062xx-00 schematic (pg2) Add pull-up on CS# for flashrom (pg5) Replace swiching VDDC regulator with Op-Amp regulator circuit (pg5) Add Op-Amp regulator circuit for low-cost design (pg6) Add Op-Amp regulator circuit for low-cost design (pg6) Remove C317 Thru-hole Alum. Cap for MVDDC (pg6) Add +3.3V_BUS directly to +MVDDC option (pg11) Modify VO connector filter chassis ground connections (pg5) Replace VDDC 470uF with thru-hole			
	4/01/03 4/10/03	(pg5) Replace VDDC 470uF with thru-hole (pg6) Add thru-hole 470uF on +MVDDC for option (pg6) Remove C1, C17 and C1034			
1 00B 05	5/14/03	(pg5) Remove Q811 and Q814 (pg6) Add C805 10uF tant. cap on +MPVDD (pg6) Add R112 to bypass opamp for +MVDDC (pg6) Remove diodes (D10 and D11) and resistors (R111, R1261, R1262, R1263 and R1264) for +MVDDC (pg5, 6) Add R104 to drive +MVDDC from alternate shunt reference (pg7) Add jumper J1 for PAL TVO default (Layout) Add silscreen for switch and jumper (Layout) Correct MiniDIN J6 footprint (Layout) Correct diode clearance for manufacturing request (Layout) Move sticker location			С
2 00 05	5/30/03	(pg9) Replace a 2-pin with a 3-pin jumper for NTSC/PAL section. (pg5) Add R812, R813 and R815 for +MVDDC voltage adjustment (Layout) Change footprint of P/N4238010600			•
					В
					A
	5	4 3	2	1	