


COMPIDENTIAL & PRIOPRIETARY TO ADVANCED MICRO DEVICES IN 72007 Advanced Micro Devices This AUD Board schematic and design is the azdudve properly of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution of disclosure is sticity pethibited. Use of this schematic and design for any purpose other than evaluation requires a Bourt Technology License Advanced	Advanced Moro Devices Inc. No.1387, 24-WKSDONG ROAD SHANGHAI OHINA 201203	<b>AMD</b>
other than evaluation requires a goard 1 echnology License Agreement with AMD. AMD makes no representations or warranties of any lind regarding this schematic and design, including, not limited to,	Date: Friday, May 20, 2011	Rev P00
any implied warranty of merchantibility or fitness for a particular purpose, and disclaims responsibility forany consequences resulting	Sheet 1 of 18	
Title PCI-E Edge Connector		Doc No. 105C250X00A



CONFIDENTIAL A PROFINETARY TO ADVANCED IN CRO DEVICES IN
TAKEN TO ADVANCED IN CRO DEVICES IN
TAKEN TO ADVANCED IN CRO DEVICES IN
TAKEN THE ADVANCED IN CROSS CONTROL OF THE ADVANCED IN CROSS CONTROL




3 3 3 3 3 3


**AMD** 


Doc No. 105 C254


DDR3 CHA


8 8 8 8 8















## CAICOS/CEDAR Power & GND











Operation M.A. PRIOPERSIANY TO ADVANCED MOTOR DEVICES IN THE CONTROL OF THE CONTR











COMPOSITION & PROPRIETARY TO ADVANCED MICRO DEVICES IN:

This AND Sixes shamed: and design into authorise people of AND, and it is provided only to perform any or in the state of the provided only to provide only to perform a six sixed y published. Use of the insensities and extensity of AND, and the three several provided only to purpose of the three several provided only to purpose of the several provided on the several provided on



Title HF CAICOS/CEDAR DDR3 1GB HDMI/DP dDVI/sVGA

Schematic No. 105-C264XX-00A Date:

Friday, May 20, 2011

**REVISION HISTORY** 

NOTE:

This schematic represents the PCB, it does not represent any specific SKU.

For Stuffing options (component values, DNI , ? please consult the product specific BOM.

Rev

P00

PCB   PCB   PCB   Total   PCB   PC				REVISION HISTORY	Please contact AMD representative to obtain latest BOM closest to the application desired.	
990110	Sch Rev	PCB Rev	Date		REVISION DESCRIPTION	
- POR BUILDENT ALL ONLY ONLY 023001	00	00A	2010/03/31	1 Initial Caicos Schematic, based on C026XX-10		
- ROR STEEL CONTINUE				<00		
TOR BUILDENT ALL ONLY SOOT				90		
					ANA ( ) ROC 2014C ONLY 6230C	2