


# MS-V005 00A

ATI-PCIEXPRESS RV410 BGA 8MX32 DDRIII, VGA, SCART(VIA VT1623M), TV-OUT,DVI



TITLE	PAGE
COVER	1
BLOCK	2
PCI-EXPRESS CONNECTOR	3
RV410 PCIE_INTERFACE	4
RV410_MAIN	5
RV410_POWER	6
RV410_GND	7
REGULATOR FOR GPU,MEMORY AND OTHERS	8-10
RV410_MEM_A_B	11
GDDRIII_A_B_Rank0 & Bank1	12,13
STRAPPING	14
FAN	15
CRT FILTER	16
DVI-I CONNECTOR	17
VIA-VT1623M	18

FREQUENCY	MHZ
CORE	425
MEMORY	430





# PCI-EXPRESS BUS


SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND




NOTE: some of the PCIe testpoints will be available through via on traces.










NOTE: THIS IS A DRAWING. THESE  
GROUNDS MUST BE MANUALLY  
CONNECTED TO THE GROUND PLANE



**VDDC**



## Regulator of GPU

Document Number
-----------------


Rev	00A
-----	-----

Sheet 8 of 18




---



## MVDDC








## MVDDQ




## MS-V005 ATI RV410


Size B	Document Number	Rev 00A
Regulator of Memory		
Date:	Friday, December 10, 2004	Sheet g of 18




## RV410 MEMORY CHANNELS A and B



## Channel




### Channel B



# 256 Mbit GDDR3 Channels A and B Rank 1


## Channel A

## Channel B



MS-V005 ATI RV410

## OPTION STRAPS



### RV410 Shared Straps

REV. 0.5

STRAPS	PIN	DESCRIPTION	VALUE
PCIE_SWING	GPIO(0)	Transmitter Swing Control 0: 50% Tx output swing mode 1: full Tx output swing	1
TRANSMIT_DE-EMPHASIS	GPIO(1)	Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled	1
PCIE_MODE (ATI Internal)	GPIO(3,2)	PCIE mode: 00: PCI Express 1.0A mode 01: Kyrene-compatible mode 10: PCI Express 1.0 mode 11: RESERVED	00
TX_IEXT	GPIO(4)	Transmitter Extra Current 0: normal mode 1: extra current in Tx output stage	0
FORCE_COMPLIANCE	GPIO(5)	Force chip to get to compliance state quickly for Tester purposes 0: Normal operation 1: Force to compliance state	0
PLL_BW (ATI Internal)	GPIO(6)	0: Full PLL Bandwidth 1: Reduced PLL bandwidth	0
DEBUG_ACCESS	GPIO(8)	Strap to set the debug muxes to bring out DEBUG signals even if registers are inaccessible 0: Disable debug access 1: Enable debug access	0
ROMIDCFG(3,0)	GPIO(9,13:11)	If no ROM attached, controls chip IDs. If rom attached identifies ROM type. GPIO[9,13:12,11]  000x - No ROM, CHG_ID=00 001x - No ROM, CHG_ID=01 010x - No ROM, CHG_ID=10 011x - No ROM, CHG_ID=11  1001 - 1M Serial AT25F1024 ROM (Atmel) 1010 - 1M Serial AT45DB011 ROM (Atmel) 1011 - 1M Serial M25P10 ROM (ST) 1100 - 512K Serial M25P05 ROM (ST) 1101 - 1M Serial SST45LF010 ROM (SST)  1M Serial W45B512 ROM (WinBond) 1100 - 512K Serial W45B512 ROM (WinBond) 1101 - 1M Serial SST25VF010 ROM (SST) 1110 - 512K Serial SST25VF512 ROM (SST) 1111 - 1M NX25F011B ROM (NexFlash)  <b>Chip ID:</b> Chip ID is based on substrate fuses and CHG_ID strap (which comes from ROM if used, or pin straps if no ROM is connected): CHG_ID = ROMIDCFG[2:1] = GPIO[13:12]	1100
VIP_DEVICE	VSYN	Indicates if any slave VIP host devices drove this in low during reset. 0 - Slave VIP host port devices present 1 - No slave VIP host port devices reporting presence during reset	1
RFU	HSYN	RFU 0 - Normal 1 - Not used	0

### RV410 Dedicated Straps

REV. 0.2

ZV_VOLTAGE_SEL0	DVOVMODE_0	DVOVMODE_0 is for ZV_LDCDCTL and ZV_LCDDATA(11:0). 0 - 3.3 V signaling 1 - 1.8 V signaling	0
ZV_VOLTAGE_SEL1	DVOVMODE_1	DVOVMODE_1 is for ZV_LCDDATA(23:12). 0 - 3.3 V signaling 1 - 1.8 V signaling	0

### Board Straps

REV. 0.3


STRAPS	PIN	DESCRIPTION	VALUE
MENTYTYPE(1:0) GDOR3 loading selection	DVALID, PSYNC.	0 0 2 loads(Dual ranks) 0 1 1 load(Single rank) 1 0 Reserved 1 1 Reserved	000
DC_Strap1	GPIO(10)	Internal TMDS Enabled 0 - Disabled 1 - Enabled	1
DC_Strap2	LCDDATA(13)	Video Capture Enabled 0 - Disabled 1 - Not detected	0
DC_Strap3	LCDDATA(14)	HDTV out detect 0 - Detected 1 - Enabled	1
DC_Strap4, DEMUX_SEL	LCDDATA(15,19)	Video capture enable 00 - DAC2 Off 01 - DAC2 On as CRT 10 - DAC2 On as TVOUT 11 - DAC2 On as TVOUT and CRT	01
PALNTSC	LCDDATA(18)	TVO Standard Default (Resistor pull-up and switch short to GND) 0 - PAL (on board resistor pull-down and switch closed) 1 - NTSC (on board resistor pull-up)	1

The diagram shows the U514 (F75375) sensor module. It is powered by a +3.3V BUS. The module has four input resistors (R1509, R1510, R1511, R1512) connected to the +3.3V BUS, with values of 4.7K, 4.7K, 4.7K, and 4.7K respectively. The inputs are labeled FANIN1, PWMOUT1, FANIN2, and PWMOUT2. The module also has two output resistors (R1620, R1621) connected to the +3.3V BUS, with values of 100R and 100R respectively. The outputs are labeled SCL and SDA. The module is labeled U514 and F75375. The pinout is as follows: Pin 1: FANIN1, Pin 2: PWMOUT1, Pin 3: FANIN2, Pin 4: PWMOUT2, Pin 5: FAN\_FAULT/BIAS/GPIO2, Pin 6: VOLT\_FAULT/IOVTT/GPIO3, Pin 7: GP\_CLK, Pin 8: GP\_DATA, Pin 9: VCC, Pin 10: VTT1, Pin 11: VTT2, Pin 12: VREF, Pin 13: V1, Pin 14: V2, Pin 15: V3, Pin 16: GND.


[illegible]

<b>MS-V005 ATI RV410</b>			
Size C	Document Number	<b>Thermal_Management</b>	Rev 00A
Date:	Friday, December 10, 2004	Sheet	15 of 18

# PRIMARY DISPLAY




# SECONDARY DISPLAY







## DVI-I1



## VIA TV Encoder




**TV Out (SVHS) MiniDIN 7-pin**



Connector Jm1 uses the same footprint as Jm2 and Jm3


## STEREOSCOPIC DISPLAY CONNECTOR



Connector Jm3 uses the same footprint as Jm1 and Jm2

Not Installed

TV-OUT FILTER  
TV-OUT



## SCART

