



U1J BL51 SP\_RX0P SP\_RX0N SP\_TX0P BH48 SP\_TX0N BH46 XBF48 SP\_RX2P SP\_RX2N SP\_TX2P SP\_TX2N BB44 SP\_RX3P SP\_RX3N SP\_TX3P AY42 SP\_TX3N AY41 BD48 BC49 SP\_RX4P SP\_RX4N SP\_TX4P AY45× SP\_TX4N AY44× BC51 SP\_RX5P SP\_RX5N XBB48 SP\_RX6P SP\_RX6N SP\_TX6P AW45 SP\_TX6N AW44 AY52 SP\_RX7P SP\_RX7N SP\_TX7P AU42 SP\_TX7N AU41 AY48 SP\_RX8P SP\_RX8N SP\_TX8P AU45 SP\_TX8N AU44 AW51 SP\_RX9P SP\_RX9N SP\_TX9P AT42 SP\_TX9N AT41 AV48 SP\_RX10P SP\_RX10N SP\_TX10P AT45× SP\_TX10N AT44× SP\_RX11P SP\_RX11N SP\_TX11P AR42× SP\_TX11N AR41× AT48 SP\_RX12P SP\_RX12N SP\_TX12P AR45 SP\_TX12N AR44 AR51 SP\_RX13P SP\_RX13N SP\_TX13P AN43 SP\_TX13N AN41 AP48 SP\_RX14P SP\_RX14N SP\_TX14P AN45 SP\_TX14N AN44 AN51 SP\_RX15P SP\_RX15N SP\_TX15P AM42 SP\_TX15N AM41 BM47 SP\_REFCLKP SP\_CALRP AH39 AH38 AH38


regarding the schemates are consequence recording or termine to record the controlledge of retines or a personal proposed, and dischaim responsibility through consequences resulting proposes, and dischaim responsibility through consequences resulting Sheet 10 of 21

Title RH PCIE RV770 512MB GDDR3 DUAL DL-DVI-I VO F Porc No. 105-B501xx-00


**AMD** Date: Thursday, September 04, 2008

























CONFIDENTIAL A RECIPIESTANT TO ANY ACCES MICHO DEVICES INC.
TOOM Advanced to Micro Devices Inc.
This AND Dead of shreads and chaige in the schadules proposity of AMD.
This AND Dead of shreads and chaige in the schadules proposity of AMD.
This AND Dead of shreads and chaige in the schadules or disdusces and the AMD. AND AMD Devices in the AMD. AND AMD DEVICES AND A





AMD		П	Title  RH PCIE RV770 512MB GDDR3 DUAL DL-DVI-I VO FH			Schematic No. Date: Thursday, September 04, 20		mber 04, 2008
			REVISION HISTORY	NOTE:	This schematic represent For Stuffing options (com Please contact AMD repre	chematic represents the PCB, it does not represent any specific SKU.  suffing options (component values, DNI , ? please consult the product specific BOM e contact AMD representative to obtain latest BOM closest to the application desired.		Rev 2
Sch Rev	PCB Rev	Date		REVISION DESCRIPTION				
0	00A	07/10/11	Initial design for RV770 GDDR3					
1	00B	08/02/25	Improvement: 1) Add 1 uF CAP on memory reset, Pg5 2) MVDDC current leakage board workaround; Pg13 3) MVDD Themal Protection, Pg 13 4) Improvement on Hot Plug protection Pg13 5) 12V_BUS & 12V_EXT Input Switch Circuit Page 13					
2	00	08/03/27	1.Correct PTC comparator power connection.     2. Add Fuse NF1200 on page 13					
		5	4		3	2		

