

C116, NV18, 8MX16DDR, 128MB, Video IN/OUT, DVI-I, VGA

Page Overview

- 1 18P112 OVERVIEW
- 2 NV18 AGP Section and AGP connector
- 3 NV18 FRAMEBUFFER Interface
- 4 MEMORY 128MB, 8Mx16DDR Bits 0..31
- 5 MEMORY 128MB, 8Mx 16DDR Bits 32..63
- 6 MEMORY 128MB, 8Mx 16DDR Bits 64..95
- 7 MEMORY 128MB, 8Mx 16DDR Bits 96..127
- 8 NV18 STRAPPING, I/O Interface
 - BIOS, FAN CONTROL, THERMAL SENSOR
- 9 NV18 DACA, DACB output, SYNC amplifier
 - PLL Section
- 10 DACB MULTIPLEXER
- 11 PRIMARY DISPLAY Filter and Connector
- 12 SECONDARY DISPLAY Filter and Connector
- 13 NV18 INTERNAL TMDS Power and Output
 - TMDS Backdrive circuit
- 14 PRIMARY DISPLAY DVH option
 - Hotplug detection and Connector
- 15 VIDEO CAPTURE Philips 7114 I/O
- 16 VIDEO IN/OUT, Filter and Connector
- 17 VIDEO INTERNAL Input
 - Filter and Connector
- 18 1394 TEXAS TSB41AB2, PowerRails,
 - I/O, Internal and external connector
- 19 POWER SUPPLY
 - NVVD, MEM_VDD, A3V3, TMDS3V3, TMDSPLL
- 20 MECHANICS, and FBVDD

HISTORY:

A00

- X00: INITIAL VERSION
- X01 Remove R117, C87, C131, C143 for CKE
 - Change C736, C743 to 18pf capacitors.
 - Remove C1099 - additional Capacitor for AGPVREFcg
 - Changed AGPVREFcg circuit.


C116 Base on P112 to Modify.

- 1. Change page 4~7 & page 18 Reference.
- 2. Change J1 foot print from slim type to stand D-SUB.
- 3. Remove I1394 function.
- ~~4. Page 2, change voltage C75.1 & Q2.2 from 3V3 to A3V3.~~
- 5. Page 8, Add Twin Bios for MSI function.
- 6. Page 16 ,replace INTERNAL VIDEO CAPTURE CONNECTOR.
- 7. Page 17 ,ADD C874 & C1098 ALE CAP. (DUAL-LAY)
- 8. Page 18 , Add H/W Monitor function for MSI .
- 9. Page 2 change Q508, Q509 footprint from SOT23 to SOT-6 U200 package.

00A change to version 100.

- 1. DACA and DACB signal swap.

600-10116-000X-A00




Micro-Star International Co., Ltd.

MS-8891 base on C116 Modify


Doc: Custom Document Number 100

Date: Tuesday, September 03, 2008 Sheet 1 of 10


NV18 AGP SECTION AND AGP CONNECTOR





AGP spacing rules





NV18 FRAMEBUFFER INTERFACE AND DECOUPLING


















NV18 STRAPPING, I/O INTERFACE, BIOS, FAN CONTROL AND TEMP SENSOR








BIOS (alternative)



FAN Control




TEMP Sensor




NV18 DAC_A, DAC_B, PLL, SYNC AMPL


NV18 DAC_A



NV18 DAC_B with RSet select




NV18 PLL




NET	NET_PHYSICAL_TYPE	VOLTAGE
DACA_VDD		
DACA_VREF		
DACA_RSET		
DACB_VDD		
DACB_VREF		
DACB_RSET		
PLLVD		
NET	Diffpair	NET_SPACING_RULE
(12) DACA_RED		
(12) DACA_GREEN		
(12) DACA_BLUE		
(10) DACB_RED		
(10) DACB_GREEN		
(10) DACB_BLUE		

SYNC Amplifier




DACB SWITCH BETWEEN VGA OUT AND TV OUT




NET	Diffpair	NET_SPACING_RULE
(11) DACB_RED_SIN		
(11) DACB_GREEN_SIN		
(11) DACB_BLUE_SIN		
(16) MINIDIN_COUT		
(16) MINIDIN_Y_CVBSOUT		
(16) MINIDIN_PBOUT		

DACA output



NET	Diffpair	NET_SPACING_RULE
BFB		
BFC		
BFD		
DACB_RED_C		
DACB_GREEN_C		
DACB_BLUE_C		


DACB output




NET	Diffpair	NET_SPACING_RULE
ARF		
AGF		
ABF		
DACA_RED_C		
DACA_GREEN_C		
DACA_BLUE_C		

INTERNAL TMDS POWER AND DECOUPLING



	NET	NET_PHYSICAL_TYPE	VOLTAGE
IPB8VREF			
IPB8PLVDD			
IPB8IOVDD			
IPB8IOVDD			
IPF0VREF			
IPF0PLVDD			
IPF0IOVDD			
FAN_RETURN			
TMS_BACK			




TMDS backdrive prevention




DVI_I OUTPUT



VIDEO CAPTURE




VIDEO IN/OUT CONNECTOR



POWER SUPPLY


ANALOG 3V3



$$V_{out} = V_{Ref} * (1 + R_{bot}/R_{top})$$

$$3.31V = 1.25V * (1 + (165/100))$$


TMD5 3V3 Supply



$$V_{out} = V_{Ref} * (1 + R_{bot}/R_{top})$$


$$3.31V = 1.25V * (1 + (165/100))$$

TMD5 PLL Supply




$$V_{out} = V_{Ref} * (1 + R_{top}/R_{bot})$$


$$3.31V = 1.175V * (1 + (100/182))$$




DDC 5V



NVDD-SWITCHER / FBVDD-LDO CONTROLLER ISL6529



ALTERNATIVE TO ISL6529



$$FBVDDQ = V_{Ref} * (1 + R_{top}/R_{bot})$$

$$2.5V = 0.800V * (1 + 2.4k/1.13k)$$

$$SC2610 \quad 2.5V = 1.250V * (1 + 100/100)$$



$$ISL6529 \quad 2.8V = 0.800V * (1 + 2.67k/1.07k)$$

$$NVDD = V_{Ref} * (1 + R_{top}/R_{bot})$$


$$ISL6529 \quad 1.656V = 0.800V * (1 + 1070/1000)$$

$$SC2610 \quad 1.656V = 0.800V * (1 + 1070/1000)$$


MECHANICS




H/W Monitor Function



NET	NET_PHYSICAL_TYPE	VOLTAGE
3V3		
FBVDD		
5V		
FBVDD_ADJ		



FBVDD Supply



$$FBVDD = V_{Ref} * (1 + R_{bot} / R_{top})$$

$$3.315V = 1.250V * (1 + 165 / 100)$$

$$3.300V = 1.250V * (1 + 187 / 115)$$

Place close together south-west of GPU

