

P2002

2GB GDDR5, 256b, 64Mx32


Stacked DVI-I/DVI-D + HDMI + DP


TABLE OF CONTENTS

Page	Description
1	Table of Contents
2	Block Diagram
3	PCI Express
4	MEMORY: GPU Partition A/B
5	MEMORY: FBA[31:0]
6	MEMORY: FBA[63:32]
7	MEMORY: FBB[31:0]
8	MEMORY: FBB[63:32]
9	MEMORY: GPU Partition C/D
10	MEMORY: FBC[31:0]
11	MEMORY: FBC[63:32]
12	MEMORY: FBD[31:0]
13	MEMORY: FBD[63:32]
14	GPU PWR and GND
15	GPU Decoupling
16	DACA Interface
17	IFPAB DVI-I-DL
18	IFPEF DVI-D-DL
19	IFPC HDMI
20	IFPD DP
21	MIOA/B Interface
22	MISC1: Fan, Thermal, JTAG, GPIO
23	MISC2: ROM, XTAL, Straps
24	PS: 5V, PEX_VDD
25	PS: FBVDD/Q


Page	Description
26	PS: NVVDD Controller
27	PS: NVVDD Phase 1,3
28	PS: NVVDD Phase 2,5
29	PS: NVVDD Phase 4
30	PS: Inputs, Filtering, and Monitoring
31	PS: Shutdown
32	PS: 12V Current Steering PSI Control and LED
33	MECH: Bracket/Thermal


Base V282-I-0
P117/P118 add dvi-i circuit
P223 add I2C IB
P225 CHANGE NVVDD POK & MEM OUTPUT CHOKER
P226/P227 CHANGE NVVDD POWER CIRCUIT
P30 CHANGE INPUT CHOKER / 6 pin 8 pin connect col a y


		MICRO-STAR INT'L CO.,LTD	
		MS-V282	
Size	Custom	Document Description	Rev
		01:TABLE OF CONTENTS	40
Date: Thursday, May 02, 2013		Sheet	1 of 32






IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.





























Based on GB2-X GDDR5 FBVDDQ Decap Guideline



NVVDD Decoupling caps. Place under GPU.








NET	VOLTAGE	MAX_CURRENT	MIN_WIDTH
DAC_VDD	3.3V	0.25A	16MIL

	MICRO-STAR INT'L CO.,LTD		
	MS-V282		
	Size Custom	Document Description 16: DACC Interface	Rev 4










Pin A7 is removed from GND and connected SLI_A_LED on boards supporting lighted SLI Bridges



Size Custom	Document Description 21: MIOA/B Interface	Revisions
Date: Thursday, May 02, 2013	Sheet 21 of 32	







STRAP0	USER_BIT [3:0]*	0000*	5K PD*
STRAP1	3GIO_PADCFG_LUT_ADR*	0000*	5K PD Desktop*
STRAP2	PCI_DEVID [3:0]*	0000 - (0x1180)*	5K PD -400 GPU*
STRAP3	SOR_EXPOSED [3:0]*	1111*	45K PU*
STRAP4	DP_PLL_VDD_33V*	1* FOR 3_3V*	
	PEX_MAX_SPEED*	1* FOR GEN2/3*	45K PD*
	PEX_SPD_CHANGE_GEN3*	1* ENABLED*	
	*		
ROM_SI	RAMCFG[0]*	0*	
	RAMCFG[1]*	1*	35K PD*
	RAMCFG[2]*	1*	
	RAMCFG[3]*	0*	
ROM_SO	VGA_DEVICE*	1*	
	SMB_ALT_ADDR*	0*	10k PU*
	FB[0]_APERTURE_SIZE*	0*	For 256MB*
	FB[1]_APERTURE_SIZE*	1*	For 256MB*
ROM_SCLK	PEX_PLL_EN_TERM100*	0*	DISABLED*
	PCI_DEVID_EXT[5]*	0*	For 0x1180*
	SUB_VENDOR*	1*	Dedicated BIOS*
	PCI_DEVID_EXT[4]*	0*	For 0x1180*

	GND	3V3
5k	0000	1000
10k	0001	1001
15k	0010	1010
20k	0011	1011
25k	0100	1100
30k	0101	1101
35k	0110	1110
45k	0111	1111

CFG[3:0]	Config	Width	Vendor
0000	Reserved		
0001	32Mx32 256-bit Elpida		
0010	32Mx32 256-bit Hynix		
0011	32Mx32 256-bit Samsung		
0100	Reserved		
0101	64Mx32 192-bit Elpida		
0110	64Mx32 256-bit Hynix		
0111	64Mx32 256-bit Samsung		
1000	Reserved		
1001	32Mx32 192-bit Elpida		
1010	32Mx32 192-bit Hynix		
1011	32Mx32 192-bit Samsung		
1100	Reserved		
1101	64Mx32 192-bit Elpida		
1110	64Mx32 192-bit Hynix		
1111	64Mx32 192-bit Samsung		

	MULTI_STRAP_REF0_GND
BINARY PRODUCTION	NC
BINARY BRINGUP	NC
MULTI-LEVEL	40.2K 1% TO GND



XTALIN	XTALOUT	Inverted PWM %
PU	PU	66 (33% HIGH)
PU	PD	50 (50% HIGH)
PD	PU	33 (66% HIGH)
PD	PD	0 (100% HIGH)

MICRO-STAR INT'L CO.,LTD
MS-V282
Size: Custom | Document Description: 23: MISC2: ROM, XTAL, Straps | Rev: 40
Date: Thursday, May 02, 2013 | Sheet: 23 of 32



VID Table					
GPI07	GPI06	GPI05	GPI02	GPI017	VOUT
VID_5	VID_4	VID_3	VID_2	VID_1	
0	0	0	0	0	1.2125V
0	0	0	0	1	1.2000V
0	0	0	1	0	1.1875V
0	0	0	1	1	1.1750V
0	0	1	0	0	1.1625V
0	0	1	0	1	1.1500V
0	0	1	1	0	1.1375V
0	0	1	1	1	1.1250V
0	1	0	0	0	1.1125V
0	1	0	0	1	1.1000V
0	1	0	1	0	1.0875V
0	1	0	1	1	1.0750V
0	1	1	0	0	1.0625V
0	1	1	0	1	1.0500V
0	1	1	1	0	1.0375V
0	1	1	1	1	1.0250V
1	0	0	0	0	1.0125V
1	0	0	0	1	1.0000V
1	0	0	1	0	0.9875V
1	0	0	1	1	0.9750V
1	0	1	0	0	0.9625V
1	0	1	0	1	0.9500V
1	0	1	1	0	0.9375V
1	0	1	1	1	0.9250V
1	1	0	0	0	0.9125V
1	1	0	0	1	0.9000V
1	1	0	1	0	0.8875V
1	1	0	1	1	0.8750V
1	1	1	0	0	0.8625V
1	1	1	0	1	0.8500V
1	1	1	1	0	0.8375V
1	1	1	1	1	0.8250V

*VTC resistor is a placeholder


REMOVE V282-1.0 NVVDD PWM


PSI intended for lower power states
switching from 6 phases down to 1 or 2 phases
PSI DRVON enabled for either 3 or 4 phases










MICRO-STAR INT'L CO.,LTD		
MS-V282		
Size	Document Description	Rev
Custom	Page26: PS: NVVDD Controller	40
Date: Thursday, May 02, 2013	Sheet	26 of 32

PS: NVVDD
2/3/4/5/6 PHASE DESIGN
















STUFF for TMP411

THERM OVERT SHUTDOWN LATCH



IFP_IOVDD (backdrive prevention)

PEX Input - NVVDD Power Sequence





Top & bottom each layer set 4 points



MICRO-STAR INT'L CO.,LTD			
MS-V282			
Size Custom	Document Description 32 Mechanical: Bracket/Thermal Solution		Rev 40
Date: Thursday, May 02, 2013		Sheet 32 of 32	