P407-A00: G84M/G86M MXM-II 256/512MB 128-BIT GDDR2 LVDS, DVI-A, DVI-B, TV-OUT, VGA SLI, HDMI, HDCP

Table of Contents

Page 1: Cover Page

Page 2: PCI EXPRESS Interface

Page 3: Frame Buffer GPU Interface

Page 4: Frame Buffer Partition A Memories

Page 5: Frame Buffer Partition C Memories

Page 6: Memory Decoupling Caps

Page 7: DACs, Clock-Generation

Page 8: LVDS, TMDS GPU Interface

Page 9: MXM Connector, IO-Section

Page 10: GPIOs. JTAG, Thermal Senser

Page 11: Spread Spectrum, VBIOS and HDCP ROM

Page 12: MIOA(SLI), MIOB

Page 13: NVVDD Power Supply

Page 14: FBVDDQ, PEX1V2 and DAC_Vref Power Supply

Page 15: Straps




SKU	VARI ANT	NVPN	ASSEMBLY
В	BASE	600-10407-9998-000	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL.
1	SKU0001	600-10407-0001-000	G84M-600 450/400 256MB 128bit GDDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA, MXM-II, HDCP.
2	SKU0002	600-10407-0002-000	G84M-600 450/400 512MB 128bit GDDR2 32Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA, MXM-II, HDCP.
3	SKU0003	600-10407-0003-000	G84M-700 TBD/400 512MB 128bit GDDR2 32Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA, MXM-II, HDCP.
4	SKU0004	600-10407-0004-000	G86M_770 500/400 256MB 128bit GDDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA, MXM-II, HDCP.
5	<undefi ned=""></undefi>	<undefi ned=""></undefi>	<undefi ned=""></undefi>
6	<undefi ned=""></undefi>	<undefined></undefined>	<undefi ned=""></undefi>
7	<undefi ned=""></undefi>	<undefined></undefined>	<undefi ned=""></undefi>
8	<undefi ned=""></undefi>	<undefined></undefined>	<undefi ned=""></undefi>
9	<undefi ned=""></undefi>	<undefined></undefined>	<undefi ned=""></undefi>
10	<undefi ned=""></undefi>	<undefined></undefined>	<undefi ned=""></undefi>
11	<undefi ned=""></undefi>	<undefined></undefined>	<undefi ned=""></undefi>
12	<undefi ned=""></undefi>	<undefined></undefined>	<undefi ned=""></undefi>
13	<undefi ned=""></undefi>	<undefined></undefined>	<undefi ned=""></undefi>
14	<undefi ned=""></undefi>	<undefined></undefined>	<undefi ned=""></undefi>
15	<undefi ned=""></undefi>	<undefined></undefined>	<undefined></undefined>
_		•	•


NIV/I	DI A	CORPORATION	
1 IV V I	DI A	CURPURALLUN	


2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA


600-10407-0001-000 A


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS





































A	В	С	D	E	F	G H
itle: Basenet Report esign: p407_a00	FBAD<59> 3. 3A 4.5D FBAD<60> 3. 3A 4.5D	FBCAL_PU 3. 4G FBCAL_TERM 3. 5G	FBC_A<1> 3. 3G 5. 1A 5. 1C 5. 1E 5. 1G	I 2CB_SDA_R	PEX_RX2 2. 2E PEX_RX2* 2. 2E	RAMCFG0 12. 3F< 15. 1C 15. 3B> RAMCFG1 12. 3F< 15. 2C 15. 4B>
ate: Sep 27 15: 59: 10 2006	FBAD<61> 3. 3A 4. 5D FBAD<62> 3. 3A 4. 5D	FBCD<0> 3. 1E 5. 4B FBCD<63 0> 3. 1E<> 5. 4A<> 5. 5F<>	FBC_A<2> 3.3G 5.1A 5.1C FBC_A<3> 3.3G 5.1A 5.1C	I 2CC_SCL_R	PEX_RX3 2. 3E PEX_RX3* 2. 3E	RAMCFG2 12. 3F< 15. 2C 15. 4B> RAMCFG3 12. 3F< 15. 2C 15. 4B>
ase nets and synonyms for	FBAD<63> 3. 3A 4. 5D	FBCD<1> 3. 1E 5. 4B	FBC_A<4> 3. 3G 5. 1A 5. 1C	I 2CC_SDA_R 9. 4B<> 10. 3F<>	PEX_RX4 2. 3E	REFCLK 2. 2E
407_l i b. P407_A00(@p407_l i b. p407_a00(sch 1))	FBADOM <o> 3. 3A 4. 4B FBADOM<7O> 3. 3A> 4. 4A< 4. 5F<</o>	FBCD<2> 3. 1E 5. 4B FBCD<3> 3. 1E 5. 4B	FBC_A<5> 3. 3G 5. 1A 5. 1C FBC_A<6> 3. 3G 5. 1A 5. 1C 5. 1E	11. 2B<> 12CH_SCL 11. 4C	PEX_RX4* 2. 3E PEX_RX5 2. 3E	REFCLK* 2. 2E ROMCS* 11. 3C
ase Signal Location([Zone][dir])	FBADQM<1> 3. 3A 4. 4C	FBCD<4> 3. 1E 5. 4B	5. 1G	I 2CH_SDA 11. 4C	PEX_RX5* 2. 3E	ROM_SCLK 11.3C
V8RUN 9. 1G	FBADOM<2> 3. 3A 4. 4D FBADOM<3> 3. 3A 4. 4D	FBCD<5> 3. 1E 5. 4B FBCD<6> 3. 1E 5. 4B	FBC_A<7> 3.3G 5.1A 5.1C 5.1E 5.1G	I FPABI OVDD 8. 2D I FPABPLLVDD 8. 1D	PEX_RX6 2. 3E PEX_RX6* 2. 3E	ROM_SI 11. 3C< 15. 3C 15. 4B> ROM_SO 11. 3C
/5RUN 9. 1G /3RUN 9. 1G	FBADOM<4> 3. 3A 4. 5B FBADOM<5> 3. 3A 4. 5C	FBCD<7> 3. 1E 5. 4B FBCD<8> 3. 1E 5. 4C	FBC_A<8> 3. 3G 5. 1A 5. 1C 5. 1E 5. 1G	I FPABRSET 8. 1D I FPABVPROBE 8. 1D	PEX_RX7 2. 3E PEX_RX7* 2. 3E	RUNPWROK 8. 4A< 9. 4A> 11. 2B< 13. 2B< 14. 4C<
VRUN 9.1G	FBADQM<6> 3. 3A 4.5D	FBCD<9> 3. 1E 5. 4C	FBC_A<9> 3. 3G 5. 1A 5. 1C 5. 1E	I FPATXC 8. 1H> 9. 4G<	PEX_RX8 2. 4E	RUNPWROK* 8. 4B
XTALOUT 7. 4D LK_VDD 11. 2C	FBADOM<7> 3. 3A 4. 5D FBADOSO 3. 3A<> 4. 4B 4. 4F<>	FBCD<10> 3. 1E 5. 4C FBCD<11> 3. 1E 5. 4C	5. 1G FBC_A<10> 3. 3G 5. 1A 5. 1C 5. 1E	I FPATXC*	PEX_RX8* 2. 4E PEX_RX9 2. 4E	RUNPWROK_I N 9. 4C SLI_CLKOUT 9. 3G<> 12. 2F<>
ACA_BLUE 7. 2F> 9. 3B<	FBADQSO* 3. 4A<> 4. 4B 4. 4F<>	FBCD<12> 3. 1E 5. 4C	5. 1G	I FPATXDO* 8. 1H> 9. 4G<	PEX_RX9* 2. 4E	SLI_D0 9. 3E
ACA_GREEN 7. 1F> 9. 3B< ACA_HSYNC 7. 1F> 9. 3B<	FBADQS1 3. 4A<> 4. 4C 4. 4F<> FBADQS1* 3. 4A<> 4. 4C 4. 4F<>	FBCD<13> 3. 1E 5. 4C FBCD<14> 3. 1E 5. 4C	FBC_A<11> 3.3G 5.1A 5.1C 5.1E 5.1G	I FPATXD1	PEX_RX10 2. 4E PEX_RX10* 2. 4E	9. 3F<> 12. 1F<> 15. 4B> SLI_D1 9. 3E
ACA_RED 7. 1F> 9. 3B< ACA_RSET 7. 1C	FBADOS2 3. 4A<> 4. 4D 4. 4F<> FBADOS2* 3. 4A<> 4. 4D 4. 4F<>	FBCD<15> 3. 1E 5. 4C FBCD<16> 3. 1E 5. 4D	FBC_A<12> 3. 3G 5. 2A 5. 2C 5. 2E 5. 2G	I FPATXD2	PEX_RX11 2. 4E PEX_RX11* 2. 4E	9. 3F<> 12. 1F<> 15. 4B> SLI_D2 9. 3E
ACA_VDD 7.1C	FBADQS3 3. 4A<> 4. 4D 4. 4F<>	FBCD<17> 3. 2E 5. 4D	FBC_BAO 3. 3H> 5. 2A< 5. 2C 5. 2E	I FPATXD3 8. 2H> 9. 4G<	PEX_RX12 2. 4E	9. 3F<> 12. 1F<> 15. 4B>
ACA_VREF 7. 1C 7. 4H ACA_VSYNC 7. 1F> 9. 3B<	FBADOS3* 3. 4A<> 4. 4D 4. 4F<> FBADOS4 3. 4A<> 4. 4F<> 4. 5B	FBCD<18> 3. 2E 5. 4D FBCD<19> 3. 2E 5. 4D	5. 2G 5. 4F< FBC_BA1 3. 3H> 5. 2A< 5. 2C 5. 2E	I FPATXD3*	PEX_RX12* 2. 4E PEX_RX13 2. 5E	SLI_D3 9. 3E 9. 3F<> 12. 1F<> 15. 4B>
ACB_BLUE 7. 3F> 9. 3B<	FBADQS4* 3. 4A<> 4. 4F<> 4. 5B	FBCD<20> 3. 2E 5. 4D	5. 2G 5. 4F<	I FPBTXC* 8. 2H> 9. 4G<	PEX_RX13* 2.5E	SLI_D4 9. 3E
ACB_GREEN 7. 2F> 9. 2B< ACB_RED 7. 2F> 9. 2B<	FBADQS5 3. 4A<> 4. 4F<> 4. 5C FBADQS5* 3. 4A<> 4. 4F<> 4. 5C	FBCD<21> 3. 2E 5. 4D FBCD<22> 3. 2E 5. 4D	FBC_BA2 3. 3H> 5. 2A< 5. 2C 5. 2E 5. 2G 5. 4F<	I FPBTXD4	PEX_RX14 2. 5E PEX_RX14* 2. 5E	9. 3F<> 12. 1F<> 15. 4B> SLI_D5 9. 3E
ACB_RSET 7.2C	FBADQS6 3. 4A<> 4. 4F<> 4. 5D	FBCD<23> 3. 2E 5. 4D	FBC_CAS* 3. 4H> 5. 1A< 5. 1C 5. 1E	I FPBTXD5 8. 2H> 9. 3G<	PEX_RX15 2. 5E	9. 3F<> 12. 1F<> 15. 4B>
ACB_VDD 7. 2C ACB_VREF 7. 2C 7. 4H	FBADQS6* 3. 4A<> 4. 4F<> 4. 5D FBADQS7 3. 4A<> 4. 4F<> 4. 5D	FBCD<24> 3. 2E 5. 4D FBCD<25> 3. 2E 5. 4D	5. 1G 5. 5F< FBC_CKE 3. 3H> 5. 2A 5. 2C 5. 2E	I FPBTXD5*	PEX_RX15* 2. 5E PEX_TSTCLK 2. 2E	SLI_D6 9. 3E 9. 3F<> 12. 1F<> 15. 4B>
ACC_VDD 7. 3C AC_REF_FB 14. 4G	FBADQS7* 3. 4A<> 4. 4F<> 4. 5D FBA_A13 3. 4C	FBCD<26> 3. 2E 5. 4D FBCD<27> 3. 2E 5. 4D	5. 2G 5. 3F< 5. 4F< FBC_CLKO 3. 4H> 5. 2A 5. 2C 5. 3A<	I FPBTXD6*	PEX_TSTCLK* 2. 2E PEX_TX0 2. 2E	SLI_D7 9. 3E 9. 3F<> 12. 1F<> 15. 4B>
AC_VREF 7. 4G< 14. 4H>	FBA_A<0> 3. 3C 4. 1A 4. 1C 4. 1E	FBCD<28> 3. 2E 5. 4D	5. 3F<	I FPBTXD7* 8. 2H> 9. 4G<	PEX_TXO* 2. 2E	SLI_D8 9. 3E
/I B_EN* 8. 4B /I _A_HPD 9. 2B> 10. 3H<	4. 1G FBA_A<12 0> 3. 3D> 4. 1A< 4. 4F<	FBCD<29> 3. 2E 5. 4D FBCD<30> 3. 2E 5. 4D	FBC_CLKO* 3. 4H> 5. 2A 5. 2C 5. 3B< 5. 4F<	I FPCDBRSET 8. 3D I FPCDPLLVDD 8. 3D	PEX_TXO_C 2. 2B PEX_TXO_C* 2. 2B	9. 3F<> 12. 1F<> 15. 4B> SLI_D9 9. 3E
/I_B_EN* 8. 4B	FBA_A<1> 3. 3C 4. 1A 4. 1C 4. 1E	FBCD<31> 3. 2E 5. 4D	FBC_CLKO_TERM 5. 3B	I FPCDVPROBE 8. 3D	PEX_TX1 2. 2E	9. 3F<> 12. 1F<> 15. 4B>
I_B_HPD 9. 2B> 10. 3H< AD<0> 3. 1A 4. 4B	4. 1G FBA_A<2> 3. 3C 4. 1A 4. 1C	FBCD<32> 3. 2E 5. 5B FBCD<33> 3. 2E 5. 5B	FBC_CLK1 3. 4H> 5. 2E 5. 2G 5. 3C< 5. 4F<		PEX_TX1* 2. 2E PEX_TX1_C 2. 2B	SLI_D10 9. 3E 9. 3F<> 12. 1F<> 15. 4B>
3AD<630> 3.1A<> 4.4A<> 4.5F<>	FBA_A<3> 3. 3C 4. 1A 4. 1C	FBCD<34> 3. 2E 5. 5B	FBC_CLK1* 3. 4H> 5. 2E 5. 2G 5. 3E<	1 FPCTXD0 8. 3H> 9. 2G<	PEX_TX1_C* 2. 2B	SLI_D11 9. 3E
AD<1> 3. 1A 4. 4B AD<2> 3. 1A 4. 4B	FBA_A<4> 3. 3C 4. 1A 4. 1C FBA_A<5> 3. 3C 4. 1A 4. 1C	FBCD<35> 3. 2E 5. 5B FBCD<36> 3. 2E 5. 5B	5. 4F< FBC_CLK1_TERM 5. 3D		PEX_TX2 2. 2E PEX_TX2* 2. 2E	9. 3F<> 12. 1F<> 15. 4B> SLI_D12 9. 3E
3.1A 4.4B	FBA_A<6> 3. 3C 4. 1A 4. 1C 4. 1E	FBCD<37> 3. 2E 5. 5B	FBC_CSO* 3. 3H> 5. 1A< 5. 1C 5. 1E	I FPCTXD1* 8. 3H> 9. 2G<	PEX_TX2_C 2. 2B	9. 3F<> 12. 1F<> 15. 4B>
AD<4> 3. 1A 4. 4B AD<5> 3. 1A 4. 4B	4. 1G FBA_A<7> 3. 3C 4. 1A 4. 1C 4. 1E	FBCD<38> 3. 2E 5. 5B FBCD<39> 3. 2E 5. 5B	5. 1G 5. 5F< FBC_CS1* 5. 5F<	I FPCTXD2	PEX_TX2_C* 2. 2B PEX_TX3 2. 3E	SLI_D13 9. 3E 9. 3F<> 12. 1F<> 15. 4B>
BAD<6> 3. 1A 4. 4B	4. 1G	FBCD<40> 3. 2E 5. 5C	FBC_ODT 3. 5D> 5. 2A< 5. 2C 5. 2E	I FPC_I OVDD 8. 4D	PEX_TX3* 2. 3E	SLI_D14 9. 3E
AD<7> 3. 1A 4. 4B AD<8> 3. 1A 4. 4C	FBA_A<8> 3. 3C 4. 1A 4. 1C 4. 1E 4. 1G	FBCD<41> 3. 2E 5. 5C FBCD<42> 3. 2E 5. 5C	5. 2G 5. 5F< FBC_ODT_GPU 3. 1G> 3. 4G 3. 5C	I FPDTXC	PEX_TX3_C 2. 3B PEX_TX3_C* 2. 3B	9. 3F<> 12. 1F<> 15. 4B> SLI_DE 9. 3G<> 12. 2F<>
3AD<9> 3.1A 4.4C	FBA_A<9> 3. 3C 4. 2A 4. 2C 4. 2E	FBCD<43> 3. 2E 5. 5C	FBC_PLLAVDD 3. 4G	I FPDTXD3 8. 4H> 9. 2G<	PEX_TX4 2. 3E	SLI_REFCLK 9. 3G<> 12. 4F<>
AD<10> 3. 1A 4. 4C AD<11> 3. 1A 4. 4C	4. 2G FBA_A<10> 3. 3C 4. 2A 4. 2C 4. 2E	FBCD<45> 3. 2E 5. 5C	5. 1G 5. 5F<	I FPDTXD3*	PEX_TX4* 2. 3E PEX_TX4_C 2. 3B	SLI_SWAP_OUT
AD<12> 3.1A 4.4C AD<13> 3.1A 4.4C	4. 2G FBA_A<11> 3. 3C 4. 2A 4. 2C 4. 2E	FBCD<46> 3. 2E 5. 5C FBCD<47> 3. 3E 5. 5C	FBC_RESET 3. 16> 3. 36 3. 5C FBC_VREF1 5. 2B 5. 3F<	I FPDTXD4*	PEX_TX4_C* 2. 3B PEX_TX5 2. 3E	SMB_CLK_GPU
BAD<14> 3. 1A 4. 4C	4. 2G	FBCD<48> 3. 3E 5. 5D	FBC_VREF2 5. 2F 5. 3F<	I FPDTXD5* 8. 4H> 9. 2G<	PEX_TX5* 2. 3E	SMB_DATA_GPU 10. 3D
BAD<15> 3. 1A 4. 4C BAD<16> 3. 1A 4. 4D	FBA_A<12> 3. 3C 4. 2A 4. 2C 4. 2E 4. 2G	FBCD<49> 3. 3E 5. 5D FBCD<50> 3. 3E 5. 5D	FBC_VREF3 5. 2D 5. 3F< FBC_VREF4 5. 2H 5. 3F<		PEX_TX5_C 2. 3B PEX_TX5_C* 2. 3B	SNN_A2_M1 4. 2A SNN_A2_M2 4. 2C
BAD<17> 3. 2A 4. 4D	FBA_BAO 3. 3D> 4. 2A< 4. 2C 4. 2E	FBCD<51> 3. 3E 5. 5D	FBC_WE* 3. 3H> 5. 1A< 5. 1C 5. 1E	JTAG_TDI 10. 3B	PEX_TX6 2. 3E	SNN_A2_M3 4. 2E
AD<18> 3.2A 4.4D AD<19> 3.2A 4.4D	4. 2G 4. 4F< FBA_BA1 3. 3D> 4. 2A< 4. 2C 4. 2E	FBCD<52> 3. 3E 5. 5D FBCD<53> 3. 3E 5. 5D	5. 1G 5. 5F< FBD_A<2> 3. 3G 5. 1E 5. 1G	JTAG_TD0 10. 3B JTAG_TMS 10. 3B	PEX_TX6* 2. 3E PEX_TX6_C 2. 3B	SNN_A2_M4 4.2G SNN_A2_M5 5.2A
BAD<20> 3. 2A 4. 4D	4. 2G 4. 4F<	FBCD<54> 3. 3E 5. 5D	FBD_A<5 2> 3. 3H> 5. 1A< 5. 4F<	JTAG_TRST 10. 3B	PEX_TX6_C* 2. 3B	SNN_A2_M6 5. 2C
AD<21> 3. 2A 4. 4D AD<22> 3. 2A 4. 4D	FBA_BA2 3. 3D> 4. 2A< 4. 2C 4. 2E 4. 2G 4. 4F<	FBCD<55> 3. 3E 5. 5D FBCD<56> 3. 3E 5. 5D	FBD_A<3> 3.3G 5.1E 5.1G FBD_A<4> 3.3G 5.1E 5.1G	LVDS_I OVDD 8. 2B MI OACAL_PD_VDDQ 12. 2C	PEX_TX7 2. 3E PEX_TX7* 2. 3E	SNN_A2_M7
AD<23> 3. 2A 4. 4D	FBA_CAS* 3. 4D> 4. 1A< 4. 1C 4. 1E	FBCD<57> 3. 3E 5. 5D	FBD_A<5> 3. 3G 5. 1E 5. 1G	MI OACAL_PU_GND 12. 2C	PEX_TX7_C 2.3B	SNN_BUFRST* 11.4C
BAD<24> 3. 2A 4. 4D BAD<25> 3. 2A 4. 4D	4. 1G 4. 5F< FBA_CKE 3. 3D> 4. 2A 4. 2C 4. 2E	FBCD<58> 3. 3E 5. 5D FBCD<59> 3. 3E 5. 5D	FBVDDQ 14. 1G FB_B00T 14. 2C	MI OACLKOUTR* 12. 2E MI OA_VDDQ 12. 1C	PEX_TX7_C* 2. 3B PEX_TX8 2. 4E	SNN_CLAMP_F6
AD<26> 3. 2A 4. 4D	4. 2G 4. 3F< 4. 4F<	FBCD<60> 3. 3E 5. 5D	FB_B00TC 14. 2D	MI OA_VREF 12. 2C	PEX_TX8* 2. 4E	SNN_DACC_BLUE 7. 3D
AD<27> 3. 2A 4. 4D AD<28> 3. 2A 4. 4D	FBA_CLKO 3. 4D> 4. 2A 4. 2C 4. 3A< 4. 4F<	FBCD<61> 3. 3E 5. 5D FBCD<62> 3. 3E 5. 5D	FB_COMP 14. 3B FB_COMP1 14. 3C	MI OB_CTL3 12. 4F< 15. 2C 15. 4B> M_GPI O8_SLOWDOWN* 10. 2C	PEX_TX8_C 2. 4B PEX_TX8_C* 2. 4B	SNN_DACC_GREEN 7. 3D SNN_DACC_HSYNC 7. 3D
AD<29> 3. 2A 4. 4D	FBA_CLKO* 3. 4D> 4. 2A 4. 2C 4. 3C<	FBCD<63> 3. 3E 5. 5D	FB_DH 14. 2C	M_THERM_ALERT* 10.2C	PEX_TX9 2. 4E	SNN_DACC_RED 7. 3D
AD<30> 3. 2A 4. 4D AD<31> 3. 2A 4. 4D	4. 4F< FBA_CLKO_TERM 4. 3B	FBCDOM<0> 3. 3E 5. 4B FBCDOM<7 0> 3. 3E> 5. 4A< 5. 5F<	FB_DL 14. 2C 14. 3D	NVCTLO_R 13. 4D NVCTL1_R 13. 4D	PEX_TX9* 2. 4E PEX_TX9_C 2. 4B	SNN_DACC_RSET
AD<32> 3. 2A 4. 5B AD<33> 3. 2A 4. 5B	FBA_CLK1 3. 4D> 4. 2E 4. 2G 4. 3C< 4. 4F<	FBCDOM<1> 3. 3E 5. 4C FBCDOM<2> 3. 3E 5. 4D	FB_FSET 14. 2B FB_I SEN 14. 2C	NVVDD 13. 1G NVVDDCTLO 13. 4D	PEX_TX9_C* 2. 4B PEX_TX10 2. 4E	SNN_DACC_VSYNC
AD<34> 3. 2A 4. 5B	FBA_CLK1* 3. 4D> 4. 2E 4. 2G 4. 3E<	FBCDQM<3> 3. 3E 5. 4D	FB_PHASE 14. 2C	NVVDDCTL1 13.4C	PEX_TX10* 2. 4E	SNN_E2_M2 4. 2C
.D<35> 3. 2A 4. 5B .D<36> 3. 2A 4. 5B	4. 4F< FBA_CLK1_TERM 4. 3D	FBCDOM<4> 3. 3E 5. 5B FBCDOM<5> 3. 3E 5. 5C	FB_PWRGOOD 8. 2A< 14. 2A> FB_SNUBBER 14. 2E	NVVDD_SENSE 2. 3G> 13. 3G< NVVDD_SENSE_FB 13. 3F	PEX_TX10_C 2. 4B PEX_TX10_C* 2. 4B	SNN_E2_M3
D<37> 3. 2A 4. 5B	FBA_CSO* 3. 3D> 4. 1A< 4. 1C 4. 1E	FBCDOM<6> 3. 3E 5. 5D	FB_VCC 14. 2B	NV_B00T 13. 2C	PEX_TX11 2. 4E	SNN_E2_M5 5. 2A
AD<38> 3. 2A 4. 5B AD<39> 3. 2A 4. 5B	4. 1G 4. 5F< FBA_CS1* 4. 5F<	FBCDOM<7> 3. 3E 5. 5D FBCDOSO 3. 3E<> 5. 4B 5. 4F<>	FB_VREF1 3. 5A FB_VREF2 3. 5E	NV_B00TC 13. 2D NV_C0MP 13. 2C	PEX_TX11* 2. 4E PEX_TX11_C 2. 4B	SNN_E2_M6 5. 2C SNN_E2_M7 5. 2E
D<40> 3. 2A 4. 5C	FBA_ODT 3. 5D> 4. 2A< 4. 2C 4. 2E	FBCDQSO* 3. 4E<> 5. 4B 5. 4F<>	GPI 00_DVI _A_HPD	NV_COMP1 13.3C	PEX_TX11_C* 2.4B	SNN_E2_M8 5. 2G
ND<41> 3. 2A 4. 5C ND<42> 3. 2A 4. 5C	4. 2G 4. 5F< FBA_ODT_GPU 3. 1G> 3. 4C 3. 5C	FBCDQS1 3. 4E<> 5. 4C 5. 4F<> FBCDQS1* 3. 4E<> 5. 4C 5. 4F<>	GPI 01_DVI _B_HPD	NV_DH 13. 2C NV_DL 13. 2C	PEX_TX12 2. 4E PEX_TX12* 2. 4E	SNN_FBA_CMD27 3. 4C SNN_FBA_CMD28 3. 4C
AD<43> 3. 2A 4. 5C	FBA_PLLAVDD_GPU 3. 4C	FBCDQS2 3. 4E<> 5. 4D 5. 4F<>	GPI 03_PPEN 9. 3B< 10. 3F>	NV_FB 13.3D	PEX_TX12_C 2.4B	SNN_FBA_NC1_D31 3.5C
D<44> 3. 2A 4. 5C D<45> 3. 2A 4. 5C	FBA_RAS* 3. 3D> 4. 1A< 4. 1C 4. 1E 4. 1G 4. 4F<	FBCDQS2* 3. 4E<> 5. 4D 5. 4F<> FBCDQS3 3. 4E<> 5. 4D 5. 4F<>	GPI 03_PPEN_GPU 10. 3D GPI 04_BLEN 9. 3B< 10. 3F>	NV_FSET 13. 2B NV_I SEN 13. 2C	PEX_TX12_C* 2. 4B PEX_TX13 2. 5E	SNN_FBA_NC1_D32
D<46> 3. 2A 4. 5C	FBA_RESET 3. 1G> 3. 3C 3. 5C	FBCDQS3* 3. 4E<> 5. 4D 5. 4F<>	GPI 04_BLEN_GPU 10. 3D	NV_PHASE 13. 2C	PEX_TX13* 2.5E	SNN_FBC_CMD28 3.4G
D<47> 3. 3A 4. 5C D<48> 3. 3A 4. 5D	FBA_VREF1	FBCDQS4 3. 4E<> 5. 4F<> 5. 5B FBCDQS4* 3. 4E<> 5. 4F<> 5. 5B	GPI 05_NVVDDCTL0 10. 3F> 13. 4B< GPI 06_NVVDDCTL1 10. 3F> 13. 4B<	NV_PWRGOOD 10. 2F< 13. 2B> 14. 2A< NV_SNUBBER 13. 2F	PEX_TX13_C 2.5B PEX_TX13_C* 2.5B	SNN_FBC_PLLVDD 3. 4G SNN_FBVTT_AA23 3. 1G
D<49> 3. 3A 4. 5D D<50> 3. 3A 4. 5D	FBA_VREF3	FBCDOS5 3. 4E<> 5. 4F<> 5. 5C FBCDOS5* 3. 4E<> 5. 4F<> 5. 5C	GPI 08_THERM_ALERT* 10. 3D GPI 0_AC_BATT* 9. 4B> 10. 3F<	NV_VCC 13. 2B PCI_DEVI D3 12. 4F< 15. 2C 15. 4B>	PEX_TX14 2. 5E PEX_TX14* 2. 5E	SNN_FBVTT_AB23 3.1G SNN_FBVTT_H16 3.1G
D<51> 3. 3A 4. 5D	FBA_WE* 3. 3D> 4. 1A< 4. 1C 4. 1E	FBCDQS6 3. 4E<> 5. 4F<> 5. 5D	GPI 0_SLI _SYNC 9. 3H<> 10. 3F<>	PEX1V2 14. 1G	PEX_TX14_C 2.5B	SNN_FBVTT_H17 3.1G
.D<52> 3. 3A 4. 5D .D<53> 3. 3A 4. 5D	4. 1G 4. 5F< FBB_A<2> 3. 3C 4. 1E 4. 1G	FBCDQS6* 3. 4E<> 5. 4F<> 5. 5D FBCDQS7 3. 4E<> 5. 4F<> 5. 5D	12CA_SCL	PEX1V2_FB 14. 4D PEX_PLLDVDD 2. 4F	PEX_TX14_C* 2.5B PEX_TX15 2.5E	SNN_FBVTT_J9 3.1G SNN_FBVTT_J10 3.1G
D<54> 3. 3A 4. 5D	FBB_A<5 2> 3. 3D> 4. 1A< 4. 4F<	FBCDQS7* 3. 4E<> 5. 4F<> 5. 5D	I 2CA_SDA 7. 1D	PEX_RST 2. 1D	PEX_TX15* 2.5E	SNN_FBVTT_J23 3.1G
AD<55> 3. 3A 4. 5D AD<56> 3. 3A 4. 5D	FBB_A<3> 3. 3C 4. 1E 4. 1G FBB_A<4> 3. 3C 4. 1E 4. 1G	FBC_A13 3. 4G FBC_A<0> 3. 3G 5. 1A 5. 1C 5. 1E	I 2CA_SDA_R	PEX_RX0 2. 2E PEX_RX0* 2. 2E	PEX_TX15_C 2.5B PEX_TX15_C* 2.5B	SNN_FBVTT_J24 3.1G SNN_FBVTT_K9 3.1G
AD<57> 3. 3A 4. 5D	FBB_A<5> 3. 3C 4. 1E 4. 1G	5. 1G	I 2CB_SCL_R 7. 3G> 9. 2B<	PEX_RX1 2. 2E	PLLVDD 7. 4C	SNN_FBVTT_K11 3.1G
AD<58> 3. 3A 4. 5D	FBCAL_PD 3.4G	FBC_A<120> 3.3H> 5.1A< 5.4F<	12CB_SDA 7. 3D	PEX_RX1* 2. 2E	PWR_SRC 9. 1G	SNN_FBVTT_K12 3.1G
						NVI DI A CORPORATI ON 2701 SAN TOMAS EXPRESSWAY
				28bi t GDDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_	DUT + VGA, MXM-II, HDCP.	SANTA CLARA, CA 95050, USA
VIDIA DESIGN SPECIFICATIONS REFERENCE	SPECIFICATIONS, REFERENCE BOARDS, FILES DRAWINGS DI	AGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (PAGE DETAIL <pre><edit here="" insert="" pag<="" pre="" to=""> TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROPERTY.</edit></pre>			NV_PN 600-10407-0001-000 A
	ATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIC	IA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY				ID p407_a00 PAGE 16 0F 18
D. WADDANTIES INCLUDING THOUT	TION THE WARDANTIES OF RESION OF NOW MEDIAGETTER TO	IEDOLIANTADILLITY OD ELTNEGG EGD A DARTIGUI AR RURETTE -	R ARISING FROM A COURSE OF DEALING, TRADE USAGE, T	DADE DRACTICE OF INDUCTOV CTANDARDS		NAME myan DATE 23-0CT-2006

SNN_FBVTT_K21 3. 1G 3. 1G 7. 4D 7. 5G> SNN_FBVTT_K22 XTAL OUT SNN_FBVTT_K24 SNN_FBVTT_L23 3. 1G 3. 1G SNN_FBVTT_M23 SNN FBVTT T25 3. 1G 3. 2G SNN_FBVTT_U25 12. 4E SNN_G3_RFU1 SNN_G3_RFU2 12. 4E SNN_G3_RFU3 12. 4E SNN_G3_RFU4 12.4F SNN G3 REU5 SNN_G3_RFU6 SNN G3 RFU7 12. 4E SNN_G3_RFU8 SNN G3 RFU9 11. 4A SNN_G3_RFU10 SNN_G3_RFU11 11. 4A SNN_G3_RFU12 SNN_G3_RFU13 11. 4A SNN_G3_RFU14 SNN_G3_RFU15 11.4A 11. 4A 2. 3F SNN_G3_RFU16 SNN GND SENSE SNN_GPI 07 10. 3D SNN_GPI 09 SNN_GPI 010 10. 3D SNN_GPI 013 SNN_GPI 014 10. 3D SNN_GPU_AG12 SNN_GPU_AH13 2. 1D 2. 2D SNN HDCP ROM 11. 4D SNN_MI OA_M5 SNN_MI OBCAL_PD_VDD 12. 3C SNN_MI OBCAL_PU_GND 12. 3C SNN_MI OBD<2> SNN_MI OBD<3> 12. 3E SNN_MI OBD<4> SNN MI OBD<5> 12. 3E SNN_MI OBD<6> SNN_MLOBD<7> 12.3F SNN_MI OB_CLKOUT SNN_MI OB_CLKOUT* 12. 4E SNN_MI OB_DE SNN_MI OB_HSYNC 12. 4E SNN_MI OB_VREF 12. 4E SNN MI OB VSYNC SNN_MSTRAPSELO SNN_MSTRAPSEL1 11. 3A SNN_MSTRAPSEL2 SNN_MSTRAPSEL3 11. 3A SNN R3 M1 4. 2A SNN_R3_M2 4. 2C 4. 2E 4. 2G 5. 2A 5. 2C 5. 2E 5. 2G 4. 2A 4. 2C 4. 2E SNN_R3_M3 SNN_R3_M4 SNN R3 M5 SNN_R3_M6 SNN R3 M7 SNN_R3_M8 SNN R7 M1 SNN_R7_M2 SNN R7 M3 4. 2G 5. 2A 5. 2C 5. 2E SNN_R7_M4 SNN_R7_M5 SNN_R7_M6 SNN R7 M7 5. 2G 4. 2A 4. 2C 4. 2E 4. 2G SNN_R7_M8 SNN_R8_M1 SNN_R8_M2 SNN_R8_M3 SNN_R8_M4 5. 2A 5. 2C 5. 2E SNN_R8_M5 SNN_R8_M6 SNN_R8_M7 SNN_R8_M8 5. 2G 12. 3E SNN ROM TYPE O SNN_STEREO SNN_STRAP 11. 3A SNN_THERMAL 9.1G> 9.4C SPDLF SPDI F_I N SSFOUT 7. 4C< 7. 5G< 11. 2E> SS_OUT SS_REF 11. 2C 11. 4C TESTMCLK TESTMODE 11. 4C THERM* 10. 3B THERM_ALERT* THERM SCL 10. 2B THERM_SDA THERM VDD 10. 2C TMDSD_I OVDD 8. 4C 8. 4B TMDS_I OVDD NVIDIA CORPORATION 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA 600-10407-0001-000 A NV_PN ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS PAGE 17 OF 18 DATE 23-0CT-2006

2 3 3	
н	2A 95050, USA 2D - 10407 - 0001 - 000 A 2 - 200 PAGE 18 0F 18
	2701 SAN TON SANTA CLARA, NV_PN (
F	MAY S ALL
R560	HE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIN
R34 [5.2F] R35 [5.2F] R36 [5.3B] R37 [7.4H] R38 [14.3E] R40 [4.3E] R41 [4.2E] R42 [4.3D] R43 [14.3F] R44 [13.2F] R45 [13.2B] R46 [14.2D] R47 [4.3A] R48 [4.2F] R49 [4.3F] R50 [9.3G] R51 [9.3G] R51 [9.3G] R52 [9.3G] R53 [9.3G] R53 [9.3G] R54 [10.2B] R55 [5.3D] R56 [15.2D] R57 [8.4B] R58 [8.4B] R59 [10.2A] R60 [10.2B] R61 [10.2B] R62 [12.2C] R63 [12.2C] R64 [12.2C] R65 [12.2C] R65 [12.2C] R66 [7.4H] R67 [10.2A] R68 [14.4G] R70 [15.2C] R71 [3.5D] R72 [10.2B] R73 [14.4G] R70 [15.2C] R73 [3.5D] R50 [13.2B] R50 [13.3C] R51 [13.4C] R52 [13.4C] R52 [13.4C] R53 [13.4C] R53 [13.4C] R53 [13.4C] R54 [17.2E] R55 [17.0B] R55	PAGE DETAIL