<Variant Name>

Title PCI-E RV380/370 256M pterm TSOP V-VV-DI	**Schematic No.** 105-A334xx-10	**Date:** **Saturday, July 31, 2004**

REVISION HISTORY

Rev 7

Sch Rev		Date	REVISION DESCRIPTION
0	00A	2003-11-24	PRELIMINARY BASED ON 105-A297xx-00A 03-11-24 - (pg 02) Swap DVI DDC clock and data lines
1	00B	2003-12-29	- (pg 07) Add R1043 for power dissipation - (Layout) Move C284, blocking Grantsdale PCIE connector latch
2	00C	2004-03-09	- (Layout) Move fan connector to shorten fan power wire - (Layout) Correct C151 overlap - (pg02, 10) Fix pull-up +VDD_DVO to +VDDR4 - (pg04) Remove CP2, 3, 4, 5, 6 and 8 for dual footprint manufacturing issues (Capacitor packs sharing with 402 footprints) - (pg05) Remove dual-package FET for VDDC - (pg06) Remove C986, C987, C988, C989, C990, C991, C992 and C993) - (pg06) Change R297 to 1206 footprint - (pg07) Add MC917 as multi-footprint for C917, remove L3 (redundant option) - (pg13, 15) +5V supply with current limiting for VESA DDC spec, remove F1, B21 - (Layout/EMI) Connect L60, L61, L62, L80, L81, L82, C502, C504, C506, R513 and R514 to Digital Gnd instead of Chassis Gnd
3	00D	2004-04-01	- (pg04) Delete redundant dual footprint cap arrays (CP9, CP10 and CP11) - (pg05) Add MR357 and MR269 for power sequencing and delete redundant power sequence circuit (R153, R393~R398, Q27~Q30) - (pg05, layout) Improve RC snapper circuits (R15 and C156) layout on PWM - (pg05, layout) Correct overlapping component MU42 and D2 - (pg07) Delete redundant dual footprint caps (MC308 and MC160), delete redundant power sequencing (VDDC_GODD, VDDC_GOOD2 and VDDC_GOOD_PU, see pg05), change MREG37 reference to 1.8V - (pg07) Delete redundant regulators (REG8, U82, Q35, Q36, Q37, MQ37, R814~R816, R116~R119, R121~R123, R125~131, MR128, C14, C15 and C308) - (pg12) Correct some unused straps pull-up to +VDDR4 (R227, R229 and R231) - (pg13, layout) Move JU2 to the left to allow 2 more resistors for Chassis Digital Ground Short (R989 and R990) - (pg14) Add optional TVO filter MC502, MC504 and MC506 to chassis ground, add MR514 to place it below MiniDIN connector - (pg15) Change J2 to fully-shielded DVI connector - (layout) Improve thermal connection to MREG37 - (layout) Ground fill between TMDS pairs
4	00E	2004-04-08	- (pg13) Delete chassis gnd to digital ground resistors, change VGA and Slim-VGA connector chassis gnd to digital gnd - (pg14) Change VO filter, VO and VIVO connector to digital ground only - (pg15) Change DVI connector to digital gnd only - (pg16) Change VINGND of RT to digital gnd thru bead - (pg18) Change mounting hole to digital gnd, remove MT2 - (layout) Remove ground fill between TMDS pairs - (layout) Cut back +3.3V_BUS and +PCIE_VDDR power plans on layer 3 - (pg14) Remove R514, R513 and MR513
5	00F	2004-04-14	-00F revision was created based on customer's request to avoid confusion - (pg15) Add R926, R927, R928 and R929 to meet 70% derating spec of the power dissipation of resistors
6	00	2004-04-28	- Release to 00
7	10	2004-07-07	- (pg1) Add common mode resistors - (pg4) Change C62 to 603 footprint

PCI-EXPRESS EDGE CONNECTOR

+12V_BUS +3.3V_BUS +3.3V_BUS

USE 47uF TANTALUM CAPACITOR OR HIGHER

C5 100uF_16V DNI
C8 100uF_16V >=63V
C2 47uF_16V >=63V DNI

NOTE: THIS IS A DRAWING. THESE GROUNDS MUST BE MANUALLY CONNECTED TO THE GROUND PLANE

GND_MPVSS GND_TPVSS GND_A2VSSN GND_AVSSQ GND_RSET
GND_AVSSN GND_PVSS GND_TXVSSR GND_A2VSSQ GND_R2SET

MPCIE1

+5V

C972 100nF

PRESENCE

0R R1244

JTAG_TCK RP194A 8 1 0R DNI A_VSYNC_DAC1 (2,13)
JTAG_TDI RP194B 7 2 0R DNI CRT1DDCDATA (2,13)
JTAG_TDO RP194C 6 3 0R SCL (2,17)
JTAG_TMS RP194D 5 4 0R DNI CRT1DDCCLK (2,13)

(2,13) A_HSYNC_DAC1 R1008 0R 402 DNI JTAG_TRST#

U2 TC7SZ08FU

PERST# PERST#_buf (2,16)

R3 100R
R4 180R 402
R64 402 0R

SYMBOL LEGEND

DNI   DO NOT INSTALL
ACTIVE LOW
       DIGITAL GROUND
       ANALOG GROUND

ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title: PCI-E RV380/370 256M pterm TSOP V-VV-DI
Size C Document Number 105-A334xx-10 Rev 7
Date: Saturday, July 31, 2004 Sheet 1 of 19

U1A
Part 1 of 6

PCI Express

DVO / EXT TMDS / GPIO

DAC2   TMDS   DAC1   THERM   CLK

RV370GL

+VDDR4

DVOMODE   R22 10K 402
R23 10K 402

Pull-up to 1.8V

12bit-DVO mode for SDR
Ext. TMDS 1.8V DVO I/O

GPIO[6..0]   (12)
GPIO[13..8]   (12)
Mem_Strap1 (12)
Mem_Strap0 (12)

VID/DVO[7..0]   (16)

SVHS/YPrPbb (14)
LCDDATA16 (12)
LCDDATA17 (12)
DEMUX_SEL (14)
VHAD0 (12,16)
VHAD1 (16)
VPHCTL (16)
CLK_VIPCLK (16)

CLK_VID/DVO   (16)

+3.3V_BUS
R43 10K 402

VREFG

+3.3V_BUS

R35 1K 402
C16 100nF 402   R34 1K 402

Both resistors and
capacitor close to ASIC

P1 PLUG
ALT

+VDDR4
R584 10K 402
R585 10K ALT 402

JU2
Header_3_Pin_1X3

SW1A
DIP_SWX2

TMDS_TX0N (15)
TMDS_TX0P (15)
TMDS_TX1N (15)
TMDS_TX1P (15)
TMDS_TX2N (15)
TMDS_TX2P (15)
TMDS_TXCN (15)
TMDS_TXCP (15)

DVIDDCCLK (13)
DVIDDCDATA(13)
HPD (15)

A_R_DAC1 (13)
A_G_DAC1 (13)
A_B_DAC1 (13)

A_HSYNC_DAC1
A_HSYNC_DAC1 (1,13)
A_VSYNC_DAC1 (1,13)

R39 499R 402
GND_RSET   TP7

CRT1DDCDATA (1,13)
CRT1DDCCLK (1,13)

+3.3V_BUS
R65 4.7K 402

CMPT3904
Q43

ThermINT (17)

PCIE_REFCLKP
PCIE_REFCLKN

+PCIE_VDDR
R1009 150R 402
R1010 100R 402
R1011 10K 402
R1089 10K 402

PERST#_buf (1,16)

GND_R2SET   R40 715R 402
TP6

+3.3V_BUS

R45 4.7K 402   R46 4.7K 402

SCL (1,17)
SDA (17)

IT IS RECOMMENDED TO ALLOW SERIES RESISTOR
FOOT PRINTS ON THE INDICATED AGP CONTROL SIGNALS
TO ADDRESS ANY LAYOUT NOISE RELATED
SIGNAL DAMPING REQUIREMENTS

MEMORY CHANNEL A

MEMORY CHANNEL B

U1B — Part 2 of 6 — RV370GL — MEMORY INTERFACE A

U1C — Part 3 of 6 — RV370GL — MEMORY INTERFACE B

(8) QSA[7..0]
(8) DQMA#[7..0]
(8,10) MAA[14..0]
(8) MDA[63..0]

(9) QSB[7..0]
(9) DQMB#[7..0]
(9,11) MAB[14..0]
(9) MDB[63..0]

RASA# (8,10)
CASA# (8,10)
WEA# (8,10)
CSA#0 (8,10)
CKEA (8,10)
CLKA0 (8,10)
CLKA#0 (8,10)
CLKA1 (8,10)
CLKA#1 (8,10)

RASB# (9,11)
CASB# (9,11)
WEB# (9,11)
CSB#0 (9,11)
CKEB (9,11)
CLKB0 (9,11)
CLKB#0 (9,11)
CLKB1 (9,11)
CLKB#1 (9,11)
ROMCS# (12)

+MVDDQ
R56 100R 402
R57 100R 402
C153 100nF 402
+MVDDQ
R58 100R 402
C154 100nF 402
R59 100R 402

R51 4.7K 402
R52 4.7K 402
R53 4.7K 402
R54 4.7K 402
R55 47R 402
+VDDC_CT

PLACE C351/152 VERY CLOSE TO ASIC
R56/57/58/59 CLOSE TO ASIC AS WELL

*LAYOUT NOTE: SOME OF THE RESISTORS R51-54 MAY BE
REMOVED IF SPACE IS AN ISSUE, ASK BEFORE REMOVING*

VDDR1	MEMVMODE_0	MEMVMODE_1
1.8V	GND	+VDDC_CT
2.5V	+VDDC_CT	GND
2.8V	+VDDC_CT	+VDDC_CT

ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title: PCI-E RV380/370 256M pterm TSOP V-VV-DI
Size: C
Document Number: 105-A334xx-10
Rev: 7
Date: Saturday, July 31, 2004
Sheet 3 of 19

This page is a circuit schematic diagram and is essentially a full-page technical drawing.

PCI-E RV380/370 256M pterm TSOP V-VV-DI

ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title: PCI-E RV380/370 256M pterm TSOP V-VV-DI
Size: C
Document Number: 105-A334xx-10
Rev: 7
Date: Saturday, July 31, 2004
Sheet 4 of 19

Key labels visible on the schematic:

U1D — RV370GL — Part 4 of 6 — I/O POWER
U1F — RV370GL — Part 6 of 6 — CENTER ARRAY
U1E — RV370GL — Part 5 of 6 — CORE GND

AVDD/A2VDDQ (1st & 2nd DAC Band Gap) - 200mA

ADD ASIC DECOUPLING FOR ALL POWER AS REQUIRED
PLACED CLOSE TO THE POWER/GND PINS
WITH AS MANY AS POSSIBLE PLACED UNDER THE ASIC

Regulator for VDDC (ASIC Core)
Vout = 1.2V ~ 1.3V

ALT. 1: MAXIM REGULATOR

ALT. 1: Separate MOSFETs

High current path

*** Indicate number of power via required for the connection

Part	NOTES
MAX1954	Do not install Cc1, Rc1
ISL6522	Install Cc1, Rc1

Part	Vout	R1	R2
MAX1954 ISL6522	1.2V	1.00K 1% ATI P/N 3240100100	2.00K 1% ATI P/N 3240200100
0.8V Ref	1.25V	1.00K 1% ATI P/N 3240100100	1.78K 1% ATI P/N 3240178100
0.8V Ref	1.3V	1.00K 1% ATI P/N 3240100100	1.6K 1% ATI P/N 3240162100

+5V +12V_BUS
R315 0R   MR315 0R
C151 150nF
D1 RB501V-40
+VDDC_B
R314 510K
+VDDC_S
C148 470pF 402
C149 27pF
U41
HSD
1 HSD DH 8
2 COMP DL 6
3 FB IN 5
   GND 4
9 LX
10 BST PGND 7
MAX1954EUB
C147 100nF 603 X7R 5%
+PW_VDDC_HGD
+PW_VDDC_LGD
VDDC_FB

ALT. 2: INTERSIL REGULATOR

MR357 10K   +12V_BUS_F1
R357 10K   +3.3V_BUS
+VDDC_S
R358 51K
R359 3K
C143 0.22uF
+12V_BUS_F1
C115 100nF 603 X7R 5%
+12V_BUS
R99 2.2R
C104 22nf
C111 33pF
C312 10nF 0403
R368 15K
MU31
1 RT   VCC 14
2 OCSET PVCC 13
3 SS   LGATE 12
4 COMP PGND 11
5 FB   BOOT 10
6 EN   UGATE 9
7 GND PHASE 8
ISL6522CB
+VDDC_B

ISL6522CB : SOIC

Q24
IRF7413A
4 3 2 1 / 5 6 7 8
C116 100nF   C117 10uF   C301 470UF ***
+VDDC_S
+PW_VDDC_M
Q22
IRF7413A
4 3 2 1 / 5 6 7 8
L21 2.2uH
R15 1R
C156 2.2nF
C325 10nF Cc1
R254 1.5K Rc1
R353 1.00K 1%
0.8V Ref
R1
R2
R356 2K 1%

+12V_BUS
B17 60R
+VDDC
C322 470uF_10V   MC322 470uF   C321 470uF_10V   MC321 470uF
DUAL FOOTPRINT
+VDDC
C323 22uF_16V OPT   C324 22uF_16V OPT

+VDDC L6 1.8uH ALT: 0R +PCIE_VDDR
+VDDC L7 1.8uH ALT: 0R +PCIE_PVDD_12

Regulator for MVDDC (Memory Core)
Vout = 2.5V ~ 3.3V

ALT. 1: MAXIM REGULATOR

High current path

+5V +12V_BUS
R317 0R   MR317 0R
C168 150nF
D2 RB501V-40
+MVDDC_B
R316 510K
+MVDDC_S
C158 470pF 402
C159 27pF
U42
HSD
1 HSD DH 8
2 COMP DL 6
3 FB IN 5
   GND 4
9 LX
10 BST PGND 7
MAX1954EUB
C152 100nF 603 X7R 5%
+PW_MVDDC_HGD
+PW_MVDDC_LGD
MVDDC_FB

ALT. 2: INTERSIL REGULATOR

MR269 10K   +12V_BUS_F2
R269 10K   +3.3V_BUS
+MVDDC_S
R270 51K
R271 3K
C142 0.22uF
+12V_BUS_F2
C114 100nF 603 X7R 5%
+12V_BUS
R98 2.2R
C121 22nf
C123 33pF
C724 10nF 0403
R272 15K
MU42
1 RT   VCC 14
2 OCSET PVCC 13
3 SS   LGATE 12
4 COMP PGND 11
5 FB   BOOT 10
6 EN   UGATE 9
7 GND PHASE 8
ISL6522CB
+MVDDC_B

ISL6522CB : SOIC

Q23A BSO4804
+MVDDC_S
C182 100nF   C181 10uF   C313 470UF ***
+PW_MVDDC_M
L64 3.3uH
+3.3V_BUS
R326 10K 402
R96 10K 402
Q23B BSO4804
C320 10nF
ALT
8A continuous @ 25C
6.4A continuous @ 70C
32A pulse drain current @ 25C
R329 1R
C178 2.2nF
C120 10nF Cc1
R264 1.5K Rc1
R263 15.8K 1%
0.8V Ref
R1
R2
R266 6.19K 1%

+12V_BUS
B16 60R
+MVDDC
C183 470uF_10V   MC183 470uF   C184 470uF_10V   MC184 470uF
DUAL FOOTPRINT

ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600
Title: PCI-E RV380/370 256M pterm TSOP V-VV-DI
Size C   Document Number 105-A334xx-10   Rev 7
Date: Saturday, July 31, 2004   Sheet 5 of 19

Tables

Voltage Req.	R1	R2
0.8V	150R P/N 3160150000 402	71.5R P/N 324075R500
1.25V	100R P/N 3160100000 402	100R P/N 3160100000 402
1.5V	100R P/N 3160100000 402	150R P/N 3160150000 402
1.8V	54.9R P/N 3240054900	140R P/N 3240140000
1.84V	49.9R P/N 3240049900	140R P/N 3240140000

Voltage Req.	Rx1 for 1.25V Ref	Rx2 for 1.25V Ref
1.5	432R P/N 3240432000	2.15K P/N 3240215100
1.55	475R (402, 1%) P/N 3160475000	2K (402, 1%) P/N 3160200100
1.6V	432R P/N 3240432000	1.5K P/N 3240150100
1.7V	432R P/N 3240432000	1.21K P/N 3240121100
1.8175V	681R P/N 3240681000 603 / P/N 3160681000 402	1.5K P/N 3240015200

Voltage Req.	Ry1 for 2.5V Ref	Ry2 for 2.5V Ref
3.3V	1.07K P/N 3240107100	3.32K P/N 3240332100
2.85V	715R (402, 1%) P/N 3160715000	4.99K (402, 1%) P/N 3160499100
2.7V	301R (402, 1%) P/N 3160301000	3.32K P/N 3240332100
2.65V	301R (402, 1%) P/N 3160301000	4.99K (402, 1%) P/N 3160499100
2.61V	221R (402, 1%) P/N 3160221000	4.99K (402, 1%) P/N 3160499100
2.5V	0R P/N 3230000000 603 / P/N 3150000000 402	DNI

	Rt1	Rt2
1.52V	432R 3240432000 / 3160432000	2.15K 3160215100
1.61V	432R 3240432000	1.5K 3230015200 / 1.5K 3160150100
1.69V	432R 3240432000	1.21K 3240121100
1.718V	562R 3240562000	1.5K 3230015200 / 1.5K 3160150100
1.75V	604R 3160604000	1.5K 3230015200 / 1.5K 3160150100
1.8V	604R 3160604000	1.37K 3160137100

Alt. regulator for +MVDDC
Vout = 2.5V ~ 2.6V
Iout = 500mA MAX

Voltage Req.	Rm1	Rm2
3.34V [-0.04V/+0.04V]	4.32K	2.55K
3.45V [-0.04V/+0.04V]	4.32K	2.43K
2.5V [-0.03V/+0.03V]	1K 3240100100	1K 3240100100

Alt regulator for +MVDDQ
Vout = 2.5V ~ 2.6V
Iout = 200mA MAX

Voltage Req.	Rq1	Rq2
1.8V [-0.09V/+0.18V]	681R 3240681000	1.5K 3230015200
2.5V	1K 3240100100	1K 3240100100
2.6V	4.75K 3240475100	4.32K 3240432100

Regulator for +VTT (Termination)
Vout = 1.25V ~ 1.3V with +2.5V +MVDDQ
Iout = 1000mA MAX

+MVDDQ = +2.5V	Rt1	Rt2
1.25V	1K 3240100100	1K 3240100100
1.3V	1.0K 3240100100 603 / 3160100100 402	1.02K 3240102100

Rails derived from +VDDR4
+AVDD: 10mA MAX
+A2VDDQ: 20mA MAX
+VDDOI_PINS: 20mA MAX
+TXVDDR_PINS: 20mA MAX

+PVDD: 25mA MAX
+TPVDD: 50mA MAX

+MPVDD: 10mA MAX

Alt. regulator for +PVDD
Vout = 1.8V
Iout = 30mA MAX

Alt regulator for +MPVDD
Vout = 1.8V
Iout = 10mA MAX

Alt. regulator for +TPVDD
Vout = 1.65V ~ 1.85V
Iout = 20mA MAX

Alt regulator for +VDDC_CT
Vout = 1.5V
Iout = 70mA MAX

Alt. regulator for +A2VDD
Vout = 2.5V
Iout = 120mA MAX

+3.3V_BUS   +A2VDD

REG35
VIN   VOUT
SHDN   GND   BYPASS
2.5V

C139
100nF
402

GND_A2VSSN

+A2VDD and GND_A2VSSN routed with at least 15 mil
trace and not longer than 1.5 inch.

Alt. regulator for PCIE_PVDD_18
Vout = 1.85V
Iout = 500mA MAX

+3.3V_BUS   MREG36   +PCIE_PVDD_18
LT1117CST
IN   OUT
ADJ   CASE

R296
110R
1%

C308   C311
10uF_6.3V   100uF_16V

R295
49.9R
1%   402

Need at least a 10uF Tant.
output cap for stability
Min. Load Current: 10mA

2.5V
120mA

+A2VDD   +MVDDC

L5
1.8uH
ALT: 0R

+PCIE_PVDD_12: 1.2V 250mA MAX

+PCIE_PVDD_12

C310
33uF
ALT

RP1A 1   8 0R
RP1B 2   7 0R
RP1C 3   6 0R
RP1D 4   5 0R

+PCIE_VDDR: 1.2V 1300mA MAX

+PCIE_VDDR

C309
10uF_6.3V
ALT

C160   C161   C162
100uF_16V   22uF   22uF

Multi footprint

Regulator for +5V
Vout = 5V
Iout = 20mA MAX

+12V_BUS   +5V
1206
1/4W

R1043   R1042
220R   220R
OPT.

REG29
TL431CDBVR

R1040
1.0K
1%
402

R1041
1.0K
1%
402

R1   R2

C917
10uF_6.3V

+1.8V   +3.3V_BUS   +PCIE_VDDR

R141
2.15K

These resistor values
must be recalculated

MREG37
RT9173ACL5
IN   VCNTL VOUT
     TAB
REFEN GND

R142
1.24K

C157
1.0uF

R143
1K
402

+3.3V_BUS   +PCIE_PVDD_12

C163
1.0uF

REG38
MAX1935ETA
IN   OUT
IN2   OUT7
SHDN SET
POK   GND
TH_GND9
TH_GND10
TH_GND11

R151
1.0K
402
R1

R152
2K
402
R2

C165
10uf

+3.3V_BUS   +PCIE_PVDD_18

C166
1.0uF

REG37
MAX1935ETA
IN   OUT
IN2   OUT7
SHDN SET
POK   GND
TH_GND9
TH_GND10
TH_GND11

R154
6.81K
402
R1

R155
5.49K
402
R2

C167
10uf

Part	Vout	R1	R2
MAX1935 0.8V Ref	1.2V	1.00K 1% 402 ATI P/N 3160100100	2.00K 1% 402 ATI P/N 3160200100
	1.79V	6.81K 1% ATI P/N 3160681100	5.49K 1% 402 ATI P/N 3160549100

ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title: PCI-E RV380/370 256M pterm TSOP V-VV-DI
Size: C
Document Number: 105-A334xx-10
Rev: 7
Date: Saturday, July 31, 2004   Sheet 7 of 19

SERIES Resistors

For Bi-Directional signals,
Series resistors should be
placed close to the memory

For Uni-Directional signals,
Series resistors should be
placed close to the ASIC

+MVDDQ   +VTT

(3) MDA[63..0]   MDA[63..0]   M_MDA[63..0]   M_MDA[63..0]   (10)

(3) QSA[7..0]   QSA[7..0]   M_QSA[7..0]   M_QSA[7..0]   (10)

(3) DQMA#[7..0]   DQMA#[7..0]   M_DQMA#[7..0] M_DQMA#[7..0] (10)

(3,10) M_MAA[14..0] M_MAA[14..0]   MAA[14..0] (3,10)

DNI

R893 10K

C777 10uF_16V

M_CLKA0
R797 56.2R
C778 10nF
R798 56.2R
M_CLKA#0

M_CLKA1
R799 56.2R
C779 10nF
R800 56.2R
M_CLKA#1

(3,10) M_RASA#   M_RASA#
(3,10) M_CKEA   M_CKEA
(3,10) M_CASA#   M_CASA#
(3,10) M_WEA#   M_WEA#
(3,10) M_CSA#0   M_CSA#0

(3,10) M_CLKA0   M_CLKA0   CLKA0 (3,10)
(3,10) M_CLKA#0   M_CLKA#0   CLKA#0 (3,10)
(3,10) M_CLKA1   M_CLKA1   CLKA1 (3,10)
(3,10) M_CLKA#1   M_CLKA#1   CLKA#1 (3,10)

RASA# (3,10)
CASA# (3,10)
WEA#   (3,10)
CSA#0 (3,10)
CKEA   (3,10)

+MVDDQ +VTT

(3) MDB[63..0]   MDB[63..0]   M_MDB[63..0]   M_MDB[63..0] (11)

(3) QSB[7..0]   QSB[7..0]   M_QSB[7..0]   M_QSB[7..0] (11)

DNI

R851 56R QSB0 <3RD PART FIELD> QSB0 R860 0R M_QSB0
R852 56R QSB1 <3RD PART FIELD> QSB1 R859 0R M_QSB1
R853 56R QSB2 <3RD PART FIELD> QSB2 R862 0R M_QSB2
R854 56R QSB3 <3RD PART FIELD> QSB3 R861 0R M_QSB3
R855 56R QSB4 <3RD PART FIELD> QSB4 R863 0R M_QSB4
R856 56R QSB5 <3RD PART FIELD> QSB5 R864 0R M_QSB5
R857 56R QSB6 <3RD PART FIELD> QSB6 R865 0R M_QSB6
R858 56R QSB7 <3RD PART FIELD> QSB7 R866 0R M_QSB7

(3) DQMB#[7..0]   DQMB#[7..0]   M_DQMB#[7..0]   M_DQMB#[7..0] (11)

R867 56R DQMB#0 DQMB#0 R875 22R M_DQMB#0
R868 56R DQMB#1 DQMB#1 R876 22R M_DQMB#1
R869 56R DQMB#2 DQMB#2 R877 22R M_DQMB#2
R870 56R DQMB#3 DQMB#3 R878 22R M_DQMB#3
R871 56R DQMB#4 DQMB#4 R879 22R M_DQMB#4
R872 56R DQMB#5 DQMB#5 R880 22R M_DQMB#5
R873 56R DQMB#6 DQMB#6 R881 22R M_DQMB#6
R874 56R DQMB#7 DQMB#7 R882 22R M_DQMB#7

(3,11) M_MAB[14..0]   M_MAB[14..0]   MAB[14..0] (3,11)

RP191A 1 8 56R M_RASB#   RASB# (3,11)
RP191B 2 7 56R M_CASB#   CASB# (3,11)
RP191C 3 6 56R M_WEB#   WEB# (3,11)
RP191D 4 5 56R M_CSB#0   CSB#0 (3,11)
RP186D 4 5 56R M_CKEB   CKEB (3,11)

R895 10K

(3,11) M_RASB#   M_RASB#
(3,11) M_CKEB   M_CKEB
(3,11) M_CASB#   M_CASB#
(3,11) M_WEB#   M_WEB#
(3,11) M_CSB#0   M_CSB#0

C877 10uF_16V

(3,11) M_CLKB0   M_CLKB0   CLKB0 (3,11)
(3,11) M_CLKB#0 M_CLKB#0 CLKB#0 (3,11)
(3,11) M_CLKB1   M_CLKB1   CLKB1 (3,11)
(3,11) M_CLKB#1 M_CLKB#1 CLKB#1 (3,11)

M_CLKB0   R897 56.2R   C878 10nF   M_CLKB#0   R898 56.2R
M_CLKB1   R899 56.2R   C879 10nF   M_CLKB#1   R900 56.2R

Title: PCI-E RV380/370 256M pterm TSOP V-VV-DI
Size C
Document Number: 105-A334xx-10
Rev 7
Date: Saturday, July 31, 2004
Sheet 9 of 19

Channel A Bottom Down

Channel A Bottom Up

Channel A Top Down

Channel A Top Up

+MVDDQ +MVDDQ

R805 4.7K R801 4.7K
+VREF_U69 +VREF_U66
R806 4.7K R802 4.7K

+MVDDQ +MVDDQ

R905 4.7K R901 4.7K
+VREF_U67 +VREF_U68
R906 4.7K R902 4.7K

Put 1 1uF cap per power pin of memory

+MVDDQ
C201 C202 C203 C204 C205 100nF 402
+MVDDQ
C211 C212 C213 C214 C215 100nF 402

+MVDDC
C207 C208 C209 100nF 402
+MVDDC
C217 C218 C219 100nF 402

+MVDDQ
C221 C222 C223 C224 C225 100nF 402
+MVDDQ
C231 C232 C233 C234 C235 100nF 402

+MVDDC
C227 C228 C229 100nF 402
+MVDDC
C237 C238 C239 100nF 402

+MVDDQ
C283 22uF_16V TANT

+MVDDQ +MVDDC
C284 22uF_16V TANT   C286 22uF_16V TANT

ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title PCI-E RV380/370 256M pterm TSOP V-VV-DI
Size Custom
Document Number 105-A334xx-10
Rev 7
Date: Saturday, July 31, 2004   Sheet 10 of 19

Channel B Top Right

Channel B Bottom Left

Channel B Bottom Left

Channel B Top Left

ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title: PCI-E RV380/370 256M pterm TSOP V-VV-DI

Size: Custom
Document Number: 105-A334xx-10
Rev: 7

Date: Saturday, July 31, 2004
Sheet 11 of 19

OPTION STRAPS

+3.3V_BUS

GPIO0 — R201 10K DESKTOP
R202 10K MOBO
GPIO1 — R203 10K DESKTOP
R204 10K MOBO
GPIO2 — R205 10K DNI
R206 10K
GPIO3 — R207 10K Tumwater
R208 10K Grantsdale
GPIO4 — R219 10K
R220 10K DNI
GPIO5 — R221 10K DNI
R222 10K
GPIO6 — R223 10K DNI
R224 10K
GPIO11 — R209 10K DNI
R210 10K
GPIO12 — R211 10K DNI
R212 10K
GPIO13 — R213 10K
R214 10K DNI
GPIO9 — R215 10K
R216 10K DNI
GPIO8 — R217 10K DNI
R218 10K

(2) Mem_Strap0 — R235 10K DNI
R236 10K
(2) Mem_Strap1 — R237 10K DNI
R238 10K

+VDDR4

(2) LCDDATA16 — R227 10K DNI
R228 10K
(2) LCDDATA17 — R229 10K DNI
R230 10K
R250 10K DNI
(2,16) VHAD0 — R231 10K DNI
R232 10K

SW1B
DIP_SWX2

GPIO0
GPIO1
GPIO2
GPIO3
GPIO4
GPIO5
GPIO6
GPIO[6..0] — GPIO[6..0] (2)

GPIO8
GPIO9
GPIO10
GPIO11
GPIO12
GPIO13
GPIO[13..8] — GPIO[13..8] (2)

STRAPS	PIN	DESCRIPTION	ASIC DEFAULT
STRAP_B_PTX_PWRS_ENB	GPIO0	Tansmitter Power Savings Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing	0
STRAP_B_PTX_DEEMPH_EN	GPIO1	Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled	0
PCIE_MODE(1:0)	GPIO(3:2)	00: PCI Express 1.0A mode (Grantsdale) 01: Kyrene-compatible mode 10: PCI Express 1.0 mode (Tumwater) 11: PCI Express 1.0A mode and short-circuit internal loopback mode (Rx connected directly to Tx of PHY)	00
STRAP_B_PTX_IEXT	GPIO4	Transmitter Extra Current 0: normal mode 1: extra current in Tx output stage - potential power savings for mobile mode	0
STRAP_FORCE_COMPLIANCE	GPIO5	Force chip to go to Compliance state quickly for Tester purposes 0: normal operational mode 1: compliance mode	0
STRAP_B_PPLL_BW	GPIO6	PLL Bandwidth 0: full PLL Bandwidth 1: reduced PLL bandwidth	0
STRAP_DEBUG_ACCESS	GPIO8	Strap to set the debug muxes to bring out DEBUG signals even if registers are inaccessible.	0
ROMIDCFG(3:0)	GPIO(9,13:11)	If no ROM attached, comtrols chip IDis. If rom attached identifies ROM type 0000 - No ROM, CHG_ID=0 0001 - No ROM, CHG_ID=1 0100 - reserved 0110 - reserved 1000 - Parallel ROM, chip IDis from ROM 1001 - Serial AT25F1024 ROM (Atmel), chip IDis from ROM 1010 - Serial AT45DB011 ROM (Atmel), chip IDis from ROM 1011 - Serial M25P10 ROM (ST), chip IDis from ROM **1100 - Serial M25P05 ROM (ST), chip IDis from ROM** 1100 - Serial NX25F011B ROM (ISSI), chip IDis from ROM	
VIP_DEVICE	DVPDATA_20 (VHAD0 net)	Indicates if any slave VIP host devices drove this in low during reset. 0 - Slave VIP host port devices present **1 - No slave VIP host port devices reporting presence during reset**	

STRAP P	INTERRUPT
LOW	**ENABLED (DEFAULT)**
HIGH	DISABLED

MEMORY TYPE STRAPS		
	Mem_Strap0	Mem_Strap1
SAM	0	0
INF	1	0
HYN	0	1
ELPIDA	1	1

SERIAL EEPROM 512K

+3.3V_BUS

R91 10K

(2) GPIO8 — ROM_SO
(2) GPIO9 — SI/A16 — 5 D   Q 2
(2) GPIO10 — SCK/WEb — 6 C
(3) ROMCS# — CSb — 1 S̄
HOLD1 — 7 HOLD
+3.3V_BUS — 3 W̄
8 VCC   VSS 4

U11
M25P05-AVMN6T

C80
100nF

Title: PCI-E RV380/370 256M pterm TSOP V-VV-DI
Size: Custom
Document Number: 105-A334xx-10
Rev: 7
Date: Saturday, July 31, 2004
Sheet 12 of 19

PRIMARY CRT

SECONDARY CRT

OPTIONAL ESD/HOTPLUG PROTECTION DIODES

OPTIONAL ESD/HOTPLUG PROTECTION DIODES

Place close to ASIC

Place close to CONNECTOR

DNI

ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title: PCI-E RV380/370 256M pterm TSOP V-VV-DI
Size: C
Document Number: 105-A334xx-10
Rev: 7
Date: Saturday, July 31, 2004
Sheet 13 of 19

6052003000

Component

Pr
Y
Pb

(2) A_R/C_DAC2
(2) A_G/Y_DAC2
(2) A_B/COMP_DAC2

A_R/C_DAC2
A_G/Y_DAC2
A_B/COMP_DAC2

A_R_DAC2
A_G_DAC2
A_B_DAC2

A_R_DAC2 (13)
A_G_DAC2 (13)
A_B_DAC2 (13)

Pr
Y
Pb

Place close to connector

A_Y_DAC2   L91 1.8uH   A_Y_DAC2_F
R504 75.0R   C501 82pF   C502 82pF   Cm3   MC502 82pF
402

A_C_DAC2   L92 1.8uH   A_C_DAC2_F
R505 75.0R   C503 82pF   C504 82pF   Cm4   MC504 82pF
402

A_COMP_DAC2   L93 1.8uH   A_COMP_DAC2_F
R506 75.0R   C505 82pF   C506 82pF   Cm5   MC506 82pF
402

+3.3V_BUS
R582 10K 402

(2) DEMUX_SEL

+5V
C155 100nF 402

U96
1 SEL   VCC 16
2 1A0   YA   4
3 1A1   YB   7
5 1B0   YC   9
6 1B1   YD   12
11 1C0   1D1 13
10 1C1   1D0 14
15 E   GND 8
   G
PI5V330

A_C_DAC2   Pr
A_Y_DAC2   Y
A_COMP_DAC2   Pb

MUX BYPASS

Pr   A_R/C_DAC2   0R R928 402   A_R_DAC2   Pr
Y   A_G/Y_DAC2   0R R929 402   A_G_DAC2   Y
Pb   A_B/COMP_DAC2   0R R930 402   A_B_DAC2   Pb

0R R970 402   A_C_DAC2   Pr
0R R971 402   A_Y_DAC2   Y
0R R972 402   A_COMP_DAC2   Pb

TV Out (SVHS)

+3.3V_BUS
R578 10K 402

(2) SVHS/YPrPbb   R377 0R 402   PIN6

Y   A_Y_DAC2_F   R519 0R 402   A_Y_DAC2_DIN
Pr   A_C_DAC2_F   R520 0R 402   A_C_DAC2_DIN
Pb   A_COMP_DAC2_F R521 0R 402   A_COMP_DAC2_DIN

Jm4
J5
6   +12V
3   Y-OUT
4   C-OUT
    Comp_out
7   PIN7   SYNC
5   CompR_F
1   PIN1   GND
2   PIN2   GND#2
8   CASE
9   CASE#9
10 CASE#10
Connector_DIN_Miniature_Circular_7_Pin

VIVO MiniDIN 9-pin

Jm2
6   PIN6   +12V
3   A_Y_DAC2_DIN   Y-OUT
4   A_C_DAC2_DIN   C-OUT
7   A_COMP_DAC2_DIN Comp-out
5   CompR_F   Comp-in
(16) CompR
1   PIN1   GND
2   PIN2   GND#2
(16) LumaR   11 LumaR_F   Luma-in
(16) ChromaR 12 ChromaR_F Chroma-in
8   CASE
9   CASE#9
10 CASE#10
MJ5
Connector_DIN_Miniature_Circular_9_Pin

C101 330pF   C102 330pF   C100 330pF

Put 0R on Cx if 9-pin MiniDIN is not used

ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title: PCI-E RV380/370 256M pterm TSOP V-VV-DI
Size C
Document Number 105-A334xx-10
Rev 7
Date: Saturday, July 31, 2004   Sheet 14 of 19

PRIMARY DVI-I CONNECTOR

INSTALL TERMINATION RESISTORS CLOSE TO ASIC

+5V_VESA2

(2) TMDS_TX2N
(2) TMDS_TX2P
R601 330R
402

(2) TMDS_TX1N
(2) TMDS_TX1P
R602 330R
402

(2) TMDS_TX0N
(2) TMDS_TX0P
R603 330R
402

(2) TMDS_TXCP
(2) TMDS_TXCN
R604 330R
402

(13) DDCCLK_DVI-I_R
(13) DDCDATA_DVI-I_R

DDCCLK_DVI-I
DDCDATA_DVI-I

HPD_R

J2
25 CASE
1   TMDS Data2-
2   TMDS Data2+
3   TMDS Data2/4 Shield
4   TMDS Data4-
5   TMDS Data4+
6   DDC Clock
7   DDC Data
8   Analog VSYNC
9   TMDS Data1-
10 TMDS Data1+
11 TMDS Data1/3 Shield
12 TMDS Data3-
13 TMDS Data3+
14 +5V Power
15 GND (for +5V)
16 Hot Plug Detect
17 TMDS Data0-
18 TMDS Data0+
19 TMDS Data0/5 Shield
20 TMDS Data5-
21 TMDS Data5+
22 TMDS Clock Shield
23 TMDS Clock+
24 TMDS Clock-

C1 Analog Red
C2 Analog Green
C3 Analog Blue
C4 Analog HYNC
C5 Analog GND
C6 Analog GND#C6

26 CASE#26
27 CASE#27
28 CASE#28
29 CASE#29
30 CASE#30

DVICONNECTOR

Pr
Y
Pb

(13) A_VSYNC_DVI-I_R
(13) A_R_DVI-I
(13) A_G_DVI-I
(13) A_B_DVI-I
(13) A_HSYNC_DVI-I_R

C510
68pF
DNI

+3.3V_BUS

R605 20K   R606 20K
402   402

R608 20K
402

(2) HPD

D121
2.5V
DNI

R609
100K
402

Q25
CMPT3904

Q26
CMPT3904

R607 20K
402

Req = 120.7R
Use 845R, 1206, 1/4W

+12V_BUS

R911 R912 R913 R914 R915 R951 R952
220R 220R 220R 220R 220R 220R 220R

REG19
TL431CDBVR

R916 1.0K 1% 402
R917 1.0K 1% 402

+5V_VESA

Multi-footprint

C911
10uF_6.3V

MC911
4.7uF

Normal +5V regulated operation
    This circuit provide upto 55mA

If Iload > 55mA, +5V will drop

If Vout is shorted
    Current across each Rx is 12V/845R = 14.2mA
    Power dissipated by each Rx is 14.2mA x 12V = 171mW
    Each Rx are rated 250mW (1/4W)
    Derating 250mW by 70% is 175mW (1/4W)

Req = 120.8R
Use 845R, 1206, 1/4W

+12V_BUS

R921 R922 R923 R924 R925 R953 R954
220R 220R 220R 220R 220R 220R 220R

REG20
TL431CDBVR

R918 1.0K 1% 402
R919 1.0K 1% 402

+5V_VESA2

Multi-footprint

C912
10uF_6.3V

MC912
4.7uF

Normal +5V regulated operation
    This circuit provide upto 55mA

If Iload > 55mA, +5V will drop

If Vout is shorted
    Current across each Rx is 12V/845R = 14.2mA
    Power dissipated by each Rx is 14.2mA x 12V = 171mW
    Each Rx are rated 250mW (1/4W)
    Derating 250mW by 70% is 175mW (1/4W)

ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title
PCI-E RV380/370 256M pterm TSOP V-VV-DI
Size Custom
Document Number
105-A334xx-10
Rev 7
Date: Saturday, July 31, 2004
Sheet 15 of 19

+RTAVDD
Vout = 3.3V
Iout = 125mA MAX, 80mA RMS

Change to 1%

+12V_BUS REG1 LT1117CST IN ADJ OUT CASE +RTAVDD
C521 100nF
R626 121R 1%
R627 200R 402
C520 10uF_6.3V

+RTVDDC +3.3V_BUS
C531 100nF 402 C532 100nF 402 C533 100nF 402 C534 100nF 402 C535 100nF 402 C536 100nF 402 C537 100nF 402 C538 100nF 402

U3

+RTAVDD

(14) CompR L32 3.3uH C522 330pF 402 R616 75.0R 402

L31 3.3uH R612 10R 402
C545 22uF_16V VADCFILTER
L33 3.3uH R613 10R 402 C523 100nF 402

47 VAGCVDD
49 VAGCVSS#49
48 VAGCVSS
66 VDACVDD
60 VDACBVSS
61 VDACJVSS

(14) LumaR L34 3.3uH C525 330pF 402 R617 75.0R 402
C524 22uF_16V C544 100nF 402

33 VIND0
34 VIND1
35 VIND2
36 VIND3
37 VIND4
38 VIND5
39 VIND6
40 VIND7
27 VINGATEA
28 VINGATEB

(14) ChromaR L35 3.3uH C526 330pF 402 R618 75.0R 402
C539 0.1uF
58 CF
59 CR
57 VAGCCAP
56 VIDEOGNDSENSE
55 VCLAMPCAP
C540 0.068uF C527 22nf
VADCFILTER 43 VADCDVDD
VADCFILTER 45 VADCAVDD
44 VADCDVSS
46 VADCAVSS
VINGND

50 COMP0
51 COMP1
C528 2.2uF 52 COMP2
C541 2.2uF 53 YF_COMP3
54 YR_COMP4

+RTAVDD L36 3.3uH R615 10R 402
C543 22uF_16V C542 100nF 402
69 XTALIN
70 XTALOUT
73 TESTEN
74 RESETB
67 PLLVDD
68 PLLVSS
(1,2) PERST#_buf

Place close to RT R625 330R 402 R622 4.7K 402
Y3 27_MHZ
C529 22pF C530 22pF

VDDR VDDR#29 VDDR#71 VDDR#81 VDDC VDDC#76 VDDC#99 VDDCd#31 VDDCd#41

91 SAD0
92 SAD1
93 SAD2
94 SAD3
95 SAD4
96 SAD5
97 SAD6
98 SAD7

88 DS_VIPCLK
87 AS_HCTL
86 SRDY_IROB
84 HAD0
85 HAD1
RP3A 1 8 33R CLK_VIPCLK (2)
RP3B 2 7 33R VPHCTL (2)
R614 47K 402 +3.3V_BUS
RP3D 4 5 33R VHAD0 (2,12)
RP3C 3 6 33R VHAD1 (2)

15 SDA
16 SCL

22 ADO
24 ADIO
23 WS
21 BITCLK

19 SPDIF
89 BYTCLK
75 SYNC
62 Y_RED
63 C_GREEN
64 COMP_BLUE
65 RSET
R620 4.7K 402 R621 10K 402
R619 10K 402
R611 383R 402

78 CLKOUT0_GPIO0 CLK_RT (2)
79 CLKOUT1_GPIO1
20 CLKOUT2_GPIO2
13 GPIO3
14 GPIO4
17 GPIO5
80 GPIO6

4 PDATA0 VID/DVO0 VID/DVO[7..0] (2)
5 PDATA1 VID/DVO1
6 PDATA2 VID/DVO2
7 PDATA3 VID/DVO3
8 PDATA4 VID/DVO4
9 PDATA5 VID/DVO5
10 PDATA6 VID/DVO6
11 PDATA7 VID/DVO7
3 PCLK CLK_VID/DVO (2)

VSSC VSSC#26 VSSC#77 VSSC#83 VSSC#100 VSSR#2 VSSR#12 VSSR#30 VSSR#72 VSSR VSSR#90 VSSR#32 VSSC#42

RAGE_THEATER

Footprint can be replaced with zero ohm or other.
B8
VINGND

IMPORTANT
Put 2D line as close as possible to pin 56 of Rage Theater
VINGND

Layout Guide line of THEATER
#1 : C27 and C28 have to be placed as close as possible to the respective pins of Rage THEATER
#2 : VINGND should be seperated from Digital or Chassis Ground and have no loops
#3 : VINGND should be connected to Digital GND plane at one point as close as possible to pin 56 of THEATER

TEMPERATURE SENSE AND SPEED CONTROLLED FAN

ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title   PCI-E RV380/370 256M pterm TSOP V-VV-DI

Size   Document Number   105-A334xx-10   Rev
Custom   7

Date: Saturday, July 31, 2004

MISC. BOARD PARTS

ASSY1
SCREW
JACKSCREW

ASSY3
SCREW
JACKSCREW

ASSY2
SCREW
JACKSCREW

ASSY4
SCREW
JACKSCREW

ASSY7
ANTISTATIC
BAG
6_X_11

ASSY5
ATI LOGO
LABEL
ATI_LOGO_LABEL

ASSY-PCB
ATI LOGO
LABEL

ASSY8
BLANK
LABEL

ASSY10
BRACKET
DVI, DIN, VGA
8020037000

ASSY12
BRACKET
VGA, DIN, VGA
8020037100

ASSY11
BRACKET
DVI, VGA
80200370A0

ASSY13
BRACKET
80200371A0

MT1
MT_Hole_0.136_in.

Title
PCI-E RV380/370 256M pterm TSOP V-VV-DI

Size
C

Document Number
105-A334xx-10

Rev
7

Date: Saturday, July 31, 2004   Sheet   18   of   19

MEMORY CHANNEL A

MEMORY CHANNEL B

TSOP 16Mx16 Memory

TSOP 16Mx16 Memory

MEMORY TERMINATIONS A

MEMORY TERMINATIONS B

PRIMARY CRT LOGIC

VGA DB15 CONN

CLOCK

MEM A   MEM B   DAC1

Int. TMDS

INTEGRATED TMDS LOGIC

DVI-I CONN and/or VGA Slim DB15 CONN

STRAPS

VID

BIOS

ROM

VIP

RageTheater 1

RV370

POWER REGULATION

DAC2

D E M U X

SEL

TVOUT Filters

VO or VIVO CONN

LCDDATA19

Secondary CRT LOGIC

PCI-E

PCI-Express

Title PCI-E RV380/370 256M pterm TSOP V-VV-DI

Size C   Document Number 105-A334xx-10   Rev 7

Date: Saturday, July 31, 2004   Sheet 19 of 19