

HISTORY:

MS8877-0A

P70, NV17, 2M/4MX32 DDR, 32MB/64MB, RGB, TV-out, video capture, T-BIOS, Hardware Monitor, AGP4X

X00:  
first version for layout start. No video capture, no stereo. NO DRC CHECK.

X01:  
fixed PCB footprints for IC, \_SO14, \_150MIL and CON\_DVH\_RA  
added end-termination r-packs for address-status-bus  
changed RGB filter to integrated 5-pole only  
added video capture, BIOS, Strapping  
changed RefDes  
NO DRC CHECK

X02:  
added missing end termination for FBBAx  
changed stereo 3pin header  
added clamp diodes for TV-out and video capture  
changed topology for 2nd DDC (VGA / DVI)  
NO DRC CHECK

X03:  
splitted analog/digital supply for SAA7113 (no component change)  
Fixed some RefDes  
Changed the strapping resistors cases to 0402  
NO DRC CHECK

X04:  
changed C617 to SMD0603  
changed U502 and U503 to TSSOP14  
added CKE connection to the memories  
added D505 to the stereo section  
changed L501, L502, L503 to 0603  
NO DRC CHECK

X05:  
changed U601 to SOT223-DPAK-D2PAK  
added bracket  
changed L600 to IND\_CDR73  
added VIP connector  
NO DRC CHECK

X06:  
deleted VIP  
changed TPs to HOLE\_48C28P  
changed switcher gate circuit (no component change)  
added C641 and C642 to the linear voltage regulator  
pinswap of memory termination  
NO DRC CHECK

X07:  
deleted page 10: 5.b V/Io  
changed filter topology for RGB  
added return traces for RGB  
NO DRC CHECK

X08:  
added TV filter caps with reference to GND (C511,C517,C522)  
separated RGB returns (NOTE: there will be a change for DAC2)  
NO DRC CHECK

X09:  
added net names to unused panel signals (test points)  
NO DRC CHECK

X10:  
added decoupling for DVO rail (C529 and C530)  
added GND connection to pin 1 of U700  
added R520 pull down for DVOCLKIN  
DRC CHECK DONE

X11:  
changed caps in power section to the combined footprints

X12:  
data bus swappings

X13:  
swapped CLKs for U201 and U202

X14:  
connected the RGB returns of VGA2 together

X15:  
update materials

X16:  
update stuffings

X17-A01:  
release A01  
changed DVOVDD from VID3.3V to A3.3V  
add linear regulator for NV17's VDD33  
connected the IFP-RSETs to GND  
deleted C134 and C135

X18:  
change to target release A02  
changed I2C assignments  
added I2C filter components for V/Io (L506,L507,R521-R524,D506,D507,C531,C532)

X19:  
added R243-R250 for clock pull-up.

X20-A02:  
material changes.

X21-A03:  
fixed values and descriptions for R609, R613 and C640  
changed the RGB filter topology:  
- delete R325-R330  
- connect all DACRTN to GND  
- move the 75R termination resistors to the connector  
changed RGB clamping to A3.3V  
add testpoint net XTALOUTBUFF  
changed XTAL-load caps C320 and C321 to 18pF  
removed obsolete 0603 0Ohm resistors  
NO\_STUFFed the stereo 3-pin header.

X22-A03:  
changed bulk decoupling in VGA section from 3.3V to A3.3V  
fixed DAC1BLUE (net name was missing)

X23-A03:  
changed VDD33 to A3.3V

X24-A03:  
added C643 for memory core decoupling

X25-A03:  
changed the long body VGA connector to a three pin type  
changed C425 connection for fan decoupling

PAGE OVERVIEW

1 top (this) page

2 1. AGP interface, core decoupling

3 2.a NV17 Frame Buffer

4 2.b Frame Buffer 0..63

5 2.c Frame Buffer 64...127

6 3. Dual DAC, 1st VGA

7 4. Panel

8 5. TV-out, video capture


9 6. Power supply

10 7. BIOS, Strapping


11 8. Hareware Monitor


Stuffing Options	Meaning
COMMON	common components for all skus
NO_STUFF	no assembly at all
XTAL_27	stuff the 27MHz xtal for the GPU
XTAL_14	stuff the 14.318MHz xtal for the GPU
VIVO	stuff video I/O
VIDCAP	stuff video capture
TV_OUT	stuff TV-out
DVI-I	stuff the DVI-I option
DVI	stuff the DVI-D option
2NDVGA	stuff a second VGA
NO_DVI	don't stuff any DVI
SYNC_DRIVER2	stuff the termination resistors for the DACB syncs
SYNC_DRIVER	stuff the sync driver chip
NO_SYNC_DRIVER2	bypass the sync driver for the DAC B syncs
NO_SYNC_DRIVER	bypass the sync driver for the DAC A syncs
STEREOSYNCS	stuff the switchable stereo sync circuit
STEREOSYNC2	sync stereo to DAC B
STEREOSYNC1	sync stereo to DAC A
STEREO	stuff the generic stereo circuit
SI2C_PROT	stuff the protection diodes for syncs and I2C at DAC A
RGB_PROT	stuff the protection diodes for RGB at DAC A
2NDVGA_RGB_PROT	stuff the protection diodes for RGB at DAC B
2NDSI2C_PROT	stuff the protection diodes for syncs and I2C at DAC B
SET_NVVDD_ISL	set NVVDD voltage at Intersil switcher
SET_NVVDD_IRU	set NVVDD voltage at IR/Uniseml switcher
SET_FBVDDQ_ISL	set FBVDDQ voltage at Intersil switcher
SET_FBVDDQ_IRU	set FBVDDQ voltage at IR/Uniseml switcher
NO_1117	bypass the A3.3V regulator to AGP3.3V
ISL	stuff the Intersil switcher
IRU	stuff the IR/Unisem switcher
FBVDD_3.3	connect FBVVDD with AGP3.3V
FBVDD_2.5	connect FBVVDD with FBVDDQ
1117_ADJ	stuff the adjustable regulator for A3,3V
1117	stuff the fixed regulator for A3,3V
PASSIVE_HS	have passive heatsink
FAN	fan sink and components
BRCKT_VGA_TV_VGA	Bracket VGA-TV-VGA
BRCKT_VGA_TV_DVI	Bracket VGA-TV-DVI
BRCKT_VGA_TV	Bracket VGA-TV
BRCKT_VGA	Bracket VGA
MEMSTRAP1111	strap memory to 1111
MEM-64B	stuff 64 bit memory - 2pcs
MEM-128B	stuff 128 bit memory - 4pcs
NV17-128D	stuff NV17-128D


140-10070-0000-A03  
602-10070-0000-A03


	Micro-Star International Co., LTD.		
	MS-8877-P70-A03		
	Size Custom	Document Number TOP PAGE	Rev 0A
	Date: Friday, February 22, 2002	Sheet 1	of 12























Place south  
west of  
GPU.











GND

CHANGE 0402 TO 0603





# CE2-CE17 for EMI

