


MEMORY INTERFACE



DIVIDER RESISTORS	DDR3
MVREF TO 1.8V	100R
MVREF TO GND	100R

CONFIDENTIAL A PROPRIETANT TO ANNACED MADD DEVICES INC.

COST Advanced finate to bessels

The AAD Dated interestic and design in the exclusive property of AAD.

In AAD Dated interestic and design in the exclusive property of AAD.

In AAD Dated interestic and design in the property of AAD.


In AAD Dated interestic proposes, Finate design from property and the AAD Dated in AAD Dated in property and the contribution of design from property and the AAD Dated in the contribution of design for the property and the contribution of the contribution


Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Marksham, Ontario


In: Thursday, December 11, 2008


Rev 01


LP RV710 DDR3 TVO DMS-59 | Doc No. 102-B88901-00A

















Power Sequence Circuit to ensure SMPS_EN is released after +12V_BUS and +3.3V_BUS are both in regulation.



+3.3V_BUS

+12V_BUS

+12V_BUS

Node 1


Node 2 When +3.3V_BUS gets close to regulation, one of the two conditions of releasing SMPS_EN is active


Target ~ 900mV when +3.3 at min regulation (worse case)
Typical trigger when +3.3V ramps above 2.2V (650mV)

Node 3 When +12V gets close to regulation, one of the two conditions of releasing SMPS_EN is active

Target ~ 1.25V when +12 at min regulation (worse case)
Typical trigger when +12V ramps above 10V (1.1V)

When +12V_BUS ramps above min Vbe, SMPS_EN will be held low






CONFIDENTIAL 9 REPORTED TO ANNACED MAD DENCES INC.

10 2007 Advanced Micro Devices Inc.


10 2007 Advanced Micro Devices Inc.

10 2007 Advanced micro process, Training and sealing property of Motivation proposes. Training and sealing property of Motivation proposes. Training and sealing proposes. Training and sealing proposes. Training and sealing proposes. Training and sealing proposes and sealing proposes. Training and sealing proposes. Training and sealing proposes. Training and sealing proposes. An






DAC 1 OUTPUT




ioc No. 102-B88901-00A

RH LP RV710 DDR3 TVO DMS-59

DAC 2 OUTPUT





DMS-59 DPB / DPE OUTPUT

