

P654 - GT200/NVI 02

P654, GT200-100, 896MB/1792MB - GDDR3 BGA136 16M/32Mx32

DVI -I + DVI -I /DP + HD/SD/TVout, SPDIF, Dual SLI

Table of Contents

Page 1: Title Page

Page 2: Block Diagram

Page 3: PCI Express / JTAG

Page 4: Framebuffer A, B: GPU Section + Calibration

Page 5: Framebuffer C, D: GPU Section

Page 6: Framebuffer E, F: GPU Section

Page 7: Framebuffer G, H: GPU Section

Page 8: Framebuffer A: Memory Section

Page 9: Framebuffer B: Memory Section

Page 10: Framebuffer C: Memory Section

Page 11: Framebuffer D: Memory Section

Page 12: Framebuffer E: Memory Section

Page 13: Framebuffer F: Memory Section

Page 14: Framebuffer G: Memory Section

Page 15: Framebuffer H: N/A

Page 16: Decoupling: Memory Section A-D

Page 17: Decoupling: Memory Section E-G

Page 18: Decoupling: GPU (NVVDD, FBVDDQ)

Page 19: GPU-NVIO Interconnect: GV Bus / PLL

Page 20: Display: DACA (Middle DVI -I)

Page 21: Display: DACC (South DVI -I)

Page 22: Display: DACB (North Mini DIN) SD/HDTV out

Page 23: Display: IFPAB for south DVI -I (with DACC)

Page 24: Display: IFPCD for middle DVI -I (with DACA)

Page 25: Display: DP - Analogix

Page 26: Connectors: SPDIF

Page 27: Connectors: DR Interface (Dual SLI)

Page 28: MISC: GPIO / XTAL / VBIOS / HDCP / I2C

Page 29: MISC: FAN / THERM

Page 30: MISC: MIO / DVI / STRAPS

Page 31: Power and GND (GPU and NVIOx)

Page 32: Power: Hybrid Power

Page 33: Power Supply: 5V + 5V Alt / SHDN LATCH / IFP_IOVDD

Page 34: Power Supply: 2V5, DP_PWR, 1V15 (PEX_VDD, GV_VDD)

Page 35: Power Supply: Combined FBVDD/Q

Page 36: Power Supply: NVVDD REGULATOR

Page 37: Power Supply: Phase 1 and Phase 2

Page 38: Power Supply: Phase 3 and Phase 4

Page 39: NVVDD & FBVDDQ SENSE/MSUR

Page 40: Power: Input Rail Filter and Detection Logic

Page 41: Thermal /Mechanical

SKU	VARI ANT	NVPN	ASSEMBLY
8	BASE	600-10654-BASE-A02	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
1	SKU0000	600-10654-0000-000	DT, GT200-100, 550/1350/1000, 896MB - 16Mx32 GDDR3, DVI -I + DVI -I + HDTV
2	SKU0001	600-10654-0001-000	DT, GT200-100, 550/1350/1000, 896MB - 16Mx32 GDDR3, DVI -I + DP + HDTV
3	SKU0051	600-10654-0051-300	DT, GT200B-103, 576/1242/1000, 896MB - 16MX32 GDDR3, DVI -I + DVI -I
4	<UNDEFI NED>	<UNDEFI NED>	<UNDEFI NED>
5	<UNDEFI NED>	<UNDEFI NED>	<UNDEFI NED>
6	<UNDEFI NED>	<UNDEFI NED>	<UNDEFI NED>
7	<UNDEFI NED>	<UNDEFI NED>	<UNDEFI NED>
8	<UNDEFI NED>	<UNDEFI NED>	<UNDEFI NED>
9	<UNDEFI NED>	<UNDEFI NED>	<UNDEFI NED>
10	<UNDEFI NED>	<UNDEFI NED>	<UNDEFI NED>
11	<UNDEFI NED>	<UNDEFI NED>	<UNDEFI NED>
12	<UNDEFI NED>	<UNDEFI NED>	<UNDEFI NED>
13	<UNDEFI NED>	<UNDEFI NED>	<UNDEFI NED>
14	<UNDEFI NED>	<UNDEFI NED>	<UNDEFI NED>
15	<UNDEFI NED>	<UNDEFI NED>	<UNDEFI NED>

Block Diagram

- Power Sequence
- 5V

- Always On
- 3V3

- Always On
- 12V_F

- Always On
- 12V_PEX6_F1

- Always On
- 12V_PEX6_F2

- Always On
- 3V3_DP

- Always On
- 3V3_F

-

Hybrid Enable
- 2V5

-

+ Input_PEX_Enable
- 1V15

-


+ Therm Shutdown Latch
- 1V8

-
- NVVD


-
- FBVDD/FBVDDQ

-

NVVD Enabled



PCI Express / JTAG



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY



NV_PN	600-10654-0051-300 D
-------	----------------------

ID	design	PAGE	3 OF 41
----	--------	------	---------

NAME	Rai te/Si mon	DATE	22-OCT-2008
------	---------------	------	-------------

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTIC LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

Framebuffer A, B: GPU Section + Calibration

G1
G200-100-A2
BGA2236
CHANGED

2/21 MEM_A

FBA_D<0>	BL39	FBA_D0	FBA_D32
FBA_D<1>	BK38	FBA_D1	FBA_D33
FBA_D<2>	BK39	FBA_D2	FBA_D34
FBA_D<3>	BJ39	FBA_D3	FBA_D35
FBA_D<4>	BK42	FBA_D4	FBA_D36
FBA_D<5>	BJ41	FBA_D5	FBA_D37
FBA_D<6>	BJ42	FBA_D6	FBA_D38
FBA_D<7>	BH42	FBA_D7	FBA_D39
FBA_D<8>	BM44	FBA_D8	FBA_D40
FBA_D<9>	BM45	FBA_D9	FBA_D41
FBA_D<10>	BL43	FBA_D10	FBA_D42
FBA_D<11>	BK44	FBA_D11	FBA_D43
FBA_D<12>	BK45	FBA_D12	FBA_D44
FBA_D<13>	BJ45	FBA_D13	FBA_D45
FBA_D<14>	BJ44	FBA_D14	FBA_D46
FBA_D<15>	BH45	FBA_D15	FBA_D47
FBA_D<16>	BM46	FBA_D16	FBA_D48
FBA_D<17>	BM46	FBA_D17	FBA_D49
FBA_D<18>	BM47	FBA_D18	FBA_D50
FBA_D<19>	BL48	FBA_D19	FBA_D51
FBA_D<20>	BL49	FBA_D20	FBA_D52
FBA_D<21>	BM51	FBA_D21	FBA_D53
FBA_D<22>	BL51	FBA_D22	FBA_D54
FBA_D<23>	BL52	FBA_D23	FBA_D55
FBA_D<24>	BK47	FBA_D24	FBA_D56
FBA_D<25>	BJ47	FBA_D25	FBA_D57
FBA_D<26>	BM46	FBA_D26	FBA_D58
FBA_D<27>	BG46	FBA_D27	FBA_D59
FBA_D<28>	BG47	FBA_D28	FBA_D60
FBA_D<29>	BH48	FBA_D29	FBA_D61
FBA_D<30>	BF48	FBA_D30	FBA_D62
FBA_D<31>	BE47	FBA_D31	FBA_D63

FBA_DOM0	BM39	FBA_DOM0	FBA_DOM4
FBA_DOM1	BM44	FBA_DOM1	FBA_DOM5
FBA_DOM2	BM48	FBA_DOM2	FBA_DOM6
FBA_DOM3	BF47	FBA_DOM3	FBA_DOM7

FBA_DOS_RN0	BL42	FBA_DOS_RN0	FBA_DOS_RN4
FBA_DOS_RN1	BP45	FBA_DOS_RN1	FBA_DOS_RN5
FBA_DOS_RN2	BM50	FBA_DOS_RN2	FBA_DOS_RN6
FBA_DOS_RN3	BK48	FBA_DOS_RN3	FBA_DOS_RN7
FBA_DOS_WP0	BK41	FBA_DOS_WP0	FBA_DOS_WP4
FBA_DOS_WP1	BM45	FBA_DOS_WP1	FBA_DOS_WP5
FBA_DOS_WP2	BM49	FBA_DOS_WP2	FBA_DOS_WP6
FBA_DOS_WP3	BJ48	FBA_DOS_WP3	FBA_DOS_WP7

FBA_CMD<0>	BR47	FBA_CMD0	FBA_CMD10
FBA_CMD<1>	BM47	FBA_CMD1	FBA_CMD11
FBA_CMD<2>	BR48	FBA_CMD2	FBA_CMD12
FBA_CMD<3>	BP48	FBA_CMD3	FBA_CMD13
FBA_CMD<4>	BM48	FBA_CMD4	FBA_CMD14
FBA_CMD<5>	BM49	FBA_CMD5	FBA_CMD15
FBA_CMD<6>	BK50	FBA_CMD6	FBA_CMD16
FBA_CMD<7>	BM50	FBA_CMD7	FBA_CMD17
FBA_CMD<8>	BR51	FBA_CMD8	FBA_CMD18
FBA_CMD<9>	BP51	FBA_CMD9	FBA_CMD19
FBA_CMD<10>	BM51	FBA_CMD10	FBA_CMD20
FBA_CMD<11>	BP53	FBA_CMD11	FBA_CMD21
FBA_CMD<12>	BM52	FBA_CMD12	FBA_CMD22
FBA_CMD<13>	BM54	FBA_CMD13	FBA_CMD23
FBA_CMD<14>	BM53	FBA_CMD14	FBA_CMD24
FBA_CMD<15>	BL55	FBA_CMD15	FBA_CMD25
FBA_CMD<16>	BL53	FBA_CMD16	FBA_CMD26
FBA_CMD<17>	BL54	FBA_CMD17	FBA_CMD27
FBA_CMD<18>	BK53	FBA_CMD18	FBA_CMD28
FBA_CMD<19>	BK55	FBA_CMD19	FBA_CMD29
FBA_CMD<20>	BJ53	FBA_CMD20	FBA_CMD30
FBA_CMD<21>	BH53	FBA_CMD21	FBA_CMD31
SNN_FBA_CMD<22>	BH54	FBA_CMD22	FBA_CMD32
FBA_CMD<23>	BR55	FBA_CMD23	
FBA_CMD<24>	BC53	FBA_CMD24	
FBA_CMD<25>	BC55	FBA_CMD25	
FBA_CMD<26>	BF53	FBA_CMD26	
FBA_CMD<27>	BE53	FBA_CMD27	
FBA_CMD<28>	BE54	FBA_CMD28	
SNN_FBA_CMD<29>	BE55	FBA_CMD29	
SNN_FBA_CMD<30>	BD53	FBA_CMD30	
SNN_FBA_CMD<31>	BD55	FBA_CMD31	
SNN_FBA_CMD<32>	BB53	FBA_CMD32	

FBA0_CLK0	FBA0_CLK0	BF45	FBA0_CLK0
FBA0_CLK1	FBA0_CLK1	BF41	FBA0_CLK0
SNN_FBA0_CLK1*	FBA0_CLK1	BF42	FBA0_CLK1

FBA1_CLK0	BB45	FBA1_CLK0	FBA1_CLK0
FBA1_CLK1	AA45	SNN_FBA1_CLK1	FBA1_CLK1
FBA1_CLK1*	AY45	SNN_FBA1_CLK1*	FBA1_CLK1

FBBO_CLK0	FBBO_CLK0	AA47	FBBO_CLK0
SNN_FBBO_CLK1	FBBO_CLK1	AT45	FBBO_CLK1
SNN_FBBO_CLK1*	FBBO_CLK1	AU45	FBBO_CLK1

FBBO_CLK0	FBBO_CLK0	AA47	FBBO_CLK0
SNN_FBBO_CLK1	FBBO_CLK1	AT45	FBBO_CLK1
SNN_FBBO_CLK1*	FBBO_CLK1	AU45	FBBO_CLK1

FBB_DEBUG

FBB_D0	FBB_D32
FBB_D1	FBB_D33
FBB_D2	FBB_D34
FBB_D3	FBB_D35
FBB_D4	FBB_D36
FBB_D5	FBB_D37
FBB_D6	FBB_D38
FBB_D7	FBB_D39
FBB_D8	FBB_D40
FBB_D9	FBB_D41
FBB_D10	FBB_D42
FBB_D11	FBB_D43
FBB_D12	FBB_D44
FBB_D13	FBB_D45
FBB_D14	FBB_D46
FBB_D15	FBB_D47
FBB_D16	FBB_D48
FBB_D17	FBB_D49
FBB_D18	FBB_D50
FBB_D19	FBB_D51
FBB_D20	FBB_D52
FBB_D21	FBB_D53
FBB_D22	FBB_D54
FBB_D23	FBB_D55
FBB_D24	FBB_D56
FBB_D25	FBB_D57
FBB_D26	FBB_D58
FBB_D27	FBB_D59
FBB_D28	FBB_D60
FBB_D29	FBB_D61
FBB_D30	FBB_D62
FBB_D31	FBB_D63

FBB_DOM0	AT51	FBB_DOM4
FBB_DOM1	AV47	FBB_DOM5
FBB_DOM2	AL52	FBB_DOM6
FBB_DOM3	AM46	FBB_DOM7

FBB_DOS_RN0	AU53	FBB_DOS_RN4
FBB_DOS_RN1	AU48	FBB_DOS_RN5
FBB_DOS_RN2	AL51	FBB_DOS_RN6
FBB_DOS_RN3	AL48	FBB_DOS_RN7
FBB_DOS_WP0	AU52	FBB_DOS_WP4
FBB_DOS_WP1	AT48	FBB_DOS_WP5
FBB_DOS_WP2	AM50	FBB_DOS_WP6
FBB_DOS_WP3	AM47	FBB_DOS_WP7

FBB_CMD<0>	BB54	FBB_CMD10
FBB_CMD<1>	BB55	FBB_CMD11
FBB_CMD<2>	BA53	FBB_CMD12
FBB_CMD<3>	BA55	FBB_CMD13
FBB_CMD<4>	AW53	FBB_CMD14
FBB_CMD<5>	AW54	FBB_CMD15
FBB_CMD<6>	AW55	FBB_CMD16
FBB_CMD<7>	AV53	FBB_CMD17
FBB_CMD<8>	AV55	FBB_CMD18
FBB_CMD<9>	AT53	FBB_CMD19
FBB_CMD<10>	AT54	FBB_CMD20
FBB_CMD<11>	AT55	FBB_CMD21
FBB_CMD<12>	AR53	FBB_CMD22
FBB_CMD<13>	AR55	FBB_CMD23
FBB_CMD<14>	AP53	FBB_CMD24
FBB_CMD<15>	AN55	FBB_CMD25
FBB_CMD<16>	AN53	FBB_CMD26
FBB_CMD<17>	AN54	FBB_CMD27
FBB_CMD<18>	AM53	FBB_CMD28
FBB_CMD<19>	AM55	FBB_CMD29
FBB_CMD<20>	AL53	FBB_CMD30
FBB_CMD<21>	AK53	FBB_CMD31
FBB_CMD<22>	AK54	FBB_CMD32
FBB_CMD<23>	AK55	
FBB_CMD<24>	AJ53	
FBB_CMD<25>	AJ55	
FBB_CMD<26>	AH53	
FBB_CMD<27>	AG55	
FBB_CMD<28>	AG53	
SNN_FBB_CMD<29>	AF55	
SNN_FBB_CMD<30>	AF54	
SNN_FBB_CMD<31>	AF53	
SNN_FBB_CMD<32>	AD55	

FBB1_CLK0	AK45	FBB1_CLK0	FBB1_CLK0
FBB1_CLK1	AP45	SNN_FBB1_CLK1	FBB1_CLK1
FBB1_CLK1*	AN45	SNN_FBB1_CLK1*	FBB1_CLK1

FBA_D<0>	400HM	2	0	FBA_D<0> . 63>
FBA_D<1>	400HM	2	1	
FBA_D<2>	400HM	2	2	
FBA_D<3>	400HM	2	3	
FBA_D<4>	400HM	2	4	
FBA_D<5>	400HM	2	5	
FBA_D<6>	400HM	2	6	
FBA_D<7>	400HM	2	7	
FBA_D<8>	400HM	2	8	
FBA_D<9>	400HM	2	9	
FBA_D<10>	400HM	2	10	
FBA_D<11>	400HM	2	11	
FBA_D<12>	400HM	2	12	
FBA_D<13>	400HM	2	13	
FBA_D<14>	400HM	2	14	
FBA_D<15>	400HM	2	15	
FBA_D<16>	400HM	2	16	
FBA_D<17>	400HM	2	17	
FBA_D<18>	400HM	2	18	
FBA_D<19>	400HM	2	19	
FBA_D<20>	400HM	2	20	
FBA_D<21>	400HM	2	21	
FBA_D<22>	400HM	2	22	
FBA_D<23>	400HM	2	23	
FBA_D<24>	400HM	2	24	
FBA_D<25>	400HM	2	25	
FBA_D<26>	400HM	2	26	
FBA_D<27>	400HM	2	27	
FBA_D<28>	400HM	2	28	
FBA_D<29>	400HM	2	29	
FBA_D<30>	400HM	2	30	
FBA_D<31>	400HM	2	31	
FBA_D<32>	400HM	2	32	
FBA_D<33>	400HM	2	33	
FBA_D<34>	400HM	2	34	
FBA_D<35>	400HM	2	35	
FBA_D<36>	400HM	2	36	
FBA_D<37>	400HM	2	37	
FBA_D<38>	400HM	2	38	
FBA_D<39>	400HM	2	39	
FBA_D<40>	400HM	2	40	
FBA_D<41>	400HM	2	41	
FBA_D<42>	400HM	2	42	
FBA_D<43>	400HM	2	43	
FBA_D<44>	400HM	2	44	
FBA_D<45>	400HM	2	45	
FBA_D<46>	400HM	2	46	
FBA_D<47>	400HM	2	47	
FBA_D<48>	400HM	2	48	
FBA_D<49>	400HM	2	49	
FBA_D<50>	400HM	2	50	
FBA_D<51>	400HM	2	51	
FBA_D<52>	400HM	2	52	
FBA_D<53>	400HM	2	53	
FBA_D<54>	400HM	2	54	
FBA_D<55>	400HM	2	55	
FBA_D<56>	400HM	2	56	
FBA_D<57>	400HM	2	57	
FBA_D<58>	400HM	2	58	
FBA_D<59>	400HM	2	59	
FBA_D<60>	400HM	2	60	
FBA_D<61>	400HM	2	61	
FBA_D<62>	400HM	2	62	
FBA_D<63>	400HM	2	63	

FBA_DOM0	400HM	2	BI	8. 4A<>
FBA_DOM1	400HM	2	BI	9. 5A<>
FBA_DOM2	400HM	2	BI	9. 5A<>
FBA_DOM3	400HM	2	BI	9. 5A<>
FBA_DOM4	400HM	2	BI	9. 5A<>
FBA_DOM5	400HM	2	BI	9. 5A<>
FBA_DOM6	400HM	2	BI	9. 5A<>
FBA_DOM7	400HM	2	BI	9. 5A<>

FBA_DOS_RN0	400HM	1	IN	8. 5A<
FBA_DOS_RN1	400HM	1	IN	8. 5A<
FBA_DOS_RN2	400HM	1	IN	8. 5A<
FBA_DOS_RN3	400HM	1	IN	8. 5A<
FBA_DOS_RN4	400HM	1	IN	8. 5A<
FBA_DOS_RN5	400HM	1	IN	8. 5A<
FBA_DOS_RN6	400HM	1	IN	8. 5A<
FBA_DOS_RN7	400HM	1	IN	8. 5A<

FBA_DOS_WP0	400HM	1	OUT	8. 5A<
FBA_DOS_WP1	400HM	1	OUT	8. 5A<
FBA_DOS_WP2	400HM	1	OUT	8. 5A<
FBA_DOS_WP3	400HM	1	OUT	8. 5A<
FBA_DOS_WP4	400HM	1	OUT	8. 5A<
FBA_DOS_WP5	400HM	1	OUT	8. 5A<
FBA_DOS_WP6	400HM	1	OUT	8. 5A<
FBA_DOS_WP7	400HM	1	OUT	8. 5A<

FBA_CMD<0>	400HM	2	0	FBA_CMD<0> . 28>
FBA_CMD<1>	400HM	2	1	
FBA_CMD<2>	400HM	2	2	
FBA_CMD<3>	400HM	2	3	
FBA_CMD<4>	400HM	2	4	
FBA_CMD<5>	400HM	2	5	
FBA_CMD<6>	400HM	2	6	
FBA_CMD<7>	400HM	2	7	
FBA_CMD<8>	400HM	2	8	
FBA_CMD<9>	400HM	2	9	
FBA_CMD<10>	400HM	2	10	
FBA_CMD<11>	400HM	2	11	
FBA_CMD<12>	400HM	2	12	
FBA_CMD<13>	400HM	2	13	
FBA_CMD<14>	400HM	2	14	
FBA_CMD<15>	400HM	2	15	
FBA_CMD<16>	400HM	2	16	
FBA_CMD<17>	400HM	2	17	
FBA_CMD<18>	400HM	2	18	
FBA_CMD<19>	400HM	2	19	
FBA_CMD<20>	400HM	2	20	
FBA_CMD<21>	400HM	2	21	
FBA_CMD<22>	400HM	2	22	
FBA_CMD<23>	400HM	2	23	
FBA_CMD<24>	400HM	2	24	
FBA_CMD<25>	400HM	2	25	
FBA_CMD<26>	400HM	2	26	
FBA_CMD<27>	400HM	2	27	
FBA_CMD<28>	400HM	2	28	

FBA0_CLK0	80DI FF	1	OUT	8. 2A<
FBA0_CLK0*	80DI FF	1	OUT	8. 2A<
FBA1_CLK0	80DI FF	1	OUT	8. 2A<
FBA1_CLK0*	80DI FF	1	OUT	8. 2A<

FBB_D<0>	400HM	2	0	FBB_D<0> . 63>
FBB_D<1>	400HM	2	1	
FBB_D<2>	400HM	2	2	
FBB_D<3>	400HM	2	3	
FBB_D<4>	400HM	2	4	
FBB_D<5>	400HM	2	5	
FBB_D<6>	400HM	2	6	
FBB_D<7>	400HM	2	7	
FBB_D<8>	400HM	2	8	
FBB_D<9>	400HM	2	9	
FBB_D<10>	400HM	2	10	
FBB_D<11>	400HM	2	11	
FBB_D<12>	400HM	2	12	
FBB_D<13>	400HM	2	13	
FBB_D<14>	400HM	2	14	
FBB_D<15>	400HM	2	15	
FBB_D<16>	400HM	2	16	
FBB_D<17>	400HM	2	17	
FBB_D<18>	400HM	2	18	
FBB_D<19>	400HM	2	19	
FBB_D<20>	400HM	2	20	
FBB_D<21>	400HM	2	21	
FBB_D<22>	400HM	2	22	
FBB_D<23>	400HM	2	23	
FBB_D<24>	400HM	2	24	
FBB_D<25>	400HM	2	25	
FBB_D<26>	400HM	2	26	
FBB_D<27>	400HM	2	27	
FBB_D<28>	400HM	2	28	
FBB_D<29>	400HM	2	29	
FBB_D<30>	400HM	2	30	
FBB_D<31>	400HM	2	31	
FBB_D<32>	400HM	2	32	
FBB_D<33>	400HM	2	33	
FBB_D<34>	400HM	2	34	
FBB_D<35>	400HM	2	35	
FBB_D<36>	400HM	2	36	
FBB_D<37>	400HM	2	37	
FBB_D<38>	400HM	2	38	
FBB_D<39>	400HM	2	39	
FBB_D<40>	400HM	2	40	
FBB_D<41>	400HM	2	41	
FBB_D<42>	400HM	2	42	
FBB_D<43>	400HM	2	43	
FBB_D<44>	400HM	2	44	
FBB_D<45>	400HM	2	45	
FBB_D<46>	400HM	2	46	
FBB_D<47>	400HM	2	47	
FBB_D<48>	400HM	2	48	
FBB_D<49>	400HM	2	49	
FBB_D<50>	400HM	2	50	
FBB_D<51>	400HM	2	51	
FBB_D<52>	400HM	2	52	
FBB_D<53>	400HM	2	53	
FBB_D<54>	400HM	2	54	
FBB_D<55>	400HM	2	55	
FBB_D<56>	400HM	2	56	
FBB_D<57>	400HM	2	57	
FBB_D<58>	400HM	2	58	
FBB_D<59>	400HM	2	59	
FBB_D<60>	400HM	2	60	
FBB_D<61>	400HM	2	61	
FBB_D<62>	400HM	2	62	
FBB_D<63>	400HM	2	63	

Framebuffer C, D: GPU Section

G1
G200-100-A2
86A2236
CHANGED

4/21 MEM_C

FBC D<0>	AB53	FBC D0	FBC D32
FBC D<1>	W53	FBC D1	FBC D33
FBC D<2>	W52	FBC D2	FBC D34
FBC D<3>	Y52	FBC D3	FBC D35
FBC D<4>	AA52	FBC D4	FBC D36
FBC D<5>	Y51	FBC D5	FBC D37
FBC D<6>	AA50	FBC D6	FBC D38
FBC D<7>	AA49	FBC D7	FBC D39
FBC D<8>	U49	FBC D8	FBC D40
FBC D<9>	U48	FBC D9	FBC D41
FBC D<10>	U47	FBC D10	FBC D42
FBC D<11>	T47	FBC D11	FBC D43
FBC D<12>	U46	FBC D12	FBC D44
FBC D<13>	U45	FBC D13	FBC D45
FBC D<14>	T45	FBC D14	FBC D46
FBC D<15>	R46	FBC D15	FBC D47
FBC D<16>	U52	FBC D16	FBC D48
FBC D<17>	U51	FBC D17	FBC D49
FBC D<18>	U50	FBC D18	FBC D50
FBC D<19>	R50	FBC D19	FBC D51
FBC D<20>	P50	FBC D20	FBC D52
FBC D<21>	P51	FBC D21	FBC D53
FBC D<22>	P52	FBC D22	FBC D54
FBC D<23>	R52	FBC D23	FBC D55
FBC D<24>	P45	FBC D24	FBC D56
FBC D<25>	P46	FBC D25	FBC D57
FBC D<26>	N47	FBC D26	FBC D58
FBC D<27>	N47	FBC D27	FBC D59
FBC D<28>	P48	FBC D28	FBC D60
FBC D<29>	N48	FBC D29	FBC D61
FBC D<30>	L48	FBC D30	FBC D62
FBC D<31>	L49	FBC D31	FBC D63

FBC DOM0	W51	FBC DOM0	FBC DOM4
FBC DOM1	U49	FBC DOM1	FBC DOM5
FBC DOM2	T51	FBC DOM2	FBC DOM6
FBC DOM3	P49	FBC DOM3	FBC DOM7

FBC DOS RNO	Y49	FBC DOS RNO	FBC DOS RN4
FBC DOS RN1	R47	FBC DOS RN1	FBC DOS RN5
FBC DOS RN2	T52	FBC DOS RN2	FBC DOS RN6
FBC DOS RN3	M50	FBC DOS RN3	FBC DOS RN7
FBC DOS WPO	C46	FBC DOS WPO	FBC DOS WP4
FBC DOS WP1	T48	FBC DOS WP1	FBC DOS WP5
FBC DOS WP2	T53	FBC DOS WP2	FBC DOS WP6
FBC DOS WP3	M49	FBC DOS WP3	FBC DOS WP7

FBC CMD<0>	AD53	FBC CMD0	FBC CMD1
FBC CMD<1>	AC55	FBC CMD1	FBC CMD2
FBC CMD<2>	AC54	FBC CMD2	FBC CMD3
FBC CMD<3>	AC53	FBC CMD3	FBC CMD4
FBC CMD<4>	AA55	FBC CMD4	FBC CMD5
FBC CMD<5>	AA53	FBC CMD5	FBC CMD6
FBC CMD<6>	Y55	FBC CMD6	FBC CMD7
FBC CMD<7>	Y54	FBC CMD7	FBC CMD8
FBC CMD<8>	Y53	FBC CMD8	FBC CMD9
FBC CMD<9>	V55	FBC CMD9	FBC CMD10
FBC CMD<10>	V53	FBC CMD10	FBC CMD11
FBC CMD<11>	U55	FBC CMD11	FBC CMD12
FBC CMD<12>	U54	FBC CMD12	FBC CMD13
FBC CMD<13>	U53	FBC CMD13	FBC CMD14
FBC CMD<14>	R55	FBC CMD14	FBC CMD15
FBC CMD<15>	R53	FBC CMD15	FBC CMD16
FBC CMD<16>	P53	FBC CMD16	FBC CMD17
FBC CMD<17>	P54	FBC CMD17	FBC CMD18
FBC CMD<18>	P55	FBC CMD18	FBC CMD19
FBC CMD<19>	M55	FBC CMD19	FBC CMD20
FBC CMD<20>	M53	FBC CMD20	FBC CMD21
FBC CMD<21>	L55	FBC CMD21	FBC CMD22
FBC CMD<22>	L54	FBC CMD22	FBC CMD23
FBC CMD<23>	L53	FBC CMD23	FBC CMD24
FBC CMD<24>	J55	FBC CMD24	FBC CMD25
FBC CMD<25>	J53	FBC CMD25	FBC CMD26
FBC CMD<26>	H55	FBC CMD26	FBC CMD27
FBC CMD<27>	H54	FBC CMD27	FBC CMD28
FBC CMD<28>	H53	FBC CMD28	FBC CMD29
FBC CMD<29>	F55	FBC CMD29	FBC CMD30
FBC CMD<30>	F53	FBC CMD30	FBC CMD31
FBC CMD<31>	E55	FBC CMD31	FBC CMD32
FBC CMD<32>	E54	FBC CMD32	

FBCO_CLK0	FBCO_CLK0	AA47	FBCO_CLK0
FBCO_CLK0	FBCO_CLK0	AA48	FBCO_CLK0
SNN_FBCO_CLK1	FBCO_CLK1	AC45	FBCO_CLK1
SNN_FBCO_CLK1*	FBCO_CLK1	AB45	FBCO_CLK1

FBC1_CLK0	FBC1_CLK0	FBC1_CLK0
FBC1_CLK0	FBC1_CLK0	FBC1_CLK0
FBC1_CLK1	FBC1_CLK1	FBC1_CLK1
FBC1_CLK1	FBC1_CLK1	FBC1_CLK1

M46	FBC1_CLK0	FBC1_CLK0
Y45	SNN_FBC1_CLK1	FBC1_CLK1
W45	SNN_FBC1_CLK1*	FBC1_CLK1

FBD0_CLK0	FBD0_CLK0	K44	FBD0_CLK0
FBD0_CLK0*	FBD0_CLK0	L30	FBD0_CLK0
SNN_FBD0_CLK1	FBD0_CLK1	L30	FBD0_CLK1
SNN_FBD0_CLK1*	FBD0_CLK1	L33	FBD0_CLK1

FBD1_CLK0	FBD1_CLK0	FBD1_CLK0
FBD1_CLK0	FBD1_CLK0	FBD1_CLK0
FBD1_CLK1	FBD1_CLK1	FBD1_CLK1
FBD1_CLK1	FBD1_CLK1	FBD1_CLK1

J38	FBD1_CLK0	FBD1_CLK0
L30	SNN_FBD1_CLK1	FBD1_CLK1
L31	SNN_FBD1_CLK1*	FBD1_CLK1

FBD D<0>	E46	FBD D0	FBD D32
FBD D<1>	E45	FBD D1	FBD D33
FBD D<2>	F45	FBD D2	FBD D34
FBD D<3>	H45	FBD D3	FBD D35
FBD D<4>	G44	FBD D4	FBD D36
FBD D<5>	F44	FBD D5	FBD D37
FBD D<6>	O44	FBD D6	FBD D38
FBD D<7>	E43	FBD D7	FBD D39
FBD D<8>	L43	FBD D8	FBD D40
FBD D<9>	K42	FBD D9	FBD D41
FBD D<10>	J43	FBD D10	FBD D42
FBD D<11>	J42	FBD D11	FBD D43
FBD D<12>	G41	FBD D12	FBD D44
FBD D<13>	H40	FBD D13	FBD D45
FBD D<14>	G39	FBD D14	FBD D46
FBD D<15>	F39	FBD D15	FBD D47
FBD D<16>	C43	FBD D16	FBD D48
FBD D<17>	O43	FBD D17	FBD D49
FBD D<18>	O42	FBD D18	FBD D50
FBD D<19>	E42	FBD D19	FBD D51
FBD D<20>	O41	FBD D20	FBD D52
FBD D<21>	O40	FBD D21	FBD D53
FBD D<22>	O39	FBD D22	FBD D54
FBD D<23>	E39	FBD D23	FBD D55
FBD D<24>	J40	FBD D24	FBD D56
FBD D<25>	K41	FBD D25	FBD D57
FBD D<26>	J39	FBD D26	FBD D58
FBD D<27>	H39	FBD D27	FBD D59
FBD D<28>	G38	FBD D28	FBD D60
FBD D<29>	H37	FBD D29	FBD D61
FBD D<30>	H36	FBD D30	FBD D62
FBD D<31>	K36	FBD D31	FBD D63

FBD DOM0	D45	FBD DOM0	FBD DOM4
FBD DOM1	H43	FBD DOM1	FBD DOM5
FBD DOM2	C40	FBD DOM2	FBD DOM6
FBD DOM3	L37	FBD DOM3	FBD DOM7

FBD DOS RNO	D46	FBD DOS RNO	FBD DOS RN4
FBD DOS RN1	G42	FBD DOS RN1	FBD DOS RN5
FBD DOS RN2	E40	FBD DOS RN2	FBD DOS RN6
FBD DOS RN3	J36	FBD DOS RN3	FBD DOS RN7
FBD DOS WPO	C46	FBD DOS WPO	FBD DOS WP4
FBD DOS WP1	H42	FBD DOS WP1	FBD DOS WP5
FBD DOS WP2	F41	FBD DOS WP2	FBD DOS WP6
FBD DOS WP3	J37	FBD DOS WP3	FBD DOS WP7

FBD CMD<0>	C54	FBD CMD0	FBD CMD1
FBD CMD<1>	B53	FBD CMD1	FBD CMD2
FBD CMD<2>	C51	FBD CMD2	FBD CMD3
FBD CMD<3>	C50	FBD CMD3	FBD CMD4
FBD CMD<4>	B51	FBD CMD4	FBD CMD5
FBD CMD<5>	A51	FBD CMD5	FBD CMD6
FBD CMD<6>	A50	FBD CMD6	FBD CMD7
FBD CMD<7>	C48	FBD CMD7	FBD CMD8
FBD CMD<8>	B48	FBD CMD8	FBD CMD9
FBD CMD<9>	A48	FBD CMD9	FBD CMD10
FBD CMD<10>	C47	FBD CMD10	FBD CMD11
FBD CMD<11>	A47	FBD CMD11	FBD CMD12
FBD CMD<12>	C45	FBD CMD12	FBD CMD13
FBD CMD<13>	B45	FBD CMD13	FBD CMD14
FBD CMD<14>	A45	FBD CMD14	FBD CMD15
FBD CMD<15>	A44	FBD CMD15	FBD CMD16
FBD CMD<16>	C44	FBD CMD16	FBD CMD17
FBD CMD<17>	C42	FBD CMD17	FBD CMD18
FBD CMD<18>	B42	FBD CMD18	FBD CMD19
FBD CMD<19>	A42	FBD CMD19	FBD CMD20
FBD CMD<20>	C41	FBD CMD20	FBD CMD21
FBD CMD<21>	A41	FBD CMD21	FBD CMD22
FBD CMD<22>	C39	FBD CMD22	FBD CMD23
FBD CMD<23>	B39	FBD CMD23	FBD CMD24
FBD CMD<24>	A39	FBD CMD24	FBD CMD25
FBD CMD<25>	C38	FBD CMD25	FBD CMD26
FBD CMD<26>	A38	FBD CMD26	FBD CMD27
FBD CMD<27>	C36	FBD CMD27	FBD CMD28
FBD CMD<28>	B36	FBD CMD28	FBD CMD29
FBD CMD<29>	A36	FBD CMD29	FBD CMD30
FBD CMD<30>	C35	FBD CMD30	FBD CMD31
FBD CMD<31>	A35	FBD CMD31	FBD CMD32
FBD CMD<32>	C33	FBD CMD32	

FBD0_CLK0	FBD0_CLK0	K44	FBD0_CLK0
FBD0_CLK0*	FBD0_CLK0	L30	FBD0_CLK0
SNN_FBD0_CLK1	FBD0_CLK1	L30	FBD0_CLK1
SNN_FBD0_CLK1*	FBD0_CLK1	L33	FBD0_CLK1


FBD1_CLK0	FBD1_CLK0	FBD1_CLK0
FBD1_CLK0	FBD1_CLK0	FBD1_CLK0
FBD1_CLK1	FBD1_CLK1	FBD1_CLK1
FBD1_CLK1	FBD1_CLK1	FBD1_CLK1



J38	FBD1_CLK0	FBD1_CLK0
L30	SNN_FBD1_CLK1	FBD1_CLK1
L31	SNN_FBD1_CLK1*	FBD1_CLK1



FBC D<0>	400HM	2	0	OUT	10. 2A<>
FBC D<1>	400HM	2	1	OUT	10. 2A<>
FBC D<2>	400HM	2	2	OUT	10. 2A<>
FBC D<3>	400HM	2	3	OUT	10. 2A<>
FBC D<4>	400HM	2	4	OUT	10. 2A<>
FBC D<5>	400HM	2	5	OUT	10. 2A<>
FBC D<6>	400HM	2	6	OUT	10. 2A<>
FBC D<7>	400HM	2	7	OUT	10. 2A<>
FBC D<8>	400HM	2	8	OUT	10. 2A<>
FBC D<9>	400HM	2	9	OUT	10. 2A<>
FBC D<10>	400HM	2	10	OUT	10. 2A<>
FBC D<11>	400HM	2	11	OUT	10. 2A<>
FBC D<12>	400HM	2	12	OUT	10. 2A<>
FBC D<13>	400HM	2	13	OUT	10. 2A<>
FBC D<14>	400HM	2	14	OUT	10. 2A<>
FBC D<15>	400HM	2	15	OUT	10. 2A<>
FBC D<16>	400HM	2	16	OUT	10. 2A<>
FBC D<17>	400HM	2	17	OUT	10. 2A<>
FBC D<18>	400HM	2	18	OUT	10. 2A<>
FBC D<19>	400HM	2	19	OUT	10. 2A<>
FBC D<20>	400HM	2	20	OUT	10. 2A<>
FBC D<21>	400HM	2	21	OUT	10. 2A<>
FBC D<22>	400HM	2	22	OUT	10. 2A<>
FBC D<23>	400HM	2	23	OUT	10. 2A<>
FBC D<24>	400HM	2	24	OUT	10. 2A<>
FBC D<25>	400HM	2	25	OUT	10. 2A<>
FBC D<26>	400HM	2	26	OUT	10. 2A<>
FBC D<27>	400HM	2	27	OUT	10. 2A<>
FBC D<28>	400HM	2	28	OUT	10. 2A<>
FBC D<29>	400HM	2	29	OUT	10. 2A<>
FBC D<30>	400HM	2	30	OUT	10. 2A<>
FBC D<31>	400HM	2	31	OUT	10. 2A<>
FBC D<32>	400HM	2	32	OUT	10. 2A<>
FBC D<33>	400HM	2	33	OUT	10. 2A<>
FBC D<34>	400HM	2	34	OUT	10. 2A<>
FBC D<35>	400HM	2	35	OUT	10. 2A<>
FBC D<36>	400HM	2	36	OUT	10. 2A<>
FBC D<37>	400HM	2	37	OUT	10. 2A<>
FBC D<38>	400HM	2	38	OUT	10. 2A<>
FBC D<39>	400HM	2	39	OUT	10. 2A<>
FBC D<40>	400HM	2	40	OUT	10. 2A<>
FBC D<41>	400HM	2	41	OUT	10. 2A<>
FBC D<42>	400HM	2	42	OUT	10. 2A<>
FBC D<43>	400HM	2	43	OUT	10. 2A<>
FBC D<44>	400HM	2	44	OUT	10. 2A<>
FBC D<45>	400HM	2	45	OUT	10. 2A<>
FBC D<46>	400HM	2	46	OUT	10. 2A<>
FBC D<47>	400HM	2	47	OUT	10. 2A<>
FBC D<48>	400HM	2	48	OUT	10. 2A<>
FBC D<49>	400HM	2	49	OUT	10. 2A<>
FBC D<50>	400HM	2	50	OUT	10. 2A<>
FBC D<51>	400HM	2	51	OUT	10. 2A<>
FBC D<52>	400HM	2	52	OUT	10. 2A<>
FBC D<53>	400HM	2	53	OUT	10. 2A<>
FBC D<54>	400HM	2	54	OUT	10. 2A<>
FBC D<55>	400HM	2	55	OUT	10. 2A<>
FBC D<56>	400HM	2	56	OUT	10. 2A<>
FBC D<57>	400HM	2	57	OUT	10. 2A<>
FBC D<58>	400HM	2	58	OUT	10. 2A<>
FBC D<59>	400HM	2	59	OUT	10. 2A<>
FBC D<60>	400HM	2	60	OUT	10. 2A<>
FBC D<61>	400HM	2	61	OUT	10. 2A<>
FBC D<62>	400HM	2	62	OUT	10. 2A<>
FBC D<63>	400HM	2	63	OUT	10. 2A<>

FBC DOM0	400HM	2	0	BT	10. 4A<>
FBC DOM1	400HM	2	1	BT	10. 5A<>
FBC DOM2	400HM	2	2	BT	10. 5A<>
FBC DOM3	400HM	2	3	BT	10. 5A<>
FBC DOM4	400HM	2	4	BT	10. 5A<>
FBC DOM5	400HM	2	5	BT	10. 5A<>
FBC DOM6	400HM	2	6	BT	10. 5A<>
FBC DOM7	400HM	2	7	BT	10. 5A<>
FBC DOS RNO	400HM	1	0	IN	10. 5A<
FBC DOS RN1	400HM	1	1	IN	10. 5A<
FBC DOS RN2	400HM	1	2	IN	10. 5A<
FBC DOS RN3	400HM	1	3	IN	10. 5A<
FBC DOS RN4	400HM	1	4	IN	10. 5A<
FBC DOS RN5	400HM	1	5	IN	10. 5A<
FBC DOS RN6	400HM	1	6	IN	10. 5A<
FBC DOS RN7	400HM	1	7	IN	10. 5A<
FBC DOS WP0	400HM	1	0	OUT	10. 5A>
FBC DOS WP1	400HM	1	1	OUT	10. 5A>
FBC DOS WP2	400HM	1	2	OUT	10. 5A>
FBC DOS WP3	400HM	1	3	OUT	10. 5A>
FBC DOS WP4	400HM	1	4	OUT	10. 5A>
FBC DOS WP5	400HM	1	5	OUT	10. 5A>
FBC DOS WP6	400HM	1	6	OUT	10. 5A>
FBC DOS WP7	400HM	1	7	OUT	10. 5A>

5



FBE0_CLK0	80DI FF	1		12_2A<
FBE0_CLK0*	80DI FF	1		OUT
FBE1_CLK0	80DI FF	1		12_2A<
FBE1_CLK0*	80DI FF	1		OUT

FBFO_CLKO	80DI FF	1		13. 2A<
FBFO_CLKO*	80DI FF	1		13. 2A<
FBF1_CLKO	80DI FF	1		13. 2A<
FBF1_CLKO*	80DI FF	1		13. 2A<

Framebuffer G, H: GPU Section

G1
G200-100-A2
BGA2236
CHANGED

8/21 MEM_G

FBG_D<0>	Y8	FBG_D0	FBG_D32	AG4	FBG_D<32>
FBG_D<1>	W9	FBG_D1	FBG_D33	AH3	FBG_D<33>
FBG_D<2>	Y9	FBG_D2	FBG_D34	AH4	FBG_D<34>
FBG_D<3>	Y10	FBG_D3	FBG_D35	AJ4	FBG_D<35>
FBG_D<4>	AA9	FBG_D4	FBG_D36	AL3	FBG_D<36>
FBG_D<5>	AB8	FBG_D5	FBG_D37	AL4	FBG_D<37>
FBG_D<6>	AC7	FBG_D6	FBG_D38	AL5	FBG_D<38>
FBG_D<7>	AC6	FBG_D7	FBG_D39	AM4	FBG_D<39>
FBG_D<8>	AC8	FBG_D8	FBG_D40	AL9	FBG_D<40>
FBG_D<9>	AC9	FBG_D9	FBG_D41	AK10	FBG_D<41>
FBG_D<10>	AC10	FBG_D10	FBG_D42	AK11	FBG_D<42>
FBG_D<11>	AD10	FBG_D11	FBG_D43	AL11	FBG_D<43>
FBG_D<12>	AE9	FBG_D12	FBG_D44	AM10	FBG_D<44>
FBG_D<13>	AF8	FBG_D13	FBG_D45	AN9	FBG_D<45>
FBG_D<14>	AF7	FBG_D14	FBG_D46	AN8	FBG_D<46>
FBG_D<15>	AF6	FBG_D15	FBG_D47	AP8	FBG_D<47>
FBG_D<16>	AB4	FBG_D16	FBG_D48	AM6	FBG_D<48>
FBG_D<17>	AB5	FBG_D17	FBG_D49	AM6	FBG_D<49>
FBG_D<18>	AC4	FBG_D18	FBG_D50	AN6	FBG_D<50>
FBG_D<19>	AC5	FBG_D19	FBG_D51	AP5	FBG_D<51>
FBG_D<20>	AD6	FBG_D20	FBG_D52	AR4	FBG_D<52>
FBG_D<21>	AE5	FBG_D21	FBG_D53	AT4	FBG_D<53>
FBG_D<22>	AF4	FBG_D22	FBG_D54	AT5	FBG_D<54>
FBG_D<23>	AF5	FBG_D23	FBG_D55	AT6	FBG_D<55>
FBG_D<24>	AG10	FBG_D24	FBG_D56	AN7	FBG_D<56>
FBG_D<25>	AG9	FBG_D25	FBG_D57	AP9	FBG_D<57>
FBG_D<26>	AH9	FBG_D26	FBG_D58	AR9	FBG_D<58>
FBG_D<27>	AJ9	FBG_D27	FBG_D59	AR7	FBG_D<59>
FBG_D<28>	AK9	FBG_D28	FBG_D60	AT7	FBG_D<60>
FBG_D<29>	AK7	FBG_D29	FBG_D61	AV7	FBG_D<61>
FBG_D<30>	AK8	FBG_D30	FBG_D62	AV9	FBG_D<62>
FBG_D<31>	AJ6	FBG_D31	FBG_D63	AV10	FBG_D<63>

FBG_DOM0	AA10	FBG_DOM0
FBG_DOM1	A09	FBG_DOM1
FBG_DOM2	AE4	FBG_DOM2
FBG_DOM3	AJ7	FBG_DOM3

FBG_DOS_RN0	W8	FBG_DOS_RN0
FBG_DOS_RN1	AD7	FBG_DOS_RN1
FBG_DOS_RN2	AD4	FBG_DOS_RN2
FBG_DOS_RN3	AH8	FBG_DOS_RN3
FBG_DOS_WP0	Y7	FBG_DOS_WP0
FBG_DOS_WP1	AE8	FBG_DOS_WP1
FBG_DOS_WP2	AE3	FBG_DOS_WP2
FBG_DOS_WP3	AG7	FBG_DOS_WP3

FBG_CMD<0>	P1	FBG_CMD0
FBG_CMD<1>	R3	FBG_CMD1
FBG_CMD<2>	R1	FBG_CMD2
FBG_CMD<3>	U3	FBG_CMD3
FBG_CMD<4>	U2	FBG_CMD4
FBG_CMD<5>	U1	FBG_CMD5
FBG_CMD<6>	V3	FBG_CMD6
FBG_CMD<7>	V1	FBG_CMD7
FBG_CMD<8>	Y3	FBG_CMD8
FBG_CMD<9>	Y2	FBG_CMD9
FBG_CMD<10>	Y1	FBG_CMD10
FBG_CMD<11>	AA3	FBG_CMD11
FBG_CMD<12>	AA1	FBG_CMD12
FBG_CMD<13>	AC3	FBG_CMD13
FBG_CMD<14>	AC2	FBG_CMD14
FBG_CMD<15>	AC1	FBG_CMD15
FBG_CMD<16>	AD3	FBG_CMD16
FBG_CMD<17>	AD1	FBG_CMD17
FBG_CMD<18>	AF3	FBG_CMD18
FBG_CMD<19>	AF2	FBG_CMD19
FBG_CMD<20>	AF1	FBG_CMD20
FBG_CMD<21>	AG3	FBG_CMD21
FBG_CMD<22>	AG1	FBG_CMD22
FBG_CMD<23>	AJ1	FBG_CMD23
FBG_CMD<24>	AJ3	FBG_CMD24
FBG_CMD<25>	AK1	FBG_CMD25
FBG_CMD<26>	AK2	FBG_CMD26
FBG_CMD<27>	AK3	FBG_CMD27
FBG_CMD<28>	AM1	FBG_CMD28
FBG_CMD<29>	AM3	FBG_CMD29
FBG_CMD<30>	AN1	FBG_CMD30
FBG_CMD<31>	AN2	FBG_CMD31
FBG_CMD<32>	AN3	FBG_CMD32

FBGO_CLK0	FBGO_CLK0	V10	FBGO_CLK0
FBGO_CLK1	FBGO_CLK1	AE11	FBGO_CLK0
SNN_FBGO_CLK1*	FBGO_CLK1	AF11	FBGO_CLK1

FBG_DEBUG
FBGH_REFCLK
FBGH_REFCLK

FBGH_NV_H_PLL_AVDD

FBG1_CLK0	AF10	FBG1_CLK0	FBG1_CLK0
FBG1_CLK1	AN11	FBG1_CLK1	FBG1_CLK1
FBG1_CLK1*	AP11	FBG1_CLK1*	FBG1_CLK1

G1
G200-100-A2
BGA2236
CHANGED

9/21 MEM_H

SNN_FBH_D<0>	AU3	FBH_D0	FBH_D32	BF11	SNN_FBH_D<32>
SNN_FBH_D<1>	AU4	FBH_D1	FBH_D33	BF12	SNN_FBH_D<33>
SNN_FBH_D<2>	AV4	FBH_D2	FBH_D34	BG11	SNN_FBH_D<34>
SNN_FBH_D<3>	AV6	FBH_D3	FBH_D35	BG12	SNN_FBH_D<35>
SNN_FBH_D<4>	AY3	FBH_D4	FBH_D36	BG13	SNN_FBH_D<36>
SNN_FBH_D<5>	AY4	FBH_D5	FBH_D37	BG14	SNN_FBH_D<37>
SNN_FBH_D<6>	BA4	FBH_D6	FBH_D38	BH14	SNN_FBH_D<38>
SNN_FBH_D<7>	BB6	FBH_D7	FBH_D39	BJ14	SNN_FBH_D<39>
SNN_FBH_D<8>	AB7	FBH_D8	FBH_D40	BG4	SNN_FBH_D<40>
SNN_FBH_D<9>	AB8	FBH_D9	FBH_D41	BJ4	SNN_FBH_D<41>
SNN_FBH_D<10>	AW9	FBH_D10	FBH_D42	BH7	SNN_FBH_D<42>
SNN_FBH_D<11>	AW10	FBH_D11	FBH_D43	BJ5	SNN_FBH_D<43>
SNN_FBH_D<12>	AY9	FBH_D12	FBH_D44	BK4	SNN_FBH_D<44>
SNN_FBH_D<13>	AY8	FBH_D13	FBH_D45	BF3	SNN_FBH_D<45>
SNN_FBH_D<14>	BA9	FBH_D14	FBH_D46	BG6	SNN_FBH_D<46>
SNN_FBH_D<15>	BA10	FBH_D15	FBH_D47	BJ3	SNN_FBH_D<47>
SNN_FBH_D<16>	BC3	FBH_D16	FBH_D48	BM3	SNN_FBH_D<48>
SNN_FBH_D<17>	BB4	FBH_D17	FBH_D49	BL3	SNN_FBH_D<49>
SNN_FBH_D<18>	BB5	FBH_D18	FBH_D50	BL4	SNN_FBH_D<50>
SNN_FBH_D<19>	BC5	FBH_D19	FBH_D51	BL5	SNN_FBH_D<51>
SNN_FBH_D<20>	BE4	FBH_D20	FBH_D52	BM5	SNN_FBH_D<52>
SNN_FBH_D<21>	BF4	FBH_D21	FBH_D53	BM6	SNN_FBH_D<53>
SNN_FBH_D<22>	BE5	FBH_D22	FBH_D54	BM7	SNN_FBH_D<54>
SNN_FBH_D<23>	BE6	FBH_D23	FBH_D55	BN6	SNN_FBH_D<55>
SNN_FBH_D<24>	BB10	FBH_D24	FBH_D56	BK12	SNN_FBH_D<56>
SNN_FBH_D<25>	BB9	FBH_D25	FBH_D57	BK11	SNN_FBH_D<57>
SNN_FBH_D<26>	BC9	FBH_D26	FBH_D58	BK9	SNN_FBH_D<58>
SNN_FBH_D<27>	BD7	FBH_D27	FBH_D59	BK8	SNN_FBH_D<59>
SNN_FBH_D<28>	BE8	FBH_D28	FBH_D60	BM8	SNN_FBH_D<60>
SNN_FBH_D<29>	BE9	FBH_D29	FBH_D61	BN9	SNN_FBH_D<61>
SNN_FBH_D<30>	BF8	FBH_D30	FBH_D62	BN8	SNN_FBH_D<62>
SNN_FBH_D<31>	BE7	FBH_D31	FBH_D63	BN7	SNN_FBH_D<63>

SNN_FBH_DOM0	AY5	FBH_DOM0
SNN_FBH_DOM1	AW6	FBH_DOM1
SNN_FBH_DOM2	BD6	FBH_DOM2
SNN_FBH_DOM3	BB8	FBH_DOM3

SNN_FBH_DOS_RN0	AW5	FBH_DOS_RN0
SNN_FBH_DOS_RN1	BA7	FBH_DOS_RN1
SNN_FBH_DOS_RN2	BC4	FBH_DOS_RN2
SNN_FBH_DOS_RN3	BC8	FBH_DOS_RN3
SNN_FBH_DOS_WP0	AW4	FBH_DOS_WP0
SNN_FBH_DOS_WP1	BA6	FBH_DOS_WP1
SNN_FBH_DOS_WP2	BD4	FBH_DOS_WP2
SNN_FBH_DOS_WP3	BB7	FBH_DOS_WP3

SNN_FBH_CMD<0>	AR1	FBH_CMD0
SNN_FBH_CMD<1>	AR3	FBH_CMD1
SNN_FBH_CMD<2>	AT1	FBH_CMD2
SNN_FBH_CMD<3>	AT2	FBH_CMD3
SNN_FBH_CMD<4>	AT3	FBH_CMD4
SNN_FBH_CMD<5>	AV1	FBH_CMD5
SNN_FBH_CMD<6>	AV3	FBH_CMD6
SNN_FBH_CMD<7>	AW1	FBH_CMD7
SNN_FBH_CMD<8>	AW2	FBH_CMD8
SNN_FBH_CMD<9>	AW3	FBH_CMD9
SNN_FBH_CMD<10>	BA1	FBH_CMD10
SNN_FBH_CMD<11>	BA3	FBH_CMD11
SNN_FBH_CMD<12>	BB1	FBH_CMD12
SNN_FBH_CMD<13>	BB2	FBH_CMD13
SNN_FBH_CMD<14>	BB3	FBH_CMD14
SNN_FBH_CMD<15>	BD1	FBH_CMD15
SNN_FBH_CMD<16>	BD3	FBH_CMD16
SNN_FBH_CMD<17>	BE1	FBH_CMD17
SNN_FBH_CMD<18>	BE2	FBH_CMD18
SNN_FBH_CMD<19>	BE3	FBH_CMD19
SNN_FBH_CMD<20>	BE1	FBH_CMD20
SNN_FBH_CMD<21>	BE3	FBH_CMD21
SNN_FBH_CMD<22>	BH1	FBH_CMD22
SNN_FBH_CMD<23>	BH2	FBH_CMD23
SNN_FBH_CMD<24>	BH3	FBH_CMD24
SNN_FBH_CMD<25>	BK1	FBH_CMD25
SNN_FBH_CMD<26>	BK3	FBH_CMD26
SNN_FBH_CMD<27>	BL1	FBH_CMD27
SNN_FBH_CMD<28>	BL2	FBH_CMD28
SNN_FBH_CMD<29>	BK2	FBH_CMD29
SNN_FBH_CMD<30>	BP3	FBH_CMD30
SNN_FBH_CMD<31>	BR5	FBH_CMD31
SNN_FBH_CMD<32>	BR6	FBH_CMD32

SNN_FBH0_CLK0	FBH0_CLK0	AT10	FBH0_CLK0
SNN_FBH0_CLK1*	FBH0_CLK1	AT11	FBH0_CLK0
SNN_FBH0_CLK1*	FBH0_CLK1	AU11	FBH0_CLK1

FBH_DEBUG


FBH1_CLK0	BD10	SNN_FBH1_CLK0	FBH1_CLK0
FBH1_CLK1	AW11	SNN_FBH1_CLK1*	FBH1_CLK1
FBH1_CLK1*	AY11	SNN_FBH1_CLK1*	FBH1_CLK1

FBG_D<0>	400HM	2	0	OUT	14. 2A<>
FBG_D<1>	400HM	2	1	OUT	14. 2A<>
FBG_D<2>	400HM	2	2	OUT	14. 2A<>
FBG_D<3>	400HM	2	3	OUT	14. 2A<>
FBG_D<4>	400HM	2	4	OUT	14. 2A<>
FBG_D<5>	400HM	2	5	OUT	14. 2A<>
FBG_D<6>	400HM	2	6	OUT	14. 2A<>
FBG_D<7>	400HM	2	7	OUT	14. 2A<>
FBG_D<8>	400HM	2	8	OUT	14. 2A<>
FBG_D<9>	400HM	2	9	OUT	14. 2A<>
FBG_D<10>	400HM	2	10	OUT	14. 2A<>
FBG_D<11>	400HM	2	11	OUT	14. 2A<>
FBG_D<12>	400HM	2	12	OUT	14. 2A<>
FBG_D<13>	400HM	2	13	OUT	14. 2A<>
FBG_D<14>	400HM	2	14	OUT	14. 2A<>
FBG_D<15>	400HM	2	15	OUT	14. 2A<>
FBG_D<16>	400HM	2	16	OUT	14. 2A<>
FBG_D<17>	400HM	2	17	OUT	14. 2A<>
FBG_D<18>	400HM	2	18	OUT	14. 2A<>
FBG_D<19>	400HM	2	19	OUT	14. 2A<>
FBG_D<20>	400HM	2	20	OUT	14. 2A<>
FBG_D<21>	400HM	2	21	OUT	14. 2A<>
FBG_D<22>	400HM	2	22	OUT	14. 2A<>
FBG_D<23>	400HM	2	23	OUT	14. 2A<>
FBG_D<24>	400HM	2	24	OUT	14. 2A<>
FBG_D<25>	400HM	2	25	OUT	14. 2A<>
FBG_D<26>	400HM	2	26	OUT	14. 2A<>
FBG_D<27>	400HM	2	27	OUT	14. 2A<>
FBG_D<28>	400HM	2	28	OUT	14. 2A<>
FBG_D<29>	400HM	2	29	OUT	14. 2A<>
FBG_D<30>	400HM	2	30	OUT	14. 2A<>
FBG_D<31>	400HM	2	31	OUT	14. 2A<>
FBG_D<32>	400HM	2	32	OUT	14. 2A<>
FBG_D<33>	400HM	2	33	OUT	14. 2A<>
FBG_D<34>	400HM	2	34	OUT	14. 2A<>
FBG_D<35>	400HM	2	35	OUT	14. 2A<>
FBG_D<36>	400HM	2	36	OUT	14. 2A<>
FBG_D<37>	400HM	2	37	OUT	14. 2A<>
FBG_D<38>	400HM	2	38	OUT	14. 2A<>
FBG_D<39>	400HM	2	39	OUT	14. 2A<>
FBG_D<40>	400HM	2	40	OUT	14. 2A<>
FBG_D<41>	400HM	2	41	OUT	14. 2A<>
FBG_D<42>	400HM	2	42	OUT	14. 2A<>
FBG_D<43>	400HM	2	43	OUT	14. 2A<>
FBG_D<44>	400HM	2	44	OUT	14. 2A<>
FBG_D<45>	400HM	2	45	OUT	14. 2A<>
FBG_D<46>	400HM	2	46	OUT	14. 2A<>
FBG_D<47>	400HM	2	47	OUT	14. 2A<>
FBG_D<48>	400HM	2	48	OUT	14. 2A<>
FBG_D<49>	400HM	2	49	OUT	14. 2A<>
FBG_D<50>	400HM	2	50	OUT	14. 2A<>
FBG_D<51>	400HM	2	51	OUT	14. 2A<>
FBG_D<52>	400HM	2	52	OUT	14. 2A<>
FBG_D<53>	400HM	2	53	OUT	14. 2A<>
FBG_D<54>	400HM	2	54	OUT	14. 2A<>
FBG_D<55>	400HM	2	55	OUT	14. 2A<>
FBG_D<56>	400HM	2	56	OUT	14. 2A<>
FBG_D<57>	400HM	2	57	OUT	14. 2A<>
FBG_D<58>	400HM	2	58	OUT	14. 2A<>
FBG_D<59>	400HM	2	59	OUT	14. 2A<>
FBG_D<60>	400HM	2	60	OUT	14. 2A<>
FBG_D<61>	400HM	2	61	OUT	14. 2A<>
FBG_D<62>	400HM	2	62	OUT	14. 2A<>
FBG_D<63>	400HM	2	63	OUT	14. 2A<>


FBG_DOM0	400HM	2	BI	14. 4A<>
FBG_DOM1	400HM	2	BI	14. 5A<>
FBG_DOM2	400HM	2	BI	14. 5A<>
FBG_DOM3	400HM	2	BI	14. 5A<>
FBG_DOM4	400HM	2	BI	14. 5A<>
FBG_DOM5	400HM	2	BI	14. 5A<>
FBG_DOM6	400HM	2	BI	14. 5A<>
FBG_DOM7	400HM	2	BI	14. 5A<>

[illegible]

Framebuffer B: Memory Section



Framebuffer C: Memory Section



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA




ASSEMBLY	DT, GT200B-103, 576/1242/1000, 896MB - 16MX32 GDDR3, DVI-I + DVI-I
PAGE DETAIL	Framebuffer C: Memory Section


NV_PN	600-10654-0051-300 D		
ID	desi gn	PAGE	10 OF 41
NAME	Rai te/Simon	DATE	22-OCT-2008

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


Framebuffer D: Memory Section



Framebuffer E: Memory Section



Framebuffer F: Memory Section



[illegible]

	A	B	C	D	E	F	G	H
1	Framebuffer H: N/A							
2								
3								
4								
5								


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	DT, GT200B-103, 576/1242/1000, 896MB - 16MX32 GDDR3, DVI-I + DVI-I
PAGE DETAIL	Framebuffer H: N/A

NVIDIA CORPORATION


2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA



NV_PN	600-10654-0051-300 D		
ID	design	PAGE	15 OF 41
NAME	Rafael Simon	DATE	22-OCT-2008


Decoupling: Memory Section A-D




ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

Decoupling: Memory Section E-G



Decoupling for FBVDDQ



Decoupling for FBVDDQ



Banks E-G FBVDD/Q
Combined Distributed Capacitance
210 uF



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA




ASSEMBLY	DT, GT200B-103, 576/1242/1000, 896MB - 16MX32 GDDR3, DVI-I + DVI-I
PAGE DETAIL	Decoupling: Memory Section E-G

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


NV_PN	600-10654-0051-300 D		
ID	dest gn	PAGE	17 OF 41
NAME	Rai te/Si mon	DATE	22-OCT-2008

Decoupling: GPU (NVVDD, FBVDDQ)

Decoupling for NVVDD (under GPU)



Decoupling for FBVDDQ (under GPU)




ASSEMBLY	DT. GT200B-103, 576/1242/1000, 896MB - 16MX32 GDDR3, DVI-I + DVI-I
PAGE DETAIL	Decoupling: GPU (NVVDD, FBVDDQ)

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	600-10654-0051-300 D		
ID	dest gn	PAGE	18 OF 41
NAME	Rai te/Simon	DATE	22-OCT-2008

GPU-NVIO Interconnect: GV Bus / PLL




Only populate if XTAL input bias / Vsig sufficient
Else, use XTAL for DP sku

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY




SANTA CLARA, CA 95050, USA



NV_PN	600-10654-0051-300 D		
ID	dest gn	PAGE	19 OF 41
NAME	Rai te/Simon	DATE	22-OCT-2008


Display: DACA (Middle DVI-I)

Desktop STEREO (option)



Display: DACC (South DVI -I)

Desktop STEREO (option)



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



ASSEMBLY	DT: GT200B-103, 576/1242/1000, 896MB - 16MX32 GDDR3, DVI-I + DVI-I
PAGE DETAIL	Display: DACC (South DVI-I)

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


NV_PN	600-10654-0051-300 D		
ID	design	PAGE	21 OF 41
NAME	Rafael Simon	DATE	22-OCT-2008

1




ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

Display: IFPAB for South DVI-I (with DACC)



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

Display: IFPCD for middle DVI-I (with DACA)



HPD ci rcui t shared wi th DP

NV I D I A C O R P O R A T I O N

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA



ASSEMBLY	DT: GT200B-103, 576/1242/1000, 896MB ~ 16MX32 GDDR3, DVI-I + DVI-I
PAGE DETAIL	Display: IFPCD for middle DVI-I (with DACA)

NV_PN	600-10654-0051-300 D		
ID	design	PAGE	24 OF 41
NAME	Raite/Simon	DATE	22-OCT-2008

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

Hotplug Detect for DVI CD or DP

For DVI: Stuff Rpd with 10K
No Stuff Cpd

For DVI: No Stuff R_dvi

RC=100ns

EMC

GP1 01_DVI_CD_DP_HP_CD

GP1 01_DVI_CD_DP_HP_CON

GP1 01_DVI_CD_DP_HP_R2

32_2H<

24_4F>

1


1

ID	design	PAGE	25 OF 41
NAME	Rai te/Simon	DATE	22-OCT-2008

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

Connectors: SPDIF

SPDIF INPUT / Level Detection



Transistor based option

ASSEMBLY	DT. GT200B-103, 576/1242/1000, 896MB - 16MX32 GDDR3, DVI -I + DVI -I
PAGE DETAIL	Connectors: SPDIF

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA



NV_PN	600-10654-0051-300 D
-------	----------------------

ID	design	PAGE	26 OF 41
NAME	Rai te/Simon	DATE	22-OCT-2008

Connectors: DR Interface (Dual SLI)

1

2

3

4

5


1

2

3

4

5



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA




NV_PN 600-10654-0051-300 D

ID dest gn PAGE 27 OF 41


NAME Rai te/Simon DATE 22-OCT-2008

MI SC: GPIO / XTAL / VBIOS / HDCP / I2C




ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

MI SC: FAN / THERM



TSENSE_OVERT is the THERMAL ALERT pin for the internal Temp Sensor




Internal GPU Thermal Sensor

Default Thermal Controller

FBVDDQ TSENSE_AVDD is source by a filter FBVDDQ


FBVDDQ TSENSE_AVDD is source by a filter FBVDDQ



```
tsense_1v5_sel = 0: TS_AVDD = 1.7v ~ 2.1v (default t) (wired to gnd)
tsense_1v5_sel = 1: TS_AVDD = 1.45v ~ 1.7v (wired to NVDD)
```

LM99/MAX6649


(Alternate Thermal Controller)




Note: POR internal thermal control
external controls will be DNI

ADT7473


(Secondary thermal controller choice)




FAN Connector



FAN Connector



GPU Driven Fan and Tach



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA



NV PN	600-10654-0051-300 D
-------	----------------------

IP des/qn PAGE 29 OF 41

NAME	Rai te/Si mon	DATE	22-OCT-2008
------	---------------	------	-------------

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

MI SC: MI O / DVI / STRAPS



STRAP BITS BOOT0 = 0x101000	
NR:_USAGE	COMMENT
00 : GV_WI DTH	DEFAULT=0x0 (WI DE)
01 : SUB_VENDOR	DEFAULT=0x1 (FROM BIOS)
02 : RAM_CFG[0]	
03 : RAM_CFG[1]	
04 : RAM_CFG[2]	
05 : RAM_CFG[3]	
06 : CRYSTAL	DEFAULT=0x0 (27MHz)
07 : TV_MODE[0]	DEFAULT=0x1 (NTSC_J)
08 : TV_MODE[1]	
09 : TV_MODE[2]	
10 : PCI_DEVID[0]	SET BY BIOS
11 : PCI_DEVID[1]	
12 : PCI_DEVID[2]	
13 : PCI_DEVID[3]	
14 : FB_SIZE[0]	DEFAULT=0x2 (256MB ??)
15 : FB_SIZE[1]	
16 : FB_SIZE[2]	
17 : PEX_PLL_EN_TERM100	DEFAULT=0x0 (ENABLED)
18 : 3GI_O_PAD_CFG_LUT_ADR[0]	DEFAULT=0x3 (DESKTOP_DEFAULT)
19 : 3GI_O_PAD_CFG_LUT_ADR[1]	
20 : 3GI_O_PAD_CFG_LUT_ADR[2]	
21 : 3GI_O_PAD_CFG_LUT_ADR[3]	
22 : ROMTYPE[0]	DEFAULT=0x1 (AT25S)
23 : ROMTYPE[1]	
24 : USER[0]	SET BY BIOS
25 : USER[1]	
26 : USER[2]	
27 : USER[3]	
28 : PCI_DEVID_EXT	DEFAULT=0x0
STRAP BITS BOOT3 = 0x10100C	
NR:_USAGE	COMMENT
06 : XCLK_555	DEFAULT=0x0
16 : PCI_I_OBAR	DEFAULT=0x1 0=DISABLE, 1=ENABLE



CFG	Config	Width	Vendor
0000	Reserved		
0001	16Mx32	512-bit	Qimonda
0010	16Mx32	512-bit	Hyundai
0011	16Mx32	512-bit	Samsung
0100	Reserved		
0101	32Mx32	512-bit	Qimonda
0110	32Mx32	512-bit	Hyundai
0111	32Mx32	512-bit	Samsung
1000	Reserved		
1001	16Mx32	448-bit	Qimonda
1010	16Mx32	448-bit	Hyundai
1011	16Mx32	448-bit	Samsung
1100	Reserved		
1101	32Mx32	448-bit	Qimonda
1110	32Mx32	448-bit	Hyundai
1111	32Mx32	448-bit	Samsung

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.



NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	600-10654-0051-300 D		
ID	design	PAGE	30 OF 41
NAME	Rai te/Simon	DATE	22-OCT-2008

Power and GND (GPU and NVIOx)																			
GPU SECTION GND										GPU SECTION POWER									
<p>G1 G200-100-A2 BGA2236 CHANGED</p> <p>19/21 GND1</p> <p>AA11 GND AG17 GND AM54 GND</p> <p>AA15 GND AG19 GND AM15 GND</p> <p>AA16 GND AG2 GND AM16 GND</p> <p>AA17 GND AG20 GND AM17 GND</p> <p>AA18 GND AG21 GND AM18 GND</p> <p>AA19 GND AG22 GND AM19 GND</p> <p>AA20 GND AG23 GND AM20 GND</p> <p>AA21 GND AG24 GND AM21 GND</p> <p>AA22 GND AG25 GND AM22 GND</p> <p>AA22 GND AG26 GND AM23 GND</p> <p>AA23 GND AG27 GND AM24 GND</p> <p>AA24 GND AG28 GND AM25 GND</p> <p>AA25 GND AG29 GND AM26 GND</p> <p>AA26 GND AG30 GND AM27 GND</p> <p>AA27 GND AG31 GND AM28 GND</p> <p>AA28 GND AG32 GND AM29 GND</p> <p>AA29 GND AG33 GND AM30 GND</p> <p>AA30 GND AG34 GND AM31 GND</p> <p>AA31 GND AG35 GND AM32 GND</p> <p>AA32 GND AG36 GND AM33 GND</p> <p>AA33 GND AG37 GND AM34 GND</p> <p>AA34 GND AG38 GND AM35 GND</p> <p>AA35 GND AG39 GND AM36 GND</p> <p>AA36 GND AG40 GND AM37 GND</p> <p>AA37 GND AG41 GND AM38 GND</p> <p>AA38 GND AG42 GND AM39 GND</p> <p>AA39 GND AG43 GND AM40 GND</p> <p>AA40 GND AG44 GND AM41 GND</p> <p>AA41 GND AG45 GND AM42 GND</p> <p>AA42 GND AG46 GND AM43 GND</p> <p>AA43 GND AG47 GND AM44 GND</p> <p>AA44 GND AG48 GND AM45 GND</p> <p>AA45 GND AG49 GND AM46 GND</p> <p>AA46 GND AG50 GND AM47 GND</p> <p>AA47 GND AG51 GND AM48 GND</p> <p>AA48 GND AG52 GND AM49 GND</p> <p>AA49 GND AG53 GND AM50 GND</p> <p>AA50 GND AG54 GND AM51 GND</p> <p>AA51 GND AG55 GND AM52 GND</p> <p>AA52 GND AG56 GND AM53 GND</p> <p>AA53 GND AG57 GND AM54 GND</p> <p>AA54 GND AG58 GND AM55 GND</p> <p>AA55 GND AG59 GND AM56 GND</p> <p>AA56 GND AG60 GND AM57 GND</p> <p>AA57 GND AG61 GND AM58 GND</p> <p>AA58 GND AG62 GND AM59 GND</p> <p>AA59 GND AG63 GND AM60 GND</p> <p>AA60 GND AG64 GND AM61 GND</p> <p>AA61 GND AG65 GND AM62 GND</p> <p>AA62 GND AG66 GND AM63 GND</p> <p>AA63 GND AG67 GND AM64 GND</p> <p>AA64 GND AG68 GND AM65 GND</p> <p>AA65 GND AG69 GND AM66 GND</p> <p>AA66 GND AG70 GND AM67 GND</p> <p>AA67 GND AG71 GND AM68 GND</p> <p>AA68 GND AG72 GND AM69 GND</p> <p>AA69 GND AG73 GND AM70 GND</p> <p>AA70 GND AG74 GND AM71 GND</p> <p>AA71 GND AG75 GND AM72 GND</p> <p>AA72 GND AG76 GND AM73 GND</p> <p>AA73 GND AG77 GND AM74 GND</p> <p>AA74 GND AG78 GND AM75 GND</p> <p>AA75 GND AG79 GND AM76 GND</p> <p>AA76 GND AG80 GND AM77 GND</p> <p>AA77 GND AG81 GND AM78 GND</p> <p>AA78 GND AG82 GND AM79 GND</p> <p>AA79 GND AG83 GND AM80 GND</p> <p>AA80 GND AG84 GND AM81 GND</p> <p>AA81 GND AG85 GND AM82 GND</p> <p>AA82 GND AG86 GND AM83 GND</p> <p>AA83 GND AG87 GND AM84 GND</p> <p>AA84 GND AG88 GND AM85 GND</p> <p>AA85 GND AG89 GND AM86 GND</p> <p>AA86 GND AG90 GND AM87 GND</p> <p>AA87 GND AG91 GND AM88 GND</p> <p>AA88 GND AG92 GND AM89 GND</p> <p>AA89 GND AG93 GND AM90 GND</p> <p>AA90 GND AG94 GND AM91 GND</p> <p>AA91 GND AG95 GND AM92 GND</p> <p>AA92 GND AG96 GND AM93 GND</p> <p>AA93 GND AG97 GND AM94 GND</p> <p>AA94 GND AG98 GND AM95 GND</p> <p>AA95 GND AG99 GND AM96 GND</p> <p>AA96 GND AG100 GND AM97 GND</p> <p>AA97 GND AG101 GND AM98 GND</p> <p>AA98 GND AG102 GND AM99 GND</p> <p>AA99 GND AG103 GND AM100 GND</p> <p>AA100 GND AG104 GND AM101 GND</p> <p>AA101 GND AG105 GND AM102 GND</p> <p>AA102 GND AG106 GND AM103 GND</p> <p>AA103 GND AG107 GND AM104 GND</p> <p>AA104 GND AG108 GND AM105 GND</p> <p>AA105 GND AG109 GND AM106 GND</p> <p>AA106 GND AG110 GND AM107 GND</p> <p>AA107 GND AG111 GND AM108 GND</p> <p>AA108 GND AG112 GND AM109 GND</p> <p>AA109 GND AG113 GND AM110 GND</p> <p>AA110 GND AG114 GND AM111 GND</p> <p>AA111 GND AG115 GND AM112 GND</p> <p>AA112 GND AG116 GND AM113 GND</p> <p>AA113 GND AG117 GND AM114 GND</p> <p>AA114 GND AG118 GND AM115 GND</p> <p>AA115 GND AG119 GND AM116 GND</p> <p>AA116 GND AG120 GND AM117 GND</p> <p>AA117 GND AG121 GND AM118 GND</p> <p>AA118 GND AG122 GND AM119 GND</p> <p>AA119 GND AG123 GND AM120 GND</p> <p>AA120 GND AG124 GND AM121 GND</p> <p>AA121 GND AG125 GND AM122 GND</p> <p>AA122 GND AG126 GND AM123 GND</p> <p>AA123 GND AG127 GND AM124 GND</p> <p>AA124 GND AG128 GND AM125 GND</p> <p>AA125 GND AG129 GND AM126 GND</p> <p>AA126 GND AG130 GND AM127 GND</p> <p>AA127 GND AG131 GND AM128 GND</p> <p>AA128 GND AG132 GND AM129 GND</p> <p>AA129 GND AG133 GND AM130 GND</p> <p>AA130 GND AG134 GND AM131 GND</p> <p>AA131 GND AG135 GND AM132 GND</p> <p>AA132 GND AG136 GND AM133 GND</p> <p>AA133 GND AG137 GND AM134 GND</p> <p>AA134 GND AG138 GND AM135 GND</p> <p>AA135 GND AG139 GND AM136 GND</p> <p>AA136 GND AG140 GND AM137 GND</p> <p>AA137 GND AG141 GND AM138 GND</p> <p>AA138 GND AG142 GND AM139 GND</p> <p>AA139 GND AG143 GND AM140 GND</p> <p>AA140 GND AG144 GND AM141 GND</p> <p>AA141 GND AG145 GND AM142 GND</p> <p>AA142 GND AG146 GND AM143 GND</p> <p>AA143 GND AG147 GND AM144 GND</p> <p>AA144 GND AG148 GND AM145 GND</p> <p>AA145 GND AG149 GND AM146 GND</p> <p>AA146 GND AG150 GND AM147 GND</p> <p>AA147 GND AG151 GND AM148 GND</p> <p>AA148 GND AG152 GND AM149 GND</p> <p>AA149 GND AG153 GND AM150 GND</p> <p>AA150 GND AG154 GND AM151 GND</p> <p>AA151 GND AG155 GND AM152 GND</p> <p>AA152 GND AG156 GND AM153 GND</p> <p>AA153 GND AG157 GND AM154 GND</p> <p>AA154 GND AG158 GND AM155 GND</p> <p>AA155 GND AG159 GND AM156 GND</p> <p>AA156 GND AG160 GND AM157 GND</p> <p>AA157 GND AG161 GND AM158 GND</p> <p>AA158 GND AG162 GND AM159 GND</p> <p>AA159 GND AG163 GND AM160 GND</p> <p>AA160 GND AG164 GND AM161 GND</p> <p>AA161 GND AG165 GND AM162 GND</p> <p>AA162 GND AG166 GND AM163 GND</p> <p>AA163 GND AG167 GND AM164 GND</p> <p>AA164 GND AG168 GND AM165 GND</p> <p>AA165 GND AG169 GND AM166 GND</p> <p>AA166 GND AG170 GND AM167 GND</p> <p>AA167 GND AG171 GND AM168 GND</p> <p>AA168 GND AG172 GND AM169 GND</p> <p>AA169 GND AG173 GND AM170 GND</p> <p>AA170 GND AG174 GND AM171 GND</p> <p>AA171 GND AG175 GND AM172 GND</p> <p>AA172 GND AG176 GND AM173 GND</p> <p>AA173 GND AG177 GND AM174 GND</p> <p>AA174 GND AG178 GND AM175 GND</p>																			

Power: Hybrid Power



- * if SMBus is isolated from the GPU
- * if MB does not support SMBus
- * if MB does not support 3V3AUX




12CS Isolation for Hybrid Power and Level Shifting(3.3V to 1.15V)

Isolates SMBus to the GPU when in Hybrid mode


GT200 I2CS lanes are 1.2V tolerant signals

Key property of A03416 is low V_{gs} threshold (0.6V nom)


Note: 1V15 rail is disabled while in Hybrid Mode




Inverts HPD signal polarity



Inverts HPD signal polarity



Vcc section of I2C bus switch



ASSEMBLY	DT. GT200B-103, 576/1242/1000, 896MB - 16MX32 GDDR3, DVI -I + DVI -I
PAGE DETAIL	Power: Hybrid Power

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA

NV_PN	600-10654-0051-300 D
-------	----------------------


ID	design	PAGE	32 OF 41
----	--------	------	----------

NAME	Rai te/Si mon	DATE	22-OCT-2008
------	---------------	------	-------------




Power Supply: 5V LD0 / 3V3_DP / THERM SHUTDOWN LATCH / I FP_I OVDD / PEX_PLVDD


5V Linear




THERM OVERT SHUTDOWN LATCH




PEX PLLVDD optional Supply



DDC_5V




I FP_I OVDD (backdrive prevention)



3V3_DP SWITCHER

(Only required for DisplayPort SKU)



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



ASSEMBLY	DT: GT200B-103, 576/1242/1000, 896MB - 16MX32 GDDR3, DVI-I + DVI-I
PAGE DETAIL	Power Supply: 5V + 5V At t / SHDN LATCH / I FP_I OVDD

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NV_PN	600-10654-0051-300 D		
ID	desi gn	PAGE	33 OF 41
NAME	Rai te/Si mon	DATE	22-OCT-2008

1


2



1

5

1



Power Supply: Combined FBVDD/Q

1

2

3


4

5


FBVDDQ Cin and PEX Cin Filtering
* footprint supports multiple values and case sizes from 7473 Poscaps, 82uF low-profile SMD_D80, up to 180uF SMD_D80
* options providing for higher ripple current caps

Input ripple Irms ~7A@15A/phase (2 shared phases)
8x 10uF, X5R, 1206, 16V, I_RIPPLE ~2A@300..600KHz

Place 2 MLCCs exactly back-to-back to eliminate audible noise.




FBVDDQ = 1.9-2.0V @ 31A



Local Capacitance at Supply
Combined Distributed Capacitance
Total FBVDD/Q Capacitance

FBVDD/Q
630 uF
490 uF
1120 uF

Local sense feedback if GPU feedback is not there.
470R results in max. 2.25V



Stuff for either:
1. Remote differential GND sense
2. Local GND sense

Vo_Typ=0.8*(1+1.37/1.10)=1.796V
Vo_Min=0.792*(1+(1.37*99%)/(1.10*101%))=1.759V
Vo_Max=0.808*(1+(1.37*101%)/(1.10*99%))=1.835V

Vo_Typ=0.8*(1+1.37/1.00)=1.896V
Vo_Min=0.792*(1+(1.37*99%)/(1.00*101%))=1.856V
Vo_Max=0.808*(1+(1.37*101%)/(1.00*99%))=1.937V

Vo_Typ=0.8*(1+1.37/0.909)=2.006V
Vo_Min=0.792*(1+(1.37*99%)/(0.909*101%))=1.962V
Vo_Max=0.808*(1+(1.37*101%)/(0.909*99%))=2.050V

Vo_Typ=0.8*(1+1.37/0.845)=2.097V
Vo_Min=0.792*(1+(1.37*99%)/(0.845*101%))=2.144V
Vo_Max=0.808*(1+(1.37*101%)/(0.845*99%))=2.051V


GPI O Controlled FBVDDQ Voltage Margining (OPTION)

Voltage Margining can be controlled via a divider across the Rbot resistor

NOTE - for this type of margining, the default must be with the FET ON, then to decrease the Vout, switch the FET OFF.
IF USED - this requires the GPIO to be ON for the default mode

Vout = Vref*(Rtop*Rbot)/Rbot


EX: If desired Vnominal = 2.0V, Vmargin = 1.9V
FET ON, Rbot = 1K*10K/(1K+10K), FBVDDQ = 2.0V
FET OFF, Rbot = 1K, FBVDDQ = 1.9V



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE, WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	600-10654-0051-300 D		
ID	dest gn	PAGE	35 OF 41
NAME	Rai te/Simon	DATE	22-OCT-2008

Power Supply: NVVDD Regulator



NVVDD Vol tage Select									
Regulator: NCP5388									
Control via NV_GPIOs [1..0]									
VID					NVVDD				
5	4	3	2	1	0				
0	1	1	0	0	1	1.23750	(OFFSET 200mV)		
0	0	0	0	0	1	1.05000			V
0	0	0	1	1	0	0.93750	(OFFSET -100mV)		
0	1	1	0	0	0	1.26250	(OFFSET 200mV)		
0	0	0	0	0	1	1.06250			V
0	0	0	1	0	1	0.96250	(OFFSET -100mV)		
1	1	0	1	0	1	1.32500	(OFFSET 200mV)		
1	1	1	0	1	1	1.12500			V
1	0	0	0	1	0	1.02500	(OFFSET -100mV)		
0	1	0	0	1	1	1.38750	(OFFSET 200mV)		
0	1	1	0	1	1	1.18750			D
0	0	0	0	0	0	1.08750	(OFFSET -100mV)		

The four current sense signals CSXN are connected to the output inductor.


Route the four signals differential with `NVDD_ISENX`

The stub on NVVDD_PWM4 should be short.

Default selection for NVDD_VID


ASSEMBLY	DT. GT200B-103, 576/1242/1000, 896MB - 16MX32 GDDR3, DVI -I + DVI -I
PAGE DETAIL	Power Supply: NVVDD REGULATOR

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVI DI A CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	600-10654-0051-300 D		
ID	desi gn	PAGE	36 OF 41
NAME	Rai te/ Si mon	DATE	22-OCT-2008



Power Supply: NVVDD Phase 1, 2 powered from external PEX 6PIN



2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA	
NUM. EN	600 104 E



NV_PN	600-10654-0051-300 D		
ID	design	PAGE	37 OF 41
NAME	Rai te/Simon	DATE	22-OCT-2008



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

5



Power Supply: NVVDD power control

NVVDD & FBVDDQ SENSE/MSUR




Power: Input Rail Filter and Detection Logic


Connector Power State Table

2x3 Connector	2x3 Connector	Power	STATE
Connected	Connected	225W	Full Perf
Connected	Not Connected	150W	Board Off
Not Connected	Connected	150W	Board Off
Not Connected	Not Connected	75W	Board Off


PEX_12V INPUT - 66W




PEX 3V3 INPUT - 10W




PEX6 INPUT 1 - 2x3 PCIE CON 75W
MUST BE ATTACHED AND POWERED TO START BOARD



PEX6 INPUT 2 - 2x3 PCIE CON 75W
MUST BE ATTACHED AND POWERED TO START BOARD



Summary PEX input present



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA




ASSEMBLY	DT: GT200B-103, 576/1242/1000, 896MB - 16MX32 GDDR3, DVI-I + DVI-I
PAGE DETAIL	Power: Input Rail Filter and Detection Logic

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


NV_PN	600-10654-0051-300 D		
ID	desl gn	PAGE	40 OF 41
NAME	Rai te/Si mon	DATE	22-OCT-2008

Thermal /Mechanical /ID


Bracket and Assembly




EMI Gnd Clips
Top Side Clips




GPU Socket



GPU Stiffener




NVIOx Socket



Hockey Stick Retention Mechanism



THERMAL/MECHANICAL HOLES



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA



ASSEMBLY	DT. GT200B-103, 576/1242/1000, 896MB - 16MX32 GDDR3, DVI-I + DVI-I
PAGE DETAIL	Thermal /Mechanical

NV_PN	600-10654-0051-300 D		
ID	design	PAGE	41 OF 41
NAME	Rafael/Simon	DATE	22-OCT-2008

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.