



PCI-EXPRESS EDGE CONNECTOR



Power Sequence Circuit to ensure SMPS_EN is released after +12V_BUS and +3.3V_BUS are both in regulation. Pull-up may or may not be required on SMPS_EN signal depending on SMPS design.

Node 1 When +12V ramps above min Vbe, SMPS_EN will be held low

Node 2 When +3.3V gets close to regulation, one of the two conditions of releasing SMPS_EN is active

Target ~ 900mV when +3.3 at min regulation (worse case)

Typical trigger when +3.3V ramps above 2.2V (650mV)

Node 3 When +12V gets close to regulation, one of the two conditions of releasing SMPS_EN is active

Target ~ 1.25V when +12 at min regulation (worse case)

Typical trigger when +12V ramps above 10V (1.1V)


SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND






Micro-Star International Co., LTD.

MS-V040 RV530/DDRII

Size C	Document Number	Rev 0A
Date: Monday, August 15, 2005	Sheet 2 of 19	







The diagram illustrates the internal structure and signal connections of the RV530 memory controller, specifically focusing on Channels A and B. Channel A is connected to MMDA0[63.0] and Channel B to MMD0[63.0]. Each channel features a memory interface and a memory array. The memory arrays are organized into four banks (BANK0, BANK1, BANK2, BANK3) and are connected to various address, data, and control signals. The diagram also shows the connection of the memory arrays to the RV530 memory controller, including the use of resistors and capacitors for signal conditioning.

Channel A:



- Memory Interface:** Shows connections for MMDA0[63.0] to MMDA0[0] and MMDA1[0] to MMDA1[63.0].
- Memory Array:** Shows connections for MMDA0[0] to MMDA0[63.0] and MMDA1[0] to MMDA1[63.0].
- Control Signals:** Includes MMDA0[63.0], MMDA1[0], MMDA1[63.0], MMDA2[0], MMDA2[63.0], MMDA3[0], MMDA3[63.0], MMDA4[0], MMDA4[63.0], MMDA5[0], MMDA5[63.0], MMDA6[0], MMDA6[63.0], MMDA7[0], MMDA7[63.0], MMDA8[0], MMDA8[63.0], MMDA9[0], MMDA9[63.0], MMDA10[0], MMDA10[63.0], MMDA11[0], MMDA11[63.0], MMDA12[0], MMDA12[63.0], MMDA13[0], MMDA13[63.0], MMDA14[0], MMDA14[63.0], MMDA15[0], MMDA15[63.0], MMDA16[0], MMDA16[63.0], MMDA17[0], MMDA17[63.0], MMDA18[0], MMDA18[63.0], MMDA19[0], MMDA19[63.0], MMDA20[0], MMDA20[63.0], MMDA21[0], MMDA21[63.0], MMDA22[0], MMDA22[63.0], MMDA23[0], MMDA23[63.0], MMDA24[0], MMDA24[63.0], MMDA25[0], MMDA25[63.0], MMDA26[0], MMDA26[63.0], MMDA27[0], MMDA27[63.0], MMDA28[0], MMDA28[63.0], MMDA29[0], MMDA29[63.0], MMDA30[0], MMDA30[63.0], MMDA31[0], MMDA31[63.0], MMDA32[0], MMDA32[63.0], MMDA33[0], MMDA33[63.0], MMDA34[0], MMDA34[63.0], MMDA35[0], MMDA35[63.0], MMDA36[0], MMDA36[63.0], MMDA37[0], MMDA37[63.0], MMDA38[0], MMDA38[63.0], MMDA39[0], MMDA39[63.0], MMDA40[0], MMDA40[63.0], MMDA41[0], MMDA41[63.0], MMDA42[0], MMDA42[63.0], MMDA43[0], MMDA43[63.0], MMDA44[0], MMDA44[63.0], MMDA45[0], MMDA45[63.0], MMDA46[0], MMDA46[63.0], MMDA47[0], MMDA47[63.0], MMDA48[0], MMDA48[63.0], MMDA49[0], MMDA49[63.0], MMDA50[0], MMDA50[63.0], MMDA51[0], MMDA51[63.0], MMDA52[0], MMDA52[63.0], MMDA53[0], MMDA53[63.0], MMDA54[0], MMDA54[63.0], MMDA55[0], MMDA55[63.0], MMDA56[0], MMDA56[63.0], MMDA57[0], MMDA57[63.0], MMDA58[0], MMDA58[63.0], MMDA59[0], MMDA59[63.0], MMDA60[0], MMDA60[63.0], MMDA61[0], MMDA61[63.0], MMDA62[0], MMDA62[63.0], MMDA63[0], MMDA63[63.0].


Channel B:


- Memory Interface:** Shows connections for MMD0[63.0] to MMD0[0] and MMD1[0] to MMD1[63.0].
- Memory Array:** Shows connections for MMD0[0] to MMD0[63.0] and MMD1[0] to MMD1[63.0].
- Control Signals:** Includes MMD0[63.0], MMD1[0], MMD1[63.0], MMD2[0], MMD2[63.0], MMD3[0], MMD3[63.0], MMD4[0], MMD4[63.0], MMD5[0], MMD5[63.0], MMD6[0], MMD6[63.0], MMD7[0], MMD7[63.0], MMD8[0], MMD8[63.0], MMD9[0], MMD9[63.0], MMD10[0], MMD10[63.0], MMD11[0], MMD11[63.0], MMD12[0], MMD12[63.0], MMD13[0], MMD13[63.0], MMD14[0], MMD14[63.0], MMD15[0], MMD15[63.0], MMD16[0], MMD16[63.0], MMD17[0], MMD17[63.0], MMD18[0], MMD18[63.0], MMD19[0], MMD19[63.0], MMD20[0], MMD20[63.0], MMD21[0], MMD21[63.0], MMD22[0], MMD22[63.0], MMD23[0], MMD23[63.0], MMD24[0], MMD24[63.0], MMD25[0], MMD25[63.0], MMD26[0], MMD26[63.0], MMD27[0], MMD27[63.0], MMD28[0], MMD28[63.0], MMD29[0], MMD29[63.0], MMD30[0], MMD30[63.0], MMD31[0], MMD31[63.0], MMD32[0], MMD32[63.0], MMD33[0], MMD33[63.0], MMD34[0], MMD34[63.0], MMD35[0], MMD35[63.0], MMD36[0], MMD36[63.0], MMD37[0], MMD37[63.0], MMD38[0], MMD38[63.0], MMD39[0], MMD39[63.0], MMD40[0], MMD40[63.0], MMD41[0], MMD41[63.0], MMD42[0], MMD42[63.0], MMD43[0], MMD43[63.0], MMD44[0], MMD44[63.0], MMD45[0], MMD45[63.0], MMD46[0], MMD46[63.0], MMD47[0], MMD47[63.0], MMD48[0], MMD48[63.0], MMD49[0], MMD49[63.0], MMD50[0], MMD50[63.0], MMD51[0], MMD51[63.0], MMD52[0], MMD52[63.0], MMD53[0], MMD53[63.0], MMD54[0], MMD54[63.0], MMD55[0], MMD55[63.0], MMD56[0], MMD56[63.0], MMD57[0], MMD57[63.0], MMD58[0], MMD58[63.0], MMD59[0], MMD59[63.0], MMD60[0], MMD60[63.0], MMD61[0], MMD61[63.0], MMD62[0], MMD62[63.0], MMD63[0], MMD63[63.0].

RV530 Memory Controller:



- Memory Interface:** Shows connections for MMDA0[63.0] to MMDA0[0] and MMDA1[0] to MMDA1[63.0].
- Memory Array:** Shows connections for MMDA0[0] to MMDA0[63.0] and MMDA1[0] to MMDA1[63.0].
- Control Signals:** Includes MMDA0[63.0], MMDA1[0], MMDA1[63.0], MMDA2[0], MMDA2[63.0], MMDA3[0], MMDA3[63.0], MMDA4[0], MMDA4[63.0], MMDA5[0], MMDA5[63.0], MMDA6[0], MMDA6[63.0], MMDA7[0], MMDA7[63.0], MMDA8[0], MMDA8[63.0], MMDA9[0], MMDA9[63.0], MMDA10[0], MMDA10[63.0], MMDA11[0], MMDA11[63.0], MMDA12[0], MMDA12[63.0], MMDA13[0], MMDA13[63.0], MMDA14[0], MMDA14[63.0], MMDA15[0], MMDA15[63.0], MMDA16[0], MMDA16[63.0], MMDA17[0], MMDA17[63.0], MMDA18[0], MMDA18[63.0], MMDA19[0], MMDA19[63.0], MMDA20[0], MMDA20[63.0], MMDA21[0], MMDA21[63.0], MMDA22[0], MMDA22[63.0], MMDA23[0], MMDA23[63.0], MMDA24[0], MMDA24[63.0], MMDA25[0], MMDA25[63.0], MMDA26[0], MMDA26[63.0], MMDA27[0], MMDA27[63.0], MMDA28[0], MMDA28[63.0], MMDA29[0], MMDA29[63.0], MMDA30[0], MMDA30[63.0], MMDA31[0], MMDA31[63.0], MMDA32[0], MMDA32[63.0], MMDA33[0], MMDA33[63.0], MMDA34[0], MMDA34[63.0], MMDA35[0], MMDA35[63.0], MMDA36[0], MMDA36[63.0], MMDA37[0], MMDA37[63.0], MMDA38[0], MMDA38[63.0], MMDA39[0], MMDA39[63.0], MMDA40[0], MMDA40[63.0], MMDA41[0], MMDA41[63.0], MMDA42[0], MMDA42[63.0], MMDA43[0], MMDA43[63.0], MMDA44[0], MMDA44[63.0], MMDA45[0], MMDA45[63.0], MMDA46[0], MMDA46[63.0], MMDA47[0], MMDA47[63.0], MMDA48[0], MMDA48[63.0], MMDA49[0], MMDA49[63.0], MMDA50[0], MMDA50[63.0], MMDA51[0], MMDA51[63.0], MMDA52[0], MMDA52[63.0], MMDA53[0], MMDA53[63.0], MMDA54[0], MMDA54[63.0], MMDA55[0], MMDA55[63.0], MMDA56[0], MMDA56[63.0], MMDA57[0], MMDA57[63.0], MMDA58[0], MMDA58[63.0], MMDA59[0], MMDA59[63.0], MMDA60[0], MMDA60[63.0], MMDA61[0], MMDA61[63.0], MMDA62[0], MMDA62[6








PIN BASED STRAPS




CORE REGULATOR VDDC









Lower MOSFET should be surrounded by a lot of copper for heat dissipation

POWER SEQUENCING CIRCUIT:	DESIGN NOTES:
	<p>Compensation Circuit</p>
<p>FOR ALTERNATE #1</p> <p>Remove R374, R375, R371, C168 and U32</p> <p>Install R370, R112, R954, R305-R308, C168, C159 and MU32</p>	<p>FOR ALTERNATE #2</p> <p>Change C157 for 10 uF and C121 for 1 uF</p> <p>Replace C764 by 0 Ohm resistor</p> <p>Replace R314 with a bead</p> <p>Remove R954, R370, R305-R308, C159, R112, C160 and MU32</p> <p>Install R374, R375, R371, C168 and U32</p> <p>Compensation circuit</p> <p>Rc1 = 10K, Rc2 = 8.06K</p> <p>R313 = 93.1K, C171 = 3.9 nF, C170 = 10 pF</p>

8	7	6	5	4	3	2	1
D							
C							
B							
A							
8	7	6	5	4	3	2	1

	Micro-Star International Co., LTD.		
	MS-V040 RV530/DDRII		
	Size Custom	Document Number	Rev 0A
Date: Monday, August 15, 2005		Sheet 11 of 19	



Replace with 5050004800
120R, 300MA EIA(0462)




Micro-Star International Co., LTD.


MS-V040 RV530/DDRII


Size C Document Number Rev 00A
Date: Monday, August 15, 2005 Sheet 12 of 22

CHANNEL A: RANK 0 128MB DDR2





CHANNEL B: RANK 0 128MB DDR2






RGB should be routed from the ASIC to the display connector without switching reference plane or running over split plane









DB15 pin	Standard VGA	DDC1 Host	DDC2B or DDC2B+ Host	DDC2AB Host	DDC1/2 Display
11	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Optional
12	Monitor ID bit 1	Monitor ID bit 1	Monitor ID bit 1	Monitor ID bit 1	Optional
4	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Optional
15	Monitor ID bit 3	Open	Open	Open	Optional
9	N/C	+5V	+5V	+5V	Optional
Hardware Support	No	Yes	Yes	No	Yes

Based on VESA Display Data Channel (DDC) Standard Ver. 3 Dec. 15, 1997



SYNC and DDC should be routed from the ASIC to the display connector without switching reference plane or running over split plane





Micro-Star International Co., LTD.

MS-V040 RV530/DDRII



Size: Document Number


Custom

Date: Monday, August 15, 2005

Rev: 00A

Sheet: 16 of 22





DVI/VGA SCREWS

- SCREW1

SCREW

JACKSCREW

ASSY

7020000800
- SCREW2

SCREW

JACKSCREW

ASSY

7020000800
- SCREW3

SCREW

JACKSCREW

ASSY

7020000800
- SCREW4

SCREW

JACKSCREW

ASSY

7020000800

