



FRAME BUFFER: PARTITION A DECOUPLING

Decoupling for FBA 0..31

Decoupling for FBA 32..63



Return path coupling GND/FBVDDQ for FBA



NVIDIA CORPORATION
270 SAN TOMAS EXPRESSIVELY

ASSEMBLY

ASSEMBLY


ASSEMBLY BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON 4 NO., STUFF ASSEMBLY HOTES AND BOM NOT FRAL


ALL NUIDA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FLES. DRAWINGS, DAGMOSTICS, LISTS AND OTHER DOCUMENTS OR PROFINITION (OTOGETHER AND SEPARATELY, MATERIALS DAY


CONTAIN NOTION AND LINKNOWN AND LINKNOWN MOULATIONS OR DEVIATIONS OF HOUSETY STRANDARDS AND SPECIFICATIONS, SPECIFICATIONS, REFERENCE BOARDS, FLES. DRAWINGS, DAGMOSTICS, LISTS AND OTHER DOCUMENTS OR PROFINITION (OTOGETHER AND SEPARATELY, MATERIALS DAY

CONTAIN NOTION AND LINKNOWN AND LINKNOWN MOULATIONS OR DEVIATIONS OF HOUSETY STRANDARDS AND SPECIFICATIONS, MORE MATERIALS DAY

IN PLANT OF THE SPECIFIC OF THE MATERIALS DAY OTHER MATERIA







P727-A01: G96, GB1-128, GDDR3, DL-DVI, DL-DVI/VGA, SD/HDTV PAGE SUMMARY: Page 1: TABLE OF CONTENTS Modify history from P727-A01 Page 2: PCI EXPRESS INTERFACE, PEX VDD DECOUPLING CAPS 1.Page21/22: NVVDD PWM change to RT8805 Page 3: FBA MEMORY INTERFACE, GPU NVVDD & FBVDDQ DECOUPLING CAPS 2.Page20: FBVDDQ/PEX VDD change to RT9259A Page 4: FBA 16/32Mx32 GDDR3 MEMORIES, FBA COMMAND BUS PU'S, FBA CLK TERMS 3.Page18: Remove U3 Page2 LIPEX_RST*/GPU_RST* Page 5: FBA MEMORY FBVDDQ DECOUPLING CAPS PEX_PRSNT1*/PEX_PRSNT2* Page 6: FBC MEMORY INTERFACE Page9/10 LIDACA/C I2C (remove U508 and add ESD) Page 7: FBC 16/32MX32 GDDR3 MEMORIES, FBC CMD BUS PU'S, FBC CLK TERMS 4.Page15 Net SPDIF IN F add pull high and low R Page 8: FBC MEMORY FBVDDQ DECOUPLING CAPS, GPU GND CONNECTIONS 5.Page17 Remove J5 Page 9: DACA FILTERS, DACA SYNC BUFFERS & DB15 SOUTH 6.Page12 Add J503 Page 10: DACC FILTERS, DACC SYNC BUFFERS & DB15 MID Page 11: TMDS LINK A/B, DVI CONNECTOR SOUTH Page 12: TMDS LINK C/D, AC COUPLING, PD's, DVI CONNECTOR MID Page 13: MIOA & MIOB, SLI CONNECTOR Page 14: DACB FILTERS, MINIDIN CONNECTOR NORTH, SD/HD VIDEO OUTPUT CONNECTOR Page 15: SPDIF-IN, XTAL, MECHANICALS, THERMALS Page 16: EXTERNAL THERMAL SENSOR, 4PIN FAN CONTROL, GPIO Page 17: BIOS ROM, HDCP ROM, STRAPPING OPTIONS Page 18: HYBRID POWER CIRCUIT Page 19: POWER SUPPLY LINEARS: 5V, DDC5V, IFP PLLVDD, IFP IOVDD, MIO VDD, 3V3 FILTER, 12V FILTER Page 20: POWER SUPPLY: FBVDDQ SINGLE PHASE SWITCHER Page 21: POWER SUPPLY: PEX VDD SINGLE PHASE SWITCHER Page 22: POWER SUPPLY: NVVDD DUAL PHASE SWITCHER Page 23: POWER SUPPLY: NVVDD VOLTAGE SELECTION BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON 8 NO. STUFF ASSEMBLY NOTES AND BOM NOT FIN GB6-400, 625800MHz 258MB 16ML02 GDDR3, DVI DVI HOTV-Out GB6-300, 55800MHz 258MB 16ML02 GDDR3, DVI DVI GB6-300, 550800Mhz 258MB 16ML02 GDDR3, DVI DVI SKU0000 SKU0001 SKU0002 <UNDEFINED: <UNDEF NVIDIA CORPORATION SANTA CLARA, CA 95050, USA BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO. STUFF ASSEMBLY NOTES AND BOM NOT FINA


600-10727-base-sch A


PAGE DATE 31-OCT-2007


NV PN

PAGE DETAIL

ALL MIDIO DESION SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (FOGETHER AND SEPARATELY, MATERIALS) ARE BEING PROVIDED AS IS: THE MATERIALS MAY CONTAIN MONION AND LANGOWN (MOLITORIS OR DEVIATIONS OF REVIATIONS OF PROVIDED AS IS: THE MATERIALS OR OTHERWISE, AND EXPERSELY DISCLAMS ALL MAINED MARKANITISMS OF REPORT OF THE MATERIALS OR OTHERWISE, AND EXPERSELY DISCLAMS ALL MAINED MARKANITISMS OF REPORT OF THE MATERIALS OF REPORT OF THE MATERIALS OF REPORT OF THE MATERIALS OF THE MATERIALS OF REPORT OF THE MATERIALS OF THE MATERIALS







NVVDD Power Supply

NVVDD = 0.9-1.2V @ 30-35A

NVVDD: 1.2mil internal PLANE
2inch plane width from VRM to GPU
3inch length from VRM to GPU

