PG132-A02

370W, FH Std PCB, 384b, GDDR6x 2CH X16 DP + DP + DP + HDMI/DP


TABLE OF CONTENTS


Page	Description
1	Table of Contents
2	BLOCK DIAGRAM
3	PCI EXPRESS
4	MEMORY: GPU PARTITION A/B
5	MEMORY: FBA PARTITION[31:0]
6	MEMORY: FBA PARTITION[63:32]
7	MEMORY: FBB PARTITION[31:0]
8	MEMORY: FBB PARTITION[63:32]
9	MEMORY: GPU PARTITION C/D
10	MEMORY: FBC PARTITION[31:0]
11	MEMORY: FBC PARTITION[63:32]
12	MEMORY: FBD PARTITION[31:0]
13	MEMORY: FBD PARTITION[63:32]
14	MEMORY: GPU PARTITION E/F
15	MEMORY: FBE PARTITION[31:0]
16	MEMORY: FBE PARTITION[63:32]
17	MEMORY: FBF PARTITION[31:0]
18	MEMORY: FBF PARTITION[63:32]
19	GPU GND, RFUs & RSVD
20	GPU POWERS
21	GPU DECOUPLING NVVDD
22	GPU DECOUPLING FBVDDQ
23	GPU DECOUPLING MSVDD
24	BLANK
25	NVHS x16

Page	Description
26	MISC: THERMAL, JTAG, GPIO
27	IFPA UNUSED, IFPB UNUSED
28	IFPE DP
29	IFPD DP
30	IFPC HDMI/DP
31	IFPF DP
32	MISC. ROM, STRAPS
33	MISC. XTAL, PLL
34	PS: 5V
35	PS: PEX_DVDD and 1V8
36	BLANK
37	PS: FBVDD Controller OVR3
38	PS: FBVDDQ OVR4
39	PS: FBVDD PH1
40	PS: FBVDD PH3
41	PS: FBVDD PH2
42	PS: FBVDD PH4
43	PS: FBVDD OUTPUT CAP
44	PS: FBVDD_OUTPUT_CAP_NEAR_MEMORY
45	PS: MSVDD CONTROLLER
46	PS: MSVDD PH1
47	PS: MSVDD PH2
48	PS: MSVDD PH3 and PH5
49	PS: MSVDD PH4 and PH6
50	PS: MSVDD OUTPUT CAP(TOP)

Page	Description
51	BLANK
52	PS: NVVDD Controller_OVR8
53	PS: NVVDD PH1 (PWM1)
54	PS: NVVDD PH2(PWM6)
55	PS: NVVDD PH3 (PWM3) and PH4 (PWM3)
56	PS: NVVDD PH5(PWM7) and PH7(PWM8)
57	PS: NVVDD PH6 (PWM7)
58	PS: NVVDD PH8(PWM5) and PH9(PWM2)
59	PS: NVVDD PH10 (PWM4)
60	Colayout_Notes
61	History
62	PS: NVVDD OUTPUT CAP(TOP)
63	BLANK
64	PS: INPUT SWITCH RTD3
65	BLANK
66	PS: INPUTS, FILTERING, and, MONITORING
67	PS: HOT UNPLUG
68	PS: Discrete Power Steering
69	PS: PREFILTER
70	PS: PREFILTER B
71	Sequence: 5V, 1V8, 3V3_SEQ
72	Sequence: NV, PEX, FB EN
73	Sequence: 3V3 MONITOR
74	Sequence: MISC
75	MISC: LED & FAN
76	MISC: RGBW LED REF
77	Mechanical: Mounting holes
78	VR THERMAL PROTECTION
79	PCI TERM









Date: Thursday, July 23, 2020


MEMORY: GPU Partition A/B










MEMORY: FBA Partition 63..32















MEMORY: FBB Partition 63..32





CLOSE TO DRAM: 4x 0603 10uF, 18x 0402 1uF








MEMORY: GPU Partition C/D














Λ	MICRO-STAR INT'L CO.,LTD							
MSI	MS-V389							
	Size Custom	Document Description MEMORY: FBC Partiti	ion 6332			Rev 1.1		
	Date: Thur	day, July 23, 2020	Sheet	11	of	76		












MEMORY: GPU Partition E/F






MEMORY: FBE Partition 31..0









MEMORY: FBE Partition 63..32









MEMORY: FBF Partition 31..0













MEMORY: FBF Partition 63..32





	١ .	MICRO-STAR INT'L CO.,LTD						
/ M	MST	MS-V389						
TVT	Size Custom	Document Description MEMORY: FBF Partition	6332			Rev 1.1		
1 7	,	Date: Thurs	sday, July 23, 2020	Sheet	18	of	76	






Page 21: GPU: NVVDD DECOUPLING


NVVDD


UNDER GPU



MS-V389


FBVDDQ








Page 23: GPU: MSVDD DECOUPLING





MS-V389





Λ.		MICRO-STAR INT'I	CO.,L	TD		
MSI		MS-V389)			
	Size Custom	Document Description Page 24: BLANK				Rev 1.1
1 7	Date: Thur	rday July 23, 2020	Cheet	24	٥f	76

















ROM_SI

ROM_SCLK

ROM_SO

GROUP0				
STRAP2	STRAP1	STRAP0	RAMCFG[4:0]	
L	L	L	00000	RAMCFG MICRON 8Gb G6X 19Gbps x16 (161-0430-900)
Н	L	L	00100	RAMCFG MICRON 8Gb G6X 19Gbps x8 (161-0430-900)
Н	L	н	00101	RAMCFG MICRON 8Gb G6X 21Gbps x8 (161-0431-900)
L	L	М	01000	RAMCFG MICRON 8Gb G6X 20Gbps x16 (161-0424-900)
L	L	Н	00001	RAMCFG MICRON 8Gb G6X 21Gbps x16 (161-0431-900)
L	М	Н	01010	RAMCFG MICRON 8Gb G6X 19Gbps x16 (161-0430-900)


SMARTFAN[2:0],FS_OVERT


1:ENABLE 0:DISABLE


DEFAULT

1:PCIE_CFG LOW POWER 0:PCIE_CFG HIGH POWER 1:VGA_DEVICE ENABLE 0:VGA_DEVICE DISABLE

н	н	Н	0111	FS	OVERT ENABLE	
L	L	L	0000	FS	OVERT DISABLE	
STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCE_CFG	VGA_DEVICE
M	н	Н	1	3710/	1	1
M	н	L	1	1	_1	0
M	L	Н	1	1	0	1
M	L	L	1	1	0	0
L	Н	М	1	0	>.00	1
L	М	н	1	0	1	0
L	М	L	1	0	0	1
L	L	М	1	0	0	0
Н	Н	Н	0	1	1	1
н	Н	L	0	1	1	0
Н	L	Н	0	1	0	1
Н	L	L	0	1	0	0
L	Н	Н	0	0	1	1
L	Н	L	0	0	1	0
L	L	Н	0	0	0	1
L	L	L	0	0	0	0














MISC: XTAL. PLL REMOVE ONE BECAUSE OF KO LIMITATION UNDER GPU W14 FB_PLLVDD Xtaloutbuff is not smartfan strap anymore Xtaloutbuff is dummy strap bits. MICRO-STAR INT'L CO.,LTD MS-V389






ſ	Λ.		MICRO)-STAR IN	T'L	CO.,L	TD		\neg
MSI		MS-V389							
	$\overline{\mathbf{v}}$	Size Custom	Document BLANK	Description					Rev 1.1
- 1	7	Date: Thur	triay July 23	2020		Sheet	36	of	76












PS: FBVDD PH3









PS: FBVDD PH4







3x 820uF TH FBVDD OUTPUT BULK CAPS









PS: MSVDD Phase 1









MICRO-STAR INT'L CO.,LTD
MS-V389





PS:MSVDD OUTPUT CAP (TOP)









BLANK

Λ.	MICRO-STAR INT'L CO.,LTD					
MSI	MS-V389					
V	Size Custom	Document Description BLANK				Rev 1.1
, v	Date: Thur	day, July 23, 2020	Sheet	51	of	76





PS: NVVDD Phase 1







PS: NVVDD Phase 2








PS: NVVDD Phase 6(PWM7)








PS: NVVDD PH 8 (PWM5), PH 9(PWM8) R68 nv_capp C2269 100uF C08MON 20% 16Vg105de AL-Polymer 2-49Ag105d 0.024chm SMD_D60 C318 0.1uF 10V 10% X7R 0402 COMMON R105 Oohm Oos ohm Oes ohm Oes COMMON C115 1uF 6.3V 60% MSG OMO2 COMMON C334 X 0.1uF PCB CO-LAYOUT X PS_NVVDD_TMON PS_NVVDD_S_TMON_PH8 L45,L46 PCB CO-LAYOUT R1780 Oohn 12V EXT8 NWDD PH9 VIN R 1915 Oohm Oohm R 1916 Oohm Oohm C328 04025 0.1uF X C114 1uF 6.3V 10% 325 0402 COMMO PS_NVVDD_PWM2 L48.L47 PS_NVVDD_TMON PS_NVVDD_S_TMON_PH9 PCB CO-LAYOUT R128 R1903 10k 5 % 0462 COMMON PS_NVVDD_PH9_VIN_S C127 0.1uF 16V 10% X7R 0402 C0MM00 C307 0.1uF 16V 10% X7R 0402 COMMON 0.1uF 0.1uF 10V 10% X7R 0402 COMMOR PCB CO-LAYOUT MICRO-STAR INT'L CO.,LTD MS-V389

PS: NVVDD Phase 10 (PWM8)





......

C131, C132, C133, C140, C141, C142, C2106, C2107, C2133, C2134, C2135, C2137, C264, C265, C266, C267, C61, C64, C65, C66, C67, C68, C69, C77, C80, C83, C88

PCB CO-LAYOU


C103, C105, C106, C107, C106, C1107, C106, C110, C1208, C125, C1254, C1256, C1257, C128, C144, C145, C146, C151, C152, C153, C154, C159, C150, C151, C152, C153, C154, C159, C160, C161, C162, C170, C173, C2092, C2100, C2101, C2102, C2103, C2104, C2136, C2136, C2136, C2140, C2141, C2142, C2143, C2144, C2272, C230, C231, C232, C233, C243, C245, C246, C246, C246, C253, C254, C255, C256, C270, C274, C275, C276, C283, C289, C290, C291, C60202, C62004, C62005


C163, C164, C166, C167, C2087, C2105, C2109, C2110, C2111, C224, C225, C261, C268, C269, C60354, C61428, C62, C63, C89, C91, C96


PCB CO-LAYOUT

2020_06_17 1.Fix J1,J2 to reverse 8 pins 2.Change L238,L52,L53 footprint

PS: NVVDD OUTPUT CAP(TOP)










BLANK

PS: INPUT SWITCH RTD3


AND GATE LOGIC FOR P-BOARD

GPIO1	GPIO23	SWITCH	VOUT
0	0	0	12V_F
0	1	0	12V_F
1	0	0	12V_F
	1	1	3\/3∆





	Λ.	MICRO-STAR INT'L CO.,LTD						
ŀ	WSI		MS-V389					
		Size Custom	Document Description PS: INPUT SWITCH RTD3				Rev 1.1	
		Date: Thur	sday, July 23, 2020	Sheet	64	of	76	


BLANK



PS: 12V Current Steering & Hot Unplug Detect










PS: Discrete Steering


12V CURRENT STEERING (UNDER POWER BOOT):

PEX12V AND 12V_EXT8_F1




NO STUFF BY DEFAULT REF ONLY

PEX12V AND 12V_EXT8_F2













PS: Pre-Filter B













SEQUENCE:NV,PEX,FB ENABLE






Sequence: 3V3 MONITOR





SEQUENCE:MISC






MISC: LED & FAN






	Α.		MICRO-STAR INT'L CO.,LTD							
	MSI		MS-V38	9						
		Size Custom	Document Description MISC: LED & FAN				Rev 1.1			
	₹	Date: Thur	sday, July 23, 2020	Sheet	75	of	76			


MISC: RGBW LED REF




CONNECTOR SIZE TO FIT LAYOUT ALL CIRCUIT NO STUFF BY DEFAULT ALINGN WITH PASH IF ADDTIONAL POWER CONSUPTION R NEEDED, IT SHOULD BE ON LED MOD.



	A MSI	MICRO-STAR INT'L CO.,LTD							
			MS-V389)					
		Size Custom	Document Description MISC: RGBW LED REF				Rev 1.1		
	V	Date: Thur	sday, July 23, 2020	Sheet	76	of	76		





PCI TERM



