

P407-A00: G84M/86M MXM V1.3
256/512MB 128-BIT GDDR2
LVDS, DVI -A, DVI -B, TV-OUT, VGA, HDMI
SLI , HDCP SUPPORT


Table of Contents

Page 1: Cover Page
Page 2: PCI EXPRESS Interface
Page 3: Frame Buffer GPU Interface
Page 4: Frame Buffer Partition A Memories
Page 5: Frame Buffer Partition C Memories
Page 6: Memory Decoupling Caps
Page 7: DACs, Clock-Generation
Page 8: LVDS, TMDS GPU Interface
Page 9: MXM Connector, IO-Section
Page 10: GPIOs, JTAG, Thermal Sensor
Page 11: Spread Spectrum, VBIOS and HDCP ROM
Page 12: MIOA(SLI), MIOB
Page 13: NVVDD Power Supply
Page 14: FBVDDQ, PEX1V2 and DAC_Vref Power Supply
Page 15: STRAPS, TTP, MOUNTING HOLE

SKU	VARIANT	NVPN	ASSEMBLY
B	BASE	600-10407-9998-300	BASE LEVEL GENERIC SCHEMATIC ONLY. COMMON & NO-STUFF ASSEMBLY NOTES AND BOM NOT FINAL.
1	SKU0001	600-10407-0001-300	GB4M-600 450/400 256MB 128bit t GDDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA, MXM V1.3, HDCP.
2	SKU0002	600-10407-0002-300	GB4M-600 450/400 512MB 128bit t GDDR2 32Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA, MXM V1.3, HDCP.
3	SKU0003	600-10407-0003-300	GB4M-700 500/400 512MB 128bit t GDDR2 32Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA, MXM V1.3, HDCP.
4	SKU0003	600-10407-0004-300	GB4M-770 500/400 256MB 128bit t GDDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA, MXM V1.3, HDCP.
5	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
6	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
7	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
8	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
9	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
10	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
11	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
12	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
13	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
14	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
15	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>

- P407_A03 change list:
- 1) P407_A03 is modified from P555_A00 to insure they are exactly same, except 2 mounting holes and 4 thermal hole
 - 2) Change mounting holes and thermal holes from MXM V2.0 to MXM V1.3

PAGE 2) MXM-11 GOLDEN EDGE, PCI EXPRESS INTERFACE



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	G84M-600 450/400 256MB 128bi t GDDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA, MXM V1.3, HDCP
PAGE DETAIL	PCI EXPRESS Interface

NVIDIA CORPORATION


2701 SAN TOMAS EXPRESSWAY



NV_PN	600-10407-0001-300 A		
ID	p407_a03	PAGE	2 OF 18
NAME	myan	DATE	21-DEC-2006

PAGE 3) GPU MEMORY INTERFACE

	NET	NV_I MPEDANCE	NV_CRI TI CAL_NET
OUT	FBA_RESET	500HM	2
OUT	FBA_ODT_GPU	500HM	2
OUT	FBC_RESET	500HM	2
OUT	FBC_ODT_GPU	500HM	2



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA


NV_PN	600-10407-0001-300 A
-------	----------------------

ID	p407_a03	PAGE	3 OF 18
----	----------	------	---------


NAME	myan	DATE	21-DEC-2006
------	------	------	-------------

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


PAGE 4) MEMORY PARTITION A



CLOCK TERMINATIONS



		NET		MI_N_LI_NE_WI_DTH	VOLTAGE
			FBA_VREF1	16M.I	0.9V
			FBA_VREF2	16M.I	0.9V
			FBA_VREF3	16M.I	0.9V
			FBA_VREF4	16M.I	0.9V
		NET	DI_FFPAR	CRI_TICAL	IMPEDANCE
4.3A< 3.4D>			FBA_CLK0	1	100DI.FF
4.3C< 3.4D>			FBA_CLK0*	1	100DI.FF
4.3C< 3.4D>			FBA_CLK1	1	100DI.FF
4.3E< 3.4D>			FBA_CLK1*	1	100DI.FF
3.3A<>	BT		FBADOS0	1	100DI.FF
3.4A<>	BT		FBADOS0*	1	100DI.FF
3.4A<>	BT		FBADOS1	1	100DI.FF
3.4A<>	BT		FBADOS1*	1	100DI.FF
3.4A<>	BT		FBADOS2	1	100DI.FF
3.4A<>	BT		FBADOS2*	1	100DI.FF
3.4A<>	BT		FBADOS3	1	100DI.FF
3.4A<>	BT		FBADOS3*	1	100DI.FF
3.4A<>	BT		FBADOS4	1	100DI.FF
3.4A<>	BT		FBADOS4*	1	100DI.FF
3.4A<>	BT		FBADOS5	1	100DI.FF
3.4A<>	BT		FBADOS5*	1	100DI.FF
3.4A<>	BT		FBADOS6	1	100DI.FF
3.4A<>	BT		FBADOS6*	1	100DI.FF
3.4A<>	BT		FBADOS7	1	100DI.FF
3.4A<>	BT		FBADOS7*	1	100DI.FF
4.1A< 3.3D>			FBA_A<12..0>	2	56OHM
4.1A< 3.3D>			FBB_A<5..2>	2	56OHM
4.2A< 3.3D>			FBA_BA0	2	56OHM
4.2A< 3.3D>			FBA_BA1	2	56OHM
4.2A< 3.3D>			FBA_CKE	2	56OHM
4.2A< 3.3D>			FBA_BA2	2	56OHM
4.1A< 3.3D>			FBA_RAS*	2	56OHM
4.1A< 3.4D>			FBA_CAS*	2	56OHM
4.1A< 3.3D>			FBA_WE*	2	56OHM
4.1A< 3.3D>			FBA_CSD*	2	56OHM
4.1A< 3.3D>			FBA_CS1*	2	56OHM
4.4A<> 3.1A<>	BT		FBAD<63..0>	2	50OHM
4.4A<> 3.3A<>	BT		FBADQM<7..0>	2	50OHM
4.2A< 3.5D>			FBA_ODT	2	56OHM



NVIDIA CORPORATION




2701 SAN TOMAS EXPRESSWAY



NV_PN	600-10407-0001-300 A		
ID	p407_a03	PAGE	4 OF 18
NAME	myan	DATE	21-DEC-2006

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.





PAGE 5) MEMORY PARTITION C



		NET	MN LI_NE_WI_DTH	VOLTAGE	
		FBC_VREF1	16MIL	0.9V	
		FBC_VREF2	16MIL	0.9V	
		FBC_VREF3	16MIL	0.9V	
		FBC_VREF4	16MIL	0.9V	
		NET	DI FFPAIR	CRI TICAL	IMPEDANCE
5.3A<	3.4H<	FBC_CLK0	FBC_CLK0	1	100DIF
5.3B<	3.4H<	FBC_CLK0*	FBC_CLK0	1	100DIF
5.3C<	3.4H<	FBC_CLK1	FBC_CLK1	1	100DIF
5.3E<	3.4H<	FBC_CLK1*	FBC_CLK1	1	100DIF
3.4E<		FBCDOS0	FBCDOS0	1	100DIF
3.4E<		FBCDOS0*	FBCDOS0	1	100DIF
3.4E<		FBCDOS1	FBCDOS1	1	100DIF
3.4E<		FBCDOS1*	FBCDOS1	1	100DIF
3.4E<		FBCDOS2	FBCDOS2	1	100DIF
3.4E<		FBCDOS2*	FBCDOS2	1	100DIF
3.4E<		FBCDOS3	FBCDOS3	1	100DIF
3.4E<		FBCDOS3*	FBCDOS3	1	100DIF
3.4E<		FBCDOS4	FBCDOS4	1	100DIF
3.4E<		FBCDOS4*	FBCDOS4	1	100DIF
3.4E<		FBCDOS5	FBCDOS5	1	100DIF
3.4E<		FBCDOS5*	FBCDOS5	1	100DIF
3.4E<		FBCDOS6	FBCDOS6	1	100DIF
3.4E<		FBCDOS6*	FBCDOS6	1	100DIF
3.4E<		FBCDOS7	FBCDOS7	1	100DIF
3.4E<		FBCDOS7*	FBCDOS7	1	100DIF
5.1A<	3.3H<	FBC_A<12..0>		2	560HM
5.1A<	3.3H<	FBD_A<5..2>		2	560HM
5.2A<	3.3H<	FBC_BA0		2	560HM
5.2A<	3.3H<	FBC_BA1		2	560HM
5.2A<	3.3H<	FBC_CKE		2	560HM
5.2A<	3.3H<	FBC_BA2		2	560HM
5.1A<	3.3H<	FBC_RAS*		2	560HM
5.1A<	3.4H<	FBC_CAS*		2	560HM
5.1A<	3.3H<	FBC_BE*		2	560HM
5.1A<	3.3H<	FBC_CS0*		2	560HM
5.1A<	3.3H<	FBC_CS1*		2	560HM
4A<	3.1E<	FBCD<63..0>		2	500HM
5.4A<	3.3E<	FBCDM<7..0>		2	500HM
5.2A<	3.5D<	FBC_ODT		2	560HM






PAGE 6) MEMORY DECOUPLING CAPS

DECOUPLING CAPS FOR MEMORYS (PARTION A AND PARTION C)




ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	600-10407-0001-300 A		
ID	p407_a03	PAGE	6 OF 18
NAME	myan	DATE	21-DEC-2006




	NV_NET_NAME	NV_I MPEDANCE	NV_CRI TI CAL_NET
	XTALOUT	500HM	1
	XTALI N	500HM	1
11. 2B< 7. 4F>	XTALOUTBUFF	500HM	1
11. 2E> 7. 4C<	SSFOUT	500HM	1






ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.




MXM CONNECTOR


CN1
CON J1001_X16_EDGE
(N, NON)PHY(-X16, -HE)_SLI
NPHY-X16_SLI
NO STUFF




10 - LVDS, DVI, VGA, TV





PLACE THESE COMPONENTS TO ISOLATE
2 TYPE SIGNALS AND BALANCE THE LOAD
OF THE DIFF PAIR










NVVDD=1V
 APPROX. 20A @ 500MHZ
 INPUT CURRENT RMS = 6.8A @ 7.5V INPUT
 OUTPUT PEAK TO PEAK CURRENT = 3A @ 22V INPUT
 SWITCHING FREQ. = 275KHZ





G84M	RTop	RBot	GPI 05
1. 1V 1. 0V	3. 01K 3. 01K	4. 42K 19. 6K 4. 42K	Hi gh Low


NVI DIA CORPORATION 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA				
NV_PN	600-10407-0001-300 A			
ID	p407_a03	PAGE	13 OF 18	
NAME	myan	DATE	21-DEC-2006	

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NET	VOLTAGE	MINIMUM LENGTH	MAXIMUM CURRENT
PEX1V2	1.2V	12MIL	2A
FBVDDQ	1.8V	12MIL	10A




DAC V_REFERENCE SUPPLY






ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	600-10407-0001-300 A		
ID	p407_a03	PAGE	14 OF 18
NAME	myan	DATE	21-DEC-2006



RAM_CFG_0	RAM_CFG[3:0]
RAM_CFG_1	MS_0000: 16Mx16 DDR2 128bi t SDRAM, ELPI DA.
RAM_CFG_2	MS_0001: 16Mx16 DDR2 128bi t SDRAM, SAMSUNG, MI CRON.
RAM_CFG_3	MS_0010: 16Mx16 DDR2 128bi t SDRAM, INFI NEON.
	MS_0011: 16Mx16 DDR2 128bi t SDRAM, HYNIX.
	MS_0100: 32Mx16 DDR2 128bi t SDRAM, ELPI DA.
	MS_0101: 32Mx16 DDR2 128bi t SDRAM, SAMSUNG, MI CRON.
	MS_0110: 32Mx16 DDR2 128bi t SDRAM, INFI NEON.
	MS_0111: 32Mx16 DDR2 128bi t SDRAM, HYNIX.
PCI_DEVID_3	MS_0: DEVICE ID = 0x0407, G84M-600.
	MS_1: DEVICE ID = 0x0408: G84M-700
PEX_PLL_EN_TERM100	MS_1: DEVICE ID = 0x0428: G86M-700
PCI_DEVID_EXT	
MI OA_EN_3_3V	
3GIO_PADCFG_LUT_ADR[0]	
SLOT_CLOCK_CONFIGURATION	



	A	B	C	D	E	F	G	H
1	Title: Basenet Report Desig n: p555_a00 Date: Nov 30 11:00:17 2006 Base nets and_symbols for p407_iib. P555_A00(ep407_iib.p555_a00(sch_1)) Base S ignal Location([Zone][di r]) 1V8RUN 9.1G 2V5RUN 9.1G 3V3RUN 9.1G 5VRUN 9.1G BXTALOUT 7.4D CLK_VDD 11.2C DACA_BLUE 7.2F> 9.3B< DACA_GREEN 7.1F> 9.3B< DACA_HSYNC 7.1F> 9.3B< DACA_RED 7.1F> 9.3B< DACA_RSET 7.1C DACA_VDD 7.1C DACA_VREF 7.1C 7.4H DACA_VSYNC 7.1F> 9.3B< DACB_BLUE 7.3F> 9.3B< DACB_GREEN 7.2F> 9.2B< DACB_RED 7.2F> 9.2B< DACB_RSET 7.2C DACB_VDD 7.2C DACB_VREF 7.2C 7.4H DACC_VDD 7.3C DAC_REF_FB 14.4G DAC_VREF 7.4G< 14.4H> DVI_B_EN* 8.4B DVI_A_HPD 9.2B> 10.3H< DVI_B_EN* 8.4B DVI_B_HPD 9.2B> 10.3H< FBAD<0> 3.1A 4.4B FBAD<63..0> 3.1A<> 4.4A<> 4.5F<> FBAD<1> 3.1A 4.4B FBAD<2> 3.1A 4.4B FBAD<3> 3.1A 4.4B FBAD<4> 3.1A 4.4B FBAD<5> 3.1A 4.4B FBAD<6> 3.1A 4.4B FBAD<7> 3.1A 4.4B FBAD<8> 3.1A 4.4C FBAD<9> 3.1A 4.4C FBAD<10> 3.1A 4.4C FBAD<11> 3.1A 4.4C FBAD<12> 3.1A 4.4C FBAD<13> 3.1A 4.4C FBAD<14> 3.1A 4.4C FBAD<15> 3.1A 4.4C FBAD<16> 3.1A 4.4D FBAD<17> 3.2A 4.4D FBAD<18> 3.2A 4.4D FBAD<19> 3.2A 4.4D FBAD<20> 3.2A 4.4D FBAD<21> 3.2A 4.4D FBAD<22> 3.2A 4.4D FBAD<23> 3.2A 4.4D FBAD<24> 3.2A 4.4D FBAD<25> 3.2A 4.4D FBAD<26> 3.2A 4.4D FBAD<27> 3.2A 4.4D FBAD<28> 3.2A 4.4D FBAD<29> 3.2A 4.4D FBAD<30> 3.2A 4.4D FBAD<31> 3.2A 4.4D FBAD<32> 3.2A 4.5B FBAD<33> 3.2A 4.5B FBAD<34> 3.2A 4.5B FBAD<35> 3.2A 4.5B FBAD<36> 3.2A 4.5B FBAD<37> 3.2A 4.5B FBAD<38> 3.2A 4.5B FBAD<39> 3.2A 4.5B FBAD<40> 3.2A 4.5C FBAD<41> 3.2A 4.5C FBAD<42> 3.2A 4.5C FBAD<43> 3.2A 4.5C FBAD<44> 3.2A 4.5C FBAD<45> 3.2A 4.5C FBAD<46> 3.2A 4.5C FBAD<47> 3.3A 4.5C FBAD<48> 3.3A 4.5D FBAD<49> 3.3A 4.5D FBAD<50> 3.3A 4.5D FBAD<51> 3.3A 4.5D FBAD<52> 3.3A 4.5D FBAD<53> 3.3A 4.5D FBAD<54> 3.3A 4.5D FBAD<55> 3.3A 4.5D FBAD<56> 3.3A 4.5D FBAD<57> 3.3A 4.5D FBAD<58> 3.3A 4.5D	FBAD<59> 3.3A 4.5D FBAD<60> 3.3A 4.5D FBAD<61> 3.3A 4.5D FBAD<62> 3.3A 4.5D FBAD<63> 3.3A 4.5D FBADQM<0> 3.3A 4.4B FBADQM<7..0> 3.3A> 4.4A< 4.5F< FBADQM<1> 3.3A 4.4C FBADQM<2> 3.3A 4.4D FBADQM<3> 3.3A 4.4D FBADQM<4> 3.3A 4.5B FBADQM<5> 3.3A 4.5C FBADQM<6> 3.3A 4.5D FBADQM<7> 3.3A 4.5D FBADQSO 3.3A<> 4.4B 4.4F<> FBADQSO* 3.4A<> 4.4B 4.4F<> FBADQS1 3.4A<> 4.4C 4.4F<> FBADQS1* 3.4A<> 4.4C 4.4F<> FBADQS2 3.4A<> 4.4D 4.4F<> FBADQS2* 3.4A<> 4.4D 4.4F<> FBADQS3 3.4A<> 4.4D 4.4F<> FBADQS3* 3.4A<> 4.4D 4.4F<> FBADQS4 3.4A<> 4.4F<> 4.5B FBADQS4* 3.4A<> 4.4F<> 4.5B FBADQS5 3.4A<> 4.4F<> 4.5C FBADQS5* 3.4A<> 4.4F<> 4.5C FBADQS6 3.4A<> 4.4F<> 4.5D FBADQS6* 3.4A<> 4.4F<> 4.5D FBADQS7 3.4A<> 4.4F<> 4.5D FBADQS7* 3.4A<> 4.4F<> 4.5D FBA_A<0> 3.3C 4.1A 4.1C 4.1E 4.1G FBA_A<12..0> 3.3D> 4.1A< 4.4F< FBA_A<1> 3.3C 4.1A 4.1C 4.1E 4.1G FBA_A<2> 3.3C 4.1A 4.1C FBA_A<3> 3.3C 4.1A 4.1C FBA_A<4> 3.3C 4.1A 4.1C FBA_A<5> 3.3C 4.1A 4.1C FBA_A<6> 3.3C 4.1A 4.1C 4.1E FBA_A<7> 3.3C 4.1A 4.1C 4.1E 4.1G FBA_A<8> 3.3C 4.1A 4.1C 4.1E 4.1G FBA_A<9> 3.3C 4.2A 4.2C 4.2E 4.2G FBA_A<10> 3.3C 4.2A 4.2C 4.2E 4.2G FBA_A<11> 3.3C 4.2A 4.2C 4.2E 4.2G FBA_A<12> 3.3C 4.2A 4.2C 4.2E 4.2G FBA_BAO 3.3D> 4.2A< 4.2C 4.2E 4.2G 4.4F< FBA_BA1 3.3D> 4.2A< 4.2C 4.2E 4.2G 4.4F< FBA_BA2 3.3D> 4.2A< 4.2C 4.2E 4.2G 4.4F< FBA_CAS* 3.4D> 4.1A< 4.1C 4.1E 4.1G 4.5F< FBA_CKE 3.3D> 4.2A< 4.2C 4.2E 4.2G 4.4F< FBA_CLKO 3.4D> 4.2A 4.2C 4.3A< 4.4F< FBA_CLKO* 3.4D> 4.2A 4.2C 4.3C< 4.4F< FBA_CLKO_TERM 4.3B FBA_CLK1 3.4D> 4.2E 4.2G 4.3C< 4.4F< FBA_CLK1* 3.4D> 4.2E 4.2G 4.3C< 4.4F< FBA_CLK1_TERM 4.3D FBA_CS0* 3.3D> 4.1A< 4.1C 4.1E 4.1G 4.5F< FBA_CS1* 4.5F< FBA_ODT 3.5D> 4.2A< 4.2C 4.2E 4.2G 4.5F< FBA_ODT_GPU 3.1G> 3.4C 3.5C FBA_PL LAVDD GPU 3.4C FBA_RAS* 3.3D> 4.1A< 4.1C 4.1E 4.1G 4.4F< FBA_RESET 3.1G> 3.3C 3.5C FBA_VREF1 4.2B 4.3F< FBA_VREF2 4.2F 4.3F< FBA_VREF3 4.2D 4.3F< FBA_VREF4 4.2H 4.3F< FBA_WE* 3.3D> 4.1A< 4.1C 4.1E 4.1G 4.5F< FBB_A<2> 3.3C 4.1E 4.1G FBB_A<5..2> 3.3D> 4.1A< 4.4F< FBB_A<3> 3.3C 4.1E 4.1G FBB_A<4> 3.3C 4.1E 4.1G FBB_A<5> 3.3C 4.1E 4.1G FBCAL_PD 3.4G FBCAL_PU 3.4G	FBCAL_TERM 3.5G FBCD<0> 3.1E 5.4B FBCD<63..0> 3.1E<> 5.4A<> 5.5F<> FBCD<1> 3.1E 5.4B FBCD<2> 3.1E 5.4B FBCD<3> 3.1E 5.4B FBCD<4> 3.1E 5.4B FBCD<5> 3.1E 5.4B FBCD<6> 3.1E 5.4B FBCD<7> 3.1E 5.4B FBCD<8> 3.1E 5.4C FBCD<9> 3.1E 5.4C FBCD<10> 3.1E 5.4C FBCD<11> 3.1E 5.4C FBCD<12> 3.1E 5.4C FBCD<13> 3.1E 5.4C FBCD<14> 3.1E 5.4C FBCD<15> 3.1E 5.4C FBCD<16> 3.1E 5.4C FBCD<17> 3.2E 5.4D FBCD<18> 3.2E 5.4D FBCD<19> 3.2E 5.4D FBCD<20> 3.2E 5.4D FBCD<21> 3.2E 5.4D FBCD<22> 3.2E 5.4D FBCD<23> 3.2E 5.4D FBCD<24> 3.2E 5.4D FBCD<25> 3.2E 5.4D FBCD<26> 3.2E 5.4D FBCD<27> 3.2E 5.4D FBCD<28> 3.2E 5.4D FBCD<29> 3.2E 5.4D FBCD<30> 3.2E 5.4D FBCD<31> 3.2E 5.4D FBCD<32> 3.2E 5.5B FBCD<33> 3.2E 5.5B FBCD<34> 3.2E 5.5B FBCD<35> 3.2E 5.5B FBCD<36> 3.2E 5.5B FBCD<37> 3.2E 5.5B FBCD<38> 3.2E 5.5B FBCD<39> 3.2E 5.5B FBCD<40> 3.2E 5.5C FBCD<41> 3.2E 5.5C FBCD<42> 3.2E 5.5C FBCD<43> 3.2E 5.5C FBCD<44> 3.2E 5.5C FBCD<45> 3.2E 5.5C FBCD<46> 3.2E 5.5C FBCD<47> 3.3E 5.5C FBCD<48> 3.3E 5.5D FBCD<49> 3.3E 5.5D FBCD<50> 3.3E 5.5D FBCD<51> 3.3E 5.5D FBCD<52> 3.3E 5.5D FBCD<53> 3.3E 5.5D FBCD<54> 3.3E 5.5D FBCD<55> 3.3E 5.5D FBCD<56> 3.3E 5.5D FBCD<57> 3.3E 5.5D FBCD<58> 3.3E 5.5D FBCD<59> 3.3E 5.5D FBCD<60> 3.3E 5.5D FBCD<61> 3.3E 5.5D FBCD<62> 3.3E 5.5D FBCD<63> 3.3E 5.5D FBCDQM<0> 3.3E 5.4B FBCDQM<7..0> 3.3E> 5.4A<> 5.5F<> FBCDQM<1> 3.3E 5.4C FBCDQM<2> 3.3E 5.4D FBCDQM<3> 3.3E 5.4D FBCDQM<4> 3.3E 5.5B FBCDQM<5> 3.3E 5.5C FBCDQM<6> 3.3E 5.5D FBCDQM<7> 3.3E 5.5D FBCDOS0 3.3E<> 5.4B 5.4F<> FBCDOS0* 3.4E<> 5.4B 5.4F<> FBCDOS1 3.4E<> 5.4C 5.4F<> FBCDOS1* 3.4E<> 5.4C 5.4F<> FBCDOS2 3.4E<> 5.4D 5.4F<> FBCDOS2* 3.4E<> 5.4D 5.4F<> FBCDOS3 3.4E<> 5.4D 5.4F<> FBCDOS3* 3.4E<> 5.4D 5.4F<> FBCDOS4 3.4E<> 5.4F<> 5.5B FBCDOS4* 3.4E<> 5.4F<> 5.5B FBCDOS5 3.4E<> 5.4F<> 5.5C FBCDOS5* 3.4E<> 5.4F<> 5.5C FBCDOS6 3.4E<> 5.4F<> 5.5D FBCDOS6* 3.4E<> 5.4F<> 5.5D FBCDOS7 3.4E<> 5.4F<> 5.5D FBCDOS7* 3.4E<> 5.4F<> 5.5D FBC_A<0> 3.3G 5.1A 5.1C 5.1E 5.1G FBC_A<12..0> 3.3H> 5.1A< 5.4F< FBC_A<1> 3.3G 5.1A 5.1C 5.1E 5.1G	FBC_A<2> 3.3G 5.1A 5.1C FBC_A<3> 3.3G 5.1A 5.1C FBC_A<4> 3.3G 5.1A 5.1C FBC_A<5> 3.3G 5.1A 5.1C FBC_A<6> 3.3G 5.1A 5.1C 5.1E 5.1G FBC_A<7> 3.3G 5.1A 5.1C 5.1E 5.1G FBC_A<8> 3.3G 5.1A 5.1C 5.1E 5.1G FBC_A<9> 3.3G 5.1A 5.1C 5.1E 5.1G FBC_A<10> 3.3G 5.1A 5.1C 5.1E 5.1G FBC_A<11> 3.3G 5.1A 5.1C 5.1E 5.1G FBC_A<12> 3.3G 5.2A 5.2C 5.2E 5.2G FBC_BAO 3.3H> 5.2A< 5.2C 5.2E 5.2G 5.4F< FBC_BA1 3.3H> 5.2A< 5.2C 5.2E 5.2G 5.4F< FBC_BA2 3.3H> 5.2A< 5.2C 5.2E 5.2G 5.4F< FBC_CAS* 3.4H> 5.1A< 5.1C 5.1E 5.1G 5.5F< FBC_CKE 3.3H> 5.2A< 5.2C 5.2E 5.2G 5.4F< FBC_CLKO 3.4H> 5.2A 5.2C 5.3A< 5.3F< FBC_CLKO* 3.4H> 5.2A 5.2C 5.3B< 5.4F< FBC_CLKO_TERM 5.3B FBC_CLK1 3.4H> 5.2E 5.2G 5.3C< 5.4F< FBC_CLK1* 3.4H> 5.2E 5.2G 5.3E< 5.4F< FBC_CLK1_TERM 5.3D FBC_CS0* 3.3H> 5.1A< 5.1C 5.1E 5.1G 5.5F< FBC_CS1* 5.5F< FBC_ODT 3.5D> 5.2A< 5.2C 5.2E 5.2G 5.5F< FBC_ODT_GPU 3.1G> 3.4G 3.5C 3.4G FBC_PL LAVDD 3.4G FBC_RAS* 3.3H> 5.1A< 5.1C 5.1E 5.1G 5.5F< FBC_RESET 3.1G> 3.3G 3.5C 5.2B 5.3F< FBC_VREF1 5.2F 5.3F< FBC_VREF2 5.2D 5.3F< FBC_VREF3 5.2H 5.3F< FBC_VREF4 3.3H> 5.1A< 5.1C 5.1E 5.1G 5.5F< FBC_WE* 5.1G 5.5F< FBD_A<2> 3.3G 5.1E 5.1G FBD_A<5..2> 3.3H> 5.1A< 5.4F< FBD_A<3> 3.3G 5.1E 5.1G FBD_A<4> 3.3G 5.1E 5.1G FBD_A<5> 3.3G 5.1E 5.1G FBVDDQ 14.1G FB_BOOT 14.2C FB_BOOTC 14.2D FB_COMP 14.3B FB_COMP1 14.3C FB_DH 14.2C FB_DL 14.2C FB_FB 14.3D FB_FSET 14.2B FB_I_SEN 14.2C FB_PHASE 14.2C FB_PWGOOD 8.2A< 14.2A> FB_SNUBBER 14.2E FB_VCC 14.2B FB_VREF1 3.5A FB_VREF2 3.5E GPI00_DVI_A_HPD 10.3D GPI01_DVI_B_HPD 8.4A< 10.3F> GPI02_BL_PMM 9.3B< 10.3F> GPI03_PPEN 9.3B< 10.3F> GPI03_PPEN_GPU 10.3D GPI04_BLEN 9.3B< 10.3F> GPI04_BLEN_GPU 10.3D GPI05_NVDDCTL0 10.3F> 13.4B< GPI06_NVDDCTL1 10.3F> 13.4B< GPI08_THERM_ALERT* 10.3D GPI0_AC_BATT* 9.4B> 10.3F< GPI0_SLI_SYNC 9.3H<> 10.3F<> I2CA_SCL 7.1D I2CA_SCL_R 7.1F> 9.3B< I2CA_SDA 7.1D I2CA_SDA_R 7.1F<> 9.3B<> I2CB_SCL 7.3D I2CB_SCL_R 7.3G> 9.2B< I2CB_SDA 7.3D I2CB_SDA_R 7.3G<> 9.2B<> I2CC_SCL 10.3D I2CC_SCL_R 9.4B< 10.3F> 11.2B< I2CH_SCL 11.4C I2CH_SDA 11.4C IFPABI_OVDD 8.2D IFPABPLLVD0 8.1D IFPABRSET 8.1D IFPATXC 8.1H> 9.4G< IFPATXC* 8.1H> 9.4G< IFPATXD0 8.1H> 9.4G< IFPATXD0* 8.1H> 9.4G< IFPATXD1 8.1H> 9.4G< IFPATXD1* 8.1H> 9.4G< IFPATXD2 8.2H> 9.4G< IFPATXD2* 8.2H> 9.4G< IFPATXD3 8.2H> 9.4G< IFPATXD3* 8.2H> 9.4G< IFPBTXC 8.2H> 9.4G< IFPBTXC* 8.2H> 9.4G< IFPBTXD4 8.2H> 9.3G< IFPBTXD4* 8.2H> 9.3G< IFPBTXD5 8.2H> 9.3G< IFPBTXD5* 8.2H> 9.3G< IFPBTXD6 8.2H> 9.4G< IFPBTXD6* 8.2H> 9.4G< IFPBTXD7 8.2H> 9.4G< IFPBTXD7* 8.2H> 9.4G< IFPCDRSET 8.3D IFPCDRLLVD0 8.3D IFPCTXC 8.3H> 9.2G< IFPCTXC* 8.3H> 9.2G< IFPCTXD0 8.3H> 9.2G< IFPCTXD0* 8.3H> 9.2G< IFPCTXD1 8.3H> 9.2G< IFPCTXD1* 8.3H> 9.2G< IFPCTXD2 8.4H> 9.2G< IFPCTXD2* 8.4H> 9.2G< IFPC_I_OVDD 8.4D IFPDTXC 8.4H> 9.3G< IFPDTXC* 8.4H> 9.3G< IFPDTXD3 8.4H> 9.2G< IFPDTXD3* 8.4H> 9.2G< IFPDTXD4 8.4H> 9.2G< IFPDTXD4* 8.4H> 9.2G< IFPDTXD5 8.4H> 9.2G< IFPDTXD5* 8.4H> 9.2G< IFPD_I_OVDD 8.4D JTAG_TCLK 10.3B JTAG_TDI 10.3B JTAG_TDO 10.3B JTAG_TMS 10.3B JTAG_TRST 10.3B LVDS_I_OVDD 8.2B MI_OACAL_PD_VDDQ 12.2C MI_OACAL_PU_GND 12.2C MI_OA_VDDQ 12.1C MI_OA_VREF 12.2C MI_OB_CTL3 12.4F< 15.2C 15.4B> M_GPI08_SLOWDOWN* 10.2C M_THERM_ALERT* 10.2C NVCTLO_R 13.4D NVCTLO_R 13.4D NVDD 13.1G NVDDCTL0 13.4D NVDDCTL1 13.4C NVDDCTL				

ASSEMBLY	G84M-600 450/400 256MB 128bi t GDDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA, MXM V1.3, HDCP.
PAGE DETAIL	<edit here to insert page detail>

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NV_PN	600-10407-0001-300 A		
ID	p407_a03	PAGE	16 OF 18
NAME	myan	DATE	21-DEC-2006

																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																			</
--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	----

1	Title: Cref Part Report Desi gn: p555_a00 Date: Nov 30 11:00:17 2006		C521 [13. 2D] C522 [13. 2E] C523 [13. 4C] C524 [14. 2B] C525 [6. 4C] C526 [6. 4D] C527 [6. 2C] C528 [4. 3H] C529 [6. 2H] C530 [6. 2D] C531 [14. 3C] C532 [14. 3C] C533 [2. 2A] C534 [13. 4D] C535 [13. 2D] C536 [2. 5D] C537 [2. 5C] C538 [2. 5D] C539 [3. 4D] C540 [2. 5C] C541 [2. 1H] C542 [3. 5A] C543 [2. 5D] C544 [6. 2D] C545 [3. 2D] C546 [2. 5C] C547 [3. 1D] C548 [3. 1D] C549 [6. 2D] C550 [2. 4D] C551 [2. 4C] C552 [2. 4D] C553 [2. 4C] C554 [2. 4D] C555 [6. 2D] C556 [6. 2D] C557 [2. 4C] C558 [2. 4D] C559 [2. 4C] C560 [2. 4D] C561 [3. 5E] C562 [2. 1G] C563 [2. 4C] C564 [2. 1H] C565 [2. 3D] C566 [2. 3C] C567 [5. 2H] C568 [3. 4C] C569 [2. 4G] C570 [2. 2H] C571 [2. 3D] C572 [2. 1G] C573 [3. 2D] C574 [3. 2D] C575 [3. 1C] C576 [3. 1C] C577 [3. 4C] C578 [2. 2G] C579 [3. 2C] C580 [5. 3D] C581 [2. 1G] C582 [2. 3C] C583 [3. 2D] C584 [2. 3D] C585 [2. 1G] C586 [2. 1H] C587 [3. 1D] C588 [2. 2G] C589 [2. 2G] C590 [2. 3C] C591 [2. 2G] C592 [6. 2C] C593 [3. 1D] C594 [2. 1H] C595 [6. 2C] C596 [2. 3D] C597 [2. 1G] C598 [3. 2C] C599 [2. 2G] C600 [2. 1G] C601 [2. 2G] C602 [3. 2D] C603 [2. 3C] C604 [2. 1G] C605 [3. 1D] C606 [3. 1D] C607 [2. 3D] C608 [2. 2G] C609 [2. 2G] C610 [3. 2C] C611 [2. 1G] C612 [2. 3C] C613 [2. 2G] C614 [2. 2G] C615 [2. 2D] C616 [3. 2D]	C617 [2. 4G] C618 [2. 2H] C619 [2. 4G] C620 [2. 2C] C621 [2. 2G] C622 [2. 2G] C623 [2. 2H] C624 [3. 2D] C625 [2. 2D] C626 [2. 4G] C627 [2. 1G] C628 [6. 2B] C629 [2. 2C] C630 [6. 2B] C631 [2. 2G] C632 [2. 2D] C633 [2. 4G] C634 [3. 1C] C635 [2. 2G] C636 [2. 2G] C637 [2. 2H] C638 [2. 2G] C639 [2. 2G] C640 [2. 2C] C641 [2. 4G] C642 [3. 1C] C643 [2. 3G] C644 [2. 1G] C645 [3. 2C] C646 [3. 4H] C647 [2. 4G] C648 [2. 2G] C649 [7. 4C] C650 [2. 2G] C651 [7. 4B] C652 [2. 2G] C653 [6. 3D] C654 [3. 2C] C655 [2. 4G] C656 [7. 1B] C657 [6. 3D] C658 [2. 3G] C659 [3. 4H] C660 [3. 4H] C661 [3. 2C] C662 [7. 4C] C663 [8. 2D] C664 [8. 2D] C665 [2. 3G] C666 [8. 4D] C667 [7. 2B] C668 [7. 2C] C669 [7. 1C] C670 [3. 2D] C671 [8. 2D] C672 [12. 1C] C673 [2. 4G] C674 [2. 3G] C675 [8. 4D] C676 [7. 1C] C677 [8. 2D] C678 [5. 2C] C679 [12. 1C] C680 [12. 1C] C681 [3. 2D] C682 [8. 4D] C683 [8. 4D] C684 [12. 3C] C685 [8. 4D] C686 [8. 2C] C687 [8. 2C] C688 [8. 4D] C689 [7. 2C] C690 [6. 3C] C691 [6. 3C] C692 [6. 3D] C693 [14. 4G] C694 [6. 3D] C695 [8. 4C] C696 [11. 4E] C697 [8. 4C] C698 [8. 2D] C699 [7. 2B] C700 [12. 2C] C701 [7. 1B] C702 [8. 2C] C703 [12. 1B] C704 [11. 2D] C705 [11. 2E] C706 [8. 2B] C707 [11. 2D] C708 [8. 4C] C709 [11. 2D] C710 [8. 4C] C711 [8. 4C] C712 [8. 2C]	CN1 [2. 3B] CN1 [9. 3D] D1 [13. 2E] D501 [14. 2E] D502 [10. 3G] D503 [10. 3G] G1 [2. 3F] G1 [3. 3B 3. 3F] G1 [7. 1D 7. 2D 7. 4D] G1 [8. 4E 8. 2E] G1 [10. 3C] G1 [11. 4B 11. 3G] G1 [12. 4D 12. 2D] L1 [13. 2F] L2 [14. 2E] LB501 [3. 4D] LB502 [2. 4H] LB503 [3. 4H] LB504 [7. 4B] LB505 [8. 2C] LB506 [7. 1B] LB507 [8. 4C] LB508 [8. 1C] LB509 [12. 1B] LB510 [8. 4C] LB511 [7. 2B] LB512 [8. 3C] M1 [5. 4D 5. 4C 5. 2D] M2 [5. 2F 5. 5B 5. 5D] M3 [4. 2D 4. 4D 4. 4B] M4 [4. 2F 4. 5B 4. 5E] M501 [4. 2B 4. 4C 4. 4E] M502 [4. 5C 4. 2H 4. 5D] M503 [5. 5E 5. 2G 5. 5C] M504 [5. 4B 5. 2B 5. 4E] MEC1 [15. 4F 15. 4F] MEC2 [15. 4F 15. 4F 15. 3F 15. 4F] O1 [8. 4B] O2 [8. 4B] O3 [8. 4B] O501 [14. 2D] O502 [13. 2E] O503 [13. 2E] O504 [14. 2D] O505 [13. 4D] O506 [13. 4D] O507 [13. 2D] O508 [8. 4C] O509 [10. 2E] O510 [10. 2E] O511 [10. 2F] O512 [8. 2B] R1 [15. 3C] R2 [10. 2B] R3 [10. 2B] R4 [8. 4B] R5 [10. 2B] R6 [10. 3E] R7 [10. 2B] R8 [10. 3E] R9 [11. 2C] R10 [10. 2D] R11 [11. 2C] R12 [11. 3E] R13 [7. 4F] R14 [11. 2D] R15 [9. 3G] R16 [9. 3G] R17 [7. 4E] R18 [9. 3G] R19 [15. 2D] R20 [15. 2C] R21 [10. 3D] R22 [10. 3D] R23 [10. 3E] R24 [9. 3G] R25 [7. 4H] R26 [14. 4G] R27 [5. 2D] R28 [5. 3B] R29 [5. 3A] R30 [5. 2D] R31 [14. 5E] R32 [5. 3B] R33 [14. 4E] R34 [2. 2D]	R35 [5. 2F] R36 [5. 2F] R37 [13. 2F] R38 [9. 4B] R39 [4. 2E] R40 [4. 3E] R41 [14. 3F] R42 [14. 3F] R43 [14. 3B] R44 [13. 2B] R45 [14. 2E] R46 [4. 2F] R47 [4. 3B] R48 [4. 3F] R49 [4. 3A] R50 [4. 3B] R501 [4. 3D] R502 [4. 3D] R503 [4. 3D] R504 [4. 2C] R505 [4. 3C] R506 [13. 2B] R507 [13. 2B] R508 [13. 3C] R509 [14. 2D] R510 [14. 2D] R511 [13. 3E] R512 [13. 3E] R513 [13. 2D] R514 [13. 2D] R515 [13. 2F] R516 [13. 3G] R517 [13. 4D] R518 [13. 4D] R519 [13. 4C] R520 [4. 2H] R521 [14. 2B] R522 [14. 2B] R523 [13. 4C] R524 [4. 3H] R525 [14. 3C] R526 [13. 4C] R527 [3. 5A] R528 [4. 2A] R529 [3. 5A] R530 [4. 2A] R531 [5. 3D] R532 [5. 2H] R533 [3. 5E] R534 [3. 5G] R535 [3. 5D] R536 [5. 3D] R537 [3. 5D] R538 [11. 4C] R539 [3. 4G] R540 [5. 3D] R541 [3. 4G] R542 [5. 2H] R543 [3. 5E] R544 [5. 2A] R545 [3. 5D] R546 [5. 2A] R547 [3. 5D] R548 [10. 3B] R549 [7. 2F] R550 [7. 2F] R551 [10. 3B] R552 [7. 4H] R553 [10. 3B] R554 [7. 2E] R555 [10. 3B] R556 [7. 3F] R557 [10. 3B] R558 [5. 2C] R559 [5. 2C] R560 [13. 4C] R561 [7. 2C] R562 [15. 2D] R563 [7. 3E] R564 [7. 1C] R565 [9. 4C] R566 [7. 3C] R567 [7. 3F] R568 [8. 3D] R569 [8. 1D] R570 [10. 4G] R571 [10. 3G] R572 [15. 2D] R573 [15. 2D] R574 [11. 4D] R575 [11. 4D] R576 [15. 2D] R577 [7. 3E] R578 [7. 3E] R579 [12. 2C] R580 [12. 2C]	R581 [15. 3D] R582 [14. 4G] R583 [15. 2D] R584 [15. 2C] R585 [12. 2C] R586 [7. 1E] R587 [7. 1E] R588 [15. 2C] R589 [15. 2C] R590 [15. 2C] R591 [14. 4G] R592 [12. 2C] R593 [7. 3F] R594 [10. 2B] R595 [10. 2B] R596 [7. 3F] R597 [7. 1F] R598 [7. 1F] R599 [15. 2C] R600 [10. 2A] R601 [10. 3G] R602 [10. 2D] R603 [10. 2D] R604 [10. 2B] R605 [8. 4C] R606 [11. 4C] R607 [10. 2B] R608 [10. 3E] R609 [11. 2E] R610 [10. 3E] R611 [10. 2D] R612 [10. 2A] R613 [10. 3E] R614 [10. 2D] R615 [10. 4G] R616 [8. 4B] R617 [8. 4C] TP501 [10. 3B] TP502 [10. 3B] TP503 [10. 3B] TP504 [10. 3B] TP505 [10. 3B] U1 [11. 2C] U2 [10. 2C] U3 [11. 3F] U4 [11. 4D] U5 [14. 4D] U501 [13. 2C] U502 [14. 2C] U503 [14. 4G] Y1 [7. 5D]
		</					

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



NV_PN		600-10407-0001-300 A			
ID	p407_a03	PAGE	18 OF 18		
NAME	myan	DATE	21-DEC-2006		