

P381: G72, DDR2 MEMORY 16Mx16

Base on P381_ A04 (V056-V3.0)modify

Page8, removed mini-din 4pin. add mini-din 7pin support HDTV

Page 13: PowerSupplyI: NVVDD, A3V3 add mlcc 10U/16V 1206 5pcs
remove L5 1R0

Page 9: ADD 預留R589,R590,R591,R592,R593,R594,R595,R596 FOR EMI


Page 12: XTAL 雙LOAYOUT SMD 49US

- Page 1: P381 Overview
Page 2: PCI Express Interface
Page 3: Frame Buffer Interface
Page 4: Memory 1st bank 0..31
Page 5: Memory 1st bank 32..63
Page 6: DACA, DACB, DACC, Sync Buffers
Page 7: DACB, VGA Output, TV Out
Page8: S-Video Minidin Connector
Page 9: TMDS Interface
Page 10: MIOA, MIOB Interface, LPC-ROM
Page 11: STRAPS, Mechanical Parts
Page 12: XTAL, GPIO, BIOS, FAN, JTAG, THERMAL
Page 13: PowerSupplyI: NVVDD, A3V3
Page 14: PowerSupplyII: 5V, DDC5V, F3V3, TMDS_PLLVDD

NO	VARIANT	NVPN	ASSEMBLY
0	BASE	600-10381-xxxx-400	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
1	SKU0010	600-10381-0010-400	P381: G3-64.7300LE, 64 BIT DDR2 16Mx16 MEMORY, VGA+DVI+TVout
2	SKU0011	600-10381-0011-400	P381: G3-64.7300LE, 64 BIT DDR2 32Mx16 MEMORY, VGA+DVI+TVout
3	SKU0012	600-10381-0012-400	P381: G3-64.7300GS, 64 BIT DDR2 32Mx16 MEMORY, VGA+DVI+TVout
4	SKU0013	600-10381-0013-400	P381: G3-64.7300GS, 64 BIT DDR2 16Mx16 MEMORY, VGA+DVI+TVout
5	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
6	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
7	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
8	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
9	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
10	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
11	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
12	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
13	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
14	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
15	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY PAGE DETAIL BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL P381 Overview



Micro-Star International Co., LTD.

<Title>
MS-V056-30

Site Custom Document Number
P381_A04

Date: Wednesday, August 02, 2006 Sheet 1 of 14

Rev
14

<RevCode>






Figure 1 shows the schematic diagram of the input circuit for the 12V channel. The circuit is powered by a 12V source and includes a 10kV resistor (C24), a 1uF capacitor (C22), a 10kV resistor (C23), a 1uF capacitor (C11), a 10kV resistor (C668), and a 1uF capacitor (C647). The output is connected to a 3V3 pin. The circuit is labeled "PLACE NEAR FINGERS".

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.



Micro-Star International Co., LTD.			
<Title> MS-V056-30			
Size	Document Number		Rev
Custom	<Doc> PEX-Interface		<Rev>
Date:	Thursday, September 24, 2008 10:48 AM		

GPU: FB-Interface

G1B

BGA 0033_P0M0_200030_G1_0000

COMMON

3/2 FRAME BUFFER

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT

FB_VTT


FB_VTT

FB_VTT


FB_VTT

FB_VTT

PLACE NEAR BGA





PLACE BELOW GPU



LABTESTPOINTS



FBA CMD/ADDR TERMINATIONS:



FB_VTT1
FB_VTT2
FB_VTT3
FB_VTT4
FB_VTT5
FB_VTT6
FB_VTT7
FB_VTT8
FB_VTT9
FB_VTT10

FB_VTT11
FB_VTT12
FB_VTT13
FB_VTT14
FB_VTT15
FB_VTT16
FB_VTT17
FB_VTT18
FB_VTT19
FB_VTT20

FB_VTT21
FB_VTT22
FB_VTT23
FB_VTT24
FB_VTT25
FB_VTT26
FB_VTT27
FB_VTT28
FB_VTT29
FB_VTT30

FB_VTT31
FB_VTT32
FB_VTT33
FB_VTT34
FB_VTT35
FB_VTT36
FB_VTT37
FB_VTT38
FB_VTT39
FB_VTT40

FB_VTT41
FB_VTT42
FB_VTT43
FB_VTT44
FB_VTT45
FB_VTT46
FB_VTT47
FB_VTT48
FB_VTT49
FB_VTT50

FB_VTT51
FB_VTT52
FB_VTT53
FB_VTT54
FB_VTT55
FB_VTT56
FB_VTT57
FB_VTT58
FB_VTT59
FB_VTT60

FB_VTT61
FB_VTT62
FB_VTT63
FB_VTT64
FB_VTT65
FB_VTT66
FB_VTT67
FB_VTT68
FB_VTT69
FB_VTT70

FB_VTT71
FB_VTT72
FB_VTT73
FB_VTT74
FB_VTT75
FB_VTT76
FB_VTT77
FB_VTT78
FB_VTT79
FB_VTT80

FB_VTT81
FB_VTT82
FB_VTT83
FB_VTT84
FB_VTT85
FB_VTT86
FB_VTT87
FB_VTT88
FB_VTT89
FB_VTT90

FB_VTT91
FB_VTT92
FB_VTT93
FB_VTT94
FB_VTT95
FB_VTT96
FB_VTT97
FB_VTT98
FB_VTT99
FB_VTT100

FB_VTT101
FB_VTT102
FB_VTT103
FB_VTT104
FB_VTT105
FB_VTT106
FB_VTT107
FB_VTT108
FB_VTT109
FB_VTT110

FB_VTT111
FB_VTT112
FB_VTT113
FB_VTT114
FB_VTT115
FB_VTT116
FB_VTT117
FB_VTT118
FB_VTT119
FB_VTT120

FB_VTT121
FB_VTT122
FB_VTT123
FB_VTT124
FB_VTT125
FB_VTT126
FB_VTT127
FB_VTT128
FB_VTT129
FB_VTT130

FB_VTT131
FB_VTT132
FB_VTT133
FB_VTT134
FB_VTT135
FB_VTT136
FB_VTT137
FB_VTT138
FB_VTT139
FB_VTT140

FB_VTT141
FB_VTT142
FB_VTT143
FB_VTT144
FB_VTT145
FB_VTT146
FB_VTT147
FB_VTT148
FB_VTT149
FB_VTT150

FB_VTT151
FB_VTT152
FB_VTT153
FB_VTT154
FB_VTT155
FB_VTT156
FB_VTT157
FB_VTT158
FB_VTT159
FB_VTT160

FB_VTT161
FB_VTT162
FB_VTT163
FB_VTT164
FB_VTT165
FB_VTT166
FB_VTT167
FB_VTT168
FB_VTT169
FB_VTT170

FB_VTT171
FB_VTT172
FB_VTT173
FB_VTT174
FB_VTT175
FB_VTT176
FB_VTT177
FB_VTT178
FB_VTT179
FB_VTT180

FB_VTT181
FB_VTT182
FB_VTT183
FB_VTT184
FB_VTT185
FB_VTT186
FB_VTT187
FB_VTT188
FB_VTT189
FB_VTT190

FB_VTT191
FB_VTT192
FB_VTT193
FB_VTT194
FB_VTT195
FB_VTT196
FB_VTT197
FB_VTT198
FB_VTT199
FB_VTT200

FB_VTT201
FB_VTT202
FB_VTT203
FB_VTT204
FB_VTT205
FB_VTT206
FB_VTT207
FB_VTT208
FB_VTT209
FB_VTT210

FB_VTT211
FB_VTT212
FB_VTT213
FB_VTT214
FB_VTT215
FB_VTT216
FB_VTT217
FB_VTT218
FB_VTT219
FB_VTT220

FB_VTT221
FB_VTT222
FB_VTT223
FB_VTT224
FB_VTT225
FB_VTT226
FB_VTT227
FB_VTT228
FB_VTT229
FB_VTT230

FB_VTT231
FB_VTT232
FB_VTT233
FB_VTT234
FB_VTT235
FB_VTT236
FB_VTT237
FB_VTT238
FB_VTT239
FB_VTT240

FB_VTT241
FB_VTT242
FB_VTT243
FB_VTT244
FB_VTT245
FB_VTT246
FB_VTT247
FB_VTT248
FB_VTT249
FB_VTT250

FB_VTT251
FB_VTT252
FB_VTT253
FB_VTT254
FB_VTT255
FB_VTT256
FB_VTT257
FB_VTT258
FB_VTT259
FB_VTT260

FB_VTT261
FB_VTT262
FB_VTT263
FB_VTT264
FB_VTT265
FB_VTT266
FB_VTT267
FB_VTT268
FB_VTT269
FB_VTT270

FB_VTT271
FB_VTT272
FB_VTT273
FB_VTT274
FB_VTT275
FB_VTT276
FB_VTT277
FB_VTT278
FB_VTT279
FB_VTT280

FB_VTT281
FB_VTT282
FB_VTT283
FB_VTT284
FB_VTT285
FB_VTT286
FB_VTT287
FB_VTT288
FB_VTT289
FB_VTT290

FB_VTT291
FB_VTT292
FB_VTT293
FB_VTT294
FB_VTT295
FB_VTT296
FB_VTT297
FB_VTT298
FB_VTT299
FB_VTT300

ASSEMBLY
PAGE DETAIL

MSI LEVEL GENERIC SCHEMATIC ONLY; COMMON & NO. 31UFF ASSEMBLY NOTES AND BOM NOT FINAL

Micro-Star International Co., LTD.










MS-V056-30

FB-Interface



Thursday, September 21, 2006

Rev 3 of 14






PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE TO MEMORY



X-cap for CMD



PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE TO MEMORY





DAC-A, DB15 Connector


Net Name	MIN_LINE_WIDTH	CRITICAL_NET	IMPEDANCE
DAC_A_HSYNC	2		50OHM
DAC_A_VSYNC	2		50OHM
DAC_A_HSYNC_C	2		50OHM
DAC_A_VSYNC_C	2		50OHM
DAC_A_RED	1		50OHM
DAC_A_GREEN	1		50OHM
DAC_A_BLUE	1		50OHM
DAC_A_RED_F	1		50OHM
DAC_A_GREEN_F	1		50OHM
DAC_A_BLUE_F	1		50OHM



CAP for Sync Buffer



DAC-B, MUX, 2x6 HDR



ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	DACB, VGA Output, TV Out



Micro-Star International Co., LTD.


<Title> MS-V056-30

Size	Document Number	Rev
Custom	<Doc> DAC-B, MUX, 2x6 HDR	

«ElevCodes»

VIDEO CONNECTORS: MiniDIN

	Name	LINE_WIDTH	CRITICAL	IMPEDANCE
1*	C_MUX		L	50OHM
1*	CVBS_Y_MUX		L	50OHM
1*	C_OUT		L	50OHM
1*	CVBS_OUT		L	50OHM



Replace MiniDin with Compupack Part

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


ASSEMBLY
PAGE DETAIL
BOARD LEVEL GENERIC SCHEMATIC ONLY; COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
VIDEO CONNECTORS: MxDIN, 246 HDR



Micro-Star International Co., LTD.

<Title>	MS-V056-30	Rev	<Rev Code>
Size	Custom	Document Number	
Date	Wednesday, August 02, 2006	<Doc>	MiniDIN
		Sheet	8 of 14


Internal TMDS, DVI-Connector

[illegible]




Net Name	Min Line Width	Voltage
Rn	10MIL	3.3V
Rn	10MIL	3.3V
Rn	10MIL	3.3V

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	TMDS Interface




MIOA, MIOB Interface




ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY
PAGE DETAIL

BOARD LEVEL GENERIC SCHEMATIC ONLY; COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
MIOA, MIOB Interface, LPC-ROM

Micro-Star International Co., LTD.			
		MS-V056-30	
Size	Custom	Document Number	MIOA, MIOB Interface
Date	Wednesday, August 02, 2006	Sheet	10 of 14

STRAPS, Mechanical Parts




Bit Signal	Values
00: POC_AC3000P	0: NEVER USED 1: NORMAL
01: SUB_VENDOR	0: NO BIOS 1: READ FROM BIOS
02: RAM_CFG_0	0000: 8MB HYPERDRAM 0001: 16MB HYPERDRAM 0010: 32MB HYPERDRAM 0011: 64MB HYPERDRAM 0100: 128MB HYPERDRAM 0101: 256MB HYPERDRAM 0110: 512MB HYPERDRAM 0111: 1GB HYPERDRAM
03: RAM_CFG_1	0000: 8MB HYPERDRAM 0001: 16MB HYPERDRAM 0010: 32MB HYPERDRAM 0011: 64MB HYPERDRAM 0100: 128MB HYPERDRAM 0101: 256MB HYPERDRAM 0110: 512MB HYPERDRAM 0111: 1GB HYPERDRAM
04: RAM_CFG_2	0000: 8MB HYPERDRAM 0001: 16MB HYPERDRAM 0010: 32MB HYPERDRAM 0011: 64MB HYPERDRAM 0100: 128MB HYPERDRAM 0101: 256MB HYPERDRAM 0110: 512MB HYPERDRAM 0111: 1GB HYPERDRAM
05: RAM_CFG_3	0000: 8MB HYPERDRAM 0001: 16MB HYPERDRAM 0010: 32MB HYPERDRAM 0011: 64MB HYPERDRAM 0100: 128MB HYPERDRAM 0101: 256MB HYPERDRAM 0110: 512MB HYPERDRAM 0111: 1GB HYPERDRAM
06: CRYSTAL_0	00: 10.000 MHz 01: 14.31818 MHz 10: 27.000 MHz 11: UNDEFINED
22: CRYSTAL_1	00: 10.000 MHz 01: 14.31818 MHz 10: 27.000 MHz 11: UNDEFINED
07: TV_MODE_0	00: SECAM 01: NTSC 10: PAL 11: CRT
08: TV_MODE_1	00: SECAM 01: NTSC 10: PAL 11: CRT
09: ASP_3D_0n	0: ASPN ENABLED 1: ASPN DISABLED
10: ASP_SBA	0: SBA ENABLED 1: SBA DISABLED
11: ASP_FADTWR	0: FW ENABLED 1: FW DISABLED
12: PCL_DEVID_0	1: 0000 (default)
13: PCL_DEVID_1	1: 0000 (default)
20: PCL_DEVID_2	1: 0000 (default)
21: PCL_DEVID_3	1: 0000 (default)
14: BUS_TYPE	0: PCI 1: AGP
15: FFP_SPACE	0: 2MB 1: 1MB (default)
23: FB_0	00: 64M 01: 128M 10: 256M (default) 11: 512M
24: FB_1	00: 64M 01: 128M 10: 256M (default) 11: 512M
25: BR	0: BRIDGE DISABLED 1: BRIDGE ENABLED
26: BR_10BM	BR BITS IGNORED IF BRIDGE IS DISABLED
27: BR_AGP	
28: BR_ID	
29: ROM_TYPE_0	00: PARALLEL 01: SERIAL AT2FP 10: SERIAL_3270/ST 11: LPC
30: ROM_TYPE_1	00: PARALLEL 01: SERIAL AT2FP 10: SERIAL_3270/ST 11: LPC
16: USER_0	0000 (default)
17: USER_1	
18: USER_2	
19: USER_3	
PEX_FLT_EN_T000100	
SGIO_PACCFG_LUT_ADDR0	
SGIO_PACCFG_LUT_ADDR1	
hwsdev_ext_attr_configuration	



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY PAGE DETAIL
SIZE: LEVEL GENERIC SCHEMATIC ONLY; COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
STRAPS, Mechanical Parts



Micro-Star International Co., LTD.

<Title>

MS-V056-30

Size Custom

Document Number

<Doc>

STRAPS





Date Thursday, May 03, 2007

Sheet 11 of 14

Rev

<Rev Code>

PowerSupplyII: 5V, DDC5V, F3V3, FBVDDQ



Net Name	LINE_WIDTH	Current	Voltage
BV	120MIL	200	3.0V
DCC_5P	120MIL	0	3V
F3V3	120MIL	1	3.0V
F3V3	30MIL	3	3.0V
F3V3	30MIL	3	3.0V
FBVDDO	30MIL	3	3.0V