PCI-EXPRESS EDGE CONNECTOR

+12<u>V_BUS</u>

+12<u>V_BUS</u>

+3.3V_BUS

CAP CER 10UF 20% 16V X5R (1206)1.8MM H MAX


CAP CER 10UF 10% 6.3V X5R (0805)1.4MM MAX THICK

C6 1uF_6.3V

Place these caps last, ideally as close to the bus connector as possible


C3 150nF_16V LF CAP CER 150NF 10% 16V X7R (0603)


+12V_BUS





COMPIGENTIAL & PROPRIETARY TO ADVANCED MAGRO DEFINES ON SOUTH Advanced bind Descent Spot in the exclusive property of AMO, and a provided only to entities under a non-disclosure agreement. As a story problemate from the provided only to entitle under a section of the property of th	Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario	AMD	
	Date: Tuesday, October 09, 2007	Rev 05	
	Sheet 1 of 20		
Title RH RV620 256/128MB DDR2-BG/	\84 32/16Mx16 VO dDV1 ⁰⁰ 102-B	35004-0	








CONFIDENTIAL I PROPRIETARY TO ADVANCED INCRO DEVICES NC.


0 2007 Advanced Micro Devices Inc.


1 Mod Notes and exhaustice and design is the exclusive property of AMC, and is provided only to entities only an exhaustice and expensed in strictly problem. In a strictly problem to the size shared and design for any proper of the time evolution requires a Boott Technology Licens Agreement asserting the extraction requires a Boott Technology Licens Agreement asserting the extraction requires a Boott Technology Licens Agreement asserting the extraction of the extraction of the extraction requires and endangly, relatived by an extraction of the extraction to confident and endangly, relatived by an extraction of the extraction to confident and increased in the extraction of the extraction to confident and increased in the extraction of the extraction to confident and increased in the extraction of the extraction to confident and increased in the extraction of th





















CHANNEL A: RANK 0 128MB DDR2 (6) M_DQMA#[7..0] >>= (6) M_QSA[7..0] <>> (6) M_MDA[63..0] 《》 (6) M_MAA[15..0] >> VDDQ1 VDDQ2 VDDQ3 VDDQ4 VDDQ6 VDDQ7 VDDQ8 VDDQ9 VDDQ10 VDDQ1 VDDQ2 VDDQ3 VDDQ4 VDDQ5 VDDQ7 VDDQ8 VDDQ9 VDDQ10 VDDQ1 VDDQ2 VDDQ3 VDDQ4 VDDQ5 VDDQ6 VDDQ7 VDDQ6 VDDQ1 VDDQ1 (6) CKEA0 >>-Possible alternate 5150005600G (6) WEA#0 >>-Possible alternate 5150005600G (6) RASA#0>> K7 VDD1 VDD2 VDD3 VDD4 VDD5 (6) RASA#0 >> K7 (6) CASA#0 >> L7 (6) CASA#0 >> L7 (6) CASA#1>>-VDDL VSSDL VDDL VSSDL VREF_AC VREF_A0 M_QSA1 __10R VREF_A1 M_QSA5 10R M_QSA7 +MVDD R203 4.99K VSS1 VSS2 VSS3 VSS4 VSS5 + C413 100nF R208 4.99K R202 4.99K R204 4.99K C438 100nF R206 4.99K C482 C483 C484 C484 1UF_6.3V 1UF_6.3V 1UF_6.3V (6) CLKA0 <<-VREF_A0 VREF_A1 (6) CLKA1 <<-**AMD** R210 4.99K R220 4.99K R224 56R 402 (6) CLKA#1 <<t 8 of 20 RH RV620 256/128MB DDR2-BGA84 32/16Mx16 VO dDVI^{No.} 102-B35004-00








Power up/down Sequencing

Power Sequence Circuit to ensure SMPS_EN is released after +12V_BUS and +3.3V_BUS are both in regulation.



+3.3V_BUS


Node 2 When +3.3V_BUS gets close to regulation, one of the two


Target ~ 900mV when +3.3 at min regulation (worse case) Typical trigger when +3.3V ramps above 2.2V (650mV)

Node 3 When +12V gets close to regulation, one of the two conditions of releasing SMPS_EN is active

Target ~ 1.25V when +12 at min regulation (worse case) Typical trigger when +12V ramps above 10V (1.1V)

When +12V_BUS ramps above min Vbe, SMPS_EN will be held low






I2C control of VDDC/MVDD (3,17) DDC3DATA DDC3DATA R1205 OR (3,17) DDC3CLK >> DDC3CLK 10 CUR_ADJ_1 | R1206 OR | >>> MVDDC_FB (9) OUT1 NC#12 NC#14 +3.3V_BUS NC#4 NC#5

Power Play

VDDC Voltage Settings Using GPIOs


-			Output Voltage (V)				
	PWRCNTL_1				Rf1=	Rf1=	
_	GPIO_20	GPIO_15	Rf2=		Rf2=	Rf2=	
	0	0	1				
	0	,					
	٠ ا	1	1				
-							
	1	0	1				
-			1				
	1	1	1	0	1		Power-up Default
	1	1		U	1		Power-up Default





t 11 of 20


RH RV620 256/128MB DDR2-BGA84 32/16Mx16 VO dDV1No. 102-B35004-00


R1204 ____10K

















< variant i		5	4		3	2	1			
			Title			Schematic No.	Date:			
AMD			RH RV620 256/128MB DDR2-BGA84 32/16Mx16 VO o		16 VO dDVI	102-B35004-00	Tuesday, October 09, 2007			
AIID		100	REVISION HISTORY	NOTE:	For Stuffing options (com	s the PCB, it does not represent any specific s ponent values, DNI's,) please consult the p esentative to obtain latest BOM closest to the	roduct specific BOM.	Rev 05		
Sch Rev	PCB Rev	Date	REVISION DESCRIPTION							
01	A00	2007.05.07	START NEW SCHEMATIC. DERIVED FROM B170 (RV610) SCHEMATIC.							
02	00A	2007.05.17	p. 4 MR155/R155 FIX SHORT							
03	A00	2007.05.17	RM R7, NR7, R5, MB60, MR45, R45, R890, R1248, R1247, R1242, R1243, C853, C863; ADD R2, B890, MR890, C846; CHANGE R1022, R1023;							
04	00A	2007.05.22	REMOVE GND_TXVSSR, GND_PVSS; AG23 NOW NC - WAS SCHEM MISTAKE; ADD R858 FOR BUO; R858 CHANGE TO 1210;							
05	00A	2007.05.24	CTF: ADD Q1252, R1254, R1255, R1256, R1258, Q1253, Q1254	I, CHANGE U1250 TO SIN	IGLE FF; UPDATE BLOCK DI	AGRAM.				
06	00A	2007.05.25	LVTM: ADD R110, RM R109, MR109, R108, R107;							
07	00A	2007.05.28	LVTM: ADD C118, RM C104; REMOVE MR85, MR86 FOR SIMPLIFICATION;							
08	00A	2007.05.28	XTALIN/OUT: LAYOUT EASEMENT; REMOVE MR108 (R849 ALREADY THERE); LVTM: ADD C119 (LOWER COST OPTION); POWER SUPPLY: REMOVE R706, MR707, R606 & MR607;							
09	00A	2007.05.29	REMOVAL OF +5V: ADD R861, MR861, R862, REG861, R869, R863, R867; REMOVE MU830, U830, C830. R833, R834, C831, R832, MR832, R831, MR831; CONNECT DDC TO 5V_VESA;							
010	00A	2007.05.30	CHNG C858 TO 3.3VBUS; CONNECTION TO R845 CHNG; ADD R870, MR870, C867;							
011	00A	2007.05.30	REMOVE R4033; REMOVE B201-204; ADD R30-33 [PLACE NEAR ASIC]; REMOVE R3004, R3005;							
012	00A	2007.05.31	REMOVE C164-C166, C170, C172 PER SIMULATION RESULTS - THESE CAPS DO NOT IMPROVE DECOUPLING. RM TP860 (LAYOUT CONSTRAINTS. ALREADY ICT TP ON THAT NET);							
013	00A	2007.05.31	RM R154-R157, MR154-157 -> FUNCTIONALITY TAKEN BY EXISTING STRAPS. LAYOUT USE PLACE OF M/R154-7; ADD R7; RM MR706, MR606, B889, R863; ADD D861;							
014	00A	2007.05.32	7.05.32 ADD SOCKET SK1							
015	00A	2007.06.1	SK? CORRECTED TO SK1.							
016	00B	2007.06.25	NO NETLIST CHANGES; - MOUNTING HOLES CHANGED TO 3.175mm;							
		5	4		3	2	1			

