




| 100 - 5/100-8 100/005A (SE) | 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100-8 100 - 5/100 - 5/100 - 5/100 - 5/100 - 5/100 - 5/100 - 5/100 - 5/100 - 5/100 - 5/100 - 5/100 - 5/100 - 5/100 - 5/100 - 5/100 - 5/100 - 5/100 - 5/100 - 5/100 - 5/100 - 5/100 - 5/100 - 5/100 - 5/100 - 5/100 - 5/100 - 5/100 - 5/100 - 5/100 - 5/100 - 5/100 - 5/100 - 5/100 - 5/100 - 5/100 - 5/100 - 5/100 - 5/100 - 5/100 - 5/100 - 5/10








Title			
	MS-V271-3.0 (AMD C445->C441)		
Size	Document Number		
	bm2011-12-14-01		


































(19) Debug Circuits





			TITLE	SCHEMATIC NO.	DATE
			CAPE VERDE PRO GDDRS 688x22 gDVI-HEDMOP+CP/VGA	105-C44SDX-00	
			REVISION HISTORY	NOTE: THE EXPERIENCE REPRESENTS THE FIG. IT DOES NOT REPRESENT ANY EMOCKY, ENG. FIG. STATEMON OFFICERS, CORPORATED WASHES, ON PACKAGE ON AND THE PRODUCT PROTOC, SIGN. PACKAGE CORPORT OF ANY PROTOCOLOGY TO THE REPRESENT OF THE PROTOCOLOGY OF ANY PACKAGE ON PROTOCOLOGY.	REV P04
SCH REV	PCB REV	DATE	REVISION DES	ERPTION	'
-	00A	2011/02/11	broad CAPE VERDE submaris,		
	-	2011/108/29	1 Tupdate tracked DP HOME OF the MEZON 19800;  \$ 686 SMRS/SMRSON to US DAC  4. restrook BIF_VDDCC		
		2011.0927	1. add SMCO Sat disky arcus; 2. Update 1.87 (EO syntate to 0.9710); 3. Renoue some disky circus;		
		2011/10/05	1. update SMCO tax delay obulgt 1. update TSF to SMCOST TAY		
				×65 Op	57 T



Smarter Choice
Instruction: Please specify "PARTNER SCHEMATIC PART NUMBER:" on the
following table and please insert a "X" in the "YES" "NO" "Not Applicable" column as
appropriate. Please specify "AMD Ref schematic =" on the following table.

## PARTNER SCHEMATIC CHANGE NOTE

## PARTNER SCHEMATIC PART NUMBER:

AMD REFERENCE SCHEMATIC USED: C445, 00 DSN reference schematic

AMD REFERENCE SCHEMATIC USED: C445_00.DSN reference schematics								
Partner		Content change d						
schematic pages:	YES	NO	Not Applicable	_	Comments			
Page 1	X			1.	Remove SMBus			
Page 2		X						
Page 3		X						
Page 4		X						
1 ugo 4				1.	Delete SMBus			
				2.	Add GPIO 5 & 6			
Page 5	X			3.	Delete GPIO 17 & 29			
				4	830			
				1.	Delete U12 & relation Delete J1501 & relation			
				2	Delete ESD DIODES			
Page 6	X			3.	Short L1710 & L1711 &			
					L1712			
Page 7		X						
Page 8	X			1.	Delete J1801 & relation			
				2.	Delete ESD solution			
Page 9	X			1.	Delete ESD solution			
				1.	Connect net FB_VDDCI			
					& FB_VDDC &			
				2	FB_GND_VDDC Add C881			
Page 10	×			3.	Delete MC176 &			
				-	MC178			
				4.	Reserve CAP for			
					BIF_VDDC#1 &			
			<u> </u>	1.	BIF_VDDC#2 Change MOSFET & Cin			
*	i 4			1.	& Cout			
Dec. 44				2.	Short NS800 via			
Page 11	X			3.	Delete low side Gate			
		4		٧.	Resister.			
				4.	Delete Cout * 2			
				4.	Delete all content &			
D 40					copy UPI solution from			
Page 12	X		<b>.</b>	2	C441 Change Cin & Cout			
				2.	Short NS* via			
				1.	Short NS900 via			
	<b>4</b> /			2.	Feedback sense from			
D 40					net FB_VDDCI Delete low side Gate			
Page 13	X			3.	Resister.			
				4	Delete Cout * 3			
TAX				5.	Add Cin 10UF * 1			
		1		1.	Change Lin & Cin			
				2.	Short NS700 via			
Page 14	X			3.	Delete low side Gate Resister.			
				4.	Delete Cout * 3			
				5.	Delete Cin 10UF * 1			
			·	1.	Delete Vin reservation			
Page 15	Х			2.	Change 5V solution to			
9				2	1117 Poleto D450 & relation			
			<del></del>	3.	Delete D450 & relation			
				2.	Add 6 pin EXT_12V Add +12V_EXT_A power up sequence for			
				_	power up sequence for			
					+1.8V EN			
				3.	Add input 12V_BUS &			
Page 16	X				12V_EXT choke for core PWM			
				4.	upon setting 1.~3. are			
					copy from C441			
				5.	Delete U680 & relation			
				6.	Delete Vcore Rbot &			
		-	-	1.	relation Delete 2 pin fan &			
				1.	relation			
				2.	Copy C441 4 pin fan &			
					relation			
Page 17	х			3.	Delete net			
50 .,	.,				GPU_DPLUS &			
				4.	GPU_DMINUS Add MR4104 for MLPS			
				5.	Reserve R4100 &			
				J.	R4409			
				1.	Delete U4001 &			
Page 18	X				relation			
				2.	Delete J4004 & relation			
Page 19		X						
Page 20		Х						
	_	•						

[							
ľ	litle	MS-V271-3.0 (AMD C445->C441)					
	Size Cust	Document Number am2011-12-14-01					Rev 01
	Date:	Thursday, January 05, 2012	Sheet	20	of	20	