


MS8906

ATI R300 9500Pro, 8MX16 DDR, DUAL VGA, VIDEO IN, TV-OUT, AGP 8X

TITLE	PAGE
BLOCK	1
AGP 4X / 8X BUS	2
R300 AGP	3
R300 MAIN	4
R300 POWER	5
POWER REGULATOR	6-7
R300 MEMORY A-B	8
R300 MEMORY C-D	9
VTT TERMINATION FOR MEMORY C-D	10
TSOP 8MX16 DDR	11
STRAPPING	12
FAN SPEED CONTROL / BIOS	13
THEATER / TV-OUT	14
DISPLAY	15
HIJACK CIRCUIT	16


FREQUENCY	MHZ
CORE	275
MEMORY	250


MS-8906 ATI R300 9500PRO		
Size B	Document Number COVER	Rev 0A
Date: Thursday, December 05, 2002	Sheet 0	of 16




2X/4X/8X AGP BUS

NOTE: THIS IS A DRAWING. THESE GROUNDS MUST BE MANUALLY CONNECTED TO THE GROUND PLANE













VTT




POWER SEQUENCE



EXTERNAL POWER DETECT




A2VDD (2.5V)




MS-8906 ATI R300 9500PRO

Size Custom	Document Number	Rev 0A
POWER REGULATOR 1		
Date:	Thursday, December 05, 2002	Sheet 6 of 16

VDDC




MVDDC / MVDDQ





MS-8906 ATI R300 9500PRO

Size	Custom	Document Number	Rev
		POWER REGULATOR 2	0A
Date:	Thursday, December 05, 2002	Sheet	7 of 16


R-300
MEMORY CHANNELS A and B



R-300
MEMORY CHANNELS C and D





MEMVMODE[1:0]	MEMORY IO VOLTAGE
0 1	2.5V (DDR)
1 0	1.8V (DDR)
1 1	3.3V (SDR)









STRAPPING



MEMORY TYPE STRAPS



Daughter Card Straps



AGPFBSKEW -- VID(1:0)					
Ra2	Ra1	Ri7	Ri8		
DNI	DNI	10K	10K	refclk slightly earlier than feedback	(00)
DNI	10K	10K	DNI	refclk 1 tap earlier than feedback	(01)
10K	DNI	DNI	10K	refclk 1 tap later than feedback	(10)
10K	10K	DNI	DNI	refclk 2 taps earlier than feedback	(11)

X0CLK_SKEW -- VID(3:2)					
Ra4	Ra3	Ri5	Ri6		
DNI	DNI	10K	10K	x0clk to agpclk 0 tap delay	DEFAULT
DNI	10K	10K	DNI	x0clk to agpclk 1 tap delay	
10K	DNI	DNI	10K	x0clk to agpclk 2 taps delay	
10K	10K	DNI	DNI	x0clk to agpclk 3 taps delay	


INSTALL	DEVICE ID
Rh1	NORMAL ID (default) Install it all the time when it is normal device ID
Rh2	Use workstation DEVICE_ID when WSEN = 1

INSTALL	DNI	ID_DISABLE
Rh4	Rh10	Normal operation
Rh3	Rh10	CHIP SHUTS DOWN
© Rh10	Rh3 Rh4	Circuitry for external power detection. (DEFAULT)

INSTALL	VIP DEVICE
Rh5	NO SLAVE VIP (DEFAULT) Install it when internal pullup doesn't work
	SLAVE VIP -- VIP device will drive low when VIP is attached.

MEMORY TYPE STRAPS

MEMORY TYPE	Rh6	Rh7	Rh8	Rh9
TBD	TBD	TBD	TBD	TBD
TBD	TBD	TBD	TBD	TBD
TBD	TBD	TBD	TBD	TBD
TBD	TBD	TBD	TBD	TBD



BUSCFG -- VID(6:4)							
BUSTYPE_2		BUSTYPE_1		BUSTYPE_0			
VID6		VID5		VID4			
Ra7	Ri3	Ra6	Ri2	Ra5	Ri1	AGP8X_DET = 0 (both GC and MB 8x capable)	
						DESCRIPTION	
DNI	10K	DNI	10K	DNI	10K	AGP 8X, 0.8V signaling PLL CLK, IDSEL = AD16	
DNI	10K	DNI	10K	10K	DNI	AGP 8X, 0.8V signaling PLL CLK, IDSEL = AD17	
DNI	10K	10K	DNI	DNI	10K	AGP 4X, 0.8V signaling PLL CLK, IDSEL = AD16	
DNI	10K	10K	DNI	10K	DNI	AGP 4X, 0.8V signaling PLL CLK, IDSEL = AD17	
						AGP8X_DET = 1 (either GC or MB not 8x capable)	
DNI	10K	DNI	10K	DNI	10K	AGP 4X, PLL CLK, IDSEL = AD16	
DNI	10K	DNI	10K	10K	DNI	AGP 4X, PLL CLK, IDSEL = AD17	
DNI	10K	10K	DNI	DNI	10K	AGP 1X/2X, PLL CLK, IDSEL = AD16	
DNI	10K	10K	DNI	10K	DNI	AGP 1X/2X, PLL CLK, IDSEL = AD17	
10K	DNI	DNI	10K	DNI	10K	PCI 66MHz, PLL CLK	
10K	DNI	DNI	10K	10K	DNI	PCI 33MHz, 3.3V, REF CLK	
10K	DNI	10K	DNI	DNI	10K	AGP 1X, REF CLK, IDSEL = AD16	
10K	DNI	10K	DNI	10K	DNI	AGP 1X, REF CLK, IDSEL = AD17	

Rj1	Rk1	Rj2	Rk2	Rj3	Rk3	Rj4	Rk4	ROMIDCFG[3:0]
DNI	10K	DNI	10K	DNI	10K	DNI	10K	No ROM, CHG ID = 00
DNI	10K	DNI	10K	10K	DNI	DNI	10K	No ROM, CHG ID = 01
DNI	10K	10K	DNI	DNI	10K	DNI	10K	No ROM, CHG ID = 10
DNI	10K	10K	DNI	10K	DNI	DNI	10K	No ROM, CHG ID = 11
10K	DNI	DNI	10K	DNI	10K	DNI	10K	Parallel ROM on TVO (default)
10K	DNI	DNI	10K	DNI	10K	10K	DNI	Serial AT25F1024, ID's from ROM
10K	DNI	DNI	10K	10K	DNI	DNI	10K	Serial AT45DB011, ID's from ROM
10K	DNI	DNI	10K	10K	DNI	DNI	10K	Serial ST M25P10, ID's from ROM
10K	DNI	10K	DNI	DNI	10K	DNI	10K	Serial ST M25P05, ID's from ROM
10K	DNI	10K	DNI	DNI	10K	10K	DNI	Serial SST45LF010, ID's from ROM
10K	DNI	10K	DNI	10K	DNI	DNI	10K	Parallel ROM on DVO
10K	DNI	10K	DNI	10K	DNI	10K	DNI	Serial ISSI NX25F011B, ID's from ROM

TVO1		TVO2		TVO4	
0	PAL	0	YPbPb	0	NO
1	NTSC	1	NTSC	1	YES

TVO0			TVO5	
0	0	DAC2	0	NO VIDEO CAPTURE
0	1	TV-OUT	1	RAGE THEATER 1 OR 2
1	0	CRT		
1	1	BOTH		

MS-8906 ATI R300 9500PRO

Size B	Document Number	Rev 0A
	STRAPPING	
Date:	Thursday, December 05, 2002	Sheet 12 of 16

HARDWARE MONITOR

U900

W83785R

Pin 1: FANIN1

Pin 2: FANIN2/GPIO1

Pin 3: PWMOUT1

Pin 4: PWMOUT2

Pin 5: GPIO5

Pin 6: GPIO6

Pin 7: SM#/GPIO7

Pin 8: OVT#/GPIO8

Pin 9: SCL

Pin 10: SDA

Pin 11: TEMP_FAULT#/GPO11

Pin 12: GND

Pin 13: GP13

Pin 14: V3

Pin 15: V2

Pin 16: V1

Pin 17: VREF

Pin 18: VTIN2

Pin 19: VTIN1

Pin 20: VCC

Resistors: R919 (4.7K), R917 (4.7K), R918 (4.7K)

Capacitors: C944 (10u/10V), C903 (0.1UF)

Power: +3.3V_BUS

Labels: (4) SCL, (4) SDA

SERIAL EEPROM 512K/1M

The diagram illustrates the connection of a SERIAL EEPROM 512K/1M (U80) to a +3.3V BUS. The EEPROM is an M25P05-VMN6T (U80) with pins 1-8. The +3.3V BUS is connected to pins 3, 7, and 8. A 100nF capacitor (C497) is connected to pin 8. The output ROMSO is connected to pin 2. The diagram also shows the connection of the EEPROM to the +3.3V BUS and the ground.


Key components and connections:

- U80 (M25P05-VMN6T):** SERIAL EEPROM 512K/1M.
- ROMSO:** Connected to pin 2 (Q).
- ROMSI:** Connected to pin 5 (D).
- ROMSCK:** Connected to pin 6 (C).
- ROMCS#:** Connected to pin 1 (S).
- ROMCSb:** Connected to pin 7 (HOLD).
- +3.3V BUS:** Connected to pins 3, 7, and 8.
- C497 (100nF):** Capacitor connected to pin 8 (VCC).
- ALTERNATIVE PART M25P05(512Kbit):** Alternative part number for the EEPROM.

FAN SPEED CONTROL

The schematic diagram illustrates a fan speed control circuit. It begins with a PWMOUT1 signal input, which passes through a 100Ω resistor (R904) to the base of a 3904-S-SOT23 transistor (Q900). The emitter of Q900 is grounded, and its collector is connected to the base of another 3906 transistor (Q901). A 4.7K resistor (R922) connects the +3V_BUS supply to the base of Q901. A 1K resistor (R925) is placed between the bases of Q900 and Q901. The emitter of Q901 is grounded, and its collector is connected to a +12V_BUS supply through a 4.7K resistor (R900). A 1N4148 diode (D900) is connected in parallel with R900, with its cathode towards the +12V_BUS. The other end of D900 is connected to a node that also branches off from the +12V_BUS line before R900. This node goes through a 27K resistor (R912) to the FANIN1 input of a fan. Additionally, this node is connected to pin 1 of a D1x3-WH-SNO component (J900), while pins 2 and 3 are grounded. A 47pF capacitor (C904) is connected between the collector of Q901 and ground. Another 47pF capacitor (C905) is connected between the node after R912 and ground. A 10K resistor (R913) is connected between the FANIN1 input and ground. Power supplies are provided by +3V_BUS and +12V_BUS rails.

VOLTAGE SENSING CIRCUIT



TEMPERATURE SENSING CIRCUIT

VREF

R916 R

{1ST PART FIELD}

RT900 {1ST PART FIELD}

THERMISTOR

VTIN1



8 7 6 5

Impedence Test Line

The diagram illustrates four different termination configurations for impedance test lines (TL1, TL2, TL3, TL4):

- TL1:** A single horizontal line with terminals 1 and 2. Terminal 2 is connected to ground (indicated by a red ground symbol).
- TL2:** A single horizontal line with terminals 1 and 2. Terminal 2 is connected to ground (indicated by a red ground symbol).
- TL3:** A horizontal line with terminals 1 and 2. Terminal 1 is connected to a voltage source labeled +MVDDQ (indicated by a red circle).
- TL4:** A horizontal line with terminals 1 and 2. Terminal 1 is connected to a voltage source labeled +MVDDQ (indicated by a red circle).

MS-8906 ATI R300 9500PRO			
Size B	Document Number		Rev 0A
FAN SPEED CONTROL / BIOS			
Date:	Thursday, December 05, 2002	Sheet	13 of 16
2		1	



Hijack Circuit

