Table of Contents PCI Express GPU Frame Buffer Partition A/B FBA Partition [31..0] FBA Partition [63..32] FBB Partition [31..0] FBB Partition [63..32] GPU FB Decoupling DACA VGA 10 IFPAB TMDS 11 IFPC mHDMI 12 IFPC DP 13 IFPEF TMDS IFPE Long HDMI Core Decoupling, GPU VDD_3V3 15 Misc Interfaces 17 Straps, Thermal, Mechanical Power Supply I: Misc Power 18 19 Power supply II:PEX_VDD FBVDDQ 20 21 NVVDD CTRL 22 NVVDD MOS 12V EXT / 12V PEX Power Select Circuit NVIDIA CORPORATION 2701 SAN TOMAS EXPRESSWA SANTA CLARA, CA 95050, USA Table of Contents 600-12010-BASE-000 NV_PN ALL MIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FLES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND LINKNOWN VOLATIONS OR DEVALTONS OF DEVALTONS OF DISCISSION, MOVED AND SPECIFICATIONS. INDIA MAKES NO WARRANTIES, EXPRESSED, MPUED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCISSION ALL MPUED WARRANTIES INCLIDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS. PAGE 1 OF 23 DATE 14-JUN-2011 PCB REV

P2010

75W/100W GK107/GF108 128-BIT GDDR5 in x32/x16 MODE

DVI-I-DL + DVI-D-DL/HDMI +mHDMI/DP

TABLE OF CONTENTS

Description

Page

















































