



Title
PCI-E RV380/370 256M pterm TSOP V-VV-DI

Schematic No.
105-A334xx-00C

Date:
Tuesday, April 06, 2004


REVISION HISTORY

Rev 2

Sch Rev	PCB Rev	Date
0	00A	11-24-03
1	00B	12-29-03
2	00C	03-09-04

REVISION DESCRIPTION		
<p>PRELIMINARY BASED ON 105-A297xx-00A 03-11-24 - (pg 02) Swap DVI DDC clock and data lines</p> <p>- (pg 07) Add R1043 for power dissipation - (Layout) Move C284, blocking Grantsdale PCIE connector latch</p> <p>- (Layout) Move fan connector to shorten fan power wire - (Layout) Correct C151 overlap - (pg02) Fix pull-up +VDD_DVO to +VDDR4 - (pg04) Remove CP2, 3, 4, 5, 6 and 8 for dual footprint manufacturing issues (Capacitor packs sharing with 402 footprints) - (pg05) Remove dual-package FET for VDDC - (pg06) Remove C986, C987, C988, C989, C990, C991, C992 and C993) - (pg06) Change R297 to 1206 footprint - (pg07) Add MC917 as multi-footprint for C917, remove L3 (redundant option) - (pg13, 15) +5V supply with current limiting for VESA DDC spec, remove F1, B21</p>		

PCI-EXPRESS EDGE CONNECTOR





NOTE: THIS IS A DRAWING. THESE GROUNDS MUST BE MANUALLY CONNECTED TO THE GROUND PLANE

SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND





ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title: PCI-E RV380/370 256M pterm TSOP V-VV-DI
Size: C Document Number: 105-A334xx-00C Rev: 2
Date: Tuesday, April 06, 2004 Sheet: 1 of 19



IT IS RECOMMENDED TO ALLOW SERIES RESISTOR FOOT PRINTS ON THE INDICATED AGP CONTROL SIGNALS TO ADDRESS ANY LAYOUT NOISE RELATED SIGNAL DAMPING REQUIREMENTS







Regulator for VDDC (ASIC Core)

Vout = 1.2V ~ 1.3V

ALT. 1: MAXIM REGULATOR



ALT. 2: INTERSIL REGULATOR




ISL6522CB : SOIC


Regulator for MVDDC (Memory Core)

Vout = 2.5V ~ 3.3V

ALT. 1: MAXIM REGULATOR



ALT. 2: INTERSIL REGULATOR




ISL6522CB : SOIC

*** Indicate number of power via required for the connection

Part	NOTES
MAX1954	Do not install Cc1, Rc1
ISL6522	Install Cc1, Rc1

Part	Vout	R1	R2
MAX1954	1.2V	1.00K 1% ATI P/N 3240100100	2.00K 1% ATI P/N 3240200100
ISL6522	0.8V Ref	1.00K 1% ATI P/N 3240100100	1.6K 1% ATI P/N 3240162100



+VDDC	Rq3	Rq4
+1.3V	1.5K	2.4K
+1.2V	1.5K	3K

Circuit to hold PCI-E voltage low and wait for +VDDC for proper power sequence




ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title: PCI-E RV380/370 256M pterm TSOP V-VV-DI

Size: C Document Number: 105-A334xx-00C Rev: 2





Date: Tuesday, April 06, 2004 Sheet: 5 of 19




Voltage Req.	R1	R2
0.8V	150R P/N 3160150000 402	71.5R P/N 324075R500
1.25V	100R P/N 3160100000 402	100R P/N 3160100000 402
1.5V	100R P/N 3160100000 402	150R P/N 3160150000 402
1.8V	54.9R P/N 3240054900	140R P/N 3240140000
1.84V	49.9R P/N 3240049900	140R P/N 3240140000

Voltage Req.	Rx1 for 1.25V Ref	Rx2 for 1.25V Ref
1.5	432R P/N 3240432000	2.15K P/N 3240215100
1.6V	432R P/N 3240432000	1.5K P/N 3240150100
1.7V	432R P/N 3240432000	1.21K P/N 3240121100
1.8175V	681R P/N 3240681000 603 P/N 3160681000 402	1.5K P/N 3240015200


Voltage Req.	Ry1 for 2.5V Ref	Ry2 for 2.5V Ref
3.3V	1.07K P/N 3240107100	3.32K P/N 3240332100
2.7V	301R (402, 1%) P/N 3160301000	3.32K P/N 3240332100
2.65V	301R (402, 1%) P/N 3160301000	4.99K (402, 1%) P/N 3160499100
2.5V	OR P/N 3230000000 603 P/N 3150000000 402	DNI




	Rt1	Rt2
1.52V	432R 3240432000 3160432000	2.15K 3160215100
1.61V	432R 3240432000	1.5K 3230015200 1.5K 3160150100
1.69V	432R 3240432000	1.21K 3240121100
1.718V	562R 3240562000	1.5K 3230015200 1.5K 3160150100
1.75V	604R 3160604000	1.5K 3230015200 1.5K 3160150100
1.8V	604R 3160604000	1.37K 3160137100




Alt. regulator for +PVDD
Vout = 1.8V
Iout = 30mA MAX




Alt regulator for +MPVDD
Vout = 1.8V
Iout = 10mA MAX



Alt. regulator for +TPVDD
Vout = 1.65V ~ 1.85V
Iout = 20mA MAX




Alt regulator for +VDDC_CT
Vout = 1.5V
Iout = 70mA MAX




Alt. regulator for +MVDDC
Vout = 2.5V ~ 2.6V
Iout = 500mA MAX

Voltage Req.	Rm1	Rm2
3.34V [-0.04V/+0.04V]	4.32K	2.55K
3.45V [-0.04V/+0.04V]	4.32K	2.43K
2.5V [-0.03V/+0.03V]	1K 3240100100	1K 3240100100




Alt regulator for +MVDDQ
Vout = 2.5V ~ 2.6V
Iout = 200mA MAX








Voltage Req.	Rq1	Rq2
1.8V [-0.09V/+0.18V]	681R 3240681000	1.5K 3230015200
2.5V	1K 3240100100	1K 3240100100
2.6V	4.75K 3240475100	4.32K 3240432100





Regulator for +VTT (Termination)
Vout = 1.25V ~ 1.3V with +2.5V +MVDDQ
Iout = 1000mA MAX

+MVDDQ = +2.5V	Rt1	Rt2
1.25V	1K 3240100100	1K 3240100100
1.3V	1.0K 3240100100 603 3160100100 402	1.02K 3240102100





Need at least a 4.7uF output cap for stability



Part	Vout	R1	R2
MAX1935 0.8V Ref	1.2V	1.00K 1% ⁴⁰² ATI P/N 3160100100	2.00K 1% ⁴⁰² ATI P/N 3160200100
	1.79V	6.81K 1% ATI P/N 3160681100	5.49K 1% ⁴⁰² ATI P/N 3160549100




ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title PCI-E RV380/370 256M pterm TSOP V-VV-DI

Size	Document Number	105-A334xx-00C
------	-----------------	----------------

C	103-A334xx-00C	
Date:	Tuesday, April 06, 2004	Sheet 7 of 19



Date: Tuesday, April 06, 2004	Sheet 7 of 19
	1



SERIES Resistors




For Bi-Directional signals,
Series resistors should be
placed close to the memory

For Uni-Directional signals,
Series resistors should be
placed close to the ASIC



(3,11) M_RASB#
(3,11) M_CKEB#
(3,11) M_CASB#
(3,11) M_WEB#
(3,11) M_CSB#0


(3,11) M_CLKB0
(3,11) M_CLKB#0
(3,11) M_CLKB1
(3,11) M_CLKB#1




ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600





Title			
PCI-E RV380/370 256M pterm TSOP V-VV-DI			
Size	Document Number	105-A334xx-00C	Rev
C			2
Date:	Tuesday, April 06, 2004	Sheet	9 of 19






OPTION STRAPS



STRAPS	PIN	DESCRIPTION	ASIC DEFAULT
STRAP_B_PTX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing	0
STRAP_B_PTX_DEEMPH_EN	GPIO1	Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled	0
PCIE_MODE(1:0)	GPIO(3:2)	00: PCI Express 1.0A mode (Grantsdale) 01: Kyrene-compatible mode 10: PCI Express 1.0 mode (Tumwater) 11: PCI Express 1.0A mode and short-circuit internal loopback mode (Rx connected directly to Tx of PHY)	00
STRAP_B_PTX_IEXT	GPIO4	Transmitter Extra Current 0: normal mode 1: extra current in Tx output stage - potential power savings for mobile mode	0
STRAP_FORCE_COMPLIANCE	GPIO5	Force chip to go to Compliance state quickly for Tester purposes 0: normal operational mode 1: compliance mode	0
STRAP_B_PPLL_BW	GPIO6	PLL Bandwidth 0: full PLL Bandwidth 1: reduced PLL bandwidth	0
STRAP_DEBUG_ACCESS	GPIO8	Strap to set the debug muxes to bring out DEBUG signals even if registers are inaccessible.	0
ROMIDCFG(3:0)	GPIO(9,13:11)	If no ROM attached, controls chip IDIs. If rom attached identifies ROM type 0000 - No ROM, CHG_ID=0 0001 - No ROM, CHG_ID=1 0100 - reserved 0110 - reserved 1000 - Parallel ROM, chip IDIs from ROM 1001 - Serial AT25F1024 ROM (Atmel), chip IDIs from ROM 1010 - Serial AT45DB011 ROM (Atmel), chip IDIs from ROM 1011 - Serial M25P10 ROM (ST), chip IDIs from ROM 1100 - Serial M25P05 ROM (ST), chip IDIs from ROM 1100 - Serial NX25F011B ROM (ISSI), chip IDIs from ROM	
VIP_DEVICE	DVPDATA_20 (VHAD0 net)	Indicates if any slave VIP host devices drove this in low during reset. 0 - Slave VIP host port devices present 1 - No slave VIP host port devices reporting presence during reset	

STRAP P	INTERRUPT
LOW	ENABLED (DEFAULT)
HIGH	DISABLED



MEMORY TYPE STRAPS		
	Mem_Strap0	Mem_Strap1
SAM	0	0
INF	1	0
HYN	0	1
ELPIDA	1	1





ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title			
PCI-E RV380/370 256M pterm TSOP V-VV-DI			
Size	Document Number	Rev	
Custom	105-A334xx-00C	2	
Date:	Tuesday, April 06, 2004	Sheet	12 of 19




PRIMARY CRT





SECONDARY CRT



OPTIONAL ESD/HOTPLUG PROTECTION DIODES



OPTIONAL ESD/HOTPLUG PROTECTION DIODES



6052003000



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title			PCI-E RV380/370 256M pterm TSOP V-VV-DI		
Size			Document Number		
C			105-A334xx-00C		
Date:			Tuesday, April 06, 2004		
			Sheet 13 of 19		
			Rev 2		

Component Place close to ASIC

Pr
Y
Pb

(2) A_R/C_DAC2
(2) A_G/Y_DAC2
(2) A_B/COMP_DAC2

A_R/C_DAC2
A_G/Y_DAC2
A_B/COMP_DAC2

+3.3V_BUS

R582


10K

(2) DEMUX_SEL

+5V

C155

100nF




A_R_DAC2
A_G_DAC2
A_B_DAC2


A_R_DAC2 (13)
A_G_DAC2 (13)
A_B_DAC2 (13)

Pr
Y
Pb

Place close to connector



MUX BYPASS



TV Out (SVHS)

Y
Pr
Pb

A_Y_DAC2_F
A_C_DAC2_F
A_COMP_DAC2_F

R519
R520
R521

0R
0R
0R

402
402
402

A_Y_DAC2_DIN
A_C_DAC2_DIN
A_COMP_DAC2_DIN

(2) SVHS/YPrPbb

R578
10K
402

R377
0R
402

PIN6
PIN7
CompR_F

6
3
4

+12V
Y-OUT
C-OUT

Comp_out
SYNC

PIN1
PIN2


1
2

GND
GND#2

8
9
10

CASE
CASE#9
CASE#10

Connector_DIN_Miniature_Circular_7_Pin



GND_CHASSIS

VIVO MiniDIN 9-pin

(16) CompR

(16) LumaR

(16) ChromaR

C101

330pF

C102

330pF

C100

330pF

GND_CHASSIS

GND_CHASSIS

GND_CHASSIS

Put 0R on Cx if
9-pin MiniDIN is
not used

Jm2

PIN6
Y-OUT
C-OUT
Comp-out
Comp-in

PIN1
PIN2
GND
GND#2


11
12

LumaR_F
ChromaR_F

8
9
10


CASE
CASE#9
CASE#10

MJ5
Connector_DIN_Miniature_Circular_9_Pin






ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title		PCI-E RV380/370 256M pterm TSOP V-VV-DI	
Size	Document Number	105-A334xx-00C	Rev
C			2
Date:		Tuesday, April 06, 2004	Sheet 14 of 19



+RTAVDD
Vout = 3.3V
Iout = 125mA MAX, 80mA RMS



Layout Guide line of THEATER

#1 : C27 and C28 have to be placed as close as possible to the respective pins of Rage THEATER

#2 : VINGND should be seperated from Digital or Chassis Ground and have no loops



#3 : VINGND should be connected to Digital GND plane at one point as close as possible to pin 56 of THEATER







ATI Technologies Inc.
 1 Commerce Valley Drive East
 Markham, Ontario
 Canada, L3T 7X6
 (905) 882-2600

Title	PCI-E RV380/370 256M pterm TSOP V-VV-DI		
Size	Document Number	105-A334xx-00C	Rev
Custom			2
Date:	Tuesday, April 06, 2004	Sheet	16 of 19

TEMPERATURE SENSE AND SPEED CONTROLLED FAN







REFERENCE DESIGN

THESE SCHEMATICS ARE
SUBJECT TO MODIFICATION
AND DESIGN IMPROVEMENTS.
PLEASE CONTACT ATI FIELD
APPLICATION ENGINEERING
BEFORE USING THE INFOR-
MATION CONTAINED HEREIN.

RESTRICTION NOTICE

THESE SCHEMATICS CONTAIN
INFORMATION WHICH IS PROPRIETARY
TO AND IS THE PROPERTY OF ATI, AND
MAY NOT BE USED, REPRODUCED OR
DISCLOSED IN ANY MANNER WITHOUT
EXPRESSED WRITTEN PERMISSION
FROM ATI.



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title		PCI-E RV380/370 256M pterm TSOP V-VV-DI	
Size	Document Number	105-A334xx-00C	Rev
C			2
Date:	Tuesday, April 06, 2004	Sheet	19 of 19