

87654321

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.

3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV

ECN

DESCRIPTION OF REVISION

CK APPD
DATE

10

0001231154

ENGINEERING RELEASED

2011-09-06

J2 MLB - DVT OK2FAB

LAST_MODIFIED=

Tue Sep 6 17:35:11 2011

D

C

B

A

PDF

CSA

CONTENTS

SYNC MASTER

DATE

1

1

Table of Contents

MIKE

NA

2

2

BLOCK DIAGRAM: SYSTEM

J2DEV

N/A

3

4

BOM TABLES

MIKE

N/A

4

6

AP: MAIN

MIKE

N/A

5

7

AP: I/Os

JOE

N/A

6

8

AP: NAND

MIKE

N/A

7

9

AP: TV,DP,MIPI

JOE

01/13/2011

8

10

AP: DDR

MIKE

N/A

9

11

AP: POWER

MIKE

N/A

10

12

AP: MISC & ALIASES

ALEX

N/A

11

13

AP: VIDEO BUFFER,BB USB MUXES

CHOPIN

12/10/2010

12

14

NAND

MIKE

N/A

13

16

DDR 0 AND 1

MIKE

06/21/2010

14

17

DDR 2 AND 3

MIKE

06/21/2010

15

21

MLB ALIASES/CONNECTIONS

ALEX

09/30/2010

16

22

VIDEO: EDP CONNECTOR

JOE

01/19/2011

17

30

GRAPE: GROUNDHOG,CONN,BOOST

RAMSIN

12/17/2010

18

31

GRAPE: Z1, Z2

RAMSIN

12/17/2010

19

36

AUDIO: L63B CODEC

KAVITHA

02/03/2011

20

37

AUDIO: SPEAKER AMP

KAVITHA

02/03/2011

21

38

AUDIO: HEADPHONE OUT

KAVITHA

02/03/2011

22

42

AUDIO: DETECT/MIC BIAS

KAVITHA

02/03/2011

23

43

AUDIO: HP/MIC FILTERS

KAVITHA

02/03/2011

24

54

CONNECTOR: SENSOR

MARK

01/11/2011

25

55

SENSOR PANEL FILTERS 1

MARK

01/11/2011

26

56

SENSOR PANEL FILTERS 2

MARK

01/11/2011

27

57

IO FLEX: DOCK COMPONENTS

JOE

01/19/2011

28

58

DISPLAY PORT MISC

JOE

01/19/2011

29

59

IO FLEX: B2B CONNECTOR

JOE

01/19/2011

30

60

CONNECTOR: X26

JOE

01/19/2011

31

61

WLAN BB & POWER

X26_WIFI_MIKE_BT

09/01/2011

PDF

CSA

CONTENTS

SYNC MASTER

DATE

32

62

WLAN 2.4GHZ AND ANT

X26_WIFI_MIKE_BT

09/01/2011

33

63

WLAN 5GHZ AND TEST POINTS

X26_WIFI_MIKE_BT

09/01/2011

34

75

POWER: BATTERY CONNECTOR

MADHAVI

01/13/2011

35

80

POWER ALIASES

MADHAVI

01/13/2011

36

81

POWER: AMELIA PMU

MADHAVI

01/13/2011

37

82

POWER: AMELIA PMU

MLB

01/14/2011

38

83

POWER: AMELIA VSS

MADHAVI

01/13/2011

39

90

DEBUG AND MISC

ALEX

10/04/2010

40

93

FCT/ICT TEST/BRACKETS

ALEX

10/04/2010

41

150

CONSTRAINTS: MLB RULES

MIKE

01/21/2011

42

151

CONSTRAINTS: LOW SPEED BUS

MIKE

01/21/2011

43

152

CONSTRAINTS: DISPLAY/AUDIO

MIKE

01/21/2011

44

153

CONSTRAINTS: DDR/FMI

MIKE

01/21/2011

45

154

CONSTRAINTS: POWER / GND

MIKE

01/21/2011

46

155

CONSTRAINTS: DEBUG

MIKE

01/21/2011

47

156

FUNC TEST POINTS

MIKE

01/21/2011

48

157

FUNC TEST POINTS

MIKE

01/21/2011


DRAWING

DRAWING

MLB

Schematic / PCB #'s

87654321



Page Notes

Power aliases required by this page: (NONE)
Signal aliases required by this page: (NONE)
BOM options provided by this page:

ALL AVAIL BOM OPTIONS

COMMON
ALTERNATE
16GB_PROD
32GB_PROD
64GB_PROD
128GB_PROD

DEVELOPMENT_JTAG
DEVELOPMENT_JTAG_TAP
JTAG_DAP

SPEAKER
INTERNAL_MIC

NAND_IO_1V8
NAND_IO=3V3

SNOTE
DEV
MLB
JZ

BOM GROUP	BOM OPTIONS
BASIC	COMMON,ALTERNATE
AUDIO	SPEAKER,INTERNAL_MIC

BARCODE LABEL/EEEE CODES

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
825-7691	1	EEEE FOR 639-2352 (J1 16G)	EEEE_DNKT	CRITICAL	EEEE_J1_16G
825-7691	1	EEEE FOR 639-2058 (J1 32G)	EEEE_DM2N	CRITICAL	EEEE_J1_32G
825-7691	1	EEEE FOR 639-2059 (J1 64G)	EEEE_DM2P	CRITICAL	EEEE_J1_64G
825-7691	1	EEEE FOR 639-2353 (J2 16G)	EEEE_DNKV	CRITICAL	EEEE_J2_16G
825-7691	1	EEEE FOR 639-1572 (J2 32G)	EEEE_DHWV	CRITICAL	EEEE_J2_32G
825-7691	1	EEEE FOR 639-1871 (J2 64G)	EEEE_DKQL	CRITICAL	EEEE_J2_64G
825-7691	1	EEEE FOR 639-1870 (J2 128G)	EEEE_DKQK	CRITICAL	EEEE_J2_128G
825-7691	1	EEEE FOR 639-2844 (J2A 16G)	EEEE_DRJQ	CRITICAL	EEEE_J2A_16G
825-7691	1	EEEE FOR 639-2826 (J2A 32G)	EEEE_DRF6	CRITICAL	EEEE_J2A_32G
825-7691	1	EEEE FOR 639-2827 (J2A 64G)	EEEE_DRF5	CRITICAL	EEEE_J2A_64G

MECHANICAL PARTS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
806-2105	1	FENCE,NAND,TOP,MLB,J2	PD_FENCE_NAND	CRITICAL	
806-1857	1	FENCE,LARGE,TOP,MLB,J2	PD_FENCE_LARGE	CRITICAL	
806-2349	1	FENCE,SMALLER,TOP,MLB,J2	PD_FENCE_SMALL	CRITICAL	
806-1860	1	FENCE,1,BTM,MLB,J2	PD_FENCE_BTM1	CRITICAL	
806-1865	1	FENCE,2,BTM,MLB,J2	PD_FENCE_BTM2	CRITICAL	
806-2352	1	FENCE,SMALLER,BTM,MLB,J2	PD_FENCE_BTM3	CRITICAL	

SCH AND BOARD P/N

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-8773	1	SCH,MLB,J2	SCH1	CRITICAL	?
820-2996	1	PCBF,MLB,J2	PCB1	CRITICAL	?
085-3058	1	DEV_BOM,MLB,J2	DEV1		?

SOC

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
34380533	1	IC,SOC,H4G,FCBGA1225	U0600	CRITICAL	?

PMU

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
34380561	1	IC,PMU,AMELIA,D1974AB	U8100	CRITICAL	?

SDRAM

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33380579	2	SDRAM,LPDDR2,512MB,SAMSUNG 46NM	U1600,U1700	CRITICAL	?

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
33380580	33380579		U1600,U1700	LPDDR2,HYNIX 44NM
33380581	33380579		U1600,U1700	LPDDR2,ELPIDA 45NM

NAND

16GB FLASH CONFIGURATIONS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33580781	1	HYNIX 26NM PPN1.0 16GB	U1400	CRITICAL	16GB_PROD

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
33580804	33580781	16GB_PROD	U1400	TOSHIBA 24NM PPN1.0

32GB FLASH CONFIGURATIONS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33580781	2	HYNIX 26NM PPN1.0 32GB	U1400,U1410	CRITICAL	32GB_PROD

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
33580804	33580781	32GB_PROD	U1400,U1410	TOSHIBA 24NM PPN1.0

64GB FLASH CONFIGURATIONS


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33580782	2	HYNIX 26NM PPN1.0 32GB	U1400,U1410	CRITICAL	64GB_PROD


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
33580805	33580782	64GB_PROD	U1400,U1410	TOSHIBA 24NM PPN1.0


128GB FLASH CONFIGURATIONS


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33580814	2	HYNIX 26NM PPN1.0 64GB	U1400,U1410	CRITICAL	128GB_PROD

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
33580806	33580814	128GB_PROD	U1400,U1410	TOSHIBA 24NM PPN1.0












PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
13280279	13280154		C0960, C0961	RADAR:9624625







PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S0702	138S0657		C1100,C1102	QTY 17 RADAR:8837828


C1100, C1102, C1103, C1117,
C1154, C1155, C1156, C1158,
C1171, C1175, C1176, C1179,








TEST POINTS				
DO NOT PLACE IN NAND SINGLE PCS SHIELD CAN AREA				
44 12 6	FMIO_AD<0>	TP	TP1400	
44 12 6	FMIO_ALE	TP	TP1401	
44 12 6	FMIO_CLE	TP	TP1402	
44 12 6	FMIO_RE_N	TP	TP1403	
44 12 6	FMIO_WE_L	TP	TP1404	
44 12 6	FMII_AD<0>	TP	TP1405	
44 12 6	FMII_ALE	TP	TP1406	
44 12 6	FMII_CLE	TP	TP1407	
44 12 6	FMII_RE_N	TP	TP1408	
44 12 6	FMII_WE_L	TP	TP1409	





8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

WIFI ALIASES

42	40	HSIC1 WLAN DATA1	NAME: RSTOUT1	==	HSIC DATA 4330	31	33
42	40	HSIC1 WLAN STB1	NAME: RSTOUT1	==	HSIC STROBE 4330	31	33
42	6	HSIC_HOST_READY WLAN	NAME: RSTOUT1	==	WLAN GPIO1	31	33
42	6	HSIC WLAN_RDY	NAME: RSTOUT1	==	HSIC_DEVICE_READY	31	33
45	37	RST WLAN L	NAME: RSTOUT1	==	WLAN_ENABLE	31	33
37		PM WLAN HOST WAKE	NAME: RSTOUT1	==	WLAN GPIO0	31	33
45	37	RST BT L	NAME: RSTOUT1	==	BT RESET N	31	33
37		PM BT HOST WAKE	NAME: RSTOUT1	==	BT HOST WAKE	31	33
5		PM BT WAKE	NAME: RSTOUT1	==	BT WAKE	31	33
42	5	UART3 BT_RXD	NAME: RSTOUT1	==	BT UART_TXD	31	33
42	5	UART3 BT_TXD	NAME: RSTOUT1	==	BT UART_RXD	31	33
42	5	UART3 BT_CTS_L	NAME: RSTOUT1	==	BT UART_RTS_N	31	33
42	5	UART3 BT_RTS_L	NAME: RSTOUT1	==	BT UART_CTS_N	31	33
42	37	CLK_32K WLAN	NAME: RSTOUT1	==	CLK32K	32	33
42	19	I2S2_VSP_BCLK	NAME: RSTOUT1	==	BT_PCM_CLK	31	33
42	19	I2S2_VSP_DOUT	NAME: RSTOUT1	==	BT_PCM_DIN	31	33
42	19	I2S2_VSP_DIN	NAME: RSTOUT1	==	BT_PCM_DOUT	31	33
42	19	I2S2_VSP_LRCK	NAME: RSTOUT1	==	BT_PCM_SYNC	31	33
42	5	UART6 WLAN_RXD	NAME: RSTOUT1	==	WLAN GPIO4	31	33
42	5	UART6 WLAN_TXD	NAME: RSTOUT1	==	WLAN GPIO3	31	33

UART ALIASES

```

42 5  UART0 AP RXD      NAME: RACE2TRUE  ==          UART0 MUX RXD      11 42
42 5  UART0 AP TXD      NAME: RACE2TRUE  ==          UART0 MUX TXD      11 42

```

OBSOLETE ALIASES

<u>NC_EXT_SMPS_REQ</u>	<u>HAPP_PAGE=TRUE</u>	<u>=====</u>	<u>EXT_SMPS_REQ</u>
<u>NC_EXT_PWM_REQ</u>	<u>HAPP_PAGE=TRUE</u>	<u>=====</u>	<u>EXT_PWM_REQ</u>
<u>NC_BT_GPIO5</u>	<u>HAPP_PAGE=TRUE</u>	<u>=====</u>	<u>BT_GPIO5</u>
<u>TP_WLAN_GPIO5</u>	<u>HAPP_PAGE=TRUE</u>	<u>=====</u>	<u>WLAN_GPIO5</u>

45 30 5 GSM TXBURST IND NAME: RACE=TRUE --- LED DRIVE GSMB
NEED TO DOUBLE CHECK IF WE NEED THIS IN IPAD, OR IF THIS MIGHT BE A PHONE SPECIFIC ISSUE

8

7

6

5

4

3


2

1

EDP CONNECTOR


MOSFET	SIA413DJ
CHANNEL	P-TYPE
RDS (ON)	100MOHM @-1.5V
IMAX	3 A
VGS MAX	+/- 8V

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S0903	376S0796		Q2200	RADAR:8379470
155S0667	155S0583	42242, L3000, L4000, L4600, L5001, L5A20		RADAR:8616060, RADAR: 9015335




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
34380525	1	IC,ASIC,GROUNDHOG B0,120B BGA	U3003	CRITICAL	

CONNECTORS TO GRAPE FLEX




CRITICAL
P/N 518S0828




F-RT-SM
502250-8037
J3010

MATES WITH LEFTMOST GRAPE FLEX TAIL









F-RT-SM
502250-8037
J3011


MATES WITH RIGHTMOST GRAPE FLEX TAIL



BOOST CONVERTOR



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
31180523	31180485		U3007	
31180524	31180533		U3009	
31180525	31180532		U3010	



ZEPHYR 1+ ASIC

ARM9 MCU (Z2 BASED)


Z2 - PRODUCT STRAP OPTIONS

BON_L5	BON_L4	BON_L3	MODE
LOW	X	X	K48
FLOAT	FLOAT	FLOAT	K94
FLOAT	LOW	FLOAT	J2
ALL OTHER STRAPS			CRITICAL ERROR
DEFAULT			J2

CFG1	CFG0	MODE
0	0	DEPENDENT 1
0	1	DEPENDENT 2
1	0	AUTONOMOUS
1	1	SLAVE

K48 USES DEPENDENT 2 MODE

L63B AUDIO CODEC
APN:338S0940



D

C

B

A

D

C

B





A


SPEAKER AMPLIFIER


APN:353S3317)
TURN ON TIME: 3.5MS
75HZ +/- XXX%
TURN ON DELAY: ?MS


GAIN	VDD	GND
12DB	NC	SHORT
9DB	NC	100K
6DB	SHORT	NC
3DB	100K	NC
0DB	NC	NC


L63 LINEOUT2A IS CONNECTED TO U3700
L63 LINEOUT2B IS CONNECTED TO U3710


















PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
15580643	15580373	?	U5500, U5501, U5502, U5503, U5504, U5505	RADAR:8376668






PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
377S0090	377S0081		D25751	RADAR:8972666
377S0111	377S0099		D25710,D25711	RADAR:8849707
377S0107	377S0066		D5700,D5701,D5702,D5703	RADAR:8947642
155S0625	155S0559		L5700,L5701	RADAR:8423156
377S0116	377S0108		D25760	RADAR:8370432
155S0725	155S0276	FL0600, FL5707, FL5708, FL5711		QTY 4 RADAR:9625553
155S0513	155S0320		L5762	RADAR:9625601






X26 CELLULAR/GPS CONNECTOR



WLAN/BT POWER


WLAN/BT BASEBAND




ALTERNATE PARTS AVAILABLE:

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
31180548	31180398	ANDGATE_TI	U8	TI
15580657	15580537	FERRITE_TY	FL2,FL4	TAIYO YUDEN
15580337	15580444	FERRITE_TDK	FL6,FL9	TDK

SUPPLY FILTERING




HSIC READY KLUDGE




BOOTSTRAPPING OPTIONS

GPIO6	SDIO_DATA2	SDIO_DATA1	MODE	DEF.ARM STATE
0	X	X	SDIO	RESET
1	0	X	GSPI	RESET
1	1	0	HSIC	RUNNING
1	1	1	BOOTLOADERLESS HSIC	RUNNING

PULL-UP/DOWN RESISTORS



BOOTSTRAP RESISTORS



D

C

B



CONDUCTED TEST PORT


ANTENNA CONNECTOR




2.4GHZ/5GHZ DIPLEXER




VCRL1	VCTL2	PA_EN	LNA_EN	MODE
1	0	0	1	RX SUPERBYPASS MODE -- 26DB GAIN STEP
0	1	0	1	RX
1	0	1	0	TX



TEST AND PROBE POINTS





8 7 6 5 4 3 2 1

POWER CONN / ALIAS

LDO RAILS

PROGRAMMABLE ON/OFF

LDO1

45 36

PP3V0_GRAPE

MAKE_BASE=TRUE
VOLTAGE=3.0V
MIN_LINE_WIDTH=0.6MM
MIN_NECK_WIDTH=0.2MM
NET_SPACING_TYPE=PWR
MAX_NECK_LENGTH=3MM

=PP3V0_GRAPE

=PP3V0_GRAPE_MARIO1

=PP3V0_GRAPE_Z1

=PP3V0_GRAPE_Z2

17 18

LDO2

45 40 36

PP1V7_VA_VCP

MAKE_BASE=TRUE
VOLTAGE=1.7V
MIN_LINE_WIDTH=0.6MM
MIN_NECK_WIDTH=0.2MM
NET_SPACING_TYPE=PWR
MAX_NECK_LENGTH=3MM

=PP1V7_VA_VCP

19

LDO3

45 36

PP3V0_VIDEO

MAKE_BASE=TRUE
VOLTAGE=3.0V
MIN_LINE_WIDTH=0.6mm
MIN_NECK_WIDTH=0.2mm
NET_SPACING_TYPE=PWR
MAX_NECK_LENGTH=3MM

=PP3V0_VIDEO_H4

7

LDO4

45 36

PP3V0_OPTICAL

MAKE_BASE=TRUE
VOLTAGE=3.0V
MIN_LINE_WIDTH=0.6MM
MIN_NECK_WIDTH=0.2mm
NET_SPACING_TYPE=PWR
MAX_NECK_LENGTH=3MM

=PP3V0_OPTICAL

26

LDO5

45 36

PP3V2_LDO5

MAKE_BASE=TRUE
VOLTAGE=3.2V
MIN_LINE_WIDTH=0.6MM
MIN_NECK_WIDTH=0.2MM
NET_SPACING_TYPE=PWR
MAX_NECK_LENGTH=3MM

=PP3V2_LDO5

LDO6

45 36

PP3V3_ACC

MAKE_BASE=TRUE
VOLTAGE=3.3V
MIN_LINE_WIDTH=0.6MM
MIN_NECK_WIDTH=0.2MM
NET_SPACING_TYPE=PWR
MAX_NECK_LENGTH=3MM

=PP3V3_PORT_ACC

27

LDO7

45 36

PP3V0_VIDEO_BUF

MAKE_BASE=TRUE
VOLTAGE=3.0V
MIN_LINE_WIDTH=0.6MM
MIN_NECK_WIDTH=0.2MM
NET_SPACING_TYPE=PWR
MAX_NECK_LENGTH=3MM

=PP3V0_VIDEO_BUF

11

LDO8

45 36

PP3V2_S2R_USBMUX

MAKE_BASE=TRUE
VOLTAGE=3.2V
MIN_LINE_WIDTH=0.6MM
MIN_NECK_WIDTH=0.2MM
NET_SPACING_TYPE=PWR
MAX_NECK_LENGTH=3MM

=PP3V2_S2R_USBMUX

11

LDO9

45 36

PP3V0_IO

MAKE_BASE=TRUE
VOLTAGE=3.0V
MIN_LINE_WIDTH=0.6MM
MIN_NECK_WIDTH=0.2MM
NET_SPACING_TYPE=PWR
MAX_NECK_LENGTH=3MM

=PP3V0_IO_MISC

=PP3V0_IO_H4

=PP3V0_VDDIOD_H4

6 28

7 9

9

LDO10

45 36

PP3V0_S2R_HALL

MAKE_BASE=TRUE
VOLTAGE=3.0V
MIN_LINE_WIDTH=0.6MM
MIN_NECK_WIDTH=0.2MM
NET_SPACING_TYPE=PWR
MAX_NECK_LENGTH=3MM

=PP3V0_S2R_HALL

=PP3V0_S2R_HALL_CHSW

26

22

LDO11

45 36

PP2V85_CAM

MAKE_BASE=TRUE
VOLTAGE=2.85V
MIN_LINE_WIDTH=0.6MM
MIN_NECK_WIDTH=0.2MM
NET_SPACING_TYPE=PWR
MAX_NECK_LENGTH=3MM

=PP2V85_CAM

26

LDO12

45 36

PP1V1

MAKE_BASE=TRUE
VOLTAGE=1.1V
MIN_LINE_WIDTH=0.6MM
MIN_NECK_WIDTH=0.2MM
NET_SPACING_TYPE=PWR
MAX_NECK_LENGTH=3MM

=PP1V1_PLL_H4

=PP1V1_MIPI_H4

=PP1V1_DP_PAD_DVDD_H4

=PP1V1_USB_H4

=PP1V1_HSIC_H4

=PP1V1_MIPI_PLL_H4

=PP1V1_EDP_PAD_DVDD_H4

4

7

7

4

4

4

7

PP1V8_ALWAYS

45 36

PP1V8_ALWAYS

MAKE_BASE=TRUE
VOLTAGE=1.8V
MIN_LINE_WIDTH=0.2MM
MIN_NECK_WIDTH=0.1MM
NET_SPACING_TYPE=PWR
MAX_NECK_LENGTH=3MM

=PP1V8_ALWAYS

5

BUCK RAILS

BUCK0

45 36

PP1V25_CPU

MAKE_BASE=TRUE
VOLTAGE=1.25V
MIN_LINE_WIDTH=0.6MM
MIN_NECK_WIDTH=0.25MM
NET_SPACING_TYPE=PWR
MAX_NECK_LENGTH=3MM

=PPVDD_CPU_H4

9

BUCK2

45 36

PP1V2_SOC

MAKE_BASE=TRUE
VOLTAGE=1.2V
MIN_LINE_WIDTH=0.6MM
MIN_NECK_WIDTH=0.25MM
NET_SPACING_TYPE=PWR
MAX_NECK_LENGTH=3MM

=PPVDD_SOC_H4

9

BUCK3

45 36

PP1V8_S2R

MAKE_BASE=TRUE
VOLTAGE=1.8V
MIN_LINE_WIDTH=0.6mm
MIN_NECK_WIDTH=0.15mm
NET_SPACING_TYPE=PWR
MAX_NECK_LENGTH=3MM

=PP1V8_S2R_MISC

=VDD_IO_1V8

=PP1V8_S2R_DDR

5 27 39

31 33

13 14

CPU1V8_SW (BUCK3)

26

PP1V8

MAKE_BASE=TRUE
VOLTAGE=1.1V
MIN_LINE_WIDTH=0.6MM
MIN_NECK_WIDTH=0.2MM
NET_SPACING_TYPE=PWR
MAX_NECK_LENGTH=3MM

=PP1V8_CAM

=PP1V8_SENSOR

=PP1V8_DP_H4

=PP1V8_AUDIO

=PP1V8_H4

=PP1V8_NAND_H4

=PP1V8_MIPI_H4

=PP1V8_NAND

=PP1V8_VDDIO18_H4

=PP1V8_EDP_H4

=PP1V8_VDDIOD_H4

=PP1V8_VDDA18_TS

25

26

7

19

4 7 10

9

7

5 9

5

WDIG_SW (BUCK3)

45 36

PP1V8_GRAPE

MAKE_BASE=TRUE
VOLTAGE=1.8V
MIN_LINE_WIDTH=0.6mm
MIN_NECK_WIDTH=0.2mm
NET_SPACING_TYPE=PWR
MAX_NECK_LENGTH=3MM

=PP1V8_GRAPE

BUCK4

45 36

PP1V2_S2R

MAKE_BASE=TRUE
VOLTAGE=1.2V
MIN_LINE_WIDTH=0.6MM
MIN_NECK_WIDTH=0.25MM
NET_SPACING_TYPE=PWR
MAX_NECK_LENGTH=3MM

=PP1V2_S2R_H4

=PP1V2_S2R_DDR

8

13 14

BUCK4_SW

45 36

PP1V2

MAKE_BASE=TRUE
VOLTAGE=1.2V
MIN_LINE_WIDTH=0.6MM
MIN_NECK_WIDTH=0.2mm
NET_SPACING_TYPE=PWR
MAX_NECK_LENGTH=3MM

=PP1V2_VDDIOD_H4

=PP1V2_HSIC_H4

=PP1V2_VDDQ_DDR

8 9

4

13 14

BUCK5

45 36

PP3V3_OUT

MAKE_BASE=TRUE
VOLTAGE=3.3V
MIN_LINE_WIDTH=0.2MM
MIN_NECK_WIDTH=0.1MM
NET_SPACING_TYPE=PWR
MAX_NECK_LENGTH=3MM

=PP3V3_NAND

=PP3V3_USB_H4

=PP3V3_NAND_H4

=PP3V3_LCD

12

4

9

16

VOUT_LED_A

45 37

PPLED_OUT_A

MAKE_BASE=TRUE
VOLTAGE=20.4V
MIN_LINE_WIDTH=0.6MM
MIN_NECK_WIDTH=0.2MM

=PPLED_REG_A

16

VOUT_LED_B

45 37

PPLED_OUT_B

MAKE_BASE=TRUE
VOLTAGE=20.4V
MIN_LINE_WIDTH=0.6MM
MIN_NECK_WIDTH=0.2MM

=PPLED_REG_B

16

CHARGER MAIN

45 37 36

PPVCC_MAIN

MAKE_BASE=TRUE
VOLTAGE=4.7V
MIN_LINE_WIDTH=0.6MM
MIN_NECK_WIDTH=0.1MM
NET_SPACING_TYPE=PWR
MAX_NECK_LENGTH=3MM

=PPVCC_MAIN_LED

PROGRAMMABLE ON/OFF


```


45 36 PP1V8 ALWAYS == PP1V8 ALWAYS 5
      MAKE BASE=TRUE
      VOLTAGE=1.8V
      MIN LINE WIDTH=0.2 MM
      MIN NECK WIDTH=0.1 MM
      NET SPACING TYPE=PWR
      MAX NECK LENGTH=3 MM


```

VOUT_LED_B 45 37 PPLED_OUT_B == PPLED_REG_B 16
MAKE BASE=TRUE
VOLTAGE=20.4V
MIN LINE WIDTH=0.6 MM NET SPACING TYPE=PWR
MIN NECK WIDTH=0.2 MM MAX NECK LENGTH=3 MM

```
GND
MAKE BASE=TRUE
VOLTAGE=0V
MIN LINE WIDTH=0.3MM
MIN NECK WIDTH=0.15MM
NET SPACING TYPE=GND
MAX NECK LENGTH=5 MM
```

ALTERNATE FOUNDRY





8 7 6 5 4 3 2 1

D

C

B

A


8 7 6 5 4 3 2 1


DEBUG RESET ACCESS

PLACE OUTSIDE OF CAN

The diagram illustrates three separate circuit components for debug reset access, all placed outside of the CAN. Each component includes a resistor (R9000, R9002, R9001) and a specific pin connection (FORCE_DFU, PWR_ON_LED, PMU_SHDWN).

- Force DFU Circuit:** A resistor R9000 (300, 1/20W, MF, 201) is connected between pin 35 (P1V8_S2R_MISC) and pin 5 (FORCE_DFU).
- Power-On LED Circuit:** A resistor R9002 (1.5K, 1/20W, MF, 201) is connected between pin 45 (PBATT_VCC) and pin 18 (PWR_ON_LED). A red LED (LED9000, RED-50MCD-20MA, 0603) is connected between pin 18 (PWR_ON_LED) and pin 2 (GND).
- PMU Shutdown Circuit:** A resistor R9001 (300, 1/20W, MF, 201) is connected between pin 37 (PMU_SHDWN) and pin 2 (GND).

[illegible]



MLB CONSTRAINTS

BOARD LAYERS				BOARD AREAS		BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA, BGA06-06		MM	16.2

PHYSICAL CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=45_OHM_SE	=45_OHM_SE	30 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT

SINGLE-ENDED PHYSICAL RULES
45 OHMS

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	ISL1, ISL12	Y	0.110 MM	0.060 MM	3.0 MM		
45_OHM_SE	ISL5, ISL8	Y	0.077 MM	0.060 MM	3.0 MM		
45_OHM_SE	ISL3	Y	0.055 MM	0.050 MM	3.0 MM		
45_OHM_SE	*	N	0.055 MM	0.050 MM	3.0 MM		

50 OHMS

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	ISL1, ISL12	Y	0.088 MM	0.050 MM	3.0 MM		
50_OHM_SE	ISL3	Y	0.050 MM	0.050 MM	3.0 MM		
50_OHM_SE	ISL5, ISL8	Y	0.062 MM	0.050 MM	3.0 MM		
50_OHM_SE	*	N	0.050 MM	0.050 MM	3.0 MM		

DIFFERENTIAL PAIR PHYSICAL RULES

90 OHMS

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	TOP, BOTTOM	Y	0.085 MM	0.085 MM		0.110 MM	0.110 MM
90_OHM_DIFF	ISL3	Y	0.051 MM	0.051 MM	=STANDARD	0.120 MM	0.120 MM
90_OHM_DIFF	ISL5, ISL8	Y	0.072 MM	0.075 MM	=STANDARD	0.120 MM	0.120 MM

MISC PHYSICAL RULES

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.08 MM	0.08 MM
SPEAKER	*	Y	0.3 MM	0.19MM	10 MM	0.08 MM	0.08 MM
LED	*	Y	0.2 MM	0.10MM	10 MM	0.08 MM	0.08 MM

BGA AREA PHYSICAL RULES

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
*	BGA	BGA_PHY

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
BGA_PHY	*	Y	0.060 MM	0.060 MM	=STANDARD	0.076 MM	0.075 MM

SPACING CONSTRAINTS

DEFAULT/BGA SPACING RULES

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.100 MM	?
STANDARD	*	=DEFAULT	?
BGA_SPA	*	=DEFAULT	?

REGULAR SPACING RULES

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.057 MM	?
0P08_SPACING	*	0.080 MM	?
1.5:1_SPACING	*	0.086 MM	?
2:1_SPACING	*	0.114 MM	?
2.5:1_SPACING	*	0.143 MM	?
3:1_SPACING	*	0.171 MM	?
4:1_SPACING	*	0.228 MM	?
5:1_SPACING	*	0.285 MM	?
0P5MM_SPACING	*	0.5 MM	?
0P64MM_SPACING	*	0.64 MM	?

*NOTE: ASSUMING 0.060MM DIELECTRIC THICKNESS

POWER/GND SPACING RULES

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PWR_P1SPACING	*	0.1 MM	900
GND_P1SPACING	*	0.1 MM	950
SWITCHNODE	*	0.5 MM	1000
SWITCHNODE	TOP, BOTTOM	0.2 MM	1000

POWER

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PWR	*	Y	0.6MM	0.25 MM	10.0 MM		
GND_PH	*	Y	0.6MM	0.075 MM	10.0 MM		

MISC

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_SPA
CLK	*	BGA	BGA_SPA
PWR	*	*	PWR_P1SPACING
GND	*	*	GND_P1SPACING
SWITCHNODE	*	*	SWITCHNODE
ANLG	*	*	3:1_SPACING
LED	*	*	3:1_SPACING

NOTES:

- 0.075 MM ~ 3 MIL
- 0.089 MM ~ 3.5 MIL
- 0.102 MM ~ 4 MIL
- 0.114 MM ~ 4.5 MIL
- 0.125 MM ~ 5 MIL
- 0.140 MM ~ 5.5 MIL
- 0.15 MM ~ 6 MIL
- 0.18 MM ~ 7 MIL
- 0.2 MM ~ 8 MIL
- 0.25 MM ~ 10 MIL
- 0.3 MM ~ 12 MIL
- 0.33 MM ~ 13 MIL
- 0.4 MM ~ 16 MIL
- 1.0 MM = 39.37 MIL

Clock Signal Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
CLK_50S	*	50_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK	*	*	5+1_SPACING

ELECTRICAL_CONSTRAINT_SET				NET_TYPE	
				PHYSICAL	SPACING
H283		CLK_50S	CLK	CLK 32K PMU	18 37
H282		CLK_50S	CLK	CLK 32K WLAN	15 37
H281		CLK_50S	CLK	CLK 32K GPS	
H280		CLK_50S	CLK	CLK CAM_FF	7 25
H279		CLK_50S	CLK	CLK CAM_FF_FILT	25
H258		SP_50S	0P2MM_SPACING	CLK CAM_FF_CONN	24 25
H256		CLK_50S	CLK	CLK CAM_RF	7 25
H254		CLK_50S	CLK	CLK CAM_RF_FILT	25
H253		CLK_50S	CLK	CLK CAM_RF_CONN	24 25
H250		CLK_50S	CLK	I2S0 ASP MCK	5
H249		CLK_50S	CLK	I2S0 ASP MCK_R	5 19
H237		CLK_50S	CLK	CLK CAM_FF_R	7
H235		CLK_50S	CLK	CLK CAM_FF_C	25
H234		CLK_50S	CLK	CLK CAM_FF_C	25

UART

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
UART_50S	*	50_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
UART	*	*	3+1_SPACING
UART	UART	*	2+1_SPACING

ELECTRICAL_CONSTRAINT_SET				NET_TYPE	
				PHYSICAL	SPACING
H233		UART_50S	UART	UART0 AP_RXD	5 15
H232		UART_50S	UART	UART0 AP_TXD	5 15
H230		UART_50S	UART	UART0_MUX_RXD	11 15
H229		UART_50S	UART	UART0_MUX_TXD	11 15
H228		UART_50S	UART	UART1_BB_CTS_L	5 30
H227		UART_50S	UART	UART1_BB_RTS_L	5 30
H226		UART_50S	UART	UART1_BB_TXD	5 30
H225		UART_50S	UART	UART1_BB_RXD	5 30
H224		UART_50S	UART	UART3_BT_CTS_L	5 15
H223		UART_50S	UART	UART3_BT_RTS_L	5 15
H222		UART_50S	UART	UART3_BT_RXD	5 15
H221		UART_50S	UART	UART3_BT_TXD	5 15
H220		UART_50S	UART	UART6_WLAN_RXD	5 15
H219		UART_50S	UART	UART6_WLAN_TXD	5 15

SPI

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SPI_50S	*	45_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SPI	*	*	2+1_SPACING

ELECTRICAL_CONSTRAINT_SET				NET_TYPE	
				PHYSICAL	SPACING
H218		SPI_50S	SPI	SPI1 GRAPE_MISO	5 17
H217		SPI_50S	SPI	SPI1 GRAPE_MOSI	5 17
H216		SPI_50S	SPI	SPI1 GRAPE_SCLK	5 17
H215		SPI_50S	SPI	SPI1 GRAPE_CS_L	5 17
H214		SPI_50S	SPI	SPI2 IPC_MISO	5 30
H213		SPI_50S	SPI	SPI2 IPC_MOSI	5 30
H212		SPI_50S	SPI	SPI2 IPC_SCLK	5 30
H211		SPI_50S	SPI	SPI2 IPC_SRDY	5 30

DWI

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DWI	*	*	2+1_SPACING

			NET_TYPE		
ELECTRICAL_CONSTRAINT_SET			PHYSICAL	SPACING	
H210				DWI	DWI AP_CLK 5 37
H209				DWI	DWI AP_DI 5 37
H208				DWI	DWI AP_DO 5 37

JTAG

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
JTAG	*	*	2+1_SPACING

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
H207			JTAG	JTAG AP TCK	4 27
H206			JTAG	JTAG AP TMS	4 27
H205			JTAG	JTAG AP TDI	4 10
H204			JTAG	JTAG AP TDO	4 10
H203			RST	JTAG AP TRST_L	4 10 45

I2C

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
I2C_50S	*	50_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
I2C	*	*	1.5+1_SPACING

ELECTRICAL_CONSTRAINT_SET				NET_TYPE	
				PHYSICAL	SPACING
H202		I2C_50S	I2C	I2C1_SDA_1V8	5 10 25
H201		I2C_50S	I2C	I2C1_SCL_1V8	5 10 25
H200		I2C_50S	I2C	I2C0_SDA_1V8	5 10 19 22 37
H199		I2C_50S	I2C	I2C0_SCL_1V8	5 10 19 22 37
H198		I2C_50S	I2C	I2C2_SDA_3V0	5 25
H197		I2C_50S	I2C	I2C2_SCL_3V0	5 25
H196		I2C_50S	I2C	ISP AP_0_SCL	7 25
H195		I2C_50S	I2C	ISP AP_0_SDA	7 25
H194		I2C_50S	I2C	ISP AP_1_SCL	7 25
H193		I2C_50S	I2C	ISP AP_1_SDA	7 25
H192		I2C_50S	I2C	I2C2_SCL_3V0_ALS	10 24 25
H191		I2C_50S	I2C	I2C2_SDA_3V0_ALS	10 24 25
H190		I2C_50S	I2C	I2C1_SCL_1V8_CONN	24 25
H189		I2C_50S	I2C	I2C1_SDA_1V8_CONN	24 25
H188		I2C_50S	I2C	ISP_CAM_1_SCL	24 25
H187		I2C_50S	I2C	ISP_CAM_1_SDA	24 25
H186		I2C_50S	I2C	ISP_CAM_0_SCL	24 25
H185		I2C_50S	I2C	ISP_CAM_0_SDA	24 25

XTAL

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CRYSTAL	*	*	5+1_SPACING

ELECTRICAL_CONSTRAINT_SET				NET_TYPE	
				PHYSICAL	SPACING
H200			CRYSTAL	XTAL 24M_I	4
H199			CRYSTAL	XTAL 24M_O	4
H198			CRYSTAL	24M_O	4
H197			CRYSTAL	PMU_XTAL	36
H196			CRYSTAL	PMU_EXTAL	36

I2S

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
I2S_90S	*	45_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
I2S	*	*	3+1_SPACING
I2S	I2S	*	2+1_SPACING

ELECTRICAL_CONSTRAINT_SET				NET_TYPE	
				PHYSICAL	SPACING
H210		I2S_50S	I2S	I2S0 ASP_BCLK	5 19
H209		I2S_50S	I2S	I2S0 ASP_LRCK	5 19
H208		I2S_50S	I2S	I2S0 ASP_DIN	5 19
H207		I2S_50S	I2S	I2S0 ASP_DOUT	5 19
H206		I2S_50S	I2S	I2S_L63 ASP_SDOUT	19
H205		I2S_50S	I2S	I2S2 VSP_BCLK	5 15 19
H204		I2S_50S	I2S	I2S2 VSP_LRCK	5 15 19
H203		I2S_50S	I2S	I2S2 VSP_DIN	5 15 19
H202		I2S_50S	I2S	I2S2 VSP_DOUT	5 15 19
H201		I2S_50S	I2S	I2S_L63 VSP_SDOUT	19
H200		I2S_50S	I2S	I2S3 XSP_BCLK	5 19
H199		I2S_50S	I2S	I2S3 XSP_LRCK	5 19
H198		I2S_50S	I2S	I2S3 XSP_DIN	5 19
H197		I2S_50S	I2S	I2S3 XSP_DOUT	5 19
H196		I2S_50S	I2S	I2S_L63 XSP_SDOUT	19

USB

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
USB_90D	*	90_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB	*	*	5+1_SPACING

ELECTRICAL_CONSTRAINT_SET				NET_TYPE	
				PHYSICAL	SPACING
H200		USB_90D	USB	USB_DK_D0_P	4 27
H199		USB_90D	USB	USB_DK_D0_N	4 27
H198		USB_90D	USB	USB_DK_CON_D0_P	4 11
H197		USB_90D	USB	USB_DK_CON_D0_N	4 11
H196		USB_90D	USB	USB_BB_D_P	11 30
H195		USB_90D	USB	USB_BB_D_N	11 30
H194		USB_90D	USB	USB11_MUX_D0_P	4 11
H193		USB_90D	USB	USB11_MUX_D0_N	4 11
H192		USB_90D	USB	USB11_ACC_TX_N	11 27
H191		USB_90D	USB	USB11_ACC_RX_P	11 27
H190		USB_90D	USB	ACC_PT_DK_CON_TX	27 29
H189		USB_90D	USB	ACC_PT_DK_CON_RX	27 29
H188		USB_90D	USB	EXTRA_USB_D1_N	
H187		USB_90D	USB	EXTRA_USB_D1_P	
H186		USB_90D	USB	NC_USB11_D1_N	4 46
H185		USB_90D	USB	NC_USB11_D1_P	4 46
H184		USB_90D	USB	NC_USB_D1_N	4 46
H183		USB_90D	USB	NC_USB_D1_P	4 46
H182		USB_90D	USB	TP_WLAN_USB_DN	
H181		USB_90D	USB	TP_WLAN_USB_DP	
H180		USB_90D	USB	USB_GPIO_DM	
H179		USB_90D	USB	USB_GPIO_DM_CONN	
H178		USB_90D	USB	USB_GPIO_DP	
H177		USB_90D	USB	USB_GPIO_DP_CONN	
H176		USB_90D	USB	USB_PT_DK_CON_D_N	27 29
H175		USB_90D	USB	USB_PT_DK_CON_D_P	27 29
H174		USB_90D	USB	USB_UART_DM	
H173		USB_90D	USB	USB_UART_DM_CONN	
H172		USB_90D	USB	USB_UART_DP	
H171		USB_90D	USB	USB_UART_DP_CONN	
H170		USB_90D	USB	EXTRA_USB11_D1_N	
H169		USB_90D	USB	EXTRA_USB11_D1_P	

HSIC

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
HSIC	*	50_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
HSIC	*	*	5+1_SPACING

ELECTRICAL_CONSTRAINT_SET				NET_TYPE	
				PHYSICAL	SPACING
H210		HSIC	HSIC_BB	HSIC0_BB_DATA1	4 30
H209		HSIC	HSIC_BB	HSIC0_BB_STB1	4 30
H208		HSIC	HSIC_WLAN	HSIC1_WLAN_DATA1	4 15 40
H207		HSIC	HSIC_WLAN	HSIC1_WLAN_STB1	4 15 40
H206		HSIC	HSIC	HSIC_BB_RDY	5 30
H205		HSIC	HSIC	HSIC_HOST_RDY	5 30
H204		HSIC	HSIC	HSIC_HOST_READY_WL	5
H203		HSIC	HSIC	HSIC_HOST_READY_WLAN	5 15
H202		HSIC	HSIC	HSIC_WLAN_RDY	5 15
H201		HSIC	HSIC	NC_HSIC0_DATA2	4 46
H200		HSIC	HSIC	NC_HSIC0_STB2	4 46
H199		HSIC	HSIC	NC_HSIC1_DATA2	4 46
H198		HSIC	HSIC	NC_HSIC1_STB2	4 46

ANALOG VIDEO CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
VID_50S	*	Y	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ANALOG_VIDEO	*	*	5:1_SPACING
ANALOG_VIDEO	ANALOG_VIDEO	*	3:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
E310	VID_50S	ANALOG_VIDEO	DAC_AP_OUT1 7 11
E310	VID_50S	ANALOG_VIDEO	DAC_AP_OUT2 7 11
E310	VID_50S	ANALOG_VIDEO	DAC_AP_OUT3 7 11
E330	VID_50S	ANALOG_VIDEO	BUF_C_Y 11
E330	VID_50S	ANALOG_VIDEO	BUF_CVBS_PB 11
E330	VID_50S	ANALOG_VIDEO	BUF_Y_PR 11
E340	VID_50S	ANALOG_VIDEO	VIDEO_EMI_CVBS_PB 10 11 27
E340	VID_50S	ANALOG_VIDEO	VIDEO_EMI_C_Y 10 11 27
E340	VID_50S	ANALOG_VIDEO	VIDEO_EMI_Y_PR 10 11 27
E340	VID_50S	ANALOG_VIDEO	VIDEO_PT_DK_CON_CVBS_PB 27 28
E340	VID_50S	ANALOG_VIDEO	VIDEO_PT_DK_CON_C_Y 27 28
E340	VID_50S	ANALOG_VIDEO	VIDEO_PT_DK_CON_Y_PR 27 28
E340	VID_50S	ANALOG_VIDEO	VIDEO_PT_DK_CON_CVBS_PB_R 28 29
E340	VID_50S	ANALOG_VIDEO	VIDEO_PT_DK_CON_C_Y_R 28 29
E340	VID_50S	ANALOG_VIDEO	VIDEO_PT_DK_CON_Y_PR_R 28 29

MIPI

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MIPI_90D	*	90_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI	*	*	4:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
E310	MIPI_90D	MIPI0C	MIPI0C_AP_CLK_P 7 25
E310	MIPI_90D	MIPI0C	MIPI0C_AP_CLK_N 7 25
E310	MIPI_90D	MIPI0C	MIPI0C_CAM_CLK_P 24 25
E310	MIPI_90D	MIPI0C	MIPI0C_CAM_CLK_N 24 25
E310	MIPI_90D	MIPI0C	MIPI0C_AP_DATA_P<0> 7 25
E310	MIPI_90D	MIPI0C	MIPI0C_AP_DATA_N<0> 7 25
E310	MIPI_90D	MIPI0C	MIPI0C_AP_DATA_N<1> 7 25
E310	MIPI_90D	MIPI0C	NC_MIPI0C_AP_DATA_N<2> 7 46
E310	MIPI_90D	MIPI0C	NC_MIPI0C_AP_DATA_N<3> 7 46
E310	MIPI_90D	MIPI0C	MIPI0C_AP_DATA_P<1> 7 25
E310	MIPI_90D	MIPI0C	NC_MIPI0C_AP_DATA_P<2> 7 46
E310	MIPI_90D	MIPI0C	NC_MIPI0C_AP_DATA_P<3> 7 46
E310	CAM_1000VGA3	CAM	MIPI0C_CAM_DATA_N<0> 24 25
E310	MIPI_90D	MIPI0C	MIPI0C_CAM_DATA_N<1> 24 25
E310	MIPI_90D	MIPI0C	MIPI0C_CAM_DATA_N<2> 24 25
E310	MIPI_90D	MIPI0C	MIPI0C_CAM_DATA_N<3> 24 25
E310	CAM_1000VGA3	CAM	MIPI0C_CAM_DATA_P<0> 24 25
E310	MIPI_90D	MIPI0C	MIPI0C_CAM_DATA_P<1> 24 25
E310	MIPI_90D	MIPI0C	MIPI0C_CAM_DATA_P<2> 24 25
E310	MIPI_90D	MIPI0C	MIPI0C_CAM_DATA_P<3> 24 25
E310	MIPI_90D	MIPI0C	MIPI0C_CAM_CLK_DEBUG_N
E310	MIPI_90D	MIPI0C	MIPI0C_CAM_CLK_DEBUG_P
E310	MIPI_90D	MIPI0C	MIPI0C_CAM_D0_DEBUG_N
E310	MIPI_90D	MIPI0C	MIPI0C_CAM_D0_DEBUG_P
E310	MIPI_90D	MIPI0C	MIPI0C_CAM_D1_DEBUG_N
E310	MIPI_90D	MIPI0C	MIPI0C_CAM_D1_DEBUG_P
E310	MIPI_90D	MIPI0C	MIPI0C_CAM_D2_DEBUG_N
E310	MIPI_90D	MIPI0C	MIPI0C_CAM_D2_DEBUG_P
E310	MIPI_90D	MIPI0C	MIPI0C_CAM_D3_DEBUG_N
E310	MIPI_90D	MIPI0C	MIPI0C_CAM_D3_DEBUG_P
E310	MIPI_90D	MIPI1C	MIPI1C_AP_DATA_P<0> 7 25
E310	MIPI_90D	MIPI1C	MIPI1C_AP_DATA_N<0> 7 25
E310	MIPI_90D	MIPI1C	NC_MIPI1C_AP_DATA_P<1> 7 46
E310	MIPI_90D	MIPI1C	NC_MIPI1C_AP_DATA_N<1> 7 46
E310	MIPI_90D	MIPI1C	MIPI1C_AP_CLK_P 7 25
E310	MIPI_90D	MIPI1C	MIPI1C_AP_CLK_N 7 25
E310	CAM_1000VGA	CAM	MIPI1C_CAM_DATA_P<0> 24 25
E310	CAM_1000VGA	CAM	MIPI1C_CAM_DATA_N<0> 24 25
E310	MIPI_90D	MIPI1C	MIPI1C_CAM_CLK_P 24 25
E310	MIPI_90D	MIPI1C	MIPI1C_CAM_CLK_N 24 25
E310	MIPI_90D	MIPI1C	MIPI1C_CAM_CLK_DEBUG_N
E310	MIPI_90D	MIPI1C	MIPI1C_CAM_CLK_DEBUG_P
E310	MIPI_90D	MIPI1C	MIPI1C_CAM_D0_DEBUG_N
E310	MIPI_90D	MIPI1C	MIPI1C_CAM_D0_DEBUG_P

DISPLAYPORT

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
DP_90D	*	90_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DP	*	*	5:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
E340	DP_90D	DP	DP_AP_AUX_N 7 28
E340	DP_90D	DP	DP_AP_AUX_P 7 28
E340	DP_50S	DP	DP_AP_HPD 7 37
E340	DP_90D	DP	DP_AP_TX_N<0> 7 28
E340	DP_90D	DP	DP_AP_TX_N<1> 7 28
E340	DP_90D	DP	DP_AP_TX_P<0> 7 28
E340	DP_90D	DP	DP_AP_TX_P<1> 7 28
E340	DP_90D	DP	DP_EMI_AUX_N 27 28 43
E340	DP_90D	DP	DP_EMI_AUX_P 27 28 43
E340	DP_90D	DP	DP_EMI_TX_N<0> 27 28
E340	DP_90D	DP	DP_EMI_TX_N<1> 27 28
E340	DP_90D	DP	DP_EMI_TX_P<0> 27 28
E340	DP_90D	DP	DP_EMI_TX_P<1> 27 28
E340	DP_90D	DP	DP_PT_DK_CON_AUX_N 27 29 43
E340	DP_90D	DP	DP_PT_DK_CON_AUX_P 27 29 43
E340	DP_90D	DP	DP_PT_DK_CON_TX_N<0> 27 29
E340	DP_90D	DP	DP_PT_DK_CON_TX_N<1> 27 29
E340	DP_90D	DP	DP_PT_DK_CON_TX_P<0> 27 29
E340	DP_90D	DP	DP_PT_DK_CON_TX_P<1> 27 29
E340	DP_90D	DP	DP_AP_TX_N<2> 7 28
E340	DP_90D	DP	DP_AP_TX_N<3> 7 28
E340	DP_90D	DP	DP_AP_TX_P<2> 7 28
E340	DP_90D	DP	DP_AP_TX_P<3> 7 28
E340	DP_90D	DP	DP_EMI_AUX_N 27 28 43
E340	DP_90D	DP	DP_EMI_AUX_P 27 28 43
E340	DP_90D	DP	DP_EMI_TX_N<2> 27 28
E340	DP_90D	DP	DP_EMI_TX_N<3> 27 28
E340	DP_90D	DP	DP_EMI_TX_P<2> 27 28
E340	DP_90D	DP	DP_EMI_TX_P<3> 27 28
E340	DP_90D	DP	DP_PT_DK_CON_AUX_N 27 29 43
E340	DP_90D	DP	DP_PT_DK_CON_AUX_P 27 29 43
E340	DP_90D	DP	DP_PT_DK_CON_TX_N<2> 28
E340	DP_90D	DP	DP_PT_DK_CON_TX_N<3> 28
E340	DP_90D	DP	DP_PT_DK_CON_TX_P<2> 28
E340	DP_90D	DP	DP_PT_DK_CON_TX_P<3> 28

BACKLIGHT

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LED	*	LED

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LED	*	*	3:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
E340	LED	LEDA	LED_IO1_A_R 37
E340	LED	LEDB	LED_IO1_B_R 37
E340	LED	LEDA	LED_IO2_A_R 37
E340	LED	LEDB	LED_IO2_B_R 37
E340	LED	LEDA	LED_IO3_A_R 37
E340	LED	LEDB	LED_IO3_B_R 37
E340	LED	LEDA	LED_IO4_A_R 37
E340	LED	LEDB	LED_IO4_B_R 37
E340	LED	LEDA	LED_IO5_A_R 37
E340	LED	LEDB	LED_IO5_B_R 37
E340	LED	LEDA	LED_IO6_A_R 37
E340	LED	LEDB	LED_IO6_B_R 37
E340	LED	LEDA	LED_IO_1_A 16 37
E340	LED	LEDB	LED_IO_1_B 16 37
E340	LED	LEDA	LED_IO_2_A 16 37
E340	LED	LEDB	LED_IO_2_B 16 37
E340	LED	LEDA	LED_IO_3_A 16 37
E340	LED	LEDB	LED_IO_3_B 16 37
E340	LED	LEDA	LED_IO_4_A 16 37
E340	LED	LEDB	LED_IO_4_B 16 37
E340	LED	LEDA	LED_IO_5_A 16 37
E340	LED	LEDB	LED_IO_5_B 16 37
E340	LED	LEDA	LED_IO_6_A 16 37
E340	LED	LEDB	LED_IO_6_B 16 37

EMBEDDED DISPLAYPORT

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
EDP_90D	*	90_OHM_DIFF

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
EDP_50S	*	50_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
EDP	*	*	5:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
E340	EDP_90D	EDP	EDP_AP_AUX_N 7 16
E340	EDP_90D	EDP	EDP_AP_AUX_P 7 16
E340	EDP_50S	EDP	EDP_AP_HPD 7 16
E340	EDP_90D	EDP	EDP_AP_TX_N<0> 7 16
E340	EDP_90D	EDP	EDP_AP_TX_N<1> 7 16
E340	EDP_90D	EDP	EDP_AP_TX_N<2> 7 16
E340	EDP_90D	EDP	EDP_AP_TX_N<3> 7 16
E340	EDP_90D	EDP	EDP_AP_TX_P<0> 7 16
E340	EDP_90D	EDP	EDP_AP_TX_P<1> 7 16
E340	EDP_90D	EDP	EDP_AP_TX_P<2> 7 16
E340	EDP_90D	EDP	EDP_AP_TX_P<3> 7 16
E340	EDP_90D	EDP	EDP_AUX_CONN_N 16
E340	EDP_90D	EDP	EDP_AUX_CONN_P 16
E340	EDP_90D	EDP	EDP_DATA_CONN_N<0> 16
E340	EDP_90D	EDP	EDP_DATA_CONN_N<1> 16
E340	EDP_90D	EDP	EDP_DATA_CONN_N<2> 16
E340	EDP_90D	EDP	EDP_DATA_CONN_N<3> 16
E340	EDP_90D	EDP	EDP_DATA_CONN_P<0> 16
E340	EDP_90D	EDP	EDP_DATA_CONN_P<1> 16
E340	EDP_90D	EDP	EDP_DATA_CONN_P<2> 16
E340	EDP_90D	EDP	EDP_DATA_CONN_P<3> 16
E340	EDP_90D	EDP	EDP_EMI_AUX_N 16
E340	EDP_90D	EDP	EDP_EMI_AUX_P 16
E340	EDP_90D	EDP	EDP_EMI_TX_N<0> 16
E340	EDP_90D	EDP	EDP_EMI_TX_N<1> 16
E340	EDP_90D	EDP	EDP_EMI_TX_N<2> 16
E340	EDP_90D	EDP	EDP_EMI_TX_N<3> 16
E340	EDP_90D	EDP	EDP_EMI_TX_P<0> 16
E340	EDP_90D	EDP	EDP_EMI_TX_P<1> 16
E340	EDP_90D	EDP	EDP_EMI_TX_P<2> 16
E340	EDP_90D	EDP	EDP_EMI_TX_P<3> 16


AUDIO/SPEAKER


NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
AUDIO	*	1:1_DIFFPAIR

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SPEAKER	*	SPEAKER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
AUDIO	*	*	3:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
E340	AUDIO	AUDIO	LEFT_CH_OUT_P 19 20
E340	AUDIO	AUDIO	LEFT_CH_OUT_REF 19 20
E340	AUDIO	AUDIO	LEFT_CH_P 19 20
E310	AUDIO	AUDIO	MAX983X4_L_IN_N 20
E310	AUDIO	AUDIO	MAX983X4_L_IN_P 20
E310	AUDIO	AUDIO	SPKRAMP_L_OUT_N 20
E310	AUDIO	AUDIO	SPKRAMP_L_OUT_P 20
E310	AUDIO	AUDIO	RIGHT_CH_OUT_REF 19 20
E310	AUDIO	AUDIO	RIGHT_CH_OUT_P 19 20
E310	AUDIO	AUDIO	RIGHT_CH_P 20
E310	AUDIO	AUDIO	MAX983X4_R_IN_P 20
E310	AUDIO	AUDIO	MAX983X4_R_IN_N 20
E310	AUDIO	AUDIO	SPKRAMP_R_OUT_N 20
E310	AUDIO	AUDIO	SPKRAMP_R_OUT_P 20
E310	AUDIO	AUDIO	EXT_MIC_P 19 22
E310	AUDIO	AUDIO	EXT_MIC_REF 19 22
E310	AUDIO	AUDIO	HSMIC_C_P 19 22
E310	AUDIO	AUDIO	HSMIC_C_N 19 22
E310	AUDIO	AUDIO	HSMIC_R_P 22
E310	AUDIO	AUDIO	HSMIC_R_N 22
E340	AUDIO	AUDIO	AUD_HP1_MLBCON_R 21 23
E340	AUDIO	AUDIO	AUD_HP1_MLBCON_L 21 23
E340	AUDIO	AUDIO	CONN_AUD_HEADSET_RIGHT 23 24
E340	AUDIO	AUDIO	CONN_AUD_HEADSET_LEFT 23 24
E340	AUDIO	AUDIO	HP_R 19 21
E340	AUDIO	AUDIO	HP_L 19 21





DCBA

65I243

