



PCI-EXPRESS EDGE CONNECTOR



Power Sequence Circuit to ensure SMPS_EN is released after +12V_BUS and +3.3V_BUS are both in regulation.


- Node 1** When +12V_BUS ramps above min Vbe, SMPS_EN will be held low
- Node 2** When +3.3V_BUS gets close to regulation, one of the two conditions of releasing SMPS_EN is active
- Target ~ 900mV when +3.3 at min regulation (worse case)
 - Typical trigger when +3.3V ramps above 2.2V (650mV)
- Node 3** When +12V gets close to regulation, one of the two conditions of releasing SMPS_EN is active
- Target ~ 1.25V when +12 at min regulation (worse case)
 - Typical trigger when +12V ramps above 10V (1.1V)


SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND




ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600


00029980 (CONFIDENTIAL) 20110805001 ONLY








000299881-1
FOR PMA (CONFIDENTIAL)
RD(C) 20110820




ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title		RH RV610 128MB DDR2-BGA84 16MX16 VO dDVI	
Size	Document Number	105-B170xx-00	Rev
B			21
Date:	Saturday, April 28, 2007	Sheet	6 of 19

CHANNEL A: RANK 0 128MB DDR2





List of supported footprint

The following ICs are not necessarily evaluated by ATI, please refer to BOM for evaluation status

ANPEC APW7120/APW7065 (12V)

CAT CAT7583 (12V)

INTERSIL ISL6545

NEXSEM NX2114/2307

RICHTEK RT9214/RT8101

OnSemi ON1582

uPI UP6101 (No Ext_Vref in)


Layout guideline for Nexsem NX2114/2307

- 1-Position the controller (U703) such that LGATE(pin4) is the closest to gate of the MOSFETs. You can place the gate resistors R721 and R722 next to the gate of the MOSFETs. Make the gate drive traces (PW_VDDC_LGD and PW_VDDC_HGD) as short and as wide as possible to reduce the trace inductance.
- 2-Place the bypass capacitors for Vcc as well as Boot caps as close to the controller as possible. They are as follows:
Vcc bypass cap is C703, and Boot cap is C705.
- 3-Voltage amplifier compensation network. Place C714 close to the pin 7. Place the rest of the compensation network close to the pins 7 and 6. These are R710, R711, R713, C713 and R712, C711 and C712.

COMPENSATION CIRCUIT

FILTERED SMPS VCC

BOOT CIRCUIT



SMPS02- Regulator for VDDC

Vout = 0.9V ~ 1.1V

Part	Vout	RFB1	RFB2
0.8V Ref	1.1V (1.08V~2.08V)	200R p/n 316020000G	511R p/n 3160511000G
	1.1V (1.10V~1.14V)	10K p/n 3160100200G	24.9K p/n 3160249200G

SMPS02 Specifications

	Nominal Value	Tolerance	Adjustable range / Notes
Vin (power stage)	12V	± 0.5V	ATI12V ver. 2.2 ± 0.5V
Vout	2V	± 2%/2%	1.8V ~ 2.85V
Vout ripple (DC)	50mVpp		
Iout	8Aavg, 8Adc max		
Step load	3Amax		
Vout ripple (AC)	± 10% or 20mVpp @ 3A step load		
Switching Freq.	~100kHz		
Protections			TBD



ATI Technologies Inc.

1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title RH RV610 128MB DDR2-BGA84 16MX16 VO dVdI

Size Document Number 105-B170xx-00

Date: Saturday, April 28, 2007

Sheet 8 of 18

Rev 21

List of supported footprint

The following ICs are not necessarily evaluated by ATI, please refer to BOM for evaluation status

ANPEC APW7120/APW7065 (12V)

CAT CAT7583 (12V)

INTERSIL ISL6545

NEXSEM NX2114/2307


RICHTER RT9214/RT8101

OnSemi ON1582


uPI UP6101 (No Ext_Vref in)

uPI UP6103 (with Ext_Vref in, can use voltage console UP2661 to change Vout)


INITIATION CIRCUIT



FILTERED SMPS VCC



BOOT CIRCUIT








Layout guideline for Nexsem NX2114/2307

1-Position the controller (U703) such that LGate(pin4) is the closest to gate of the MOSFETs. You can place the gate resistors R721 and R722 next to the gate of the MOSFETs. Make the gate drive traces (PW_MVDDC_LGD and PW_MVDDC_HGD) as short and as wide as possible to reduce the trace inductance.
2-Place the bypass capacitors for Vcc as well as Boost caps as close to the controller as possible. They are as follows:
Vcc bypass cap is C703, and Boost cap is C705.
3-Voltage amplifier compensation network. Place C714 close to the pin 7. Place the rest of the compensation network close to the pins 7 and 6. These are R710, R711, R713, C713 and R712, C711 and C712.

MEMORY POWER CHANNEL. SEE p. 10 FOR DETAILS.

MEM_PWR_CHANNEL << MEM_PWR_CHANNEL (10)



SMPS02- Regulator for MVDD Vout = 1.8V ~ 2.85V

Part	Vout	RFB1	RFB2
0.8V Ref	2.03V (1.98V~2.08V)	4.99K p/n 3160499100G	3.24K p/n 3160324100G
1.8V	(1.78V~1.86V)	4.99K p/n 3160499100G	3.92K p/n 3160392100G

SMPS02 Specifications

	Nominal Value	Tolerance	Adjustable range / Notes
Vin (power stage)	12V	+/-8% PCIe	ATI12V ver. 2.2 +/-5%
Vout	2V	+/-2%/-2%	1.8V ~ 2.85V
Vout ripple (DC)	50mVpp		
Iout	Shaving, 84dc max		
Step load	3Amax		
Vout ripple (AC)	+/-10% or 20mVpp @ 3A step load		
Switching Freq.	~100KHz		
Protections			TMR



ATI Technologies Inc.

1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title RH RV610 128MB DDR2-BGA84 16MX16 VO dVBI

Size Document Number

Custom 105-B170xx-00

Rev 21



Date: Saturday, April 28, 2007

Sheet 9 of 19


$$T_j(\text{rise})_{\text{max}} = 1.35W \times 50C/W(50 \sim 70\text{mm sq. Cu}) = 67.5C$$
$$P_{\text{Reach}} = 1.5W/5 = 300mW < 500mW * 70\%$$

(9) MEM_PWR_CHANNEL >


Power up/down Sequencing




Regulators for +5V, +5V_VESA and +5V_VESA2



LDO #2: Vin = 2.1V to 3.6V MAX Vout = +1.8V +/- 2% Iout = 0.8A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling




LDO #3: Vin = +1.45V to 2.1V MAX Vout = +1.1V +/- 2% Iout = 1.1A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling



Shared Power Rails



Place C490-492 near layer transitions (top/bottom). THIS IS LAYOUT DEPENDENT.




ATI Technologies Inc.
 1 Commerce Valley Drive East
 Markham, Ontario
 Canada, L3T 7X6
 (905) 882-2000


Title	RH RV610 128MB DDR2-BGA84 16MX16 VO dDVI		
Size	Document Number	105-B170xx-00	Rev
C			21
Date:	Saturday, April 28, 2007	Sheet	11 of 19

00029980 MSI 原廠 CONFIDENTIAL RMA(丁德興) ONLY 005007

PIN BASED STRAPS



Pull-Down Resistors are for BU until built-in pull-downs are verified.




- GPIO(0) - TX_PWRS_ENB (Transmitter Power Savings Enable) ATI PCIE FEATURE I
0: 50% Tx output swing for mobile mode
1: full Tx output swing (Default setting for Desktop)
- GPIO(1) - TX_DEEMPH_EN (Transmitter De-emphasis Enable) ATI PCIE FEATURE II
0: Tx de-emphasis disabled for mobile mode
1: Tx de-emphasis enabled (Default setting for Desktop)
- GPIO(3:2) - ATI Internal Use Only - Reserved (Default: 00)
- GPIO(4) - DEBUG_ACCESS
ATI Internal Use Only - Reserved (Default: 0)
- GPIO(5) - ATI Internal Use Only - Reserved (Default: 0)
- GPIO(6) - ATI Internal Use Only - Reserved (Default: 0)
- GPIO(7) - TV OUT STANDARD (Jumper position overwrite resistor settings)
0 - PAL TVO (Jumper is closed)
1 - NTSC TVO (Jumper is open)
- GPIO(8) - ATI Internal Use Only - Reserved (Default: 0)
- GPIO(9:13:11) - CONFIG(3..0) IF BIOS_ROM_EN=1 (default) (GPIO_22)
tmel - AT25F512A (512 kbit) 0100
ST Microelectronics - M25P05A (512 kbit) 0100
M25P10A (1 Mbit) 0101
M25P20 (2 Mbit) 0101
Chingis (formerly PMIC) - Pm25LV512 (512 kbit) 0100
Pm25LV010 (1 Mbit) 0101
If BIOS_ROM_EN = 0, then Config(2:0) defines the primary memory aperture size.
(Config 3 = don't care).
x000 128MB
x001 256MB
x010 64MB
x011 32MB
x100 512MB
x101 1GB
x110 2GB
x111 4GB
- GENERICC, GENERICB - ATI Internal Use Only - Reserved (Default: 0)
- VSYNC - VIP_DEVICE_STRAP_EN
0: Slave VIP host port devices present (use if Theater is populated)
1: No slave VIP host port devices reporting presence during reset (use for configurations without video-in)
- HSYNC - ATI Internal Use Only - Reserved (Default: 0)
- PSYNC - VGA DISABLE : 1 for disable (set to 0 for normal operation)
- GPIO_21 - ATI Internal Use Only - Reserved (Default: 0)
- VID_0 - ATI Internal Use Only - Reserved (Default: 0)
- VID_1 - MSI_DIS (Default: 0)
- VID_2 - ATI Internal Use Only - Reserved (Default: 0)
- VID_3 - BIF_AUDIO_EN
0 - Disable HD Audio 1 - Enable HD Audio
- VID_4 - ATI Internal Use Only - Reserved (Default: 0)
- VID_5 - 64BAR_EN_A (Default: 0)
Enable 64-bit BARs
- VID_6,7 - ATI Internal Use Only - Reserved (Default: 00)
- VSYNC - DDR2_VENDOR_SELECT ATI Board Feature I
(see GPIO_18)
- HSYNC2 - ATI Internal Use Only - Reserved (Default: 0)
- BIF_CLK_PM_EN
0 - Disable CLKREQ# power management capability
1 - Enable CLKREQ# power management capability
- GPIO_15 - FOR FUTURE EXPANSION
- GPIO_22_ROMCSb - Enable external BIOS ROM device (Default 1)
- GPIO_18 - DDR2 MEM_VENDOR [V2SYNC:GPIO_18] ATI Board Feature I
QUIMONDA [0:0]
HYNIX [0:1]
SAMSUNG [1:0]






ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title	RH RV610 128MB DDR2-BGA84 16MX16 VO dVBI		
Size	Document Number	105-B170xx-00	Rev 21
Custom			
Date:	Saturday, April 28, 2007	Sheet	12 of 19

Place close to Connector
Pseudo differential RGB signals should be routed from the ASIC to the display connector without switching reference plane or running over split plane
Resistors are footprint options for the inductors. Footprints should be overlapped. (R1024-26)



Optional ESD Protection Diodes



DB15 pin	Standard VGA	DDC1 Host	DDC2B or DDC2B Host	DDC2AB Host	DDC1/2 Display
11	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Optional
12	Monitor ID bit 1	Monitor ID bit 1	Monitor ID bit 1	Monitor ID bit 1	Optional
4	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Optional
15	Monitor ID bit 3	Open	Open	Open	Optional
9	N/C	+5V	+5V	+5V	Optional
Support	No	Yes	Yes	No	Yes

Based on VESA Display Data Channel (DDC) Standard Ver. 3 Dec. 15, 1997

TMDS_2(Daul_Link) + DAC_1-CRT




ATI Technologies Inc.

1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600


Title RH RV610 128MB DDR2-BGA84 16MX16 VO dDVI
Size Document Number 105-B170xx-00
Date Saturday, April 28, 2007 Sheet 13 of 18



Place close to Connector
Pseudo differential RGB signals should be routed from the ASIC to the display connector without switching reference plane or running over split plane




Optional ESD Protection Diodes



Place close to Connector

2X8 HEADER FOR VGA RIBBON CONNECTOR



TMD5_1(Single_Link) + DAC_2-CRT



ATI Technologies Inc.


1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title	RH RV610 128MB DDR2-BGA84 16MX16 VO dDVI		
Size	Document Number	105-B170xx-00	Rev
Custom			21
Date	Saturday, April 28, 2007	Sheet	14 of 19

00029980
FOR

MSI

CONFIDENTIAL
RD(C)
RMA(丁德基)



The 7-pin MiniDIN footprint allows one of the two MiniDINs:
- 7-pin Svideo/Composite MiniDIN P/N 6071001500G
- 4-pin Svideo MiniDIN P/N 6070001000G



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title RH RV610 128MB DDR2-BGA84 16MX16 VO dDVI			
Size C	Document Number	105-B170xx-00	Rev 21
Date:	Saturday, April 26, 2007	Sheet 15 of 19	



**CAP CER 10UF 10% 6.3V X5R
(0805)1.4MM MAX THICK**

INTERFACE INFO: SMBUS SLAVE
Clock: Min 10kHz - Max 100kHz
7 bit address: 100 1100

PIN	SIGNAL	CONNECTION
8	SMBCLK	VDD
7	SMBDAT	D+
6	ALERT	D-
5	GND	PWM

LM5959MCP

For PV610.B.U. to verify built-in fan



Size C	Document Number 105-B170xx-00	Rev 21
Date:	Saturday, April 28, 2007	Sheet 16 of 19


DVI/VGA SCREWS

- ASSY-SCREW1

SCREW
JACKPOST, HEX, 3/16
ASSY
- ASSY-SCREW2

SCREW
JACKPOST, HEX, 3/16 AF, 4-40 INT/EXT
ASSY
- ASSY-SCREW5

SCREW
JACKPOST, HEX, 3/16 AF, 4-40 INT/EXT
ASSY



- ASSY1

BRACKET
8220040100G
- ASSY2

BRACKET
LP
8220040400G

<Variant Name>




ATI Technologies Inc.

1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title		RH RV610 128MB DDR2-BGA84 16MX16 VO dDVI	
Size	Document Number	Rev	
C	105-B170xx-00	21	
Date:	Saturday, April 28, 2007	Sheet	17 of 19





RV610 GDDR3-136 FH 6-Layer
REV 0



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title	RH RV610 128MB DDR2-BGA84 16MX16 VO dDVI		
Size	Document Number	105-B170xx-00	Rev
C			21
Date:	Saturday, April 28, 2007	Sheet	19 of 19