

MS-V067 VER 20

REV HISTORY

Base on P501_A01 modify

- 4/13/2006:

- 1.PAGE:12 INTERNAL TMDS LINK C/D
Add DVI circuit
- 2.PAGE:19/20 :Power modify 6549 circuit
pin to pin RT9259/9259A

3.PAGE:11/12 :TMDS Link
Add EMI solution

- 4/14/2006:

- 1.PAGE:12 INTERNAL TMDS LINK C/D
Add DVI dual link circuit
- 2.PAGE:19/20 :Power modify 6549 circuit
reserve C840/C841 High side gate to phase

- 4/17/2006:

- 1.PAGE:19/20 :Power modify 6549 circuit
Change 6549 Footprint SSOP16 to SOP14
- 2.Change IC,L footprint to MSI Data Base

- 4/20/2006:

- 1.PAGE:18 :
Add FM1-FM6 for ME
Add C884-C850 for EMC suggestion reserve


2.PAGE:19 :Remove D9/R18 SC2621A Only

PAGE SUMMARY:


- Page 1: TABLE OF CONTENTS & REVISION HISTORY
- Page 2: PCI EXPRESS 16X, NVVDD DECOUPLING CAPS,PEX,IOVDDIO DECOUPLING CAPS
- Page 3: FBA MEMORY INTERFACE, GPU FBVDDIO DECOUPLING CAPS, FBVTT TERMINATION
- Page 4: FBA 16Mx16 DDR2 MEMORIES, BANK 0..31
- Page 5: FBA 16Mx16 DDR2 MEMORIES, 1ST BANK 32..63
- Page 6: FBC MEMORY INTERFACE, GPU FBVTT, FBVDDQ
- Page 7: FBC 16Mx16 DDR2 MEMORIES, 2ND BANK 0..31
- Page 8: FBC 16Mx16 DDR2 MEMORIES, 2ND BANK 32..63
- Page 9: DACA FILTERS, DACA SYNC BUFFERS & DB15 SOUTH
- Page 10: DACC FILTERS, DACC SYNC BUFFERS & DB15 MID
- Page 11: TMDS LINK A & PUs, DVI CONNECTOR SOUTH
- Page 12: TMDS LINK C
- Page 13: MIOA & MIOB
- Page 14: DACB FILTERS, SYNC STRIPPER, MINIDIN CONNECTOR NORTH,HDTV HEADER
- Page 15: GPU GND CONNECTION, XTAL
- Page 16: JTAG, BIOS ROM, HDCP ROM, FAN CONTROL, GPIO
- Page 17: BIOS STRAPS & MECHANICALS
- Page 18: POWER SUPPLY: TMDS IOVDD,SV,A3V3
- Page 19: PowerSupplyI: NVVDD, AZV5
- Page 20: PowerSupplyII: FBVDDQ, PLLVDD

| NO | VARIANT | MPN | ASSEMBLY |
|----|---------|-----|----------|
| 0 | | | |
| 1 | | | |
| 2 | | | |
| 3 | | | |
| 4 | | | |
| 5 | | | |
| 6 | | | |
| 7 | | | |
| 8 | | | |
| 9 | | | |
| 10 | | | |
| 11 | | | |
| 12 | | | |
| 13 | | | |
| 14 | | | |
| 15 | | | |

16X PCIe Interface








GPU: FB-Interface A







FBA MEMORY 1st bank 0..31

PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE TO MEMORY




FBA MEMORY 1st bank 32..63

PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE TO MEMORY










GPU: FB-Interface C








FBC MEMORY 2nd bank 0..31

PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE TO MEMORY



FBC MEMORY 2nd bank 32..63

PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE TO MEMORY





Primary Display (DACA), Slim DB15

DACA NET RULES

| | | NET | VOLTAGE | MAX_CURRENT | MIN_WIDTH |
|-----|--|------------|----------|-------------|-----------|
| 0.0 | | DACA_VDD | 3.300000 | 0.07 | 16.0 |
| 0.0 | | DACA_VREF | | | 10.0 |
| 0.0 | | DACA_RESET | | | 10.0 |

DACA RGB-FILTER




Secondary Display (DACC), DB15

DACC NET RULES

| NET | NV_CRITICAL | NV_IMPEDANCE | DIFFPAIR |
|----------------|-------------|--------------|-----------|
| DACC_RED | 1 | 50OHM | |
| DACC_GREEN | 1 | 50OHM | |
| DACC_BLUE | 1 | 50OHM | |
| DACC_RED_C | 1 | 50OHM | |
| DACC_GREEN_C | 1 | 50OHM | |
| DACC_BLUE_C | 1 | 50OHM | |
| DACC_HSYNC | 2 | 50OHM | |
| DACC_VSYNC | 2 | 50OHM | |
| CVB | 2 | 50OHM | |
| FVB | 2 | 50OHM | |
| DACC_HSYNC_BUF | 2 | 50OHM | |
| DACC_VSYNC_BUF | 2 | 50OHM | |
| DACC_HSYNC_C | 2 | 50OHM | |
| DACC_VSYNC_C | 2 | 50OHM | |
| DCB_SCL | 2 | 50OHM | |
| DCB_SDA | 2 | 50OHM | |
| DCB_SCL_T | 2 | 50OHM | |
| DCB_SDA_T | 2 | 50OHM | |
| DCB_SCL_C | 2 | 50OHM | |
| DCB_SDA_C | 2 | 50OHM | |
| NET | VOLTAGE | MAX_CURRENT | MIN_WIDTH |
| DACC_VDD | 3.30000 | 0.14 | 16.0 |
| DACC_VREF | | | 10.0 |
| DACC_RSET | | | 10.0 |


DACC RGB-FILTER




INTERNAL TMDS .. LINK A & B

IFPAB NET RULES

| | NET | NV_CRITICAL | NV_IMPEDANCE | DIFFPAIR |
|------------------|----------|-------------|--------------|-----------|
| | NET | VOLTAGE | MAX_CURRENT | MIN_WIDTH |
| IFPAB_PL1VDD | 3.3000 | 0.04 | 16.0 | |
| IFPAB_GNDG | 3.300000 | 0.24 | 16.0 | |
| IFPABSET | | | | 12.0 |
| DIVL_SOUTH_HPD_C | 1 | SICHM | | |
| DIVL_SOUTH_HPD_G | 1 | SICHM | | |




Hotplug Detection




INTERNAL TMDS .. LINK C

| IFPAB NET RULES | | | | |
|-----------------|-------------|--------------|----------|--|
| NET | WV_CRITICAL | WV_IMPEDANCE | DIFFPAIR | |
| IFPCD_RSET | 1 | 50OHM | | |
| DIV_MD_HPD_C | 1 | 50OHM | | |
| DIV_MD_HPD_R | 1 | 50OHM | | |
| IFPCD_PLLVDD | 0.0A | 0.0 | | |
| IFPCD_GND0 | 0.12 | 16.0 | | |
| IFPCD_GND0 | 0.12 | 16.0 | | |




G3 VIP/MIOB/MIOA

G3 VIP/MIOB



G3 MIOA





DACB .. MiniDIN VIDEO OUT CONNECTOR



DACB .. MiniDIN VIDEO OUT CONNECTOR

DACB NET RULES

| | NET | NV_CRITICAL | NV_IMPEDANCE | DIFFPAIR |
|----|----------------|-------------|--------------|-----------|
| IN | DIAGN_C_OUT | 1 | 50OHM | |
| IN | MONN_COUT_C | 1 | 50OHM | |
| IN | DIAGN_CVBS_OUT | 1 | 50OHM | |
| IN | MONN_YOUT_C | 1 | 50OHM | |
| IN | DIAGN_PR_OUT | 1 | 50OHM | |
| IN | MONN_PROUT_C | 1 | 50OHM | |
| IN | MONN_XIL_C | 2 | 50OHM | |
| IN | MONN_ADA_C | 2 | 50OHM | |
| | | | | |
| | NET | VOLTAGE | MAX_CURRENT | MIN_WIDTH |
| IN | DIAGN_VDD | 3.3000V | 0.07 | 16.0 |
| IN | DIAGN_GND | | | 16.0 |
| IN | DIAGN_VBS | | | 16.0 |



GND/XTAL/PLLVDD



| NET | NV_CRITICAL | NV_IMPEDANCE | DIFFPAIR |
|------------|-------------|--------------|-----------|
| XTALIN | | | |
| XTALOUT | | | |
| NET | VOLTAGE | MAX_CURRENT | MIN_WIDTH |
| PLLVDD | 2.5V | 0.1 | 12.0 |
| VBV_PLLVDD | 2.5V | 0.1 | 12.0 |




Micro-Star International Co., LTD.

MS-V067

GND/XTAL/PLLVDD

Date: Wednesday, June 07, 2006 15 of 20



GPIO / JTAG / HDCP / BIOS / SPDIF




GPIO & JTAG

| GPIO | IO | FUNCTION |
|------|-----|-----------------------|
| 0 | IN | RESERVED |
| 1 | IN | DVI SOUTH HOTPLUG DET |
| 2 | IN | RESERVED |
| 3 | IN | RESERVED |
| 4 | IN | RESERVED |
| 5 | OUT | RESERVED |
| 6 | OUT | RESERVED |
| 7 | IN | RESERVED |
| 8 | IN | RESERVED |
| 9 | OUT | FAN Control(ON/OFF) |
| 10 | OUT | RESERVED |
| 11 | IN | RESERVED |
| 12 | IN | RESERVED |


HDCF



GPIO ON/OFF FAN Control



BIOS (serial)



MISC NET RULES

[illegible]



Micro-Star International Co., LTD.

| | | | |
|----------------|--|-------|-----------|
| MS-V067 | | | |
| Size | Document Number | | Rev |
| Custom | GPIO / JTAG / HDCP / BIOS / SPDIF | | 01 |
| Date: | Monday, June 12, 2006 | Sheet | 16 of 20 |

STRAPS, Mechanical Parts

Straps

Assembly: BIOS

REG: NV_PEXTDEV_BOOT_0[illegible]

| | | |
|----------------|---------------|---------------------------------|
| 10: AGP_SBA | AGP_SBA[3] | 0 SBA enabled 1 SBA disabled |
| 11: AGP_FASTWR | AGP_FASTWR[0] | 0 enabled |

| | | |
|-----------------|----------------|----------------------------|
| 12: PCI_DEVID_0 | PCI_DEVID[3:0] | 0000 0x140 ... 1111 0x0F4F |
| 13: PCI_DEVID_1 | | 0000 (default 0x140) |
| | | 0101 (0x145) |
| 20: PCI_DEVID_2 | | |
| 21: PCI_DEVID_3 | | |

| 16 BUS_TYPE | BUS_TYPE[0] | 0 PCI |
|-------------|---|---------------------------------------|
| | 1 AGP | |
| 16 FP_FACE | FP_FACE[0] | 0 NONE (DEFAULT) |
| 23 FB_0 | FB[0] | 00 6MB 01 12MB |
| 24 FB_1 | | 0 25MB (DEFAULT) 11 32MB |
| 28 BR | BR[0] | 0 BRIDGE disabled 1 BRIDGE enabled |
| 28 BR_128M | BR bits are ignored if BRIDGE is disabled | |
| 27 BR_AGP | | |
| 28 BR_IO | | |



| | | |
|----------------|---------------|--------------------------------|
| 29: ROM_TYPE_0 | ROM_TYPE[1:0] | 00 Parallel 01 Serial_AT25F |
| 30: ROM_TYPE_1 | | 10 Serial_SST45VF 11 RPU |

| | | |
|------------|-----------------|----------------|
| 16: USER_0 | STRAP_USER[3:0] | 0000 (default) |
| 17: USER_1 | | |
| 18: USER_2 | | |
| 19: USER_3 | | |

REG: NV_STRAP_1

| Bit Signal | VALUE_ID | VALUEs |
|-----------------------------|----------|--------------------------------|
| 11: PEX_PLL_EN_TERM[00] | | 0 (default – internal term on) |
| 12: SGI0_FNDCFG_LUT_ADDR[0] | | |
| 13: SGI0_FNDCFG_LUT_ADDR[1] | | |
| 14: SGI0_FNDCFG_LUT_ADDR[2] | | |

Mechanical parts



Micro-Star International Co., LTD.


MS-V067

STRAPS, Mechanical Parts


| | |
|-----|--|
| REV | |
| 0A | |
| 20 | |

Power Supply:TMDS_IOVDD/A3V3/5V



DDC 5V



TMDS IO SUPPLY WITH BACKDRIVE PROTECTION



A3V3 Power Supply




| NETNAME | MAX_CURRENT | MIN_LINE_WIDTH | VOLTAGE |
|------------|-------------|----------------|---------|
| DDC_5V | DDC_5V | 0.1 | 5.00000 |
| A3V3 | A3V3 | 0.06 | 3.30000 |
| TMDS_IOVDD | TMDS_IOVDD | 0.24 | 3.30000 |
| A3V3 | A3V3 | 0.4 | 3.30000 |
| DDC | DDC | 0.6 | 5.00000 |



PowerSupply: NVVDD, A2V5






| Net Name | LINE_WIDTH | Current | Voltage |
|----------|------------|---------|---------|
| 12V_PEX | 100.0 | 3.0000 | 1.20V |
| NVVDD | 100.00 | 1.0000 | 1.10V |
| PEXTV2 | 100.00 | 1.0000 | 1.20V |
| 1.1V | 100.00 | 1.0000 | 1.10V |
| 1.2V | 100.00 | 1.0000 | 1.20V |





CORE REGULATOR +VDDC

VDDC=1.1V

$$NVVDD=0.8 * [1 + (ER1686 / ER5)]$$



PowerSupplyIII: FBVDDQ,PEX1V2



FBVDDQ = 0.8 * (1+ (ER12 / ER13))

| Net Name | LINE_WIDTH | CURRENT | Voltage |
|----------|------------|---------|---------|
| FBVDDQ | 20MIL | 2V | |
| PEX1V2_F | 20MIL | 1.5 | 1.2V |