

P892-A04: GT200/NVI 02

Table of Contents

Page 1: Title Page
Page 2: Block Diagram
Page 3: PCI Express / JTAG
Page 4: Framebuffer A,B: GPU Section + Calibration
Page 5: Framebuffer C,D: GPU Section
Page 6: Framebuffer E,F: GPU Section
Page 7: Framebuffer G,H: GPU Section
Page 8: Framebuffer A: Memory Section
Page 9: Framebuffer B: Memory Section
Page 10: Framebuffer C: Memory Section
Page 11: Framebuffer D: Memory Section
Page 12: Framebuffer E: Memory Section
Page 13: Framebuffer F: Memory Section
Page 14: Framebuffer G: Memory Section
Page 15: Framebuffer H: Memory Section
Page 16: Decoupling: Memory Section A-D
Page 17: Decoupling: Memory Section E-G
Page 18: Decoupling: GPU (NVVDD, FBVDDQ)
Page 19: GPU-NVIO Interconnect: GV Bus / PLL
Page 20: Display: DACA (Middle DVI-I)
Page 21: Display: DACC (South DVI-I)
Page 22: Display: DACB (North Mini DIN) SD/HDTV out
Page 23: Display: IFPAB for south DVI-I (with DACC)
Page 24: Display: IFPCD for middle DVI-I (with DACA)
Page 25: Connectors: DR Interface (Dual SLI)
Page 26: MISC: GPIO / XTAL / VBIOS / HDCP / I2C / GPU SPDIF
Page 27: MISC: MIO / DVI / STRAPS
Page 28: Power and GND (GPU and NVIOx)
Page 29: Power Supply: SPDIF IN / AVDD FILTER / DDC_5V / IFP_IOVDD / FAN DELAY / FAN / THERM
Page 30: Power Supply: 5V / 2V5 / 1V15 / PWM_5V / 8V5
Page 31: Power Supply: Combined FBVDD/Q
Page 32: Power Supply: NVVDD REGULATOR
Page 33: Power Supply: NVVDD Phase 1-3 of 6
Page 34: Power Supply: NVVDD Phase 4-6 of 6
Page 35: Power: Input Rail Filter and Detection Logic
Page 36: Thermal/Mechanical

SKU	VARIANT	NVPN	ASSEMBLY
B	BASE	600-10892-BASE-400	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO-STUFF ASSEMBLY NOTES AND BOM NOT FINAL
1	SKU0052	600-10892-0052-400	DT, GT200-350B 650MHz/1480MHz, 1.3GHz 1024MB 16Mx32 GDDR3, DVI-I + DVI-I, DUAL SLI CONNECTORS
2	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
3	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
4	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
5	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
6	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
7	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
8	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
9	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
10	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
11	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
12	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
13	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
14	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
15	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>


RESERVED

ASSEMBLY	DT, GT200-350B 650MHz/1480MHz, 1.3GHz 1024MB 16Mx32 GDDR3, DVI-I + DVI-I, DUAL SLI CONNECTORS
PAGE DETAIL	Block Diagram

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION


2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



NV_PN	600-10892-0052-400 A		
ID	p892_a04	PAGE	2 OF 42
NAME	myan	DATE	14-JAN-2009

PCI Express / JTAG

JTAG



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES (INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS).

NVI DI A CORPORATI ON

2701 SAN TOMAS EXPRESSWAY

NV_PN	600-10892-0052-400 A
-------	----------------------

ID	p892_a04	PAGE	3 OF 42
----	----------	------	---------

NAME	myan	DATE	14-JAN-2009
------	------	------	-------------

Framebuffer A, B: GPU Section + Calibration

G1
G200-300-B1
BGA2236
COMMON

2/21 MEM_A

FBA_D<0>	BL39	FBA_D0	FBA_D32
FBA_D<1>	BK38	FBA_D1	FBA_D33
FBA_D<2>	BK39	FBA_D2	FBA_D34
FBA_D<3>	BJ39	FBA_D3	FBA_D35
FBA_D<4>	BK42	FBA_D4	FBA_D36
FBA_D<5>	BJ41	FBA_D5	FBA_D37
FBA_D<6>	BJ42	FBA_D6	FBA_D38
FBA_D<7>	BH42	FBA_D7	FBA_D39
FBA_D<8>	BM44	FBA_D8	FBA_D40
FBA_D<9>	BM45	FBA_D9	FBA_D41
FBA_D<10>	BL43	FBA_D10	FBA_D42
FBA_D<11>	BK44	FBA_D11	FBA_D43
FBA_D<12>	BK45	FBA_D12	FBA_D44
FBA_D<13>	BJ45	FBA_D13	FBA_D45
FBA_D<14>	BJ44	FBA_D14	FBA_D46
FBA_D<15>	BH45	FBA_D15	FBA_D47
FBA_D<16>	BM46	FBA_D16	FBA_D48
FBA_D<17>	BM46	FBA_D17	FBA_D49
FBA_D<18>	BM47	FBA_D18	FBA_D50
FBA_D<19>	BL48	FBA_D19	FBA_D51
FBA_D<20>	BL49	FBA_D20	FBA_D52
FBA_D<21>	BL51	FBA_D21	FBA_D53
FBA_D<22>	BL51	FBA_D22	FBA_D54
FBA_D<23>	BL52	FBA_D23	FBA_D55
FBA_D<24>	BK47	FBA_D24	FBA_D56
FBA_D<25>	BJ47	FBA_D25	FBA_D57
FBA_D<26>	BM46	FBA_D26	FBA_D58
FBA_D<27>	BG46	FBA_D27	FBA_D59
FBA_D<28>	BG47	FBA_D28	FBA_D60
FBA_D<29>	BH48	FBA_D29	FBA_D61
FBA_D<30>	BF48	FBA_D30	FBA_D62
FBA_D<31>	BE47	FBA_D31	FBA_D63

FBA_DOM0	BM39	FBA_DOM0	FBA_DOM4
FBA_DOM1	BM44	FBA_DOM1	FBA_DOM5
FBA_DOM2	BM48	FBA_DOM2	FBA_DOM6
FBA_DOM3	BF47	FBA_DOM3	FBA_DOM7


FBA_DOS_RN0	BL42	FBA_DOS_RN0	FBA_DOS_RN4
FBA_DOS_RN1	BP45	FBA_DOS_RN1	FBA_DOS_RN5
FBA_DOS_RN2	BM50	FBA_DOS_RN2	FBA_DOS_RN6
FBA_DOS_RN3	BK48	FBA_DOS_RN3	FBA_DOS_RN7
FBA_DOS_WP0	BK41	FBA_DOS_WP0	FBA_DOS_WP4
FBA_DOS_WP1	BM45	FBA_DOS_WP1	FBA_DOS_WP5
FBA_DOS_WP2	BM49	FBA_DOS_WP2	FBA_DOS_WP6
FBA_DOS_WP3	BJ48	FBA_DOS_WP3	FBA_DOS_WP7

FBA_CMD<0>	BR47	FBA_CMD0	FBA_CMD10
FBA_CMD<1>	BM47	FBA_CMD1	FBA_CMD11
FBA_CMD<2>	BR48	FBA_CMD2	FBA_CMD12
FBA_CMD<3>	BP48	FBA_CMD3	FBA_CMD13
FBA_CMD<4>	BM48	FBA_CMD4	FBA_CMD14
FBA_CMD<5>	BM49	FBA_CMD5	FBA_CMD15
FBA_CMD<6>	BK50	FBA_CMD6	FBA_CMD16
FBA_CMD<7>	BM50	FBA_CMD7	FBA_CMD17
FBA_CMD<8>	BR51	FBA_CMD8	FBA_CMD18
FBA_CMD<9>	BP51	FBA_CMD9	FBA_CMD19
FBA_CMD<10>	BM51	FBA_CMD10	FBA_CMD20
FBA_CMD<11>	BP53	FBA_CMD11	FBA_CMD21
FBA_CMD<12>	BM52	FBA_CMD12	FBA_CMD22
FBA_CMD<13>	BM54	FBA_CMD13	FBA_CMD23
FBA_CMD<14>	BM53	FBA_CMD14	FBA_CMD24
FBA_CMD<15>	BL55	FBA_CMD15	FBA_CMD25
FBA_CMD<16>	BL53	FBA_CMD16	FBA_CMD26
FBA_CMD<17>	BL54	FBA_CMD17	FBA_CMD27
FBA_CMD<18>	BK53	FBA_CMD18	FBA_CMD28
FBA_CMD<19>	BK55	FBA_CMD19	FBA_CMD29
FBA_CMD<20>	BJ53	FBA_CMD20	FBA_CMD30
FBA_CMD<21>	BH53	FBA_CMD21	FBA_CMD31
SNN_FBA_CMD<22>	BH54	FBA_CMD22	FBA_CMD32
FBA_CMD<23>	BR55	FBA_CMD23	
FBA_CMD<24>	BC53	FBA_CMD24	
FBA_CMD<25>	BC55	FBA_CMD25	
FBA_CMD<26>	BF53	FBA_CMD26	
FBA_CMD<27>	BE53	FBA_CMD27	
FBA_CMD<28>	BE54	FBA_CMD28	
SNN_FBA_CMD<29>	BE55	FBA_CMD29	
SNN_FBA_CMD<30>	BD53	FBA_CMD30	
SNN_FBA_CMD<31>	BD55	FBA_CMD31	
SNN_FBA_CMD<32>	BB53	FBA_CMD32	

1	FBA0_CLK0	FBA0_CLK0	BF45	FBA0_CLK0
1	FBA0_CLK0	FBA0_CLK0*	BF41	FBA0_CLK0
	SNN_FBA0_CLK1	FBA0_CLK1	BF42	FBA0_CLK1
	SNN_FBA0_CLK1*	FBA0_CLK1		FBA0_CLK1

FBA1_CLK0	BB45	FBA1_CLK0	FBA1_CLK0
FBA1_CLK0	BB46	FBA1_CLK0*	FBA1_CLK0
FBA1_CLK1	AA45	SNN_FBA1_CLK1	FBA1_CLK1
FBA1_CLK1	AY45	SNN_FBA1_CLK1*	FBA1_CLK1

FB CAL and Vref



G1
G200-300-B1
BGA2236
COMMON

3/21 MEM_B

FBB_D<0>	AV52	FBB_D0	FBB_D32
FBB_D<1>	AU51	FBB_D1	FBB_D33
FBB_D<2>	AT52	FBB_D2	FBB_D34
FBB_D<3>	AT50	FBB_D3	FBB_D35
FBB_D<4>	AT49	FBB_D4	FBB_D36
FBB_D<5>	AR49	FBB_D5	FBB_D37
FBB_D<6>	AR50	FBB_D6	FBB_D38
FBB_D<7>	AR52	FBB_D7	FBB_D39
FBB_D<8>	AM48	FBB_D8	FBB_D40
FBB_D<9>	AV46	FBB_D9	FBB_D41
FBB_D<10>	AU47	FBB_D10	FBB_D42
FBB_D<11>	AT47	FBB_D11	FBB_D43
FBB_D<12>	AT46	FBB_D12	FBB_D44
FBB_D<13>	AM46	FBB_D13	FBB_D45
FBB_D<14>	AP47	FBB_D14	FBB_D46
FBB_D<15>	AP48	FBB_D15	FBB_D47
FBB_D<16>	AP52	FBB_D16	FBB_D48
FBB_D<17>	AN52	FBB_D17	FBB_D49
FBB_D<18>	AN51	FBB_D18	FBB_D50
FBB_D<19>	AN50	FBB_D19	FBB_D51
FBB_D<20>	AK49	FBB_D20	FBB_D52
FBB_D<21>	AK50	FBB_D21	FBB_D53
FBB_D<22>	AK51	FBB_D22	FBB_D54
FBB_D<23>	AK52	FBB_D23	FBB_D55
FBB_D<24>	AM49	FBB_D24	FBB_D56
FBB_D<25>	AM49	FBB_D25	FBB_D57
FBB_D<26>	AM48	FBB_D26	FBB_D58
FBB_D<27>	AN47	FBB_D27	FBB_D59
FBB_D<28>	AN46	FBB_D28	FBB_D60
FBB_D<29>	AL47	FBB_D29	FBB_D61
FBB_D<30>	AK47	FBB_D30	FBB_D62
FBB_D<31>	AK48	FBB_D31	FBB_D63

FBB_DOM0	AT51	FBB_DOM0	FBB_DOM4
FBB_DOM1	AV47	FBB_DOM1	FBB_DOM5
FBB_DOM2	AL52	FBB_DOM2	FBB_DOM6
FBB_DOM3	AM46	FBB_DOM3	FBB_DOM7

FBB_DOS_RN0	AU53	FBB_DOS_RN0	FBB_DOS_RN4
FBB_DOS_RN1	AU48	FBB_DOS_RN1	FBB_DOS_RN5
FBB_DOS_RN2	AL51	FBB_DOS_RN2	FBB_DOS_RN6
FBB_DOS_RN3	AL48	FBB_DOS_RN3	FBB_DOS_RN7
FBB_DOS_WP0	AU52	FBB_DOS_WP0	FBB_DOS_WP4
FBB_DOS_WP1	AT48	FBB_DOS_WP1	FBB_DOS_WP5
FBB_DOS_WP2	AM50	FBB_DOS_WP2	FBB_DOS_WP6
FBB_DOS_WP3	AM47	FBB_DOS_WP3	FBB_DOS_WP7

FBB_CMD<0>	BB54	FBB_CMD0	FBB_CMD10
FBB_CMD<1>	BB55	FBB_CMD1	FBB_CMD11
FBB_CMD<2>	BA53	FBB_CMD2	FBB_CMD12
FBB_CMD<3>	BA55	FBB_CMD3	FBB_CMD13
FBB_CMD<4>	AW53	FBB_CMD4	FBB_CMD14
FBB_CMD<5>	AW54	FBB_CMD5	FBB_CMD15
FBB_CMD<6>	AW55	FBB_CMD6	FBB_CMD16
FBB_CMD<7>	AV53	FBB_CMD7	FBB_CMD17
FBB_CMD<8>	AV55	FBB_CMD8	FBB_CMD18
FBB_CMD<9>	AT53	FBB_CMD9	FBB_CMD19
FBB_CMD<10>	AT54	FBB_CMD10	FBB_CMD20
FBB_CMD<11>	AT55	FBB_CMD11	FBB_CMD21
FBB_CMD<12>	AR53	FBB_CMD12	FBB_CMD22
FBB_CMD<13>	AR55	FBB_CMD13	FBB_CMD23
FBB_CMD<14>	AP53	FBB_CMD14	FBB_CMD24
FBB_CMD<15>	AN55	FBB_CMD15	FBB_CMD25
FBB_CMD<16>	AN53	FBB_CMD16	FBB_CMD26
FBB_CMD<17>	AN54	FBB_CMD17	FBB_CMD27
FBB_CMD<18>	AM53	FBB_CMD18	FBB_CMD28
FBB_CMD<19>	AM55	FBB_CMD19	FBB_CMD29
FBB_CMD<20>	AL53	FBB_CMD20	FBB_CMD30
FBB_CMD<21>	AK53	FBB_CMD21	FBB_CMD31
SNN_FBB_CMD<22>	AK54	FBB_CMD22	FBB_CMD32
FBB_CMD<23>	AK55	FBB_CMD23	
FBB_CMD<24>	AJ53	FBB_CMD24	
FBB_CMD<25>	AJ55	FBB_CMD25	
FBB_CMD<26>	AH53	FBB_CMD26	
FBB_CMD<27>	AG55	FBB_CMD27	
FBB_CMD<28>	AG53	FBB_CMD28	
SNN_FBB_CMD<29>	AF55	FBB_CMD29	
SNN_FBB_CMD<30>	AF54	FBB_CMD30	
SNN_FBB_CMD<31>	AF53	FBB_CMD31	
SNN_FBB_CMD<32>	AD55	FBB_CMD32	

1	FBB0_CLK0	FBB0_CLK0	AM47	FBB0_CLK0
1	FBB0_CLK0	FBB0_CLK0*	AT46	FBB0_CLK0
	SNN_FBB0_CLK1	FBB0_CLK1	AT45	FBB0_CLK1
	SNN_FBB0_CLK1*	FBB0_CLK1		FBB0_CLK1

FBB1_CLK0	AK45	FBB1_CLK0	FBB1_CLK0
FBB1_CLK0	AP45	SNN_FBB1_CLK1	FBB1_CLK0
FBB1_CLK1	AN45	SNN_FBB1_CLK1*	FBB1_CLK1

FBA_D<0>	400HM	1	0	FBA_D<0> . 63>
FBA_D<1>	400HM	1	1	
FBA_D<2>	400HM	1	2	
FBA_D<3>	400HM	1	3	
FBA_D<4>	400HM	1	4	
FBA_D<5>	400HM	1	5	
FBA_D<6>	400HM	1	6	
FBA_D<7>	400HM	1	7	
FBA_D<8>	400HM	1	8	
FBA_D<9>	400HM	1	9	
FBA_D<10>	400HM	1	10	
FBA_D<11>	400HM	1	11	
FBA_D<12>	400HM	1	12	
FBA_D<13>	400HM	1	13	
FBA_D<14>	400HM	1	14	
FBA_D<15>	400HM	1	15	
FBA_D<16>	400HM	1	16	
FBA_D<17>	400HM	1	17	
FBA_D<18>	400HM	1	18	
FBA_D<19>	400HM	1	19	
FBA_D<20>	400HM	1	20	
FBA_D<21>	400HM	1	21	
FBA_D<22>	400HM	1	22	
FBA_D<23>	400HM	1	23	
FBA_D<24>	400HM	1	24	
FBA_D<25>	400HM	1	25	
FBA_D<26>	400HM	1	26	
FBA_D<27>	400HM	1	27	
FBA_D<28>	400HM	1	28	
FBA_D<29>	400HM	1	29	
FBA_D<30>	400HM	1	30	
FBA_D<31>	400HM	1	31	
FBA_D<32>	400HM	1	32	
FBA_D<33>	400HM	1	33	
FBA_D<34>	400HM	1	34	
FBA_D<35>	400HM	1	35	
FBA_D<36>	400HM	1	36	
FBA_D<37>	400HM	1	37	
FBA_D<38>	400HM	1	38	
FBA_D<39>	400HM	1	39	
FBA_D<40>	400HM	1	40	
FBA_D<41>	400HM	1	41	
FBA_D<42>	400HM	1	42	
FBA_D<43>	400HM	1	43	
FBA_D<44>	400HM	1	44	
FBA_D<45>	400HM	1	45	
FBA_D<46>	400HM	1	46	
FBA_D<47>	400HM	1	47	
FBA_D<48>	400HM	1	48	
FBA_D<49>	400HM	1	49	
FBA_D<50>	400HM	1	50	
FBA_D<51>	400HM	1	51	
FBA_D<52>	400HM	1	52	
FBA_D<53>	400HM	1	53	
FBA_D<54>	400HM	1	54	
FBA_D<55>	400HM	1	55	
FBA_D<56>	400HM	1	56	
FBA_D<57>	400HM	1	57	
FBA_D<58>	400HM	1	58	
FBA_D<59>	400HM	1	59	
FBA_D<60>	400HM	1	60	
FBA_D<61>	400HM	1	61	
FBA_D<62>	400HM	1	62	
FBA_D<63>	400HM	1	63	

FBA_DOM0	400HM	1	BI	9.4A<>
FBA_DOM1	400HM	1	BI	9.5A<>
FBA_DOM2	400HM	1	BI	9.5A<>
FBA_DOM3	400HM	1	BI	9.5A<>
FBA_DOM4	400HM	1	BI	9.5A<>
FBA_DOM5	400HM	1	BI	9.5A<>
FBA_DOM6	400HM	1	BI	9.5A<>
FBA_DOM7	400HM	1	BI	9.5A<>

FBA_DOS_RN0	400HM	1	IN	9.5A<>
FBA_DOS_RN1	400HM	1	IN	9.5A<>
FBA_DOS_RN2	400HM	1	IN	9.5A<>
FBA_DOS_RN3	400HM	1	IN	9.5A<>
FBA_DOS_RN4	400HM	1	IN	9.5A<>
FBA_DOS_RN5	400HM	1	IN	9.5A<>
FBA_DOS_RN6	400HM	1	IN	9.5A<>
FBA_DOS_RN7	400HM	1	IN	9.5A<>

FBA_DOS_WP0	400HM	1	OUT	9.5A<>
FBA_DOS_WP1	400HM	1	OUT	9.5A<>
FBA_DOS_WP2	400HM	1	OUT	9.5A<>
FBA_DOS_WP3	400HM	1	OUT	9.5A<>
FBA_DOS_WP4	400HM	1	OUT	9.5A<>
FBA_DOS_WP5	400HM	1	OUT	9.5A<>
FBA_DOS_WP6	400HM	1	OUT	9.5A<>
FBA_DOS_WP7	400HM	1	OUT	9.5A<>

FBA_CMD<0>	400HM	1	0	FBA_CMD<0> . 28>
FBA_CMD<1>	400HM	1	1	
FBA_CMD<2>	400HM	1	2	
FBA_CMD<3>	400HM	1	3	
FBA_CMD<4>	400HM	1	4	
FBA_CMD<5>	400HM	1	5	
FBA_CMD<6>	400HM	1	6	
FBA_CMD<7>	400HM	1	7	
FBA_CMD<8>	400HM	1	8	
FBA_CMD<9>	400HM	1	9	
FBA_CMD<10>	400HM	1	10	
FBA_CMD<11>	400HM	1	11	
FBA_CMD<12>	400HM	1	12	
FBA_CMD<13>	400HM	1	13	
FBA_CMD<14>	400HM	1	14	
FBA_CMD<15>	400HM	1	15	
FBA_CMD<16>	400HM	1	16	
FBA_CMD<17>	400HM	1	17	
FBA_CMD<18>	400HM	1	18	
FBA_CMD<19>	400HM	1	19	
FBA_CMD<20>	400HM	1	20	
FBA_CMD<21>	400HM	1	21	
FBA_CMD<23>	400HM	1	23	
FBA_CMD<24>	400HM	1	24	
FBA_CMD<25>	400HM	1	25	
FBA_CMD<26>	400HM	1	26	
FBA_CMD<27>	400HM	1	27	
FBA_CMD<28>	400HM	1	28	

Framebuffer C, D: GPU Section

G1
G200-300-B1
86A2236
COMMON

4/21 MEM_C

FBC D<0>	AB53	FBC D0	FBC D32	N51	FBC D<32>
FBC D<1>	W53	FBC D1	FBC D33	N52	FBC D<33>
FBC D<2>	W52	FBC D2	FBC D34	M52	FBC D<34>
FBC D<3>	Y52	FBC D3	FBC D35	L50	FBC D<35>
FBC D<4>	AA52	FBC D4	FBC D36	K51	FBC D<36>
FBC D<5>	Y51	FBC D5	FBC D37	K52	FBC D<37>
FBC D<6>	AA50	FBC D6	FBC D38	J52	FBC D<38>
FBC D<7>	AA49	FBC D7	FBC D39	J50	FBC D<39>
FBC D<8>	U49	FBC D8	FBC D40	L45	FBC D<40>
FBC D<9>	U48	FBC D9	FBC D41	L46	FBC D<41>
FBC D<10>	U47	FBC D10	FBC D42	L47	FBC D<42>
FBC D<11>	T47	FBC D11	FBC D43	K48	FBC D<43>
FBC D<12>	U46	FBC D12	FBC D44	H48	FBC D<44>
FBC D<13>	U45	FBC D13	FBC D45	H46	FBC D<45>
FBC D<14>	T45	FBC D14	FBC D46	G47	FBC D<46>
FBC D<15>	R46	FBC D15	FBC D47	J49	FBC D<47>
FBC D<16>	U52	FBC D16	FBC D48	H49	FBC D<48>
FBC D<17>	U51	FBC D17	FBC D49	H50	FBC D<49>
FBC D<18>	U50	FBC D18	FBC D50	F50	FBC D<50>
FBC D<19>	R50	FBC D19	FBC D51	H51	FBC D<51>
FBC D<20>	P50	FBC D20	FBC D52	H52	FBC D<52>
FBC D<21>	P51	FBC D21	FBC D53	F52	FBC D<53>
FBC D<22>	P52	FBC D22	FBC D54	E53	FBC D<54>
FBC D<23>	R52	FBC D23	FBC D55	D53	FBC D<55>
FBC D<24>	P45	FBC D24	FBC D56	C52	FBC D<56>
FBC D<25>	P46	FBC D25	FBC D57	D51	FBC D<57>
FBC D<26>	N47	FBC D26	FBC D58	E52	FBC D<58>
FBC D<27>	N47	FBC D27	FBC D59	E51	FBC D<59>
FBC D<28>	P48	FBC D28	FBC D60	D48	FBC D<60>
FBC D<29>	N48	FBC D29	FBC D61	D47	FBC D<61>
FBC D<30>	L48	FBC D30	FBC D62	E48	FBC D<62>
FBC D<31>	L49	FBC D31	FBC D63	F47	FBC D<63>

FBC DOM0	W51	FBC DOM0	FBC DOM4	K53	FBC DOM4
FBC DOM1	U49	FBC DOM1	FBC DOM5	G48	FBC DOM5
FBC DOM2	T51	FBC DOM2	FBC DOM6	G51	FBC DOM6
FBC DOM3	P49	FBC DOM3	FBC DOM7	C49	FBC DOM7

FBC DOS RNO	Y49	FBC DOS RNO	FBC DOS RN4	L52	FBC DOS RN4
FBC DOS RN1	R47	FBC DOS RN1	FBC DOS RN5	K47	FBC DOS RN5
FBC DOS RN2	T52	FBC DOS RN2	FBC DOS RN6	G52	FBC DOS RN6
FBC DOS RN3	M50	FBC DOS RN3	FBC DOS RN7	L49	FBC DOS RN7
FBC DOS WPO	C46	FBC DOS WPO	FBC DOS WP4	L51	FBC DOS WP4
FBC DOS WP1	T48	FBC DOS WP1	FBC DOS WP5	J47	FBC DOS WP5
FBC DOS WP2	T53	FBC DOS WP2	FBC DOS WP6	G53	FBC DOS WP6
FBC DOS WP3	M49	FBC DOS WP3	FBC DOS WP7	D49	FBC DOS WP7

FBC CMD<0>	AD53	FBC CMD0	FBC CMD17	C42	FBC CMD17
FBC CMD<1>	AC55	FBC CMD1	FBC CMD18	B42	FBC CMD18
FBC CMD<2>	AC54	FBC CMD2	FBC CMD19	A42	FBC CMD19
FBC CMD<3>	AC53	FBC CMD3	FBC CMD20	C41	FBC CMD20
FBC CMD<4>	AA55	FBC CMD4	FBC CMD21	A41	FBC CMD21
FBC CMD<5>	AA53	FBC CMD5	FBC CMD22	C39	FBC CMD22
FBC CMD<6>	Y55	FBC CMD6	FBC CMD23	B39	FBC CMD23
FBC CMD<7>	Y54	FBC CMD7	FBC CMD24	A39	FBC CMD24
FBC CMD<8>	Y53	FBC CMD8	FBC CMD25	C38	FBC CMD25
FBC CMD<9>	V55	FBC CMD9	FBC CMD26	A38	FBC CMD26
FBC CMD<10>	V53	FBC CMD10	FBC CMD27	C36	FBC CMD27
FBC CMD<11>	U55	FBC CMD11	FBC CMD28	B36	FBC CMD28
FBC CMD<12>	U54	FBC CMD12	FBC CMD29	A36	FBC CMD29
FBC CMD<13>	U53	FBC CMD13	FBC CMD30	C35	FBC CMD30
FBC CMD<14>	R55	FBC CMD14	FBC CMD31	A35	FBC CMD31
FBC CMD<15>	R53	FBC CMD15	FBC CMD32	C33	FBC CMD32
FBC CMD<16>	P53	FBC CMD16			
FBC CMD<17>	P54	FBC CMD17			
FBC CMD<18>	P55	FBC CMD18			
FBC CMD<19>	M55	FBC CMD19			
FBC CMD<20>	M53	FBC CMD20			
FBC CMD<21>	L55	FBC CMD21			
FBC CMD<22>	L54	FBC CMD22			
FBC CMD<23>	L53	FBC CMD23			
FBC CMD<24>	J55	FBC CMD24			
FBC CMD<25>	J53	FBC CMD25			
FBC CMD<26>	H55	FBC CMD26			
FBC CMD<27>	H54	FBC CMD27			
FBC CMD<28>	H53	FBC CMD28			
FBC CMD<29>	F55	FBC CMD29			
FBC CMD<30>	F53	FBC CMD30			
FBC CMD<31>	E55	FBC CMD31			
FBC CMD<32>	E54	FBC CMD32			

1	FBC0_CLK0	FBC0_CLK0	AA47	FBC0_CLK0
1	FBC0_CLK0	FBC0_CLK0	AC45	FBC0_CLK0
	SNN_FBC0_CLK1	FBC0_CLK1	AB45	FBC0_CLK1
	SNN_FBC0_CLK1*	FBC0_CLK1		FBC0_CLK1

FBC1_CLK0	M46	FBC1_CLK0	FBC1_CLK0	1
FBC1_CLK0	Y45	SNN_FBC1_CLK1	FBC1_CLK0	1
FBC1_CLK1	W45	SNN_FBC1_CLK1*	FBC1_CLK1	
FBC1_CLK1				

G1
G200-300-B1
86A2236
COMMON

5/21 MEM_D

FBD D<0>	E46	FBD D0	FBD D32	E37	FBD D<32>
FBD D<1>	E45	FBD D1	FBD D33	D38	FBD D<33>
FBD D<2>	F45	FBD D2	FBD D34	F38	FBD D<34>
FBD D<3>	H45	FBD D3	FBD D35	E37	FBD D<35>
FBD D<4>	G44	FBD D4	FBD D36	F36	FBD D<36>
FBD D<5>	F44	FBD D5	FBD D37	G35	FBD D<37>
FBD D<6>	D44	FBD D6	FBD D38	F35	FBD D<38>
FBD D<7>	E43	FBD D7	FBD D39	D35	FBD D<39>
FBD D<8>	L43	FBD D8	FBD D40	J34	FBD D<40>
FBD D<9>	K42	FBD D9	FBD D41	H33	FBD D<41>
FBD D<10>	J43	FBD D10	FBD D42	J33	FBD D<42>
FBD D<11>	J42	FBD D11	FBD D43	K33	FBD D<43>
FBD D<12>	G41	FBD D12	FBD D44	K32	FBD D<44>
FBD D<13>	H40	FBD D13	FBD D45	J32	FBD D<45>
FBD D<14>	G39	FBD D14	FBD D46	J31	FBD D<46>
FBD D<15>	F39	FBD D15	FBD D47	H31	FBD D<47>
FBD D<16>	C43	FBD D16	FBD D48	C31	FBD D<48>
FBD D<17>	D43	FBD D17	FBD D49	C34	FBD D<49>
FBD D<18>	D42	FBD D18	FBD D50	D30	FBD D<50>
FBD D<19>	E42	FBD D19	FBD D51	D32	FBD D<51>
FBD D<20>	D41	FBD D20	FBD D52	E34	FBD D<52>
FBD D<21>	D40	FBD D21	FBD D53	D34	FBD D<53>
FBD D<22>	C39	FBD D22	FBD D54	D31	FBD D<54>
FBD D<23>	E39	FBD D23	FBD D55	D33	FBD D<55>
FBD D<24>	J40	FBD D24	FBD D56	F29	FBD D<56>
FBD D<25>	K41	FBD D25	FBD D57	F30	FBD D<57>
FBD D<26>	J39	FBD D26	FBD D58	D26	FBD D<58>
FBD D<27>	H39	FBD D27	FBD D59	D27	FBD D<59>
FBD D<28>	G38	FBD D28	FBD D60	D28	FBD D<60>
FBD D<29>	H37	FBD D29	FBD D61	E28	FBD D<61>
FBD D<30>	H36	FBD D30	FBD D62	E30	FBD D<62>
FBD D<31>	K36	FBD D31	FBD D63	E26	FBD D<63>

FBD DOM0	D45	FBD DOM0	FBD DOM4	E36	FBD DOM4
FBD DOM1	H43	FBD DOM1	FBD DOM5	J35	FBD DOM5
FBD DOM2	C40	FBD DOM2	FBD DOM6	F32	FBD DOM6
FBD DOM3	L37	FBD DOM3	FBD DOM7	C28	FBD DOM7

FBD DOS RNO	D46	FBD DOS RNO	FBD DOS RN4	D36	FBD DOS RN4
FBD DOS RN1	G42	FBD DOS RN1	FBD DOS RN5	H34	FBD DOS RN5
FBD DOS RN2	E40	FBD DOS RN2	FBD DOS RN6	E33	FBD DOS RN6
FBD DOS RN3	J36	FBD DOS RN3	FBD DOS RN7	D29	FBD DOS RN7
FBD DOS WP0	C46	FBD DOS WP0	FBD DOS WP4	D37	FBD DOS WP4
FBD DOS WP1	H42	FBD DOS WP1	FBD DOS WP5	G33	FBD DOS WP5
FBD DOS WP2	F41	FBD DOS WP2	FBD DOS WP6	F33	FBD DOS WP6
FBD DOS WP3	J37	FBD DOS WP3	FBD DOS WP7	C29	FBD DOS WP7

FBD CMD<0>	C54	FBD CMD0	FBD CMD17	C42	FBD CMD17
FBD CMD<1>	B53	FBD CMD1	FBD CMD18	B42	FBD CMD18
FBD CMD<2>	C51	FBD CMD2	FBD CMD19	A42	FBD CMD19
FBD CMD<3>	C50	FBD CMD3	FBD CMD20	C41	FBD CMD20
FBD CMD<4>	B51	FBD CMD4	FBD CMD21	A41	FBD CMD21
FBD CMD<5>	A51	FBD CMD5	FBD CMD22	C39	FBD CMD22
FBD CMD<6>	A50	FBD CMD6	FBD CMD23	B39	FBD CMD23
FBD CMD<7>	C48	FBD CMD7	FBD CMD24	A39	FBD CMD24
FBD CMD<8>	B48	FBD CMD8	FBD CMD25	C38	FBD CMD25
FBD CMD<9>	A48	FBD CMD9	FBD CMD26	A38	FBD CMD26
FBD CMD<10>	C47	FBD CMD10	FBD CMD27	C36	FBD CMD27
FBD CMD<11>	C45	FBD CMD11	FBD CMD28	B36	FBD CMD28
FBD CMD<12>	C45	FBD CMD12	FBD CMD29	A36	FBD CMD29
FBD CMD<13>	B45	FBD CMD13	FBD CMD30	C35	FBD CMD30
FBD CMD<14>	A45	FBD CMD14	FBD CMD31	A35	FBD CMD31
FBD CMD<15>	A44	FBD CMD15	FBD CMD32	C33	FBD CMD32
FBD CMD<16>	C44	FBD CMD16			
FBD CMD<17>	C42	FBD CMD17			
FBD CMD<18>	B42	FBD CMD18			
FBD CMD<19>	A42	FBD CMD19			
FBD CMD<20>	C41	FBD CMD20			
FBD CMD<21>	A41	FBD CMD21			
FBD CMD<22>	C39	FBD CMD22			
FBD CMD<23>	B39	FBD CMD23			
FBD CMD<24>	A39	FBD CMD24			
FBD CMD<25>	C38	FBD CMD25			
FBD CMD<26>	A38	FBD CMD26			
FBD CMD<27>	C36	FBD CMD27			
FBD CMD<28>	B36	FBD CMD28			
FBD CMD<29>	A36	FBD CMD29			
FBD CMD<30>	C35	FBD CMD30			
FBD CMD<31>	A35	FBD CMD31			
FBD CMD<32>	C33	FBD CMD32			

1	FBD0_CLK0	FBD0_CLK0	K44	FBD0_CLK0
1	FBD0_CLK0	SNN_FBD0_CLK1	L33	FBD0_CLK0
	SNN_FBD0_CLK1*	FBD0_CLK1	L33	FBD0_CLK1

FBD1_CLK0	J38	FBD1_CLK0	FBD1_CLK0	1
FBD1_CLK0	L30	SNN_FBD1_CLK1	FBD1_CLK0	1
FBD1_CLK1	L31	SNN_FBD1_CLK1*	FBD1_CLK1	
FBD1_CLK1				

FBC D<0>	400HM	1	0	OUT	10. 2A<>
FBC D<1>	400HM	1	1	OUT	10. 2A<>
FBC D<2>	400HM	1	2	OUT	10. 2A<>
FBC D<3>	400HM	1	3	OUT	10. 2A<>
FBC D<4>	400HM	1	4	OUT	10. 2A<>
FBC D<5>	400HM	1	5	OUT	10. 2A<>
FBC D<6>	400HM	1	6	OUT	10. 2A<>
FBC D<7>	400HM	1	7	OUT	10. 2A<>
FBC D<8>	400HM	1	8	OUT	10. 2A<>
FBC D<9>	400HM	1	9	OUT	10. 2A<>
FBC D<10>	400HM	1	10	OUT	10. 2A<>
FBC D<11>	400HM	1	11	OUT	10. 2A<>
FBC D<12>	400HM	1	12	OUT	10. 2A<>
FBC D<13>	400HM	1	13	OUT	10. 2A<>
FBC D<14>	400HM	1	14	OUT	10. 2A<>
FBC D<15>	400HM	1	15	OUT	10. 2A<>
FBC D<16>	400HM	1	16	OUT	10. 2A<>
FBC D<17>	400HM	1	17	OUT	10. 2A<>
FBC D<18>	400HM	1	18	OUT	10. 2A<>
FBC D<19>	400HM	1	19	OUT	10. 2A<>
FBC D<20>	400HM	1	20	OUT	10. 2A<>
FBC D<21>	400HM	1	21	OUT	10. 2A<>
FBC D<22>	400HM	1	22	OUT	10. 2A<>
FBC D<23>	400HM	1	23	OUT	10. 2A<>
FBC D<24>	400HM	1	24	OUT	10. 2A<>
FBC D<25>	400HM	1	25	OUT	10. 2A<>
FBC D<26>	400HM	1	26	OUT	10. 2A<>
FBC D<27>	400HM	1	27	OUT	10. 2A<>
FBC D<28>	400HM	1	28	OUT	10. 2A<>
FBC D<29>	400HM	1	29	OUT	10. 2A<>
FBC D<30>	400HM	1	30	OUT	10. 2A<>
FBC D<31>	400HM	1	31	OUT	10. 2A<>
FBC D<32>	400HM	1	32	OUT	10. 2A<>
FBC D<33>	400HM	1	33	OUT	10. 2A<>
FBC D<34>	400HM	1	34	OUT	10. 2A<>
FBC D<35>	400HM	1	35	OUT	10. 2A<>
FBC D<36>	400HM	1	36	OUT	10. 2A<>
FBC D<37>	400HM	1	37	OUT	10. 2A<>
FBC D<38>	400HM	1	38	OUT	10. 2A<>
FBC D<39>	400HM	1	39	OUT	10. 2A<>
FBC D<40>	400HM	1	40	OUT	10. 2A<>
FBC D<41>	400HM	1	41	OUT	10. 2A<>
FBC D<42>	400HM	1	42	OUT	10. 2A<>
FBC D<43>	400HM	1	43	OUT	10. 2A<>
FBC D<44>	400HM	1	44	OUT	10. 2A<>
FBC D<45>	400HM	1	45	OUT	10. 2A<>
FBC D<46>	400HM	1	46	OUT	10. 2A<>

Framebuffer E, F: GPU Section

G1
G200-300-B1
62A2236
COMMON

6/21 MEM_E

FBE_D<0>	G29	FBE_D0	FBE_D32	D21	FBE_D<32>
FBE_D<1>	G30	FBE_D1	FBE_D33	D20	FBE_D<33>
FBE_D<2>	H30	FBE_D2	FBE_D34	E20	FBE_D<34>
FBE_D<3>	J30	FBE_D3	FBE_D35	F20	FBE_D<35>
FBE_D<4>	K30	FBE_D4	FBE_D36	E19	FBE_D<36>
FBE_D<5>	K27	FBE_D5	FBE_D37	F18	FBE_D<37>
FBE_D<6>	J27	FBE_D6	FBE_D38	G18	FBE_D<38>
FBE_D<7>	G27	FBE_D7	FBE_D39	D17	FBE_D<39>
FBE_D<8>	H26	FBE_D8	FBE_D40	J18	FBE_D<40>
FBE_D<9>	J26	FBE_D9	FBE_D41	K18	FBE_D<41>
FBE_D<10>	K26	FBE_D10	FBE_D42	K17	FBE_D<42>
FBE_D<11>	J25	FBE_D11	FBE_D43	J17	FBE_D<43>
FBE_D<12>	J24	FBE_D12	FBE_D44	G15	FBE_D<44>
FBE_D<13>	K23	FBE_D13	FBE_D45	G14	FBE_D<45>
FBE_D<14>	J23	FBE_D14	FBE_D46	H14	FBE_D<46>
FBE_D<15>	H23	FBE_D15	FBE_D47	J14	FBE_D<47>
FBE_D<16>	C25	FBE_D16	FBE_D48	F17	FBE_D<48>
FBE_D<17>	E25	FBE_D17	FBE_D49	E17	FBE_D<49>
FBE_D<18>	F26	FBE_D18	FBE_D50	D16	FBE_D<50>
FBE_D<19>	F24	FBE_D19	FBE_D51	D15	FBE_D<51>
FBE_D<20>	D23	FBE_D20	FBE_D52	D14	FBE_D<52>
FBE_D<21>	F23	FBE_D21	FBE_D53	E14	FBE_D<53>
FBE_D<22>	D22	FBE_D22	FBE_D54	F14	FBE_D<54>
FBE_D<23>	C22	FBE_D23	FBE_D55	D13	FBE_D<55>
FBE_D<24>	G23	FBE_D24	FBE_D56	C13	FBE_D<56>
FBE_D<25>	H22	FBE_D25	FBE_D57	D12	FBE_D<57>
FBE_D<26>	C21	FBE_D26	FBE_D58	F12	FBE_D<58>
FBE_D<27>	J21	FBE_D27	FBE_D59	F11	FBE_D<59>
FBE_D<28>	J20	FBE_D28	FBE_D60	D10	FBE_D<60>
FBE_D<29>	H20	FBE_D29	FBE_D61	D9	FBE_D<61>
FBE_D<30>	G20	FBE_D30	FBE_D62	F9	FBE_D<62>
FBE_D<31>	H19	FBE_D31	FBE_D63	G9	FBE_D<63>

FBE_DOM0	J29	FBE_DOM0
FBE_DOM1	G26	FBE_DOM1
FBE_DOM2	E22	FBE_DOM2
FBE_DOM3	K21	FBE_DOM3

FBE_DOS_RN0	J28	FBE_DOS_RN0
FBE_DOS_RN1	G24	FBE_DOS_RN1
FBE_DOS_RN2	D25	FBE_DOS_RN2
FBE_DOS_RN3	J19	FBE_DOS_RN3
FBE_DOS_WP0	K21	FBE_DOS_WP0
FBE_DOS_WP1	H25	FBE_DOS_WP1
FBE_DOS_WP2	D24	FBE_DOS_WP2
FBE_DOS_WP3	K20	FBE_DOS_WP3

FBE_CMD<0>	B33	FBE_CMD0
FBE_CMD<1>	A33	FBE_CMD1
FBE_CMD<2>	C32	FBE_CMD2
FBE_CMD<3>	A32	FBE_CMD3
FBE_CMD<4>	B30	FBE_CMD4
FBE_CMD<5>	A30	FBE_CMD5
FBE_CMD<6>	C30	FBE_CMD6
FBE_CMD<7>	A29	FBE_CMD7
FBE_CMD<8>	A27	FBE_CMD8
FBE_CMD<9>	C27	FBE_CMD9
FBE_CMD<10>	A26	FBE_CMD10
FBE_CMD<11>	B26	FBE_CMD11
FBE_CMD<12>	C26	FBE_CMD12
FBE_CMD<13>	A24	FBE_CMD13
FBE_CMD<14>	C24	FBE_CMD14
FBE_CMD<15>	A23	FBE_CMD15
FBE_CMD<16>	B23	FBE_CMD16
FBE_CMD<17>	C23	FBE_CMD17
FBE_CMD<18>	A21	FBE_CMD18
FBE_CMD<19>	C21	FBE_CMD19
FBE_CMD<20>	A20	FBE_CMD20
FBE_CMD<21>	B20	FBE_CMD21
SNN_FBE_CMD<22>	C20	FBE_CMD22
FBE_CMD<23>	A18	FBE_CMD23
FBE_CMD<24>	C18	FBE_CMD24
FBE_CMD<25>	A17	FBE_CMD25
FBE_CMD<26>	B17	FBE_CMD26
FBE_CMD<27>	C17	FBE_CMD27
FBE_CMD<28>	A15	FBE_CMD28
SNN_FBE_CMD<29>	C15	FBE_CMD29
SNN_FBE_CMD<30>	A14	FBE_CMD30
SNN_FBE_CMD<31>	B14	FBE_CMD31
SNN_FBE_CMD<32>	C14	FBE_CMD32

1	FBE0_CLK0	FBE0_CLK0	L25	FBE0_CLK0
1	FBE0_CLK0	FBE0_CLK0	L22	FBE0_CLK0
		SNN_FBE0_CLK1*	L23	FBE0_CLK1
		SNN_FBE0_CLK1*	L23	FBE0_CLK1

FBE1_CLK0	K15	FBE1_CLK0	FBE1_CLK0	1
FBE1_CLK0	L15	FBE1_CLK0	FBE1_CLK0	1
FBE1_CLK1	L17	SNN_FBE1_CLK1*	W10	
FBE1_CLK1	L16	SNN_FBE1_CLK1*	Y11	

G1
G200-300-B1
62A2236
COMMON

7/21 MEM_F

FBF_D<0>	K14	FBF_D0	FBF_D32	G3	FBF_D<32>
FBF_D<1>	H13	FBF_D1	FBF_D33	G4	FBF_D<33>
FBF_D<2>	J12	FBF_D2	FBF_D34	G5	FBF_D<34>
FBF_D<3>	G12	FBF_D3	FBF_D35	H4	FBF_D<35>
FBF_D<4>	G11	FBF_D4	FBF_D36	K3	FBF_D<36>
FBF_D<5>	H11	FBF_D5	FBF_D37	K4	FBF_D<37>
FBF_D<6>	H10	FBF_D6	FBF_D38	L4	FBF_D<38>
FBF_D<7>	J10	FBF_D7	FBF_D39	L5	FBF_D<39>
FBF_D<8>	N11	FBF_D8	FBF_D40	N3	FBF_D<40>
FBF_D<9>	P11	FBF_D9	FBF_D41	M4	FBF_D<41>
FBF_D<10>	P10	FBF_D10	FBF_D42	N4	FBF_D<42>
FBF_D<11>	N9	FBF_D11	FBF_D43	N5	FBF_D<43>
FBF_D<12>	P8	FBF_D12	FBF_D44	R4	FBF_D<44>
FBF_D<13>	P7	FBF_D13	FBF_D45	T4	FBF_D<45>
FBF_D<14>	M7	FBF_D14	FBF_D46	T3	FBF_D<46>
FBF_D<15>	M6	FBF_D15	FBF_D47	U4	FBF_D<47>
FBF_D<16>	E7	FBF_D16	FBF_D48	P6	FBF_D<48>
FBF_D<17>	F8	FBF_D17	FBF_D49	R6	FBF_D<49>
FBF_D<18>	G8	FBF_D18	FBF_D50	U6	FBF_D<50>
FBF_D<19>	H8	FBF_D19	FBF_D51	R7	FBF_D<51>
FBF_D<20>	J9	FBF_D20	FBF_D52	T8	FBF_D<52>
FBF_D<21>	K8	FBF_D21	FBF_D53	U10	FBF_D<53>
FBF_D<22>	J7	FBF_D22	FBF_D54	T11	FBF_D<54>
FBF_D<23>	J6	FBF_D23	FBF_D55	U11	FBF_D<55>
FBF_D<24>	D8	FBF_D24	FBF_D56	W3	FBF_D<56>
FBF_D<25>	C7	FBF_D25	FBF_D57	V4	FBF_D<57>
FBF_D<26>	D7	FBF_D26	FBF_D58	V6	FBF_D<58>
FBF_D<27>	D6	FBF_D27	FBF_D59	Y7	FBF_D<59>
FBF_D<28>	C4	FBF_D28	FBF_D60	AA7	FBF_D<60>
FBF_D<29>	D3	FBF_D29	FBF_D61	AA6	FBF_D<61>
FBF_D<30>	E4	FBF_D30	FBF_D62	V5	FBF_D<62>
FBF_D<31>	F4	FBF_D31	FBF_D63	AA4	FBF_D<63>

FBF_DOM0	J11	FBF_DOM0
FBF_DOM1	N8	FBF_DOM1
FBF_DOM2	F6	FBF_DOM2
FBF_DOM3	C5	FBF_DOM3

FBF_DOS_RN0	L11	FBF_DOS_RN0
FBF_DOS_RN1	L7	FBF_DOS_RN1
FBF_DOS_RN2	H7	FBF_DOS_RN2
FBF_DOS_RN3	E5	FBF_DOS_RN3
FBF_DOS_WP0	K11	FBF_DOS_WP0
FBF_DOS_WP1	L8	FBF_DOS_WP1
FBF_DOS_WP2	H6	FBF_DOS_WP2
FBF_DOS_WP3	D5	FBF_DOS_WP3

FBF_CMD<0>	A12	FBF_CMD0
FBF_CMD<1>	C12	FBF_CMD1
FBF_CMD<2>	A11	FBF_CMD2
FBF_CMD<3>	B11	FBF_CMD3
FBF_CMD<4>	C11	FBF_CMD4
FBF_CMD<5>	A9	FBF_CMD5
FBF_CMD<6>	C9	FBF_CMD6
FBF_CMD<7>	A8	FBF_CMD7
FBF_CMD<8>	B8	FBF_CMD8
FBF_CMD<9>	C8	FBF_CMD9
FBF_CMD<10>	A6	FBF_CMD10
FBF_CMD<11>	C6	FBF_CMD11
FBF_CMD<12>	A5	FBF_CMD12
FBF_CMD<13>	B5	FBF_CMD13
FBF_CMD<14>	B3	FBF_CMD14
FBF_CMD<15>	C2	FBF_CMD15
FBF_CMD<16>	E2	FBF_CMD16
FBF_CMD<17>	E2	FBF_CMD17
FBF_CMD<18>	E1	FBF_CMD18
FBF_CMD<19>	F3	FBF_CMD19
FBF_CMD<20>	F1	FBF_CMD20
FBF_CMD<21>	H3	FBF_CMD21
SNN_FBF_CMD<22>	H2	FBF_CMD22
FBF_CMD<23>	H1	FBF_CMD23
FBF_CMD<24>	J3	FBF_CMD24
FBF_CMD<25>	J1	FBF_CMD25
FBF_CMD<26>	L3	FBF_CMD26
FBF_CMD<27>	L2	FBF_CMD27
FBF_CMD<28>	L1	FBF_CMD28
SNN_FBF_CMD<29>	M3	FBF_CMD29
SNN_FBF_CMD<30>	M1	FBF_CMD30
SNN_FBF_CMD<31>	P3	FBF_CMD31
SNN_FBF_CMD<32>	P2	FBF_CMD32

1	FBF0_CLK0	FBF0_CLK0	M10	FBF0_CLK0
1	FBF0_CLK0	FBF0_CLK0*	W10	FBF0_CLK0
		SNN_FBF1_CLK1	W10	FBF0_CLK1
		SNN_FBF0_CLK1*	Y11	FBF0_CLK1

FBF1_CLK0	R9	FBF1_CLK0	FBF1_CLK0	1
FBF1_CLK0	R10	FBF1_CLK0*	FBF1_CLK0	1
FBF1_CLK1	AB11	SNN_FBF1_CLK1		
FBF1_CLK1	AC11	SNN_FBF1_CLK1*		

FBE_D<0>	400HM	1	0	OUT	12.2A<>>
FBE_D<1>	400HM	1	1	OUT	12.2A<>>
FBE_D<2>	400HM	1	2	OUT	12.2A<>>
FBE_D<3>	400HM	1	3	OUT	12.2A<>>
FBE_D<4>	400HM	1	4	OUT	12.2A<>>
FBE_D<5>	400HM	1	5	OUT	12.2A<>>
FBE_D<6>	400HM	1	6	OUT	12.2A<>>
FBE_D<7>	400HM	1	7	OUT	12.2A<>>
FBE_D<8>	400HM	1	8	OUT	12.2A<>>
FBE_D<9>	400HM	1	9	OUT	12.2A<>>
FBE_D<10>	400HM	1	10	OUT	12.2A<>>
FBE_D<11>	400HM	1	11	OUT	12.2A<>>
FBE_D<12>	400HM	1	12	OUT	12.2A<>>
FBE_D<13>	400HM	1	13	OUT	12.2A<>>
FBE_D<14>	400HM	1	14	OUT	12.2A<>>
FBE_D<15>	400HM	1	15	OUT	12.2A<>>
FBE_D<16>	400HM	1	16	OUT	12.2A<>>
FBE_D<17>	400HM	1	17	OUT	12.2A<>>
FBE_D<18>	400HM	1	18	OUT	12.2A<>>
FBE_D<19>	400HM	1	19	OUT	12.2A<>>
FBE_D<20>	400HM	1	20	OUT	12.2A<>>
FBE_D<21>	400HM	1	21	OUT	12.2A<>>
FBE_D<22>	400HM	1	22	OUT	12.2A<>>
FBE_D<23>	400HM	1	23	OUT	12.2A<>>
FBE_D<24>	400HM	1	24	OUT	12.2A<>>
FBE_D<25>	400HM	1	25	OUT	12.2A<>>
FBE_D<26>	400HM	1	26	OUT	12.2A<>>
FBE_D<27>	400HM	1	27	OUT	12.2A<>>
FBE_D<28>	400HM	1	28	OUT	12.2A<>>
FBE_D<29>	400HM	1	29	OUT	12.2A<>>
FBE_D<30>	400HM	1	30	OUT	12.2A<>>
FBE_D<31>	400HM	1	31	OUT	12.2A<>>
FBE_D<32>	400HM	1	32	OUT	12.2A<>>
FBE_D<33>	400HM	1	33	OUT	12.2A<>>
FBE_D<34>	400HM	1	34	OUT	12.2A<>>
FBE_D<35>	400HM	1	35	OUT	12.2A<>>
FBE_D<36>	400HM	1	36	OUT	12.2A<>>
FBE_D<37>	400HM	1	37	OUT	12.2A<>>
FBE_D<38>	400HM	1	38	OUT	12.2A<>>
FBE_D<39>	400HM	1	39	OUT	12.2A<>>
FBE_D<40>	400HM	1	40	OUT	12.2A<>>
FBE_D<41>	400HM	1	41	OUT	12.2A<>>
FBE_D<42>	400HM	1	42	OUT	12.2A<>>
FBE_D<43>	400HM	1	43	OUT	12.2A<>>
FBE_D<44>	400HM	1	44	OUT	12.2A<>>
FBE_D<45>	400HM	1	45	OUT	12.2A<>>
FBE_D<46>	400HM	1	46	OUT	12.2A<>>
FBE_D<47>	400HM	1	47	OUT	12.2A<>>
FBE_D<48>	400HM	1	48	OUT	12.2A<>>
FBE_D<49>	400HM	1	49	OUT	12.2A<>>
FBE_D<50>	400HM	1	50	OUT	12.2A<>>
FBE_D<51>	400HM	1	51	OUT	12.2A<>>
FBE_D<52>	400HM	1	52	OUT	12.2A<>>
FBE_D<53>	400HM	1	53	OUT	12.2A<>>
FBE_D<54>	400HM	1	54	OUT	12.2A<>>
FBE_D<55>	400HM	1	55	OUT	12.2A<>>
FBE_D<56>	400HM	1	56	OUT	12.2A<>>
FBE_D<57>	400HM	1	57	OUT	12.2A<>>
FBE_D<58>	400HM	1	58	OUT	12.2A<>>
FBE_D<59>	400HM	1	59	OUT	12.2A<>>
FBE_D<60>	400HM	1	60	OUT	12.2A<>>
FBE_D<61>	400HM	1	61	OUT	12.2A<>>
FBE_D<62>	400HM	1	62	OUT	12.2A<>>
FBE_D<63>	400HM	1	63	OUT	12.2A<>>

FBF_DOM0	400HM	1	BI	12.4A<>>
FBF_DOM1	400HM	1	BI	12.4A<>>
FBF_DOM2	400HM	1	BI	12.4A<>>
FBF_DOM3	400HM	1	BI	12.4A<>>
FBF_DOM4	400HM	1	BI	12.4A<>>
FBF_DOM5	400HM	1	BI	12.4A<>>
FBF_DOM6	400HM	1	BI	12.4A<>>
FBF_DOM7	400HM	1	BI	12.4A<>>

FBE_D0S_RN0	400HM	1	IN	12.5A<
FBE_D0S_RN1	400HM	1	IN	12.5A<
FBE_D0S_RN2	400HM	1	IN	12.5A<
FBE_D0S_RN3	400HM	1	IN	12.5A<
FBE_D0S_RN4	400HM	1	IN	12.5A<
FBE_D0S_RN5	400HM	1	IN	12.5A<
FBE_D0S_RN6	400HM	1	IN	12.5A<
FBE_D0S_RN7	400HM	1	IN	12.5A<

Framebuffer G, H: GPU Section

G1
G200-300-B1
G2A2236
COMMON

FBG_D<0>	Y8	FBG_D0
FBG_D<1>	W9	FBG_D1
FBG_D<2>	Y9	FBG_D2
FBG_D<3>	Y10	FBG_D3
FBG_D<4>	A9	FBG_D4
FBG_D<5>	A8	FBG_D5
FBG_D<6>	AC7	FBG_D6
FBG_D<7>	AC6	FBG_D7
FBG_D<8>	AC8	FBG_D8
FBG_D<9>	AC9	FBG_D9
FBG_D<10>	AC10	FBG_D10
FBG_D<11>	AD10	FBG_D11
FBG_D<12>	AE9	FBG_D12
FBG_D<13>	AF8	FBG_D13
FBG_D<14>	AF7	FBG_D14
FBG_D<15>	AF6	FBG_D15
FBG_D<16>	AB4	FBG_D16
FBG_D<17>	AB5	FBG_D17
FBG_D<18>	AC4	FBG_D18
FBG_D<19>	AC5	FBG_D19
FBG_D<20>	AD6	FBG_D20
FBG_D<21>	AE5	FBG_D21
FBG_D<22>	AF4	FBG_D22
FBG_D<23>	AF5	FBG_D23
FBG_D<24>	AG10	FBG_D24
FBG_D<25>	AG9	FBG_D25
FBG_D<26>	AJ9	FBG_D26
FBG_D<27>	AJ9	FBG_D27
FBG_D<28>	AK9	FBG_D28
FBG_D<29>	AK7	FBG_D29
FBG_D<30>	AK8	FBG_D30
FBG_D<31>	AJ6	FBG_D31

FBG_DOM0	AA10	FBG_DOM0
FBG_DOM1	A09	FBG_DOM1
FBG_DOM2	AE4	FBG_DOM2
FBG_DOM3	AJ7	FBG_DOM3


FBG_DOS_RN0	W8	FBG_DOS_RN0
FBG_DOS_RN1	AD7	FBG_DOS_RN1
FBG_DOS_RN2	AD4	FBG_DOS_RN2
FBG_DOS_RN3	AH8	FBG_DOS_RN3
FBG_DOS_WP0	A0	FBG_DOS_WP0
FBG_DOS_WP1	AE8	FBG_DOS_WP1
FBG_DOS_WP2	AE3	FBG_DOS_WP2
FBG_DOS_WP3	AG7	FBG_DOS_WP3

FBG_CMD<0>	P1	FBG_CMD0
FBG_CMD<1>	R3	FBG_CMD1
FBG_CMD<2>	R1	FBG_CMD2
FBG_CMD<3>	U3	FBG_CMD3
FBG_CMD<4>	U2	FBG_CMD4
FBG_CMD<5>	U1	FBG_CMD5
FBG_CMD<6>	V3	FBG_CMD6
FBG_CMD<7>	V1	FBG_CMD7
FBG_CMD<8>	Y3	FBG_CMD8
FBG_CMD<9>	Y2	FBG_CMD9
FBG_CMD<10>	Y1	FBG_CMD10
FBG_CMD<11>	AA3	FBG_CMD11
FBG_CMD<12>	AA1	FBG_CMD12
FBG_CMD<13>	AC3	FBG_CMD13
FBG_CMD<14>	AC2	FBG_CMD14
FBG_CMD<15>	AC1	FBG_CMD15
FBG_CMD<16>	AD3	FBG_CMD16
FBG_CMD<17>	AD1	FBG_CMD17
FBG_CMD<18>	AF3	FBG_CMD18
FBG_CMD<19>	AF2	FBG_CMD19
FBG_CMD<20>	AF1	FBG_CMD20
FBG_CMD<21>	AG3	FBG_CMD21
SNN_FBG_CMD<22>	AG1	FBG_CMD22
FBG_CMD<23>	AJ1	FBG_CMD23
FBG_CMD<24>	AJ3	FBG_CMD24
FBG_CMD<25>	AK1	FBG_CMD25
FBG_CMD<26>	AK2	FBG_CMD26
FBG_CMD<27>	AK3	FBG_CMD27
FBG_CMD<28>	AM1	FBG_CMD28
SNN_FBG_CMD<29>	AM3	FBG_CMD29
SNN_FBG_CMD<30>	AN1	FBG_CMD30
SNN_FBG_CMD<31>	AN2	FBG_CMD31
SNN_FBG_CMD<32>	AN3	FBG_CMD32

1 FBG0_CLK0	FBG0_CLK0	V10	FBG0_CLK0
1 FBG0_CLK0	FBG0_CLK0	AE11	FBG0_CLK0
1 FBG0_CLK0	SNN_FBG0_CLK1*	AF11	FBG0_CLK1
1 FBG0_CLK0	SNN_FBG0_CLK1*	AF11	FBG0_CLK1

FBG_DEBUG
FBGH_REFCLK
FBGH_REFCLK

FBGH_NV_H_PLL_AVDD



FBG1_CLK0	AF10	FBG1_CLK0
FBG1_CLK0	AF9	FBG1_CLK0
FBG1_CLK1	SNN_FBG1_CLK1	AT10
FBG1_CLK1	SNN_FBG1_CLK1*	AT10
FBG1_CLK1	SNN_FBG1_CLK1*	AU11

G1
G200-300-B1
G2A2236
COMMON

FBH_D<0>	AU3	FBH_D0
FBH_D<1>	AU4	FBH_D1
FBH_D<2>	AV4	FBH_D2
FBH_D<3>	AV6	FBH_D3
FBH_D<4>	AY3	FBH_D4
FBH_D<5>	AY4	FBH_D5
FBH_D<6>	BA4	FBH_D6
FBH_D<7>	BB6	FBH_D7
FBH_D<8>	AB7	FBH_D8
FBH_D<9>	AB8	FBH_D9
FBH_D<10>	AW9	FBH_D10
FBH_D<11>	AW10	FBH_D11
FBH_D<12>	AY9	FBH_D12
FBH_D<13>	AY8	FBH_D13
FBH_D<14>	BA9	FBH_D14
FBH_D<15>	BA10	FBH_D15
FBH_D<16>	BC3	FBH_D16
FBH_D<17>	BB4	FBH_D17
FBH_D<18>	BB5	FBH_D18
FBH_D<19>	BC5	FBH_D19
FBH_D<20>	BE4	FBH_D20
FBH_D<21>	BE4	FBH_D21
FBH_D<22>	BE5	FBH_D22
FBH_D<23>	BE6	FBH_D23
FBH_D<24>	BB10	FBH_D24
FBH_D<25>	BB9	FBH_D25
FBH_D<26>	BC9	FBH_D26
FBH_D<27>	BO7	FBH_D27
FBH_D<28>	BE8	FBH_D28
FBH_D<29>	BE9	FBH_D29
FBH_D<30>	BF8	FBH_D30
FBH_D<31>	BE7	FBH_D31

FBH_DOM0	AY5	FBH_DOM0
FBH_DOM1	AB6	FBH_DOM1
FBH_DOM2	BD6	FBH_DOM2
FBH_DOM3	BB8	FBH_DOM3

FBH_DOS_RN0	AW5	FBH_DOS_RN0
FBH_DOS_RN1	BA7	FBH_DOS_RN1
FBH_DOS_RN2	BC4	FBH_DOS_RN2
FBH_DOS_RN3	BC8	FBH_DOS_RN3
FBH_DOS_WP0	AW4	FBH_DOS_WP0
FBH_DOS_WP1	BA6	FBH_DOS_WP1
FBH_DOS_WP2	BD4	FBH_DOS_WP2
FBH_DOS_WP3	BB7	FBH_DOS_WP3

FBH_CMD<0>	AR1	FBH_CMD0
FBH_CMD<1>	AR3	FBH_CMD1
FBH_CMD<2>	AT1	FBH_CMD2
FBH_CMD<3>	AT2	FBH_CMD3
FBH_CMD<4>	AT3	FBH_CMD4
FBH_CMD<5>	AV1	FBH_CMD5
FBH_CMD<6>	AV3	FBH_CMD6
FBH_CMD<7>	AW1	FBH_CMD7
FBH_CMD<8>	AW2	FBH_CMD8
FBH_CMD<9>	AW3	FBH_CMD9
FBH_CMD<10>	BA1	FBH_CMD10
FBH_CMD<11>	BA3	FBH_CMD11
FBH_CMD<12>	BB1	FBH_CMD12
FBH_CMD<13>	BB2	FBH_CMD13
FBH_CMD<14>	BB3	FBH_CMD14
FBH_CMD<15>	BD1	FBH_CMD15
FBH_CMD<16>	BD3	FBH_CMD16
FBH_CMD<17>	BE1	FBH_CMD17
FBH_CMD<18>	BE2	FBH_CMD18
FBH_CMD<19>	BE3	FBH_CMD19
FBH_CMD<20>	BE1	FBH_CMD20
FBH_CMD<21>	BC3	FBH_CMD21
SNN_FBG_CMD<22>	BH1	FBH_CMD22
FBH_CMD<23>	BH2	FBH_CMD23
FBH_CMD<24>	BH3	FBH_CMD24
FBH_CMD<25>	BK1	FBH_CMD25
FBH_CMD<26>	BK3	FBH_CMD26
FBH_CMD<27>	BL1	FBH_CMD27
FBH_CMD<28>	BL2	FBH_CMD28
SNN_FBG_CMD<29>	BK2	FBH_CMD29
SNN_FBG_CMD<30>	BP3	FBH_CMD30
SNN_FBG_CMD<31>	BR5	FBH_CMD31
SNN_FBG_CMD<32>	BR6	FBH_CMD32

1 FBH0_CLK0	FBH0_CLK0	AT10	FBH0_CLK0
1 FBH0_CLK0	FBH0_CLK0	AT10	FBH0_CLK0
1 FBH0_CLK0	SNN_FBG1_CLK1	AT11	FBH1_CLK0
1 FBH0_CLK0	SNN_FBG1_CLK1*	AU11	FBH1_CLK1
1 FBH0_CLK0	SNN_FBG1_CLK1*	AU11	FBH1_CLK1

FBH_DEBUG

AW13 FBH_DEBUG (TP508)

FBH1_CLK0	BD10	FBH1_CLK0
FBH1_CLK0	BD9	FBH1_CLK0
FBH1_CLK1	AW11	SNN_FBG1_CLK1
FBH1_CLK1	AY11	SNN_FBG1_CLK1*

FBG_D<0>	400HM	1	0	OUT	14. 2A<
FBG_D<1>	400HM	1	1	OUT	14. 2A<
FBG_D<2>	400HM	1	2	OUT	14. 2A<
FBG_D<3>	400HM	1	3	OUT	14. 2A<
FBG_D<4>	400HM	1	4	OUT	14. 2A<
FBG_D<5>	400HM	1	5	OUT	14. 2A<
FBG_D<6>	400HM	1	6	OUT	14. 2A<
FBG_D<7>	400HM	1	7	OUT	14. 2A<
FBG_D<8>	400HM	1	8	OUT	14. 2A<
FBG_D<9>	400HM	1	9	OUT	14. 2A<
FBG_D<10>	400HM	1	10	OUT	14. 2A<
FBG_D<11>	400HM	1	11	OUT	14. 2A<
FBG_D<12>	400HM	1	12	OUT	14. 2A<
FBG_D<13>	400HM	1	13	OUT	14. 2A<
FBG_D<14>	400HM	1	14	OUT	14. 2A<
FBG_D<15>	400HM	1	15	OUT	14. 2A<
FBG_D<16>	400HM	1	16	OUT	14. 2A<
FBG_D<17>	400HM	1	17	OUT	14. 2A<
FBG_D<18>	400HM	1	18	OUT	14. 2A<
FBG_D<19>	400HM	1	19	OUT	14. 2A<
FBG_D<20>	400HM	1	20	OUT	14. 2A<
FBG_D<21>	400HM	1	21	OUT	14. 2A<
FBG_D<22>	400HM	1	22	OUT	14. 2A<
FBG_D<23>	400HM	1	23	OUT	14. 2A<
FBG_D<24>	400HM	1	24	OUT	14. 2A<
FBG_D<25>	400HM	1	25	OUT	14. 2A<
FBG_D<26>	400HM	1	26	OUT	14. 2A<
FBG_D<27>	400HM	1	27	OUT	14. 2A<
FBG_D<28>	400HM	1	28	OUT	14. 2A<
FBG_D<29>	400HM	1	29	OUT	14. 2A<
FBG_D<30>	400HM	1	30	OUT	14. 2A<
FBG_D<31>	400HM	1	31	OUT	14. 2A<
FBG_D<32>	400HM	1	32	OUT	14. 2A<
FBG_D<33>	400HM	1	33	OUT	14. 2A<
FBG_D<34>	400HM	1	34	OUT	14. 2A<
FBG_D<35>	400HM	1	35	OUT	14. 2A<
FBG_D<36>	400HM	1	36	OUT	14. 2A<
FBG_D<37>	400HM	1	37	OUT	14. 2A<
FBG_D<38>	400HM	1	38	OUT	14. 2A<
FBG_D<39>	400HM	1	39	OUT	14. 2A<
FBG_D<40>	400HM	1	40	OUT	14. 2A<
FBG_D<41>	400HM	1	41	OUT	14. 2A<
FBG_D<42>	400HM	1	42	OUT	14. 2A<
FBG_D<43>	400HM	1	43	OUT	14. 2A<
FBG_D<44>	400HM	1	44	OUT	14. 2A<
FBG_D<45>	400HM	1	45	OUT	14. 2A<
FBG_D<46>	400HM	1	46	OUT	14. 2A<
FBG_D<47>	400HM	1	47	OUT	14. 2A<
FBG_D<48>	400HM	1	48	OUT	14. 2A<
FBG_D<49>	400HM	1	49	OUT	14. 2A<
FBG_D<50>	400HM	1	50	OUT	14. 2A<
FBG_D<51>	400HM	1	51	OUT	14. 2A<
FBG_D<52>	400HM	1	52	OUT	14. 2A<
FBG_D<53>	400HM	1	53	OUT	14. 2A<
FBG_D<54>	400HM	1	54	OUT	14. 2A<
FBG_D<55>	400HM	1	55	OUT	14. 2A<
FBG_D<56>	400HM	1	56	OUT	14. 2A<
FBG_D<57>	400HM	1	57	OUT	14. 2A<
FBG_D<58>	400HM	1	58	OUT	14. 2A<
FBG_D<59>	400HM	1	59	OUT	14. 2A<
FBG_D<60>	400HM	1	60	OUT	14. 2A<
FBG_D<61>	400HM	1	61	OUT	14. 2A<
FBG_D<62>	400HM	1	62	OUT	14. 2A<
FBG_D<63>	400HM	1	63	OUT	14. 2A<


FBG_DOM0	400HM	1	BI	14. 5A<
FBG_DOM1	400HM	1	BI	14. 5A<
FBG_DOM2	400HM	1	BI	14. 5A<
FBG_DOM3	400HM	1	BI	14. 5A<
FBG_DOM4	400HM	1	BI	14. 5A<
FBG_DOM5	400HM	1	BI	14. 5A<
FBG_DOM6	400HM	1	BI	14. 5A<
FBG_DOM7	400HM	1	BI	14. 5A<

FBG_DOS_RN0	400HM	1	IN	14. 5A<
FBG_DOS_RN1	400HM	1	IN	14. 5A<
FBG_DOS_RN2	400HM	1	IN	14. 5A<
FBG_DOS_RN3	400HM	1	IN	14. 5A<
FBG_DOS_RN4	400HM	1	IN	14. 5A<
FBG_DOS_RN5	400HM	1	IN	14. 5A<
FBG_DOS_RN6	400HM	1	IN	14. 5A<
FBG_DOS_RN7	400HM	1	IN	14. 5A<

FBG_DOS_WP0	400HM	1	OUT	14. 5A<
FBG_DOS_WP1	400HM	1	OUT	14. 5A<
FBG_DOS_WP2	400HM	1	OUT	14. 5A<
FBG_DOS_WP3	400HM	1	OUT	14. 5A<
FBG_DOS_WP4	400HM	1	OUT	14. 5A<
FBG_DOS_WP5	400HM	1	OUT	14. 5A<
FBG_DOS_WP6	400HM	1	OUT	14. 5A<
FBG_DOS_WP7	400HM	1	OUT	14. 5A<

FBG_CMD<0>	400HM	1	0	OUT	14. 1A<
FBG_CMD<1>	400HM	1	1	OUT	14. 1A<
FBG_CMD<2>	400HM	1	2	OUT	14. 1A<
FBG_CMD<3>	400HM	1	3	OUT	14. 1A<
FBG_CMD<4>	400HM	1	4	OUT	14. 1A<
FBG_CMD<5>	400HM	1	5	OUT	14. 1A<
FBG_CMD<6>	400HM	1	6	OUT	14. 1A<
FBG_CMD<7>	400HM	1	7	OUT	14. 1A<
FBG_CMD<8>	400HM	1	8	OUT	14. 1A<
FBG_CMD<9>	400HM	1	9	OUT	14. 1A<
FBG_CMD<10>	400HM	1	10	OUT	14. 1A<
FBG_CMD<11>	400HM	1	11	OUT	14. 1A<
FBG_CMD<12>	400HM	1	12	OUT	14. 1A<
FBG_CMD<13>	400HM	1	13	OUT	14. 1A<
FBG_CMD<14>	400HM	1	14	OUT	14. 1A<

Framebuffer A: Memory Section



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA



ASSEMBLY DT, GT200-350B 650MHz/1480MHz, 1.3GHz 1024MB 16Mx32 GDDR3, DVI-I + DVI-I, DUAL SLI CONNECTORS

PAGE DETAIL Framebuffer A: Memory Section


NV_PN 600-10892-0052-400 A

ID p892_a04 PAGE 8 OF 42

NAME myan DATE 14-JAN-2009

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

Framebuffer B: Memory Section




ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	DT, GT200-350B 650MHz/1480MHz, 1.3GHz 1024MB 16Mx32 GDDR3, DVI-I + DVI-I, DUAL SLI CONNECTORS
PAGE DETAIL	Framebuffer B: Memory Section


NVIDIA CORPORATION	
2701 SAN TOMAS EXPRESSWAY	
SANTA CLARA, CA 95050, USA	
NV_PN	600-10892-0052-400 A
ID	p892_a04
NAME	myan
PAGE	9 of 42
DATE	14-JAN-2009

Framebuffer C: Memory Section




ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

Framebuffer D: Memory Section



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


Framebuffer E: Memory Section



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	600-10892-0052-400 A		
ID	p892_a04	PAGE	12 OF 42
NAME	myan	DATE	14-JAN-2009

Framebuffer F: Memory Section




ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


ASSEMBLY	DT, GT200-350B 650MHz/1480MHz, 1.3GHz 1024MB 16Mx32 GDDR3, DVI-I + DVI-I, DUAL SLI CONNECTORS
PAGE DETAIL	Framebuffer F: Memory Section

NVIDIA CORPORATION	
2701 SAN TOMAS EXPRESSWAY	
SANTA CLARA, CA 95050, USA	
NV_PN	600-10892-0052-400 A
ID	p892_a04
NAME	myan
PAGE	13 OF 42
DATE	14-JAN-2009

Framebuffer G: Memory Section



Framebuffer H: Memory Section



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.





ASSEMBLY	DT, GT200-350B 650MHz/1480MHz, 1.3GHz 1024MB 16Mx32 GDDR3, DVI-I + DVI-I, DUAL SLI CONNECTORS
PAGE DETAIL	Framebuffer H: Memory Section

NVIDIA CORPORATION	
2701 SAN TOMAS EXPRESSWAY	
SANTA CLARA, CA 95050, USA	
NV_PN	600-10892-0052-400 A
ID	p892_a04
NAME	myan
PAGE	15 OF 42
DATE	14-JAN-2009

1



Decoupling: Memory Section E-H



1




1



3



GPU-NVI 0 Interconnect: GV Bus / PLL



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	DT, GT200-350B 650MHz/1480MHz, 1.3GHz 1024MB 16Mx32 GDDR3, DVI-I + DVI-I, DUAL SLI CONNECTORS
PAGE DETAIL	GPU-NVIO Interconnect: GV Bus / PLL

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY


SANTA CLARA, CA 95050, USA

NV_PN	600-10892-0052-400 A
-------	----------------------

ID	p892 a04	PAGE	19 OF 42
----	----------	------	----------


NAME	myan	DATE	14-JAN-2009
------	------	------	-------------

Di spl ay: DACA (Mi ddl e DVI -I)



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE, WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

Display: DACC (South DVI -I)



ASSEMBLY	DT, GT200-350B 650MHz/1480MHz, 1.3GHz 1024MB 16Mx32 GDDR3, DVI-I + DVI-I, DUAL SLI CONNECTORS
PAGE DETAIL	Display: DACC (South DVI-I)


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NV I D I A C O R P O R A T I O N 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA			
NV_PN 600-10892-0052-400 A			
1D NAME	p892_a04 myan	PAGE DATE	21 OF 42 14-JAN-2009

1



Display: IFPAB for South DVI-I (with DACC)




ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

1




5

Connectors: DR Interface (Dual SLI)








ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

MI SC: GPIO / XTAL / VBIOS / HDCP / I2C / GPU SPDIF



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

MI SC: MI O / DVI / STRAPS



STRAP BITS BOOT0 = 0x101000

NR_	USAGE	COMMENT
00	GV_WI DTH	DEFAULT=0x0 (WIDE)
01	SUB_VENDOR	DEFAULT=0x1 (FROM BIOS)
02	RAM_CFG[0]	
03	RAM_CFG[1]	
04	RAM_CFG[2]	
05	RAM_CFG[3]	
06	CRYSTAL	DEFAULT=0x0 (27MHz)
07	TV_MODE[0]	DEFAULT=0x1 (NTSC_J)
08	TV_MODE[1]	
09	TV_MODE[2]	
10	PCI_DEVID[0]	SET BY BIOS
11	PCI_DEVID[1]	
12	PCI_DEVID[2]	
13	PCI_DEVID[3]	DEFAULT=0x0
14	FB_SIZ[0]	DEFAULT=0x2 (256MB)
15	FB_SIZ[1]	
16	FB_SIZ[2]	
17	PEX_PLL_EN_TERM100	DEFAULT=0x0 (ENABLED)
18	3GIO_PAD_CFG_LUT_ADR[0]	DEFAULT=0x3 (DESKTOP_DEFAULT)
19	3GIO_PAD_CFG_LUT_ADR[1]	
20	3GIO_PAD_CFG_LUT_ADR[2]	
21	3GIO_PAD_CFG_LUT_ADR[3]	
22	ROMTYPE[0]	DEFAULT=0x1 (AT25S)
23	ROMTYPE[1]	
24	USER[0]	SET BY BIOS
25	USER[1]	
26	USER[2]	
27	USER[3]	
28	PCI_DEVID_EXT	DEFAULT=0x0

STRAP BITS BOOT3 = 0x10100C

NR_	USAGE	COMMENT
06	XCLK_555	DEFAULT=0x0
16	PCI_I_OBAR	DEFAULT=0x1 0=DISABLE, 1=ENABLE

CFG	Config	Width	Vendor
0000	Reserved		
0001	16Mx32 512-bi t	Qimonda	
0010	16Mx32 512-bi t	Hynix	*
0011	16Mx32 512-bi t	Samsung	*
0100	Reserved		
0101	32Mx32 512-bi t	Qimonda	
0110	32Mx32 512-bi t	Hynix	x
0111	32Mx32 512-bi t	Samsung	
1000	Reserved		
1001	16Mx32 448-bi t	Qimonda	
1010	16Mx32 448-bi t	Hynix	x
1011	16Mx32 448-bi t	Samsung	
1100	Reserved		
1101	32Mx32 448-bi t	Qimonda	
1110	32Mx32 448-bi t	Hynix	x
1111	32Mx32 448-bi t	Samsung	

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


Power and GND (GPU and NVIOx)

GPU SECTION GND


GPU SECTION POWER

GPU SECTION MISC

NVIOx SECTION GND



NVVDD & FBVDDQ SENSE/MSUR



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA

NV_PN

600-10892-0052-400 A

ID

p892_a04

NAME

myan

PAGE

28 OF 42

DATE

14-JAN-2009

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

1

2



1



3




--	--



3




F




ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

Power Supply: 5V / 2V5 / 1V15 / PWM_5V


System 5V




DDC_5V



NVVDD PWM 5V



1V15 (PEX_VDD AND GV_VDD/Q) and 2V5



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



ASSEMBLY	DT, GT200-350B 650MHz/1480MHz, 1.3GHz 1024MB 16Mx32 GDDR3, DVI-I + DVI-I, DUAL SLI CONNECTORS
PAGE DETAIL	Power Supply: 5V / 2V5 / 1V15 / PWM_5V / 8V5

NV_PN	600-10892-0052-400 A		
ID	p892_a04	PAGE	30 OF 42
NAME	myan	DATE	14-JAN-2009

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

1




4

1

F

Power Supply: NVVDD Regulator

	GPI07 VID4	GPI06 VID3	GPI05 VID2	GPI04 VID1	VOLTAGE
0	0	0	0	0	1.2125V
0	0	0	0	1	1.2000V
0	0	0	1	0	1.1875V
0	0	1	1	1	1.1750V
0	1	0	0	0	1.1625V
0	1	0	1	1	1.1500V
0	1	1	1	0	1.1375V
0	1	1	1	1	1.1250V
1	0	0	0	0	1.1125V
1	0	0	0	1	1.1000V
1	0	1	1	0	1.0875V
1	0	1	1	1	1.0750V
1	1	0	0	0	1.0625V
1	1	0	1	1	1.0500V (Boot and Default)
1	1	1	1	0	1.0375V
1	1	1	1	1	1.0250V




FS = 350KHz, 6 PHASE MODE:
Iout_pk-pk = 6.86A
Iout_pk-pk_single_phase = 25.72A
When Iout > 77.16A, there is no negative current to GND per Phase

FS = 900KHz, 3 PHASE MODE:
Iout_pk-pk = 2.3A
Iout_pk-pk_single_phase = 10A
When Iout > 15A, there is no negative current to GND per Phase




If Iout = 150A, 25A per Phase:
Iinput_rms_12v_pex6a = 0.12 * 100A = 12A
Iinput_rms_12v_pex6b = 0.12 * 100A = 12A

If Iout = 132A, 22A per Phase:
Iinput_rms_12v_pex6a = 0.12 * 88A = 10.56A
Iinput_rms_12v_pex6b = 0.12 * 88A = 10.56A


Power Supply: NVVDD Input Caps, NVVDD Phase 1, 2, 3



Connect below 2 nets from two PINS of the OUTPUR INDUCTOR, with separate traces



Connect below 2 nets from two PINS of the OUTPUR INDUCTOR, with separate traces



Connect below 2 nets from two PINS of the OUTPUR INDUCTOR, with separate traces

Place near to Low Side MosFET Drain and Source end

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA







NV_PN 600-10892-0052-400 A

ID p892_a04
NAME myan

PAGE 33 OF 42
DATE 14-JAN-2009

Power Supply: NVVDD Output Caps, NVVDD Phase 4, 5, 6



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA







ASSEMBLY	DT, GT200-350B 650MHz/1480MHz, 1.3GHz 1024MB 16Mx32 GDDR3, DVI-I + DVI-I, DUAL SLI CONNECTORS
PAGE DETAIL	Power Supply: NVVDD Phase 4-6 of 6

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NV_PN	600-10892-0052-400 A		
ID	p892_a04	PAGE	34 OF 42
NAME	myan	DATE	14-JAN-2009

Power: Input Rail Filter and Detection Logic



BRACKET LED and LIGHT PIPE

SPECIAL MECHANICS
No connected mounting pins

```
MEC1
LED_LIGHT_PIPE_D
NOPIN
NO STUFF
```

Connector Power State Table

2x3 Connector	2x3 Connector	STATE
2X3 Connected	2X3 Connected	Full Perf
Connected	Not Connected	Board Off
Not Connected	Connected	Board Off
Not Connected	Not Connected	Board Off

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVI DI A CORPORATI ON

2701 SAN TOMAS EXPRESSWAY




NV_PN	600-10892-0052-400 A
-------	----------------------

ID	p892_a04	PAGE	35 OF 42
NAME	myan	DATE	14-JAN-2009

Thermal /Mechanical /ID

Bracket and Assembly



NVPN = 151-10001-0034-005

MEC12
PH 4_40X. 1875_SCREW
STD
COMMON
NVPN = 154-0037-000



MEC14
HEX JACK_SCREW
STD
COMMON



MEC16
HEX JACK_SCREW
STD
COMMON



MEC13
HEX JACK_SCREW
STD
COMMON




MEC17
HEX JACK_SCREW
STD
COMMON



EMI Gnd Clips


Top Side Clips




GPU Stiffener

BOARD STIFFENER
7 connected mounting pins

MEC15
GPU STIFFENER_GT200
7PIN
COMMON



THERMAL/MECHANICAL HOLES



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA




ASSEMBLY	DT, GT200-350B 650MHz/1480MHz, 1.3GHz 1024MB 16Mx32 GDDR3, DVI-I + DVI-I, DUAL SLI CONNECTORS
PAGE DETAIL	Thermal /Mechanical

NV_PN	600-10892-0052-400 A		
ID	p892_a04	PAGE	36 OF 42
NAME	myan	DATE	14-JAN-2009

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

A		B		C		D		E		F		G		H	
1	Title: Basenet Report Design: p892_a04 Date: Jan 14 18:55:02 2009		FAN_PWM 29.4E FAN_SHUTDOWN 29.4G FAN_TACH 29.4E FBAO_CLKO 4.4A 4.5G> 8.2A< 8.2A 8.4G		FBA_D<21> 4.1F 4.2A 8.3A 8.4A FBA_D<22> 4.1F 4.2A 8.3A 8.4A FBA_D<23> 4.1F 4.2A 8.3A 8.4B FBA_D<24> 4.1F 4.2A 8.3A 8.4B FBA_D<25> 4.1F 4.2A 8.3A 8.4B FBA_D<26> 4.1F 4.2A 8.3A 8.4B FBA_D<27> 4.2A 4.2F 8.3A 8.4B FBA_D<28> 4.2A 4.2F 8.3A 8.4B FBA_D<29> 4.2A 4.2F 8.3A 8.4B FBA_D<30> 4.2A 4.2F 8.3A 8.4B FBA_D<31> 4.2A 4.2F 8.3A 8.4B FBA_D<32> 4.1B 4.2F 8.3A 8.3C FBA_D<33> 4.1B 4.2F 8.3A 8.3C FBA_D<34> 4.1B 4.2F 8.3A 8.3C FBA_D<35> 4.1B 4.2F 8.3A 8.3C FBA_D<36> 4.1B 4.2F 8.3A 8.4C FBA_D<37> 4.1B 4.2F 8.4A 8.4C FBA_D<38> 4.1B 4.2F 8.4A 8.4C FBA_D<39> 4.1B 4.2F 8.4A 8.4C FBA_D<40> 4.1B 4.2F 8.3C 8.4A FBA_D<41> 4.1B 4.2F 8.3C 8.4A FBA_D<42> 4.1B 4.2F 8.3C 8.4A FBA_D<43> 4.1B 4.2F 8.3C 8.4A FBA_D<44> 4.1B 4.2F 8.4A 8.4C FBA_D<45> 4.1B 4.2F 8.4A 8.4C FBA_D<46> 4.2B 4.2F 8.4A 8.4C FBA_D<47> 4.2B 4.2F 8.4A 8.4C FBA_D<48> 4.2B 4.2F 8.4A 8.4C FBA_D<49> 4.2B 4.2F 8.4A 8.4C FBA_D<50> 4.2B 4.2F 8.4A 8.4C FBA_D<51> 4.2B 4.2F 8.4A 8.4C FBA_D<52> 4.2B 4.2F 8.4A 8.4C FBA_D<53> 4.2B 4.2F 8.4A 8.4C FBA_D<54> 4.2B 4.2F 8.4A 8.4C FBA_D<55> 4.2B 4.2F 8.4A 8.4C FBA_D<56> 4.2B 4.2F 8.4A 8.4C FBA_D<57> 4.2B 4.3F 8.4A 8.4C FBA_D<58> 4.2B 4.3F 8.4A 8.4C FBA_D<59> 4.2B 4.3F 8.4A 8.4C FBA_D<60> 4.2B 4.3F 8.4A 8.4C FBA_D<61> 4.2B 4.3F 8.4A 8.4C FBA_D<62> 4.2B 4.3F 8.4A 8.4C FBA_D<63> 4.2B 4.3F 8.4A 8.4C FBA_DEBUG 4.3B FBA_DQMO 4.2A 4.3G<> 8.4A<> 8.4A		FBB_CMD<0> . 28> 4.4H> 9.1A< FBB_CMD<1> 4.3D 4.4G 9.1A 9.1A 9.5A FBB_CMD<2> 4.3D 4.4G 9.1A 9.1A 9.5A FBB_CMD<3> 4.3D 4.4G 9.1A 9.1A 9.5A FBB_CMD<4> 4.3D 4.4G 9.1A 9.1A 9.5A FBB_CMD<5> 4.3D 4.4G 9.1A 9.1A 9.5A FBB_CMD<6> 4.3D 4.4G 9.1A 9.2A 9.2C 9.5F FBB_CMD<7> 4.3D 4.4G 9.1A 9.1A 9.1C FBB_CMD<8> 4.3D 4.4G 9.1A 9.2A 9.2C FBB_CMD<9> 4.3D 4.4G 9.1A 9.1A 9.1C FBB_CMD<10> 4.3D 4.4G 9.1A 9.2A 9.2C 9.5F FBB_CMD<11> 4.3D 4.4G 9.1A 9.2A 9.2C FBB_CMD<12> 4.3D 4.4G 9.1A 9.1A 9.1C FBB_CMD<13> 4.3D 4.4G 9.1A 9.2A 9.2C FBB_CMD<14> 4.3D 4.4G 9.1A 9.1A 9.1C FBB_CMD<15> 4.3D 4.4G 9.1A 9.2A 9.2C FBB_CMD<16> 4.3D 4.4G 9.1A 9.1A 9.1C FBB_CMD<17> 4.3D 4.4G 9.1A 9.1A 9.1C FBB_CMD<18> 4.3D 4.4G 9.1A 9.1A 9.1C FBB_CMD<19> 4.3D 4.4G 9.1A 9.1A 9.1C FBB_CMD<20> 4.3D 4.4G 9.1A 9.1C 9.2A FBB_CMD<21> 4.3D 4.4G 9.1A 9.1C 9.2A FBB_CMD<22> 4.3D 4.4G 9.1C 9.2A 9.5C FBB_CMD<23> 4.3D 4.4G 9.1C 9.2A 9.5C FBB_CMD<24> 4.4D 4.5G 9.1C 9.2A 9.5C FBB_CMD<25> 4.4D 4.5G 9.1C 9.2A 9.5C FBB_CMD<26> 4.4D 4.5G 9.1C 9.2A 9.5C FBB_CMD<27> 4.4D 4.5G 9.1C 9.2A 9.5C FBB_CMD<28> 4.4D 4.5G 9.1C 9.2A 9.5C FBB_D<0> 4.1D 4.1G 9.2A 9.3A FBB_D<1> 4.1D 4.1G 9.2A 9.3A FBB_D<2> 4.1D 4.1G 9.2A 9.3A FBB_D<3> 4.1D 4.1G 9.2A 9.3A FBB_D<4> 4.1D 4.1G 9.2A 9.4A FBB_D<5> 4.1D 4.1G 9.2A 9.4A FBB_D<6> 4.1D 4.1G 9.2A 9.4A FBB_D<7> 4.1D 4.1G 9.3A 9.4A FBB_D<8> 4.1D 4.1G 9.3A 9.3B FBB_D<9> 4.1D 4.1G 9.3A 9.3B FBB_D<10> 4.1D 4.1G 9.3A 9.3B FBB_D<11> 4.1D 4.1G 9.3A 9.3B FBB_D<12> 4.1D 4.1G 9.3A 9.4B FBB_D<13> 4.1D 4.1G 9.3A 9.4B FBB_D<14> 4.1G 4.2D 9.3A 9.4B FBB_D<15> 4.1G 4.2D 9.3A 9.4B FBB_D<16> 4.1G 4.2D 9.3A 9.4A FBB_D<17> 4.1G 4.2D 9.3A 9.4A FBB_D<18> 4.1G 4.2D 9.3A 9.4A FBB_D<19> 4.1G 4.2D 9.3A 9.4A FBB_D<20> 4.1G 4.2D 9.3A 9.4A FBB_D<21> 4.1G 4.2D 9.3A 9.4A FBB_D<22> 4.1G 4.2D 9.3A 9.4A FBB_D<23> 4.1G 4.2D 9.3A 9.4A FBB_D<24> 4.1G 4.2D 9.3A 9.4B FBB_D<25> 4.1G 4.2D 9.3A 9.4B FBB_D<26> 4.1G 4.2D 9.3A 9.4B FBB_D<27> 4.2D 4.2G 9.3A 9.4B FBB_D<28> 4.2D 4.2G 9.3A 9.4B FBB_D<29> 4.2D 4.2G 9.3A 9.4B FBB_D<30> 4.2D 4.2G 9.3A 9.4B FBB_D<31> 4.2D 4.2G 9.3A 9.4B FBB_D<32> 4.1E 4.2G 9.3A 9.3C FBB_D<33> 4.1E 4.2G 9.3A 9.3C FBB_D<34> 4.1E 4.2G 9.3A 9.3C FBB_D<35> 4.1E 4.2G 9.3A 9.3C FBB_D<36> 4.1E 4.2G 9.3A 9.4C FBB_D<37> 4.1E 4.2G 9.4A 9.4C FBB_D<38> 4.1E 4.2G 9.4A 9.4C FBB_D<39> 4.1E 4.2G 9.4A 9.4C		FBB_D<40> 4.1E 4.2G 9.3C 9.4A FBB_D<41> 4.1E 4.2G 9.3C 9.4A FBB_D<42> 4.1E 4.2G 9.3C 9.4A FBB_D<43> 4.1E 4.2G 9.3C 9.4A FBB_D<44> 4.1E 4.2G 9.4A 9.4C FBB_D<45> 4.1E 4.2G 9.4A 9.4C FBB_D<46> 4.2E 4.2G 9.4A 9.4C FBB_D<47> 4.2E 4.2G 9.4A 9.4C FBB_D<48> 4.2E 4.2G 9.4A 9.4C FBB_D<49> 4.2E 4.2G 9.4A 9.4C FBB_D<50> 4.2E 4.2G 9.4A 9.4C FBB_D<51> 4.2E 4.2G 9.4A 9.4C FBB_D<52> 4.2E 4.2G 9.4A 9.4C FBB_D<53> 4.2E 4.2G 9.4A 9.4C FBB_D<54> 4.2E 4.2G 9.4A 9.4C FBB_D<55> 4.2E 4.2G 9.4A 9.4C FBB_D<56> 4.2E 4.2G 9.4A 9.4C FBB_D<57> 4.2E 4.3G 9.4A 9.4C FBB_D<58> 4.2E 4.3G 9.4A 9.4C FBB_D<59> 4.2E 4.3G 9.4A 9.4C FBB_D<60> 4.2E 4.3G 9.4A 9.4C FBB_D<61> 4.2E 4.3G 9.4A 9.4C FBB_D<62> 4.2E 4.3G 9.4A 9.4C FBB_D<63> 4.2E 4.3G 9.4A 9.4C FBB_DEBUG 4.3E FBB_DQMO 4.2D 4.3H<> 9.4A<> 9.4A FBB_DQM1 4.2D 4.3H<> 9.4B 9.5A<> FBB_DQM2 4.2D 4.3H<> 9.4A 9.5A<> FBB_DQM3 4.2D 4.3H<> 9.4B 9.5A<> FBB_DQM4 4.2D 4.3H<> 9.4C 9.5A<> FBB_DQM5 4.2E 4.3H<> 9.4C 9.5A<> FBB_DQM6 4.2E 4.3H<> 9.4C 9.5A<> FBB_DQM7 4.2E 4.3H<> 9.4C 9.5A<> FBB_DOS_RNO 4.2D 4.3H< 9.4A 9.5A< FBB_DOS_RN1 4.2D 4.3H< 9.4B 9.5A< FBB_DOS_RN2 4.2D 4.3H< 9.4A 9.5A< FBB_DOS_RN3 4.2D 4.3H< 9.4B 9.5A< FBB_DOS_RN4 4.2E 4.3H< 9.4C 9.5A< FBB_DOS_RN5 4.2E 4.3H< 9.4C 9.5A< FBB_DOS_RN6 4.2E 4.3H< 9.4C 9.5A< FBB_DOS_RN7 4.2E 4.3H< 9.4C 9.5A< FBB_DOS_WP0 4.3D 4.3H< 9.4A 9.5A< FBB_DOS_WP1 4.3D 4.3H< 9.4B 9.5A< FBB_DOS_WP2 4.3D 4.3H< 9.4A 9.5A< FBB_DOS_WP3 4.3D 4.4H< 9.4B 9.5A< FBB_DOS_WP4 4.3E 4.4H< 9.4C 9.5A< FBB_DOS_WP5 4.3E 4.4H< 9.4C 9.5A< FBB_DOS_WP6 4.3E 4.4H< 9.4C 9.5A< FBB_DOS_WP7 4.3E 4.4H< 9.4C 9.5A< FBB_SEN1 9.2A FBB_SEN2 9.2C FBB_VREF1 9.2H 9.3B 9.3D FBB_Z01 9.2A FBB_Z02 9.2C FBCO_CLKO 5.4A 5.5G> 10.2A< 10.2A 10.4G FBCO_CLKO_R 5.4A 5.5G> 10.2A< 10.2A 10.4G FBC1_CLKO 10.4H FBC1_CLKO 5.4B 5.5G> 10.2A< 10.2C 10.4G FBC1_CLKO* 5.4B 5.5G> 10.2A< 10.2C 10.4G FBC1_CLKO_R 10.4H FBCD_REFCLK 5.3C< 19.5D> FBCD_REFCLK* 5.3C< 19.5D> FBC_CMD<0> 5.3A 5.4F 10.1A 10.1A 10.5A FBC_CMD<0> . 28> 5.4G> 10.1A< FBC_CMD<1> 5.3A 5.4F 10.1A 10.1A 10.5A FBC_CMD<2> 5.3A 5.4F 10.1A 10.1A 10.5A FBC_CMD<3> 5.3A 5.4F 10.1A 10.1A 10.5A FBC_CMD<4> 5.3A 5.4F 10.1A 10.1A 10.5A FBC_CMD<5> 5.3A 5.4F 10.1A 10.1A 10.5A FBC_CMD<6> 5.3A 5.4F 10.1A 10.1A 10.5A FBC_CMD<7> 5.3A 5.4F 10.1A 10.1A 10.5A FBC_CMD<8> 5.3A 5.4F 10.1A 10.1A 10.5A FBC_CMD<9> 5.3A 5.4F 10.1A 10.1A 10.5A FBC_CMD<10> 5.3A 5.4F 10.1A 10.1A 10.5A FBC_CMD<11> 5.4A 5.4F 10.1A 10.2A 10.2C FBC_CMD<12> 5.4A 5.4F 10.1A 10.1A 10.1C FBC_CMD<13> 5.4A 5.4F 10.1A 10.2A 10.2C FBC_CMD<14> 5.4A 5.4F 10.1A 10.1A 10.1C FBC_CMD<15> 5.4A 5.4F 10.1A 10.2A 10.2C FBC_CMD<16> 5.4A 5.4F 10.1A 10.1A 10.1C FBC_CMD<17> 5.4A 5.4F 10.1A 10.1A 10.1C FBC_CMD<18> 5.4A 5.4F 10.1A 10.1A 10.1C FBC_CMD<19> 5.4A 5.4F 10.1A 10.1A 10.1C FBC_CMD<20> 5.4A 5.4F 10.1A 10.1C 10.2A FBC_CMD<21> 5.4A 5.4F 10.1A 10.1C 10.2A FBC_CMD<22> 5.4A 5.4F 10.1C 10.2A 10.5C FBC_CMD<23> 5.4A 5.4F 10.1C 10.2A 10.5C FBC_CMD<24> 5.4A 5.5F 10.1C 10.2A 10.5C FBC_CMD<25> 5.4A 5.5F 10.1C 10.2A 10.5C FBC_CMD<26> 5.4A 5.5F 10.1C 10.2A 10.5C FBC_CMD<27> 5.4A 5.5F 10.1C 10.2A 10.5C FBC_CMD<28> 5.4A 5.5F 10.1C 10.2A 10.5C FBC_D<0> 5.1A 5.1F 10.2A 10.3A 10.5G> 10.2A<> FBC_D<1> 5.1F 5.2A 10.2A 10.3A 10.5A<> FBC_D<2> 5.1F 5.2A 10.2A 10.3A 10.5A<> FBC_D<3> 5.1F 5.2A 10.2A 10.3A 10.5A<> FBC_D<4> 5.1F 5.2A 10.2A 10.4A 10.5A<> FBC_D<5> 5.1F 5.2A 10.2A 10.4A 10.5A<> FBC_D<6> 5.1F 5.2A 10.2A 10.4A 10.5A<> FBC_D<7> 5.1F 5.2A 10.3A 10.4A 10.5A<> FBC_D<8> 5.1F 5.2A 10.3A 10.3B 10.5A<> FBC_D<9> 5.1F 5.2A 10.3A 10.3B 10.5A<> FBC_D<10> 5.1F 5.2A 10.3A 10.3B 10.5A<> FBC_D<11> 5.1F 5.2A 10.3A 10.3B 10.5A<> FBC_D<12> 5.1F 5.2A 10.3A 10.4B 10.5A<> FBC_D<13> 5.1F 5.2A 10.3A 10.4B 10.5A<> FBC_D<14> 5.1F 5.2A 10.3A 10.4B 10.5A<> FBC_D<15> 5.1F 5.2A 10.3A 10.4B 10.5A<> FBC_D<16> 5.1F 5.2A 10.3A 10.4A 10.5A<> FBC_D<17> 5.1F 5.2A 10.3A 10.4A 10.5A<> FBC_D<18> 5.1F 5.2A 10.3A 10.4A 10.5A<> FBC_D<19> 5.1F 5.2A 10.3A 10.4A 10.5A<> FBC_D<20> 5.1F 5.2A 10.3A 10.4A 10.5A<> FBC_D<21> 5.1F 5.2A 10.3A 10.4A 10.5A<> FBC_D<22> 5.1F 5.2A 10.3A 10.4A 10.5A<> FBC_D<23> 5.1F 5.2A 10.3A 10.4A 10.5A<> FBC_D<24> 5.1F 5.2A 10.3A 10.4B 10.5A<> FBC_D<25> 5.1F 5.2A 10.3A 10.4B 10.5A<> FBC_D<26> 5.1F 5.2A 10.3A 10.4B 10.5A<> FBC_D<27> 5.2A 5.2F 10.3A 10.4B 10.5A<> FBC_D<28> 5.2A 5.2F 10.3A 10.4B 10.5A<> FBC_D<29> 5.2A 5.2F 10.3A 10.4B 10.5A<> FBC_D<30> 5.2A 5.2F 10.3A 10.4B 10.5A<> FBC_D<31> 5.2F 5.3A 10.3A 10.4B 10.5A<> FBC_D<32> 5.1B 5.2F 10.3A 10.3C 10.5A<> FBC_D<33> 5.2B 5.2F 10.3A 10.3C 10.5A<> FBC_D<34> 5.2B 5.2F 10.3A 10.3C 10.5A<> FBC_D<35> 5.2B 5.2F 10.3A 10.3C 10.5A<> FBC_D<36> 5.2B 5.2F 10.3A 10.4C 10.5A<> FBC_D<37> 5.2B 5.2F 10.4A 10.4C 10.5A<> FBC_D<38> 5.2B 5.2F 10.4A 10.4C 10.5A<> FBC_D<39> 5.2B 5.2F 10.4A 10.4C 10.5A<> FBC_D<40> 5.2B 5.2F 10.3C 10.4A 10.5A<> FBC_D<41> 5.2B 5.2F 10.3C 10.4A 10.5A<> FBC_D<42> 5.2B 5.2F 10.3C 10.4A 10.5A<> FBC_D<43> 5.2B 5.2F 10.3C 10.4A 10.5A<> FBC_D<44> 5.2B 5.2F 10.4A 10.4C 10.5A<> FBC_D<45> 5.2B 5.2F 10.4A 10.4C 10.5A<> FBC_D<46> 5.2B 5.2F 10.4A 10.4C 10.5A<> FBC_D<47> 5.2B 5.2F 10.4A 10.4C 10.5A<> FBC_D<48> 5.2B 5.2F 10.4A 10.4C 10.5A<> FBC_D<49> 5.2B 5.2F 10.4A 10.4C 10.5A<> FBC_D<50> 5.2B 5.2F 10.4A 10.4C 10.5A<> FBC_D<51> 5.2B 5.2F 10.4A 10.4C 10.5A<> FBC_D<52> 5.2B 5.2F 10.4A 10.4C 10.5A<> FBC_D<53> 5.2B 5.2F 10.4A 10.4C 10.5A<> FBC_D<54> 5.2B 5.2F 10.4A 10.4C 10.5A<> FBC_D<55> 5.2B 5.2F 10.4A 10.4C 10.5A<> FBC_D<56> 5.2B 5.2F 10.4A 10.4C 10.5A<> FBC_D<57> 5.2B 5.3F 10.4A 10.4C 10.5A<> FBC_D<58> 5.2B 5.3F 10.4A 10.4C 10.5A<> FBC_D<59> 5.2B 5.3F 10.4A 10.4C 10.5A<>		FBC_D<60> 5.2B 5.3F 10.4A 10.4C 10.5A<> FBC_D<61> 5.2B 5.3F 10.4A 10.4C 10.5A<> FBC_D<62> 5.2B 5.3F 10.4A 10.4C 10.5A<> FBC_D<63> 5.3B 5.3F 10.4A 10.4C 10.5A<> FBC_DEBQ 5.3B FBC_DQMO 5.3A 5.3G<> 10.4A<> 10.4A FBC_DQM1 5.3A 5.3G<> 10.4B 10.5A<> FBC_DQM2 5.3A 5.3G<> 10.4A 10.5A<> FBC_DQM3 5.3A 5.3G<> 10.4B 10.5A<> FBC_DQM4 5.3B 5.3G<> 10.4C 10.5A<> FBC_DQM5 5.3B 5.3G<> 10.4C 10.5A<> FBC_DQM6 5.3B 5.3G<> 10.4C 10.5A<> FBC_DQM7 5.3B 5.3G<> 10.4C 10.5A<> FBC_DOS_RNO 5.3A 5.3G< 10.4A 10.5A< FBC_DOS_RN1 5.3A 5.3G< 10.4B 10.5A< FBC_DOS_RN2 5.3A 5.3G< 10.4A 10.5A< FBC_DOS_RN3 5.3A 5.3G< 10.4B 10.5A< FBC_DOS_RN4 5.3B 5.3G< 10.4C 10.5A< FBC_DOS_RN5 5.3B 5.3G< 10.4C 10.5A< FBC_DOS_RN6 5.3B 5.3G< 10.4C 10.5A< FBC_DOS_RN7 5.3B 5.3G< 10.4C 10.5A< FBC_DOS_WP0 5.3A 5.3G> 10.4A 10.5A< FBC_DOS_WP1 5.3A 5.3G> 10.4B 10.5A< FBC_DOS_WP2 5.3A 5.3G> 10.4A 10.5A< FBC_DOS_WP3 5.3A 5.4G> 10.4B 10.5A< FBC_DOS_WP4 5.3B 5.4G> 10.4C 10.5A< FBC_DOS_WP5 5.3B 5.4G> 10.4C 10.5A< FBC_DOS_WP6 5.3B 5.4G> 10.4C 10.5A< FBC_DOS_WP7 5.3B 5.4G> 10.4C 10.5A< FBC_SEN1 10.2A FBC_SEN2 10.2C FBC_VREF1 10.2H 10.3B 10.3D FBC_VREF2 10.2H 10.3D FBC_Z01 10.2A FBC_Z02 10.2C FBD0_CLKO* 5.4D 5.5H< 11.2A< 11.2A 11.4G FBD0_CLKO_R 11.4H FBD1_CLKO 5.4E 5.5H< 11.2A< 11.2C 11.4G FBD1_CLKO* 5.4E 5.5H< 11.2A< 11.2C 11.4G FBD1_CLKO_R 11.4H FBD0_VREF 11.2H<> 11.3D 12.1H<> 12.3B FBD_CMD<0> 5.3D 5.4G 11.1A 11.1A 11.5A FBD_CMD<0> . 28> 5.4H> 11.1A< FBD_CMD<1> 5.3D 5.4G 11.1A 11.1A 11.5A FBD_CMD<2> 5.3D 5.4G 11.1A 11.1A 11.5A FBD_CMD<3> 5.3D 5.4G 11.1A 11.1A 11.5A FBD_CMD<4> 5.3D 5.4G 11.1A 11.1A 11.5A FBD_CMD<5> 5.3D 5.4G 11.1A 11.1A 11.5A FBD_CMD<6> 5.3D 5.4G 11.1A 11.2A 11.5A FBD_CMD<7> 5.3D 5.4G 11.1A 11.1A 11.1C FBD_CMD<8> 5.3D 5.4G 11.1A 11.2A 11.1C FBD_CMD<9> 5.3D 5.4G 11.1A 11.1A 11.1C FBD_CMD<10> 5.3D 5.4G 11.1A 11.2A 11.1C FBD_CMD<11> 5.4D 5.4G 11.1A 11.2A 11.2C				
	2	Base nets and synonyms for p892_a04.lib. p892_A04(ep892_a04.lib. p892_a04(sch.1))		FAN_PWM 29.4E FAN_SHUTDOWN 29.4G FAN_TACH 29.4E FBAO_CLKO 4.4A 4.5G> 8.2A< 8.2A 8.4G		FBA_D<21> 4.1F 4.2A 8.3A 8.4A FBA_D<22> 4.1F 4.2A 8.3A 8.4A FBA_D<23> 4.1F 4.2A 8.3A 8.4B FBA_D<24> 4.1F 4.2A 8.3A 8.4B FBA_D<25> 4.1F 4.2A 8.3A 8.4B FBA_D<26> 4.1F 4.2A 8.3A 8.4B FBA_D<27> 4.2A 4.2F 8.3A 8.4B FBA_D<28> 4.2A 4.2F 8.3A 8.4B FBA_D<29> 4.2A 4.2F 8.3A 8.4B FBA_D<30> 4.2A 4.2F 8.3A 8.4B FBA_D<31> 4.2A 4.2F 8.3A 8.4B FBA_D<32> 4.1B 4.2F 8.3A 8.3C FBA_D<33> 4.1B 4.2F 8.3A 8.3C FBA_D<34> 4.1B 4.2F 8.3A 8.3C FBA_D<35> 4.1B 4.2F 8.3A 8.3C FBA_D<36> 4.1B 4.2F 8.3A 8.4C FBA_D<37> 4.1B 4.2F 8.4A 8.4C FBA_D<38> 4.1B 4.2F 8.4A 8.4C FBA_D<39> 4.1B 4.2F 8.4A 8.4C FBA_D<40> 4.1B 4.2F 8.3C 8.4A FBA_D<41> 4.1B 4.2F 8.3C 8.4A FBA_D<42> 4.1B 4.2F 8.3C 8.4A FBA_D<43> 4.1B 4.2F 8.3C 8.4A FBA_D<44> 4.1B 4.2F 8.4A 8.4C FBA_D<45> 4.1B 4.2F 8.4A 8.4C FBA_D<46> 4.2B 4.2F 8.4A 8.4C FBA_D<47> 4.2B 4.2F 8.4A 8.4C FBA_D<48> 4.2B 4.2F 8.4A 8.4C FBA_D<49> 4.2B 4.2F 8.4A 8.4C FBA_D<50> 4.2B 4.2F 8.4A 8.4C FBA_D<51> 4.2B 4.2F 8.4A 8.4C FBA_D<52> 4.2B									

NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	600-10892-0052-400 A		
ID	p892_a04	PAGE	37 OF 42
NAME	myan	DATE	14-JAN-2009

[illegible]

1

FBG_DOM3

7. 3A 7. 3G<> 14. 4B
14. 5A<>

FBG_DOM4

7. 3B 7. 3G<> 14. 4C
14. 5A<>

FBG_DOM5

7. 3B 7. 3G<> 14. 4C
14. 5A<>

FBG_DOM6

7. 3B 7. 3G<> 14. 4C
14. 5A<>

FBG_DOM7

7. 3B 7. 3G<> 14. 4C
14. 5A<>

FBG_DQS_RN0

7. 3A 7. 3G< 14. 4A
14. 5A<

FBG_DQS_RN1

7. 3A 7. 3G< 14. 4B
14. 5A<

FBG_DQS_RN2

7. 3A 7. 3G< 14. 4A
14. 5A<

FBG_DQS_RN3

7. 3A 7. 3G< 14. 4B
14. 5A<

FBG_DQS_RN4

7. 3B 7. 3G< 14. 4C
14. 5A<

FBG_DQS_RN5

7. 3B 7. 3G< 14. 4C
14. 5A<

FBG_DQS_RN6

7. 3B 7. 3G< 14. 4C
14. 5A<

FBG_DQS_RN7

7. 3B 7. 3G< 14. 4C
14. 5A<

FBG_DQS_WP0

7. 3A 7. 3G> 14. 4A
14. 5A<

FBG_DQS_WP1

7. 3A 7. 3G> 14. 4B
14. 5A<

FBG_DQS_WP2

7. 3A 7. 3G> 14. 4A
14. 5A<

FBG_DQS_WP3

7. 3A 7. 4G> 14. 4B
14. 5A<

FBG_DQS_WP4

7. 3B 7. 4G> 14. 4C
14. 5A<

FBG_DQS_WP5

7. 3B 7. 4G> 14. 4C
14. 5A<

FBG_DQS_WP6

7. 3B 7. 4G> 14. 4C
14. 5A<

FBG_DQS_WP7

7. 3B 7. 4G> 14. 4C
14. 5A<

FBH_SEN1

14. 2A

FBH_SEN2

14. 2C

FBH_VREF1

14. 1H 14. 3B

FBH_VREF2

14. 2H 14. 3B 14. 3D

FBH_Z01

14. 2A

FBH_Z02

14. 2C

FBH0_CLK0

7. 4D 7. 5H> 15. 2A
15. 2A< 15. 4G

FBH0_CLK0*

7. 4D 7. 5H> 15. 2A
15. 2A< 15. 4G

FBH0_CLK0_R

15. 4H

FBH1_CLK0

7. 4E 7. 5H> 15. 2A<
15. 2C 15. 4G

FBH1_CLK0*

7. 4E 7. 5H> 15. 2A<
15. 2C 15. 4G

FBH1_CLK0_R

15. 4H

FBH_CMD<0>

7. 3D 7. 4G 15. 1A 15. 1A
15. 5A

FBH_CMD<1>

7. 4H> 15. 1A<
7. 3D 7. 4G 15. 1A 15. 1A
15. 5A

FBH_CMD<2>

7. 3D 7. 4G 15. 1A 15. 1A
15. 5A

FBH_CMD<3>

7. 3D 7. 4G 15. 1A 15. 1A
15. 5A

FBH_CMD<4>

7. 3D 7. 4G 15. 1A 15. 1A
15. 5A

FBH_CMD<5>

7. 3D 7. 4G 15. 1A 15. 1A
15. 5A

FBH_CMD<6>

7. 3D 7. 4G 15. 1A 15. 2A
15. 2C 15. 5F

FBH_CMD<7>

7. 3D 7. 4G 15. 1A 15. 1A
15. 1C

FBH_CMD<8>

7. 3D 7. 4G 15. 1A 15. 2A
15. 2C

FBH_CMD<9>

7. 3D 7. 4G 15. 1A 15. 1A
15. 1C

FBH_CMD<10>

7. 3D 7. 4G 15. 1A 15. 2A
15. 2C 15. 5F

FBH_CMD<11>

7. 4D 7. 4G 15. 1A 15. 2A
15. 2C

FBH_CMD<12>

7. 4D 7. 4G 15. 1A 15. 1A
15. 1C

FBH_CMD<13>

7. 4D 7. 4G 15. 1A 15. 2A
15. 2C

FBH_CMD<14>

7. 4D 7. 4G 15. 1A 15. 1A
15. 1C

FBH_CMD<15>

7. 4D 7. 4G 15. 1A 15. 2A
15. 2C

FBH_CMD<16>

7. 4D 7. 4G 15. 1A 15. 1A
15. 1C

FBH_CMD<17>

7. 4D 7. 4G 15. 1A 15. 1A
15. 1C

FBH_CMD<18>

7. 4D 7. 4G 15. 1A 15. 1A

B

FBH_CMD<19>

15. 1C
7. 4D 7. 4G 15. 1A 15. 1A
15. 1C

FBH_CMD<20>

7. 4D 7. 4G 15. 1A 15. 1C
15. 2A

FBH_CMD<21>

7. 4D 7. 4G 15. 1A 15. 1C
15. 2A

FBH_CMD<23>

7. 4D 7. 4G 15. 1C 15. 2A
15. 5C

FBH_CMD<24>

7. 4D 7. 5G 15. 1C 15. 2A
15. 5C

FBH_CMD<25>

7. 4D 7. 5G 15. 1C 15. 2A
15. 5C

FBH_CMD<26>

7. 4D 7. 5G 15. 1C 15. 2A
15. 5C

FBH_CMD<27>

7. 4D 7. 5G 15. 1C 15. 2A
15. 5C

FBH_CMD<28>

7. 4D 7. 5G 15. 1C 15. 2A
15. 5C

FBH_D<0>

7. 1D 7. 1G 15. 2A 15. 3A

FBH_D<1>

7. 1H> 15. 2A<>

FBH_D<2>

7. 1G 7. 2D 15. 2A 15. 3A

FBH_D<3>

7. 1G 7. 2D 15. 2A 15. 3A

FBH_D<4>

7. 1G 7. 2D 15. 2A 15. 4A

FBH_D<5>

7. 1G 7. 2D 15. 2A 15. 4A

FBH_D<6>

7. 1G 7. 2D 15. 2A 15. 4A

FBH_D<7>

7. 1G 7. 2D 15. 3A 15. 4A

FBH_D<8>

7. 1G 7. 2D 15. 3A 15. 4A

FBH_D<9>

7. 1G 7. 2D 15. 3A 15. 3B

FBH_D<10>

7. 1G 7. 2D 15. 3A 15. 3B

FBH_D<11>

7. 1G 7. 2D 15. 3A 15. 3B

FBH_D<12>

7. 1G 7. 2D 15. 3A 15. 4B

FBH_D<13>

7. 1G 7. 2D 15. 3A 15. 4B

FBH_D<14>

7. 1G 7. 2D 15. 3A 15. 4B

FBH_D<15>

7. 1G 7. 2D 15. 3A 15. 4A

FBH_D<16>

7. 1G 7. 2D 15. 3A 15. 4A

FBH_D<17>

7. 1G 7. 2D 15. 3A 15. 4A

FBH_D<18>

7. 1G 7. 2D 15. 3A 15. 4A

FBH_D<19>

7. 1G 7. 2D 15. 3A 15. 4A

FBH_D<20>

7. 1G 7. 2D 15. 3A 15. 4A

FBH_D<21>

7. 1G 7. 2D 15. 3A 15. 4A

FBH_D<22>

7. 1G 7. 2D 15. 3A 15. 4A

FBH_D<23>

7. 1G 7. 2D 15. 3A 15. 4A

FBH_D<24>

7. 1G 7. 2D 15. 3A 15. 4B

FBH_D<25>

7. 1G 7. 2D 15. 3A 15. 4B

FBH_D<26>

7. 1G 7. 2D 15. 3A 15. 4B

FBH_D<27>

7. 2D 7. 2G 15. 3A 15. 4B

FBH_D<28>

7. 2D 7. 2G 15. 3A 15. 4B

FBH_D<29>

7. 2D 7. 2G 15. 3A 15. 4B

FBH_D<30>

7. 2D 7. 2G 15. 3A 15. 4B

FBH_D<31>

7. 2G 7. 3D 15. 3A 15. 4B

FBH_D<32>

7. 1E 7. 2G 15. 3A 15. 3C

FBH_D<33>

7. 2E 7. 2G 15. 3A 15. 3C

FBH_D<34>

7. 2E 7. 2G 15. 3A 15. 3C

FBH_D<35>

7. 2E 7. 2G 15. 3A 15. 3C

FBH_D<36>

7. 2E 7. 2G 15. 3A 15. 4C

FBH_D<37>

7. 2E 7. 2G 15. 4A 15. 4C

FBH_D<38>

7. 2E 7. 2G 15. 4A 15. 4C

FBH_D<39>

7. 2E 7. 2G 15. 4A 15. 4C

FBH_D<40>

7. 2E 7. 2G 15. 3C 15. 4A

FBH_D<41>

7. 2E 7. 2G 15. 3C 15. 4A

FBH_D<42>

7. 2E 7. 2G 15. 3C 15. 4A

FBH_D<43>

7. 2E 7. 2G 15. 3C 15. 4A

FBH_D<44>

7. 2E 7. 2G 15. 4A 15. 4C

FBH_D<45>

7. 2E 7. 2G 15. 4A 15. 4C

FBH_D<46>

7. 2E 7. 2G 15. 4A 15. 4C

FBH_D<47>

7. 2E 7. 2G 15. 4A 15. 4C

FBH_D<48>

7. 2E 7. 2G 15. 4A 15. 4C

FBH_D<49>

7. 2E 7. 2G 15. 4A 15. 4C

FBH_D<50>

7. 2E 7. 2G 15. 4A 15. 4C

FBH_D<51>

7. 2E 7. 2G 15. 4A 15. 4C

FBH_D<52>

7. 2E 7. 2G 15. 4A 15. 4C

FBH_D<53>

7. 2E 7. 2G 15. 4A 15. 4C

FBH_D<54>

7. 2E 7. 2G 15. 4A 15. 4C

FBH_D<55>

7. 2E 7. 2G 15. 4A 15. 4C

FBH_D<56>

7. 2E 7. 2G 15. 4A 15. 4C

FBH_D<57>

7. 2E 7. 3G 15. 4A 15. 4C

FBH_D<58>

7. 2E 7. 3G 15. 4A 15. 4C

FBH_D<59>

7. 2E 7. 3G 15. 4A 15. 4C

FBH_D<60>

7. 2E 7. 3G 15. 4A 15. 4C

FBH_D<61>

7. 2E 7. 3G 15. 4A 15. 4C

FBH_D<62>

7. 2E 7. 3G 15. 4A 15. 4C

FBH_D<63>

7. 3E 7. 3G 15. 4A 15. 4C

FBH_DEBUG

7. 3E

FBH_DOM0

7. 3D 7. 3H<> 15. 4A
15. 4A<>

FBH_DOM1

7. 3D 7. 3H<> 15. 4B
15. 1C

FBH_DOM2

7. 3D 7. 3H<> 15. 4A
15. 5A<>

FBH_DOM3

7. 3D 7. 3H<> 15. 4B
15. 1C

FBH_DOM4

7. 3E 7. 3H<> 15. 4C
15. 5A<>

FBH_DOM5

7. 3E 7. 3H<> 15. 4C

C

FBH_DOM6

15. 5A<>
7. 3E 7. 3H<> 15. 4C
15. 5A<>

FBH_DOM7

7. 3E 7. 3H<> 15. 4C
15. 5A<>

FBH_DQS_RN0

7. 3D 7. 3H< 15. 4A
15. 5A<

FBH_DQS_RN1

7. 3D 7. 3H< 15. 4B
15. 5A<

FBH_DQS_RN2

7. 3D 7. 3H< 15. 4A
15. 5A<

FBH_DQS_RN3

7. 3D 7. 3H< 15. 4B
15. 5A<

FBH_DQS_RN4

7. 3E 7. 3H< 15. 4C
15. 5A<

FBH_DQS_RN5

7. 3E 7. 3H< 15. 4C
15. 5A<

FBH_DQS_RN6

7. 3E 7. 3H< 15. 4C
15. 5A<

FBH_DQS_RN7

7. 3E 7. 3H< 15. 4C
15. 5A<

FBH_DQS_WP0

7. 3D 7. 3H> 15. 4A
15. 5A>

FBH_DQS_WP1

7. 3D 7. 3H> 15. 4B
15. 5A>

FBH_DQS_WP2

7. 3D 7. 3H> 15. 4A
15. 5A>

FBH_DQS_WP3

7. 3D 7. 4H> 15. 4B
15. 5A>

FBH_DQS_WP4

7. 3E 7. 4H> 15. 4C
15. 5A>

FBH_DQS_WP5

7. 3E 7. 4H> 15. 4C
15. 5A>

FBH_DQS_WP6

7. 3E 7. 4H> 15. 4C
15. 5A>

FBH_DQS_WP7

7. 3E 7. 4H> 15. 4C
15. 5A>

FBH_SEN1

15. 2A

FBH_SEN2

15. 2C

FBH_VREF1

15. 2H 15. 3B 15. 3D

FBH_VREF2

15. 2H 15. 3D

FBH_Z01

15. 2A

FBH_Z02

15. 2C

FBVDD0_SENSE

28. 5D> 31. 2A<

FB_CAL_PD_VDDQ

7. 1G 7. 2D 15. 3A 15. 4A

FB_CAL_PU_GND

4. 5C

FB_CAL_TERM_GND

4. 5C

GPI00_DVIA_HPD

23. 4D> 26. 3E<

GPI00_DVIA_HPD_CON

23. 4F

GPI01_DVIB_HPD

23. 4E

GPI01_DVIB_HPD_CON

24. 4F

GPI01_DVIB_HPD_R

24. 4E

GPI04_NVVDD_VI D1

26. 3E> 32. 3B<

GPI05_NVVDD_VI D2

26. 3E> 32. 3B<

GPI06_NVVDD_VI D3

26. 3E> 32. 3B<

GPI07_NVVDD_VI D4

26. 3E> 31. 3A< 32. 3B<

GPI09_THERM_ALERT*

26. 3E< 29. 3H>

GPI011_RASTERSYNC1

25. 3E<> 26. 3E<>

GPI014_RASTERSYNC2

25. 4E<> 26. 3E<>

GPI015_SWAPRDY

25. 4E<> 26. 3F<>

GPU_BUFCLK_I_N

19. 4D

GPU_CLK

19. 4B

GPU_CLK*

19. 4B

GPU_HOT_RESET*

19. 4D

GPU_PEX_PWR_GOOD*

19. 4D

GPU_PMC_I_SO_RESET*

19. 4D

GPU_TESTMODE

28. 4G

GV_RX0

19. 3D

GV_RX0*

19. 3D

GV_RX1

19. 3D

GV_RX1*

19. 3D

GV_RX2

19. 3D

GV_RX2*

19. 3D

GV_RX3

19. 3D

GV_RX3*

19. 3D

GV_RXCLK

19. 4D

GV_RXCLK*

19. 4D

GV_RXCTL

19. 4D

GV_RXCTL*

19. 4D

GV_RX_RESET_VDD

19. 3C

GV_TX0

19. 1D

GV_TX0*

19. 1D

GV_TX1

19. 1D

GV_TX1*

19. 1D

GV_TX2

19. 1D

GV_TX2*

19. 1D

GV_TX3

19. 1D

GV_TX3*

19. 1D

GV_TX4

19. 1D

GV_TX4*

19. 1D

GV_TX5

19. 1D

GV_TX5*

19. 1D

GV_TX6

19. 1D

GV_TX6*

19. 2D

GV_TX7

19. 2D

D

GV_TX7*

19. 2D

GV_TX8

19. 2D

GV_TX8*

19. 2D

GV_TX9

19. 2D

GV_TX9*

19. 2D

GV_TX10

19. 2D

GV_TX10*

19. 2D

GV_TX11

19. 2D

GV_TX11*

19. 2D

GV_TX12

19. 2D

GV_TX12*

19. 2D

GV_TX13

19. 2D

GV_TX13*

19. 2D

GV_TX14

19. 2D

GV_TX14*

19. 2D

GV_TX15

19. 2D

GV_TX15*

19. 2D

GV_TX16

19. 2D

GV_TX16*

19. 3D

GV_TX17

19. 3D

GV_TX17*

19. 3D

GV_TX18

19. 3D

GV_TX18*

19. 3D

GV_TX19

19. 3D

GV_TX19*

19. 3D

GV_TXCLK

19. 3D

GV_TXCLK*

19. 3D

GV_TXCTL

19. 3D

GV_TXCTL*

19. 3D

GV_TX_RESET_GND

19. 3C

I2C1_SCL

20. 3C

I2C1_SCL_CON

20. 1H> 24. 3G<

I2C1_SCL_R

20. 1D

I2C1_SDA

20. 3C

I2C1_SDA_CON

20. 1H<> 24. 3G<

I2C1_SDA_R

20. 1D

I2C2_SCL

21. 3C

I2C2_SCL_CON

21. 1H> 23. 3G<

I2C2_SCL_R

21. 1D

I2C2_SDA

21. 3C

I2C2_SDA_CON

21. 1H<> 23. 3G<

I2C2_SDA_R

21. 1D

I2C3_SCL

26. 2E> 29. 3D<

I2C3_SDA

26. 2E>> 29. 3D<>

I2C4_SCL

26. 2D

I2C4_SDA

26. 2D

IFPAB_I_OVDD

23. 3B

IFPAB_RST

23. 2B

IFPA_TXC

23. 2E

IFPA_TXC*

23. 2E

IFPA_TXD0

23. 3E

IFPA_TXD0*

23. 2E

IFPA_TXD1

23. 3E

IFPA_TXD1*

23. 3E

IFPA_TXD2

23. 3E

IFPA_TXD2*

23. 3E

IFPB_TXD4

23. 3E

IFPB_TXD4*

23. 3E

IFPB_TXD5

23. 3E

IFPB_TXD5*

23. 3E

IFPB_TXD6

23. 3E

IFPB_TXD6*

23. 3E

IFPCD_I_OVDD

24. 3B

IFPCD_RST

24. 2B

IFPC_TXC

24. 2E

IFPC_TXC*

24. 2E

IFPC_TXD0

24. 3E

IFPC_TXD0*

24. 2E

IFPC_TXD1

24. 3E

IFPC_TXD1*

24. 3E

IFPC_TXD2

24. 3E

IFPC_TXD2*

24. 3E

IFPD_TXD4

24. 3E

IFPD_TXD4*

24. 3E

IFPD_TXD5

24. 3E

IFPD_TXD5*

24. 3E

IFPD_TXD6

24. 3E

IFPD_TXD6*

24. 3E

IFP_I_OVDD_EN

29. 1G

INPUT_GRE_LED_CA

35. 4C

INPUT_GRE_LED_ON

35. 5A

INPUT_GRE_LED_R

35. 4B

INPUT_LED_AN

35. 4C

INPUT_RED_LED_CA

35. 4C

INPUT_RED_LED_ON

35. 4A

INPUT_RED_LED_R

35. 4B

JTAG_NVI OTDI _GPUT0

3. 1E

O

JTAG_TCK

3. 1D

JTAG_TDI

3. 1D

JTAG_TDO

3. 1D

JTAG_TMS

3. 1D

JTAG_TRST*

3. 1D

JTAG_TRST2

3. 1G

JTAG_TRST2_3V3

3. 1G

JTAG_TRST_3V3*

3. 1G

E

MI OA_CTL3

27. 2C 27. 4D

MI OB_CTL3

27. 3C 27. 3D

NVI_O_CLK_RSET_GND

19. 5B

NVI_O_EXT_REFCLKA

26. 3D

NVI_O_EXT_REFCLKA_R

25. 3F<> 26. 3F<>

NVI_O_EXT_REFCLKB

26. 3D

NVI_O_EXT_REFCLKB_R

25. 4F<> 26. 3F<>

NVI_O_FAN_PWM

26. 3E> 29. 4F<

NVI_O_GVDR_RX_RSET_

19. 3F

NVI_O_GVDR_TX_RSET_

19. 3F

NVI_O_TESTMODE

26. 3B

NVVDD_SENSE

28. 5D> 32. 4F< 32. 4F<

NVVDD_SENSE_GND

28. 5D> 32. 4F< 32. 4F<

PEX_PRSNT*

3. 1A

PEX_REFCLK

3. 2B

PEX_REFCLK*

3. 2B

PEX_RST*

3. 2C> 26. 2B< 29. 2E<

PEX_RST_O

29. 1F

PEX_RST_R*

29. 1F

PEX_RX0

3. 2B

PEX_RX0*

3. 2B

PEX_RX1

3. 2B

PEX_RX1*

3. 2B

PEX_RX2

3. 3B

PEX_RX2*

3. 3B

PEX_RX3

3. 3B

PEX_RX3*

3. 3B

PEX_RX4

3. 3B

PEX_RX4*

3. 3B

PEX_RX5

3. 3B

PEX_RX5*

3. 3B

PEX_RX6

3. 3B

PEX_RX6*

3. 3B

PEX_RX7

3. 4B

PEX_RX7*

3. 4B

PEX_RX8

3. 4B

PEX_RX8*

3. 4B

PEX_RX9

3. 4B

PEX_RX9*

3. 4B

PEX_RX10

3. 4B

PE



NV_PN	600-10892-0052-400 A		
ID	p892_a04	PAGE	39 OF 42
NAME	myan	DATE	14-JAN-2009

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

A			B			C			D			E			F			G			H		
1	Title: Cref Part		C89	[33. 3C]	C558	[18. 3F]	C654	[16. 3B]	C750	[16. 5E]	C846	[18. 2F]	C942	[18. 1B]	C1038	[17. 4B]	C1134	[18. 3F]	C1230	[19. 1G]	1		
	Report		C90	[34. 3D]	C559	[16. 2F]	C655	[16. 3C]	C751	[18. 3E]	C847	[3. 2G]	C943	[18. 3B]	C1039	[17. 5C]	C1135	[18. 3F]	C1231	[19. 1G]			
	Desi gn: p892_a04		C91	[34. 1D]	C560	[16. 2F]	C656	[16. 2F]	C752	[16. 5E]	C848	[3. 2G]	C944	[17. 3B]	C1040	[17. 3B]	C1136	[17. 3B]	C1232	[30. 3D]			
	Date: Jan 14		C92	[33. 1C]	C561	[16. 2F]	C657	[16. 4B]	C753	[5. 4C]	C849	[17. 2B]	C945	[18. 2B]	C1041	[3. 3D]	C1137	[17. 3F]	C1233	[19. 2H]			
	18: 55: 02 2009		C93	[34. 4D]	C562	[16. 2E]	C658	[16. 2B]	C754	[29. 3A]	C850	[17. 2C]	C946	[3. 4D]	C1042	[3. 3D]	C1138	[17. 5F]	C1234	[19. 2G]			
	BK1	[36. 2A]	C94	[33. 4C]	C563	[16. 2F]	C659	[16. 2F]	C755	[29. 3B]	C851	[17. 2C]	C947	[18. 2E]	C1043	[17. 3B]	C1139	[17. 3E]	C1235	[19. 1H]			
	C1	[21. 1G]	C95	[30. 2H]	C564	[16. 2E]	C660	[16. 2F]	C756	[18. 4F]	C852	[17. 2C]	C948	[18. 3B]	C1044	[13. 2H]	C1140	[17. 4F]	C1236	[29. 4B]			
	C2	[21. 2G]	C96	[32. 1H]	C565	[16. 2E]	C661	[16. 2E]	C757	[16. 4F]	C853	[18. 3B]	C949	[18. 2F]	C1045	[17. 5C]	C1141	[14. 4H]	C1237	[29. 4B]			
	C3	[21. 2G]	C97	[32. 3H]	C566	[16. 2E]	C662	[16. 2E]	C758	[18. 2F]	C854	[18. 2F]	C950	[17. 3C]	C1046	[17. 3C]	C1142	[15. 4H]	C1238	[19. 2G]			
	C4	[21. 3G]	C98	[32. 3H]	C567	[16. 2E]	C663	[16. 4C]	C759	[18. 3E]	C855	[3. 5D]	C951	[18. 2F]	C1047	[17. 4C]	C1143	[18. 3F]	C1239	[19. 2G]			
2	C5	[23. 4G]	C99	[32. 3H]	C568	[16. 4C]	C664	[16. 4B]	C760	[18. 2F]	C856	[18. 2F]	C952	[17. 2B]	C1048	[17. 4C]	C1144	[17. 2F]	C1240	[29. 4B]	2		
	C6	[24. 4G]	C100	[32. 1H]	C569	[16. 4C]	C665	[16. 4B]	C761	[18. 2F]	C857	[3. 3H]	C953	[18. 4E]	C1049	[17. 4C]	C1145	[17. 3F]	C1241	[29. 4B]			
	C7	[24. 4E]	C101	[32. 4H]	C570	[16. 4C]	C666	[16. 4B]	C762	[18. 4F]	C858	[17. 3B]	C954	[17. 2B]	C1050	[17. 4C]	C1146	[17. 4E]	C1242	[19. 2H]			
	C8	[20. 3G]	C102	[32. 1H]	C571	[16. 4C]	C667	[16. 2C]	C763	[18. 3B]	C859	[17. 2B]	C955	[12. 2H]	C1051	[17. 4C]	C1147	[17. 4F]	C1243	[31. 2D]			
	C9	[31. 2G]	C103	[32. 2H]	C572	[16. 3B]	C668	[16. 2B]	C764	[18. 2F]	C860	[18. 2B]	C956	[17. 3C]	C1052	[17. 4C]	C1148	[14. 4H]	C1244	[31. 3D]			
	C10	[35. 3C]	C104	[32. 3H]	C573	[16. 4C]	C669	[16. 2B]	C765	[5. 4B]	C861	[18. 3B]	C957	[17. 2C]	C1053	[3. 3D]	C1149	[15. 4H]	C1245	[3. 2G]			
	C11	[20. 2G]	C105	[35. 2C]	C574	[16. 4C]	C670	[16. 2B]	C766	[11. 4H]	C862	[18. 2B]	C958	[18. 4F]	C1054	[17. 5B]	C1150	[17. 2E]	C1246	[19. 2G]			
	C12	[31. 2F]	C106	[35. 3C]	C575	[16. 4B]	C671	[16. 2E]	C767	[16. 4F]	C863	[19. 1C]	C959	[17. 2C]	C1055	[3. 3D]	C1151	[17. 2F]	C1247	[19. 2H]			
	C13	[31. 3F]	C107	[32. 2H]	C576	[16. 4B]	C672	[16. 2F]	C768	[18. 3F]	C864	[3. 2H]	C960	[3. 4D]	C1056	[17. 4C]	C1152	[17. 4F]	C1248	[29. 4B]			
	C14	[35. 3C]	C108	[32. 2H]	C577	[16. 3B]	C673	[16. 2E]	C769	[4. 3C]	C865	[18. 4B]	C961	[3. 3G]	C1057	[17. 2E]	C1153	[26. 3A]	C1249	[30. 3C]			
3	C15	[30. 3D]	C109	[32. 5H]	C578	[16. 2C]	C674	[16. 2E]	C770	[18. 2G]	C866	[18. 4C]	C962	[17. 2B]	C1058	[17. 3E]	C1154	[3. 2D]	C1250	[23. 3B]	3		
	C16	[30. 4G]	C110	[32. 2H]	C579	[16. 2B]	C675	[16. 2E]	C771	[18. 3B]	C867	[18. 4B]	C963	[17. 3C]	C1059	[17. 3E]	C1155	[17. 4F]	C1251	[21. 4B]			
	C17	[35. 3B]	C111	[32. 4H]	C580	[16. 2C]	C676	[16. 4C]	C772	[18. 2E]	C868	[3. 2G]	C964	[17. 2C]	C1060	[17. 4E]	C1156	[18. 3F]	C1252	[19. 2G]			
	C18	[30. 2B]	C112	[32. 5H]	C581	[16. 2C]	C677	[16. 3B]	C773	[18. 3E]	C869	[18. 2F]	C965	[17. 2C]	C1061	[17. 4F]	C1157	[17. 2E]	C1253	[19. 2G]			
	C19	[30. 4G]	C113	[32. 4H]	C582	[16. 2B]	C678	[16. 3B]	C774	[18. 2E]	C870	[18. 2B]	C966	[7. 4C]	C1062	[17. 4E]	C1158	[17. 2F]	C1254	[30. 4H]			
	C20	[30. 2C]	C114	[32. 4H]	C583	[16. 2C]	C679	[16. 4B]	C775	[18. 2F]	C871	[18. 3C]	C967	[18. 4E]	C1063	[17. 2E]	C1159	[17. 2E]	C1255	[19. 3G]			
	C21	[31. 3F]	C115	[32. 4H]	C584	[16. 2C]	C680	[16. 3B]	C776	[4. 3B]	C872	[19. 1C]	C968	[6. 4B]	C1064	[17. 3F]	C1160	[17. 2E]	C1256	[19. 2H]			
	C22	[31. 2F]	C116	[32. 3F]	C585	[16. 2C]	C681	[16. 2C]	C777	[16. 5E]	C873	[18. 3C]	C969	[29. 4D]	C1065	[29. 4D]	C1161	[17. 2F]	C1257	[19. 2G]			
	C23	[30. 4F]	C117	[33. 1G]	C586	[16. 2B]	C682	[16. 2B]	C778	[18. 1B]	C874	[18. 3B]	C970	[18. 3E]	C1066	[13. 4H]	C1162	[17. 2E]	C1258	[31. 2B]			
	C24	[30. 4F]	C118	[33. 1G]	C587	[16. 2C]	C683	[16. 2C]	C779	[17. 2C]	C875	[17. 2C]	C971	[18. 3F]	C1067	[17. 4C]	C1163	[17. 2E]	C1259	[31. 2D]			
4	C25	[30. 3F]	C119	[33. 1G]	C588	[16. 2F]	C684	[16. 2B]	C780	[18. 2C]	C876	[17. 2B]	C972	[18. 3E]	C1068	[3. 3D]	C1164	[17. 2F]	C1260	[31. 2B]	4		
	C26	[30. 3F]	C120	[32. 3D]	C589	[16. 2E]	C685	[16. 2B]	C781	[16. 5E]	C877	[19. 1C]	C973	[18. 2G]	C1069	[17. 2E]	C1165	[17. 2F]	C1261	[19. 1A]			
	C27	[30. 2A]	C121	[33. 1G]	C590	[16. 4C]	C686	[16. 2E]	C782	[18. 2B]	C878	[3. 5D]	C974	[18. 2F]	C1070	[17. 4E]	C1166	[17. 2E]	C1262	[30. 4D]			
	C28	[30. 4A]	C122	[32. 3D]	C591	[16. 4B]	C687	[16. 4B]	C783	[3. 2G]	C879	[18. 2C]	C975	[7. 4B]	C1071	[17. 2E]	C1167	[17. 4F]	C1263	[22. 3B]			
	C29	[30. 3A]	C123	[32. 2D]	C592	[16. 2C]	C688	[16. 2B]	C784	[18. 3C]	C880	[18. 2B]	C976	[18. 2F]	C1072	[17. 2E]	C1168	[17. 4F]	C1264	[21. 3B]			
	C30	[30. 2B]	C124	[32. 2E]	C593	[16. 2B]	C689	[16. 3E]	C785	[18. 3B]	C881	[18. 2B]	C977	[18. 4F]	C1073	[17. 2E]	C1169	[17. 4F]	C1265	[22. 3B]			
	C31	[30. 4A]	C125	[35. 3B]	C594	[10. 4H]	C690	[18. 3G]	C786	[18. 3B]	C882	[18. 2C]	C978	[18. 3E]	C1074	[17. 2E]	C1170	[17. 4F]	C1266	[21. 3B]			
	C32	[31. 3G]	C126	[35. 3C]	C595	[9. 4H]	C691	[16. 3E]	C787	[18. 2G]	C883	[12. 4H]	C979	[18. 4F]	C1075	[17. 2F]	C1171	[17. 5E]	C1267	[23. 3C]			
	C33	[31. 3G]	C127	[32. 5E]	C596	[8. 4H]	C692	[16. 2E]	C788	[16. 3F]	C884	[18. 2G]	C980	[17. 3B]	C1076	[17. 5E]	C1172	[17. 4E]	C1268	[29. 4A]			
	C34	[26. 4D]	C501	[29. 5H]	C597	[16. 3F]	C693	[16. 3E]	C789	[11. 2H]	C885	[3. 3G]	C981	[17. 2B]	C1077	[17. 4E]	C1173	[17. 3E]	C1269	[19. 3H]			
5	C35	[26. 4C]	C502	[29. 5G]	C598	[16. 4B]	C694	[16. 4B]	C790	[16. 4F]	C886	[3. 2G]	C982	[3. 4D]	C1078	[17. 5E]	C1174	[17. 3E]	C1270	[30. 4D]	5		
	C36	[31. 3H]	C503	[32. 3D]	C599	[16. 4C]	C695	[16. 5B]	C791	[16. 4F]	C887	[3. 5D]	C983	[18. 3F]	C1079	[17. 4E]	C1175	[17. 3F]	C1271	[20. 3B]			
	C37	[29. 3G]	C504	[35. 2B]	C600	[16. 5C]	C696	[16. 4B]	C792	[16. 5F]	C888	[17. 2B]	C984	[3. 4D]	C1080	[17. 4F]	C1176	[3. 2D]	C1272	[20. 3B]			
	C38	[29. 4E]	C505	[35. 2B]	C601	[16. 2C]	C697	[16. 5B]	C793	[18. 3B]	C889	[17. 2B]	C985	[6. 4C]	C1081	[3. 3D]	C1177	[17. 2E]	C1273	[19. 3G]			
	C39	[17. 4C]	C506	[32. 3D]	C602	[16. 3C]	C698	[16. 2B]	C794	[18. 2C]	C890	[17. 2B]	C986	[17. 2C]	C1082	[18. 3F]	C1178	[17. 5E]	C1274	[24. 3C]			
	C40	[17. 2F]	C507	[29. 5G]	C603	[18. 3F]	C699	[16. 2B]	C795	[18. 1B]	C891	[18. 3C]	C987	[12. 4H]	C1083	[17. 5B]	C1179	[17. 2F]	C1275	[24. 3B]			
	C41	[17. 2F]	C508	[18. 3G]	C604	[16. 3B]	C700	[16. 3B]	C796	[18. 2B]	C892	[18. 3C]	C988	[17. 2C]	C1084	[17. 2E]	C1180	[17. 3E]	C1276	[23. 4C]			
	C42	[17. 4E]	C509	[32. 4G]	C605	[10. 4H]	C701	[16. 3B]	C797	[3. 3G]	C893	[18. 4B]	C989	[3. 4D]	C1085	[17. 2F]	C1181	[17. 3F]	C1277	[23. 3B]			
	C43	[17. 4E]	C510	[32. 2D]	C606	[9. 4H]	C702	[16. 3F]	C798	[18. 2C]	C894	[18. 2E]	C990	[17. 3B]	C1086	[17. 2F]	C1182	[17. 4F]	C1278	[20. 4B]			
	C44	[17. 2F]	C511	[32. 2F]	C607	[8. 4H]	C703	[16. 4E]	C799	[16. 4F]	C895	[18. 1B]	C991	[3. 4D]	C1087	[17. 2F]	C1183	[17. 3E]	C1279	[24. 3B]			

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NV I D I A C O R P O R A T I O N

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA

NV_NV_PN

6

