

PCI-EXPRESS EDGE CONNECTOR






Table 1: Connection for JTAG

Production (No JTAG)	Install R1, R2 & Don't Install TSW1	
Internal Use Only	Install TSW1 & Don't Install R1 & R2	
	JTAG	TSW1 Switch #1, 2, 3, 4, 5 and 6 closed (ON) #8 and 7 open
	NO JTAG	TSW1 Switch #1, 2, 3, 4, 5 and 6 open #8 & 7 closed (ON)

TSW1, R1 & R2 are located on the bottom side of the board close to PCIE connector.

SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND
BUO	BRING UP ONLY

CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East



Date: Tuesday, September 02, 2008



Sheet 1 of 19

Rev 50


Title	RH RV730 GDDR3 DVII-TVO-DVII	Doc No.	105-B709xx-11
-------	------------------------------	---------	---------------



Title	RH RV730 GDDR3 DVII-TVO-DVII	Doc No.	105-R700xx-11
-------	------------------------------	---------	---------------



(5) GDDR3 Memory Channel A&B Bank 1



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
This AMD Board schematic and design is the exclusive property of AMD.
and is provided only for evaluation purposes. Further distribution or disclosure
without AMD's prior written permission is strictly prohibited. Use of this schematic and design for any purpose
other than evaluation requires a Board Technology License Agreement
with AMD. AMD makes no representation or warranty for any kind
regarding this schematic and design, including, but not limited to,
and implied warranty of fitness for a particular purpose.
persons, and disclaims responsibility for any consequences resulting
from the use of the information included herein.



Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario

Date: Tuesday, September 02, 2008 Rev: 50



Sheet 5 of 19

File: RH RV730 GDDR3 DVI1-TVO-DVI1 Doc No: 105-B709xx-11

(06) RV730 GPIOs Strap CF XTAL




CrossFire Card-Edge




Lower Cable Card Edge



Upper Cable Card Edge



(07) RV730 DAC1 and DAC2/TV



(08) RV730 TMDS A&B



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario



Date: Tuesday, September 02, 2008





Sheet 8 of 19

Rev 50


Title	RH RV730 GDDR3 DVII-TVO-DVII	Doc No.	105-B709xx-11
-------	------------------------------	---------	---------------

Title	RH RV730 GDDR3 DVII-TVO-DVII	Doc No.	105-B709xx-11
-------	------------------------------	---------	---------------


(09) RV730 Display Port C&D



(10) No Connect E&F



(11) RV730 Power & GND









<p>CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC. © 2007 Advanced Micro Devices Inc. The AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement. This document and its contents are confidential. The design or information is strictly prohibited. Use of this schematic and design for any purpose not intended in the evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding the design or design information, and, including, without limitation, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from the use of the information included herein.</p>	<p>Advanced Micro Devices Inc.  1 Commerce Valley Drive East Markham, Ontario</p>
<p>Title RH RV730 GDDR3 DVI1-DV1-DV1</p>	<p>Date: Tuesday, September 02, 2008 Rev 60 Sheet 11 of 19 Doc No. 105-8709xx-11</p>





(12) VDDC

Choosing Different Gate Drive



Gate Drive	Populate	Do Not Populate
5V Gate Drive	R631, R632	R630, R670, C660, R661, Q661
8V Gate Drive	R630, C660, R661, Q661	R631, R632, R670
12V Gate Drive	R630, C660, R670	R631, R632, R661, Q661



(13) MVDD




Regulators for +5V, +5V_VESA and +5V_VESA2


$$V_{out}(V) = V_{ref} (1 + R_2/R_1)$$


(15) Power Management

Power up Sequencing



VDDC Enable Circuit



LDOs and MVDD Enable Circuit


3.3V Enable Circuit

Power Play

VDDC Voltage Settings Using GPIOs (for VDDC1 Dual Phase)





PWRCNTL_1 GPIO_20	PWRCNTL_0 GPIO_15	Output Voltage (V)		RE1=	RE2=	
		RE1=42.2K	RE2=20.5K			
0	0	0.90V				
0	1	1.00V				
1	0	1.15V				
1	1	1.25V				Power-up Default

Vout = Vref * (1+Rt/Rb)
VDDC1 (Dual Phase): Vref = 0.6V, Rt = 5.11K
VDDC2 (Single Phase): Vref = 0.8V, Rt = 10K
MVDDC (Single Phase): Vref = 0.8V, Rt = 10K








Resistors to set the output voltages for +VDDC and +MVDDC

(16) Mechanical and Thermal Management



(17) Debug Circuits



<div>AMD</div>			Title		Schematic No.		Date:	
			RH RV730 GDDR3 DVII-TVO-DVII		105-B709xx-11		Tuesday, September 02, 2008	
			REVISION HISTORY					NOTE: This schematic represents the PCB, it does not represent any specific SKU. For Stuffing options (component values, DNI's, ...) please consult the product specific BOM. Please contact AMD representative to obtain latest BOM closest to the application desired.
Sch Rev	PCB Rev	Date	REVISION DESCRIPTION					
0	00A	08/06/25	Initial design for RV730 GDDR3 DVII TVO DVII					
1	00	08/06/26	Based from B667 and B666					
2	10	08/07/11	Removed VID chip and some powergood circuitry.					
3	11	08/08/12	Updated GND guard on socket mounting holes. Updated copper void for L4. No schematic changes.					