



PCI-EXPRESS EDGE CONNECTOR



POWER SEQUENCING



Power Sequence Circuit to ensure SMPS_EN is released after +12V_BUS and +3.3V_BUS are both in regulation. Pull-up may or may not be required on SMPS_EN signal depending on SMPS design.

Node 1 When +12V ramps above min Vbe, SMPS_EN will be helt low

Node 2 When +3.3V gets close to regulation, one of the two conditions of releasing SMPS_EN is active


Target ~ 900mV when +3.3 at min regulation (worse case)
Typical trigger when +3.3V ramps above 2.2V (650mV)

Node 3 When +12V gets close to regulation, one of the two conditions of releasing SMPS_EN is active

Target ~ 1.25V when +12 at min regulation (worse case)
Typical trigger when +12V ramps above 10V (1.1V)








ATI Technologies Inc.

1 Commerce Valley Drive East Markham, Ontario Canada, L3T 7X6 (905) 882-2600

RV515/530 2CH-32bit/CH 256MB GDDR3 VO DVI1 LP

105-A843xx-00








ATI Technologies Inc.


1 Commerce Valley Drive East Markham, Ontario Canada, L3T 7X6 (905) 882-2600

RV515/530 2CH-32bit/CH 256MB GDDR3 VO DVI1 LP Rev 1


105-A843xx-00





























CAP CER 10UF 10% 6.3V X5R (0805)1.4MM MAX THICK

















The 7-pin MiniDIN footprint allows one of the two MiniDINs:

- 7-pin Svideo/Composite MiniDIN P/N 6071001500G
- 4-pin Svideo MiniDIN P/N 6070001000G



