



NAVI14 GDDR6 4PCS,8L 3xDPs +1xHDMI

105-D332xx-00B RevB Desktop board(110W TGP)


TABLE OF CONTENTS

SHEET NO.	SHEET NAME	SHEET NO.	SHEET NAME
1	TOC	26	DEBUG CIRCUITS
2	BLOCK DIAGRAM	27	REVISION HISTORY
3	NAVI14 - PCIe Interface		
4	NAVI14 - GPIO, EXTRA		
5	NAVI14 - XTAL		
6	NAVI14 - POWER and GND		
7	NAVI14 - Decaps		
8	NAVI14 - MEM CH AB		
9	NAVI14 - MEM CH CD		
10	GDDR8 x16 - MEM CH AB		
11	GDDR8 x16 - MEM CH CD		
12	NAVI14 - TMDPAB - USB,HDMI		
13	NAVI14 - TMDPCD - DP,DP		
14	NAVI14 - TMDPE - DP		
15	REG VDDGFX/SOC CNTL		
16	REG VDDGFX		
17	REG VDDSOC		
18	REG PCC		
19	REG VDDCI/MVDD CNTL		
20	REG VDDCI/MVDD		
21	REG - 0V75		
22	LDO 1VB/VPP/SV/SV_VESA		
23	MECHANICAL AND THERMAL		
24	POWER MANAGEMENT		
25	SVI2		








7-BIT DE ADDRESS	8-BIT DE ADDRESS	FUNCTION	3C BUS	DEVICE
0x30	0x60	VDDCR_GFX/SOC	SCL/SDA	U501/IR35217
0x22	0x44	MVDD/VDDCI	SCL/SDA	U701/INCP81022
0x53	0x96	PC/Reserved	SCL/SDA	U4807/GS8B01
0x48	0x30	G6 Temperature	DDCVGACL/KDATA	U4000/TMP102A
0x4C	0x98	EXT SENSOR	DDCVGACL/KDATA	U4001/LM98163





User	+VDD_BIAS	+VDD_BIAS	+VDD_BIAS	Internal Default Value	Definition
BIF	R851 1 F0A 2 10K	R852 1 F0A 2 10K	PINSTRAP_6	0	STRAP_BIF_GEN4_DIS_A 0: PCi4 GEN4 supported 1: PCi4 GEN4 not supported
	R853 1 CLK 2 10K	R854 1 CLK 2 10K	PINSTRAP_7	0	PINSTRAP_BIF_CLK_PM_EN 0: CLARESC power management capability is disabled 1: CLARESC power management capability is enabled
	R855 1 F0A 2 10K	R857 1 F0A 2 10K	GPIO_13	0	PINSTRAP_BIF_LC_TX_SWING 0: Full swing mode 1: Reduced swing mode(half swing)
	R858 1 F0A 2 10K	R859 1 F0A 2 10K	GPIO_15	0	PINSTRAP_BIF_VGA_DIS 0: VGA controller capacity enabled 1: The device won't be recognized as the system's VGA controller
DCE	R860 1 F0A 2 10K	R861 1 F0A 2 10K	PINSTRAP_8	0	PINSTRAP_AUD_PORT_CONN[2:0] Number of audio-capable display outputs
	R862 1 F0A 2 10K	R863 1 F0A 2 10K	PINSTRAP_4	0	4: All endpoints connected 1: 6 endpoints connected 2: 5 endpoints connected 3: 4 endpoints connected Default(PINSTRAPS.PINSTRAP4.PINSTRAP3) = 000
	R864 1 F0A 2 10K	R865 1 F0A 2 10K	PINSTRAP_3	0	
	R866 1 F0A 2 10K	R867 1 F0A 2 10K	GPIO_12	0	PINSTRAP_AUD[1:0]
Platform	R868 1 F0A 2 10K	R869 1 F0A 2 10K	GPIO_11	0	1: Audio for DisplayPort only 0: Audio for DisplayPort and HDMI if single is detected 2: Audio for both DisplayPort and HDMI Default(GPIO12.GPIO11) = 11
	R870 1 F0A 2 10K	R871 1 F0A 2 10K	GPIO_18	0	PINSTRAP_FIG[1:0] - No definition on NV
	R872 1 F0A 2 10K	R873 1 F0A 2 10K	GPIO_17	0	
	R874 1 F0A 2 10K	R875 1 F0A 2 10K	GPIO_16	0	PINSTRAP_MVDD_FB_DIVIDER_CONFIG 0: Divider does not exist 1: Divider exists
SMU	R876 1 F0A 2 10K	R877 1 F0A 2 10K	PINSTRAP_2	1	PINSTRAP_BFI_MEM_AP_SIZE[2:0] Or PINSTRAP_ROM_CONFIG[2:0] 100: 0x20B1 (01) ADDR00A 101: 0xB0E7 (01) ADDR00A 102: 0xB0E7 (01) ADDR00A 103: 0xB0E7 (01) ADDR00A 104: 0xB0E7 (01) ADDR00A 105: 0xB0E7 (01) ADDR00A 106: 0xB0E7 (01) ADDR00A 107: 0xB0E7 (01) ADDR00A 108: 0xB0E7 (01) ADDR00A 109: 0xB0E7 (01) ADDR00A 110: 0xB0E7 (01) ADDR00A 111: 0xB0E7 (01) ADDR00A Default(PINSTRAP2.PINSTRAP1.PINSTRAP0) = 101
	R878 1 F0A 2 10K	R879 1 F0A 2 10K	PINSTRAP_1	0	
	R880 1 F0A 2 10K	R881 1 F0A 2 10K	PINSTRAP_0	1	
	R882 1 F0A 2 10K	R883 1 F0A 2 10K	GPIO_19	0	PINSTRAP_SMBUS_ADDR 0: Serial 1: Serial
SMU	R884 1 F0A 2 10K	R885 1 F0A 2 10K	GPIO_10_FUNCTION	1	PINSTRAP_BIOS_ROM_EN 0: Disable the external BIOS ROM device 1: Enable the external BIOS ROM device
	R886 1 F0A 2 10K	R887 1 F0A 2 10K	GPIO_9	0	
	R888 1 F0A 2 10K	R889 1 F0A 2 10K	GPIO_8	0	
	R890 1 F0A 2 10K	R891 1 F0A 2 10K	GPIO_7	0	
























(12) TMDP AB
















REG - VDDGFX/VDDSOC CTRL










$$0.8V \cdot (1 + 40.2K/7.68K) = 4.9875V$$


















LDO - 1V8/VPP/5V










29) DEBUG CIRCUIT



REVISION HISTORY

1.00	00A	08/09/2018	Initial schematic
1.00	00B	12/28/2018	change all 4172010501G parts to 4172010500G
		04/16/2019	ADD D1152 D1162 D1162 D1162 ADD R1152 AND CHANGE R1152 LOCAL SENSE POINT ADD R1162 R1162 R1162 R1162 and reassign gfa phase1-3 input source ADD R4653 R4654 R4655 C4655 Change T01: 0.53uF520118000G R749: 800R316000000G NR104: 30K3160300200G R743: 18K3160180200G C747:470uF/4170047100G C748:220uF/4
			170522100G

2019/11/18 .V382 1 0 - V382 1 1 ChangeyddGFXVddSSOCPWMIRSS217 .\ONZUR81022Z

ADD P.28

