


## CORVETTE


### PCIe RESET Buffered



Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario		
Date: Monday, October 11, 2010		Rev 01
Sheet 1	of 21	

## (2) JUNIPER PCIe Interface

NOTE: Some of the PCIE testpoints will be available through vias on traces.



**CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.**  
72007 Advanced Micro Devices

This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no warranties or guarantees of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting

Advanced Micro Devices Inc.  
1 Commerce Valley Drive East  
Markham, Ontario




Date: Monday, October 11, 2010

Sheet 2 of 21


Rev 01

Title	RH JUNIPER LE GDDR5 1GB DP+DP/HDMI+2xDVI	Doc No.	105-C012xx-00B
-------	--	---------	----------------

### (3) JUNIPER MEM Interface Ch A&B



**(4) GDDR5 x32 MEM Channel A**




(5) GDDR5 x32 MEM Channel E








## (06) JUNIPER GPIOs Strap CF XTAL OSC



## (07) JUNIPER DAC1 and DAC2




**(08) JUNIPER TMDP A&B dDVI-I TOP**




**CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.**  
72007 Advanced Micro Devices

This AMD Board schematic and design is the exclusive property of AMD, and is provided on a non-disclosure agreement to you for evaluation purposes only. This schematic and design is the property of AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose or use. This document is provided "AS IS" without any warranty.

<p>Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario</p>		
Date: Monday, October 11, 2010	Rev 01	




(09) JUNIPER Display Port C & Display Port/HDMI D




1.Removed DP,HDMI Circuit

**(10) JUNIPER LVTMDP E&F dDVI-I BOTTOM**




**CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES**  
72007 Advanced Micro Devices


This AMD Board schematic and design is the exclusive property of AMD, and is provided only under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular use and disclaims all liability for any damages, including consequential damages, arising from the use of this schematic and design.

<p>Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario</p>		
Date: Monday, October 11, 2010	Rev 01	




Title <b>RH JUNIPER LE GDDR5 1GB DP+DP/HDMI+2xDVI</b>		Doc No. <b>105-C012xx-00B</b>
---	--	-------------------------------

## (11) JUNIPER Power & GND








1. Remove Input MLCC C634, C635, C640, C663, C664, C665, C629, C631
2. Change MOSFET to SO-8
3. Choke change to .47uF from 1uH



Choosing Different Gate Drive



Gate Drive	Populate	Do Not Populate
5V Gate Drive	R631, R632	R630, R670, C660, R661, Q661
8V Gate Drive	R630, C660, R661, Q661	R631, R632, R670
12V Gate Drive	R630, C660, R670	R631, R632, R661, Q661







- 1.Remove Input MLCC C915,C916,C917,C919
- 2.Remove Output MLCC C923,C929
- 3.Change MOSFET to SO-8
- 4.Choke Change to .47uH from 1uH



**CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES**  
T2007 Advanced Micro Devices

This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.  
1 Commerce Valley Drive East  
Markham, Ontario



Date: Monday, October 11, 2010

Rev 01

Sheet 14 of 21

of 21

Title		RH JUNIPER LE GDDR5 1GB DP+DP/HDMI+2xDVI	
-------	--	--	--

Doc No.	105-C012xx-00B
---------	----------------


### Regulators for +5V, +5V\_VESA and +5V\_HDMI

[illegible]

1.Change +5V REGULATOR to A1117


1. Removed BACKUP OPTION FOR +5V REGULATOR

**Memory VREF:**       $V_{in} = MVDDQ$        $V_{out} = 0.7 \times MVDDQ$






There must be one 100nF at each VREF pin  
Place U360 (VIN - PIN#1) close to 10uF on MVDDQ in the middle point of memory devices

## (16) Power Management - Power Gating and External Power Detect




### 1.Remove option LED



### POWER SEQUENCING CIRCUIT

FOR MVDD & VDDCI  
(ENABLES CANNOT BE SHARED SINCE IT IS ALSO THE COMPENSATION PIN OF THE SMPS REGULATOR)



**CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES IN 72007 Advanced Micro Devices**  
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

INC.	Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario
------	---





Date: Monday, October 11, 2010

Rev	01
-----	----



Sheet 16 of 21

Doc No. 105-C012xx-00B







[illegible]

Vref Mode	R636	R639/C689	Vref (V)
Internal	Populate	DNI	0.6
External	DNI	Populate	set by VID IC

## (19) Mechanical and Thermal Management




- 1.Remove CTF\_VCNTRL  
2.Remove TCRT and GPIO\_17\_ThermINT when LM96163 removed



- ### 1.Remove VDDC Thermal Protection







**RH PCIE JUNIPER 1GB GDDR5  
DP DP [HDMI] DVI-I DVI-I FH  
[CORVETTE]**



Title	RH JUNIPER LE GDDR5 1GB DP+DP/HDMI+2xDVI
-------	--

Schematic No.  
105-C012xx-00B

Date:  
Monday, October 11, 2010

**REVISION HISTORY**

**NOTE:** This schematic represents the PCB, it does not represent any specific SKU.  
For Stuffing options (component values, DNI , ? please consult the product specific BOM.  
Please contact AMD representative to obtain latest BOM closest to the application desired.

Rev 01

Sch Rev	PCB Rev	Date	REVISION DESCRIPTION
00	00A	2009/03/23	JUNIPER LE GDDR5 1GB - BASED ON C010 REV43;
01	00B	2009/07/13	<p>p. 16 - ADD R1010-1, Q1002: MVDD WAS NOT DELAYED ENOUGH WRT VDDCI, ADD EXTRA TRANSISTOR CONNECTION TO CHANGE DELAY;</p> <p>p. 18 - REMOVE R247, R245, CHANGE NET NAME FROM CTF_BYPASS TO CTF_VCNTL, CHANGE SW4003 CONNECTION TO PRODUCTION-READY CONFIG;</p> <p>p. 6 - ADD 2ND OSCILLATOR CLOCK SOLUTION TO MITIGATE ANY POSSIBLE CONCERNS SHARING GENERICA WITH XO_IN2, AND ALSO TO ALLOW FOR DIFFERENT SPREAD-SPECTRUM SETTINGS TO MITIGATE ANY POSSIBLE EMI PROBLEMS;</p> <p>p.15 - REMOVE R300, R357: 0R WERE THERE FOR BU AND PRE-PRODUCTION DEVELOPMENT, REMOVE FOR PRODUCTION;</p> <p>p. 17 - ADD R687-8, MR687-8, R916, MR916: ADD OPTION OF PU/PD, SO DEFAULT VDDC/VDDCI ON POWER-UP CAN BE CONTROLLED IN BOM;</p> <p>P.8/10 - UPDATE TO DVI FOOTPRINT THAT ALLOWS FOR SINGLE-DVI OVERLAP;</p> <p>p. 15 - ADD R363 - OPTIONAL CONNECTION TO PULL VREFD TO MVDQ FOR x16 DETECTION BY MEM DEVICES (CERTAIN MEM DEVICES HAVE A BUG THAT CANNOT DETECT x16/x32 WITHOUT PU/PD);</p> <p>p. 17 - ADD R1072-3, R1075-6: THESE ARE FOOTPRINTS TO BE USE FOR FERRITE BEADS IF EMI IS FAILING;</p>
		2010/10/11	<p>Base on V208-4.0 to modify</p> <p>p.4 1.Change to 32Mx32bit ,remove U2100,U2200</p> <p>p.5 1.Change to 32Mx32bit ,remove U2500,U2600</p>

p.4 1.Change to 32Mx32bit ,remove U2100,U2200  
p.5 1.Change to 32Mx32bit ,remove U2500,U2600