



PCI-EXPRESS EDGE CONNECTOR


C013




(2) JUNIPER PCIe Interface




(3) JUNIPER MEM Interface Ch A&B




(4) GDDR5 x16 MEM Channel A




5) GDDR5 x16 MEM Channel B




(06) JUNIPER GPIOs Strap CF XTAL OSC




(07) JUNIPER DAC1 and DAC2




<p>CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC. © 2007 Advanced Micro Devices This AMD Board schematic and design is the exclusive property of AMD and is provided only to entities under a non-disclosure agreement with AMD for specific purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than the one evaluated requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, but not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims any consequential losses or damages resulting from use of the information included herein.</p>		<p>Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario </p>	
Date: Thursday, September 24, 2009		Rev 13	
Sheet 7 of 21			
Title RH JUNIPER GDDR5 1GB DP-4/DP+HDMI+DVI s/VSGA		Doc No. 102-C01301-00E	

Please pay attention to the grounding strategies for these filter capacitors to maintain a close loop for current.



(09) JUNIPER Display Port C & Display Port/HDMI D


AUX/DDC:
FOR 740/730, INSTALL OR ON ASIC-SIDE OF AC COUPLING CAPS ONLY;
FOR JUNIPER, INSTALL OR ON CONNECTOR SIDE OF AC COUPLING CAPS ONLY;




CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices

This AMD Board schematic and design is the exclusive property of AMD and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose and disclaims responsibility for any consequences resulting from use of the information included herein.

Title RH JUPITER GDDR5 1GB DP4

Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario			
Date: Thursday, September 24, 2009		Rev 13	
Sheet 9 of 21			
DP/HDMI+DVI /sVGA		Doc No. 102-C01301-00B	


(10) JUNIPER LVTMDP E&F





D
P
E
/
F

AK33 AK34 DPF_VDD10#1 DPF_VDD10#2
 4DPEF_18 AH34 AJ34 DPE_VDD18#1 DPE_VDD18#2
 AF34 AG34 DPF_VDD18#1 DPF_VDD18#2
 R1900 DPEF_CALR AM39 DPEF_CALR
 AN34 DPE_VSSR#1
 AP39 DPE_VSSR#2
 AR39 DPE_VSSR#3
 AU37 DPE_VSSR#4
 AE39 DPF_VSSR#1
 AH39 DPF_VSSR#2
 AK39 DPF_VSSR#3
 AL34 DPF_VSSR#4
 AM34 DPF_VSSR#5
 JUNIPER XT A12 HF MVD SLY BINI TSMC FB12
 T2X5P_DPF0P AG38
 T2X5M_DPF0N AH35
 T2X4P_DPF1P AH35
 T2X4M_DPF1N AJ36
 T2X3P_DPF2P AJ38
 T2X3M_DPF2N AK35
 T2XCFP_DPF3P AK35
 T2XCFM_DPF3N AL36
 DDCLK_AUX7P AK39
 DDCDATA_AUX7N AK29


(11) JUNIPER Power & GND






VPM Mode	Mode Pin Status	Mode Pin Voltage (V)	Phase Operation		
			Phase 1	Phase 2	Phase 3
3-Phase Mode	0	0	Enabled	Enabled	Enabled
2-Phase Mode	1	3.3	Enabled	Enabled	Disabled
1-Phase Mode	Floating	-1.7	Enabled	Disabled	Disabled

- current sense,
- compensation network,
- thermal compensation network (Droop, OCP, etc)




EN	Q1	Q2	VR_HOT/EN	IC	VR_HOT	GPIO
1	on	off	0	Disabled	/	1
0	off	on	5V	Enabled	No Warning	0
0	off	off	0.45V	Enabled	Warning	1





EN	Q1	Q3	Q2	VR_HOT/EN	IC	VR_HOT	GPIO
1	on	on	on	0	Disabled	/	0
0	off	on	on	1.5V	Enabled	No Warning	0
0	off	off	off	3.3V	Enabled	Warning	1

CASE1, CASE3 Special Case Power Up Detection

App	Condition	Mode Pin	VPM Mode	Phase 3	IC Behavior
CASE 1	PwrUp without EXT_12V Cable	1	2-Ph Mode	Open	IC enabled without detecting EXT_12V (VCC2) voltage.
CASE 3	PwrUp with EXT_12V Cable	1	2-Ph Mode	Pull Down	Detect EXT_12V (VCC2) voltage before IC enable.



(13) VDDCI



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided on a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario




Date: Thursday, September 24, 2009

Rev 13

Sheet 13 of 21

Title	RH JUNIPER GDDR5 1GB DP+DP/HDMI+DVI /sVGA
-------	---

Doc No. 102-C01301-00B







1-Position the controller (U703) such that LdGate(pin4) is the closest to gate of the MOSFETS. You can place the gate resistors R71 and R722 next to the gate of the MOSFETS. Make the gate drive traces (PW MVDCD GND and PW MVDCD GND) as short and as wide as possible to reduce the trace inductance.

2-Place the bypass capacitors (C701, C702, C703) as close to the boost as close to the controller as possible. They are as follows:

Use bypass cap is C703, and Boost cap is C705.


3-Place the inductor compensation capacitor (C704) close to the pin 7. Place the rest of the compensation network close to pins 7 and 6. These are R710, R711, R713, C713 and R712, C711 and C712.




<p>CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC. © 2007 Advanced Micro Devices, Inc. This AMD Based Technology and design is the exclusive property of AMD. and is provided only to entities under a non-disclosure agreement for evaluation purposes. Full disclosure or reuse of this technology is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, but not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for errors or omissions due to the information introduced herein.</p>	<p>Advanced Micro Devices Inc.  1 Commerce Valley Drive East Markham, Ontario</p>
<p>Title RH JUNIPER GDDR5 1GB DP+DP/HDMI+DVI/s/VA</p>	<p>Date: Thursday, September 24, 2009 Rev 13 Sheet 14 of 21</p>
<p>Doc No. 102-C01301-00B</p>	

(15) Linear Regulators


LDO #1: Vin = 3.00V to 3.60V (3.3V +/- 9%) Vout = +1.8V +/- 2%; Iout = 1.6A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling



LDO #2: Vin = +1.32V to 1.84VMAX Vout = +1.01V +/- 2% Iout = 1.7A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling




Memory VREF: $V_{in} = MVDDQ$ $V_{out} = 0.7 \times MVDDQ$





There must be one 100nF at each VREF pin
Place U360 (VIN - PIN#1) close to 10uF on MVDDQ in the middle point of memory devices

Regulators for +5V, +5V_VESA and +5V_HDMI




(16) Power Management - Power Gating




POWER SEQUENCING CIRCUIT


FOR MVDD & VDDCI
(ENABLES CANNOT BE SHARED SINCE IT IS ALSO THE COMPENSATION PIN OF THE SMPS REGULATOR)




(17) Power Management 2



NOTE: Use ML623 with Fansink P/N 7120084000G




VDDCI Low Side Divider




VDDC Setting

Analog Reference (Refer R to AGND)
Close to U601
Be careful when changing R655 value (VDDC IREF)

SET DEFAULT VOLTAGE POWER-ON TABLE



For Testing Only



VDDC DPM through GPIOs (PVID)





VDDC I2C INTERFACE




ALL OR RESISTORS TO BE REMOVED FOR PRODUCTION;

MODE Pin Detection Circuit








(18) Mechanical and Thermal Management



Warning: TS_FDO is not 5V tolerant. MAX sink current 1.65mA


If Critical Temperature is reached this will force the fan to run at full speed while power is removed from GPU & rest of the board. This is an open collector signal. Active level is hard pull down to ground.

Critical Temperature Fault




(19) Debug Circuits

JTAG



LM96163 FOR BACKUP THERMAL CONTROL



LED RED "ON" shows Fault

