

P362: NV44A, TSOP MEMORY x16

- Page1: P362 Overview
- Page2: AGP Interface
- Page3: Frame Buffer Interface
- Page4: Memory 1st bank 0..31
- Page5: Memory 1st bank 32..63
- Page6: DAC-A, DB15 Connector
- Page7: DAC-B, MUX, DB15
- Page8: TMDS Interface
- Page9: MIOA, MIOB Interface, LPC-ROM
- Page10: STRAPS, Mechanical Parts
- Page11: XTAL, GPIO, BIOS, Fan Control, JTAG Headers
- Page12: VIDEO CAPTURE: SAA7115
- Page13: PowerSupplyI: NVVDD, FBVDDQ
- Page14: PowerSupplyII: 5V, DDC5V, A3V3, F3V3, TMDS_PLLVDD
- Page15: VIDEO CONNECTORS: MiniDIN, 2x6 HDR

SKU	VARIANT	NVPN	ASSEMBLY
B	BASE	600-F0ppp-xxxx-vvv	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
1	0000	600-10362-0000-000	NV44A, 350/250, 128MB/64-bit, 16Mx16, VGA+DVI-I+HDTV-out
2	0001	600-10362-0001-000	<UNDEFINED>
3	0002	600-10362-0002-000	<UNDEFINED>
4	0003	600-10362-0003-000	NV44A, 350/250, 128MB/64-bit, 16Mx16, VGA+DVI-I+HDTV-out, VIDEO IN
5	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
6	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
7	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
8	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
9	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
10	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
11	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
12	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
13	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
14	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
15	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	NV44A, 350/250, 128MB/64-bit, 16Mx16, VGA+DVI-I+HDTV-out
PAGE DETAIL	P362 Overview


NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA









NV_PN	600-10362-0000-000		
ID	p362	PAGE	1 OF 18
NAME	xxx	DATE	20-DEC-2004



GPU: FB-Interface

	Net Name	NET_SPACING_RULE
10	FBCAL_PD_VDDQ	10MIL
10	FBCAL_PU_GND	10MIL
10	FBCAL_TERM_GND	10MIL
10	FB_DLAVID	10MIL
10	FRA_PLLAVDD	10MIL
10	FBVREF	10MIL
10		



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



NV_PN	600-10362-0000-000		
ID	p362	PAGE	3 OF 18
NAME	xxx	DATE	20-DEC-2004

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

Memory Bit 0..31




1

2







3

4

5



Net Name	Diffpair	NET_SPACING_RULE
4< 3> FB_CLK0	FB_CLK0	25MIL
4< 3> FB_CLK0*	FB_CLK0	25MIL
4< 3> FB<31..0>		10MIL
5< 4< 3> FB<31..0>		16MIL
4< 3> FB<31..0>		16MIL
4< 3> FB<31..0>		10MIL




ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.





ASSEMBLY	NV44A, 350/250, 128MB/64-bit, 16Mx16, VGA+DVI-I+HDTV-out
PAGE DETAIL	Memory 1st bank 0..31

NVIDIA CORPORATION	
2701 SAN TOMAS EXPRESSWAY	
SANTA CLARA, CA 95050, USA	
NV_PN	600-10362-0000-000
ID	p362
NAME	xxx
PAGE	4 OF 18
DATE	20-DEC-2004

Memory Bit 32..63







	Net Name	Diffpair	NET_SPACING_RULE
PH	FBACLK1	FBACLK1	25M11
1W	FBACLK1*	FBACLK1	25M11
1N	FBD<63..32>		10M11
PH	FBD[0]~7..4>		12M11
1W	FBD[0]~7..4>		10M11



DAC-A, DB15 Connector

Net Name	MIN_LINE_WIDTH	NET_SPACING_TYPE
12CA_SCL	10MIL	
12CA_SDA	10MIL	
DACA_HSYNC	10MIL	
DACA_VSYNC	10MIL	
DACA_RED	20MIL	
DACA_GREEN	20MIL	
DACA_BLUE	20MIL	
DACA_VDD	12MIL	
DACA_R_F	20MIL	
DACA_G_F	20MIL	
DACA_B_F	20MIL	
DACA_RED_C	20MIL	
DACA_GREEN_C	20MIL	
DACA_BLUE_C	20MIL	



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	600-10362-0000-000		
ID	p362	PAGE	6 OF 18
NAME	xxx	DATE	20-DEC-2004

DAC-B, MUX, DB15

1

2

3

4

5


1

2

3

4

5



ASSEMBLY	NV44A, 350/250, 128MB/64-bit, 16Mx16, VGA+DVI-I+HDTV-out
PAGE DETAIL	DAC-B, MUX, DB15

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA




NV_PN 600-10362-0000-000

ID p362 PAGE 7 OF 18


NAME xxx DATE 20-DEC-2004

Internal TMDS, DVI-Connector

Net	Name	Diffpair	NET_SPACING_RULE	Voltage
IN	IFF_ABPLLVD0			3.3V
IN	IFF_AB_VDD			3.3V
IN	ATXC	ATXC	20MIL 620_30MIL	
IN	ATXC*	ATXC	20MIL 620_30MIL	
IN	ATXD0	ATXD0	20MIL 620_30MIL	
IN	ATXD0*	ATXD0	20MIL 620_30MIL	
IN	ATXD1	ATXD1	20MIL 620_30MIL	
IN	ATXD1*	ATXD1	20MIL 620_30MIL	
IN	ATXD2	ATXD2	20MIL 620_30MIL	
IN	ATXD2*	ATXD2	20MIL 620_30MIL	




MIOA, MIOB Interface, LPC-ROM





ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

STRAPS, Mechanical Parts

NV44 STRAPS





Bit	Signal	Values
00:	PCI_AD_SWAP	0 REVERSED 1 NORMAL
01:	SUB_VENDOR	0 NO_BIOS 1 READ FROM BIOS
02:	RAM_CFG_0	See http://syseng/Perforce/Projects/.../MemQual/Strap_Tables/ for details!
03:	RAM_CFG_1	
04:	RAM_CFG_2	
05:	RAM_CFG_3	
06:	CRYSTAL_0	00 13.500 Mhz 01 14.31818 Mhz 10 27.000 Mhz 11 UNKNOWN
22:	CRYSTAL_1	
07:	TV_MODE_0	00 SECAM 01 NTSC 10 PAL 11 CRT
08:	TV_MODE_1	
09:	AGP_30_8x	0 AGP8x ENABLED 1 AGP8x DISABLED
10:	AGP_SBA	0 SBA ENABLED 1 SBA DISABLED
11:	AGP_FASTWR	0 FW ENABLED 1 FW DISABLED
12:	PCI_DEVIO_0	0000 default by silicon straps
13:	PCI_DEVIO_1	
20:	PCI_DEVIO_2	
21:	PCI_DEVIO_3	
14:	BUS_TYPE	0 PCI 1 AGP
15:	FP_IFACE	0 24Bit 1 128Bit (DEFAULT)
23:	FB_0	00 64M 01 128M 10 256M (DEFAULT) 11 512M
24:	FB_1	
25:	BR	0 BRIDGE DISABLED 1 BRIDGE ENABLED
26:	BR_128M	BR BITS IGNORED IF BRIDGE IS DISABLED
27:	BR_AGP	
28:	BR_IO	
29:	ROM_TYPE_0	00 PARALLEL 01 SERIAL_AT25F 10 SERIAL_SST45VF 11 LPC
30:	ROM_TYPE_1	
16:	USER_0	0000 (DEFAULT)
17:	USER_1	
18:	USER_2	
19:	USER_3	
	PEX_PLL_EN_TERM100	
	3G10_PADCFG_LUT_ADDR[0]	
	3G10_PADCFG_LUT_ADDR[1]	




ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

XTAL, GPIO, BIOS, Fan Control, JTAG Headers

	Net Name	NET_PHYSICAL_TYPE	NET_SPACING_RULE
PLL_VDDO	XTALIN	5MIL_TRACE	20MIL
	XTALOUT	5MIL_TRACE	20MIL
	PLLVD0	12MIL_TRACE	10MIL
	PLL_VD0	12MIL_TRACE	10MIL



VIDEO CAPTURE: SAA7115





PowerSupplyI:
NVVDD, FBVDDQ

$$I_{\text{bypass}} = (1.7\text{V} * R_{\text{bot}} / (R_{\text{top}} + R_{\text{bot}}) - 0.7\text{V}) / R_{\text{emitter}}$$
$$1\text{A} = (1.7\text{V} * 205 / (100 + 205) - 0.7\text{V}) / 0.44 \text{ ohm}$$

Stuff bypass if NVVDD
current exceeds 10A!


RT9218 (optional)



NVIDIA CORPORATION 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA		
NV_PN	600-10362-0000-000	
ID	D362	PAGE 13 OF 18
NAME	xxx	DATE 20-DEC-2004

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

PowerSupplyII: DDC5V, F3V3, TMDS_PLLVDD



TMDS_PLLVDD

$$V_{out} = V_{Ref} * (1 + R_{top}/R_{bot})$$
$$3.31V = 1.175V * (1 + (1.82k/1k))$$

F3V3

$$V_{out} = V_{Ref} * (1 + R_{bot}/R_{top})$$
$$3.31V = 1.25V * (1 + (165/100))$$

Net Name	NET_PHYSICAL_TYPE	Voltage
5V	12M1L	5V
DDC_5V	12M1L	5V
F3V3	12M1L	3.3V
PLLVDD	12M1L	3.3V
12V	12M1L	12V

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA

ASSEMBLY

PAGE DETAIL

NV44A, 350/250, 128MB/64-bit, 16Mx16, VGA+DVI-I+HDTV-out

PowerSupplyII: 5V, DDC5V, A3V3, F3V3, TMDS_PLLVDD

NV_PN

ID

NAME

600-10362-0000-000

p362

xxx

PAGE


DATE

14 OF 18

20-DEC-2004

VIDEO CONNECTORS: MiniDIN, 2x6 HDR

5V_FUSED 12MIL 5V



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA



ASSEMBLY NV44A, 350/250, 128MB/64-bit, 16Mx16, VGA+DVI-I+HDTV-out
PAGE DETAIL VIDEO CONNECTORS: MiniDIN, 2x6 HDR

NV_PN 600-10362-0000-000

ID p362 PAGE 15 OF 18
NAME xxx DATE 20-DEC-2004

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

A										B										C										D										E										F										G										H									
*** Part Cross-Reference for the entire design ***										BKT1 BRACKET 10 C1 C 15 C2 C 7 C3 C 7 C4 C 7 C5 C 7 C6 C 7 C7 C 15 C8 C 15 C9 C 15 C10 C 15 C11 C 6 C12 C 6 C13 C 6 C14 C 6 C15 C 12 C16 C 12 C17 C 6 C18 C 12 C19 C 12 C20 C 12 C21 C 12 C22 C 12 C23 C 6 C24 C 9 C25 C 14 C26 C 14 C27 C 11 C28 C_POL 14 C29 C_POL 14 C30 C 11 C31 C 2 C32 C 11 C33 C 2 C34 C 2 C35 C 11 C36 C 11 C37 C_POL 13 C38 C_POL 13 C39 C 2 C40 C 14 C41 C 2 C42 C 14 C43 C 8 C44 C 8 C45 C_POL 13 C46 C_POL 13 C47 C 8 C48 C 2 C49 C 2 C50 C_POL 13 C51 C_POL 13 C52 C 2 C53 C 2 C54 C 2 C55 C_POL 13 C56 C_POL 13 C57 C 3 C58 C 2 C59 C 2 C60 C 3 C61 C_POL 13 C62 C_POL 13 C63 C 13 C64 C 13 C65 C_POL 13 C66 C_POL 13 C67 C 13 C68 C 2 C69 C 5 C70 C 4 C71 C 5 C72 C 4 C73 C 5 C74 C 4 C75 C 5 C76 C 5 C77 C 4 C78 C 4 C79 C 5 C80 C 5 C81 C 4 C82 C 4 C83 C 11 C84 C 5 C85 C 4 C86 C 5 C87 C 4 C88 C 5 C89 C 4 C90 C 5 C91 C 4 C92 C 5 C93 C 4 C94 C 5 C95 C 4 C96 C 5 C97 C 4 C98 C 5 C99 C 4 C100 C 5 C101 C 4 C102 C_POL 13 C103 C_POL 13 C104 C 3 C105 C 3 C106 C 4 C107 C_POL 5 C108 C 4										C109 C_POL 4 C110 C 3 C111 C 5 C112 C 5 C113 C 5 C501 C 4 C502 C 5 C503 C 5 C504 C 4 C505 C 5 C506 C 4 C507 C 3 C508 C 3 C509 C 5 C510 C 4 C511 C 5 C512 C 5 C513 C 4 C514 C 5 C515 C 4 C516 C 13 C517 C 5 C518 C 4 C519 C 5 C520 C 4 C521 C 4 C522 C 13 C523 C 5 C524 C 4 C525 C 5 C526 C 4 C527 C 5 C528 C 4 C529 C 13 C530 C 5 C531 C 5 C532 C 4 C533 C 4 C534 C 5 C535 C 5 C536 C 4 C537 C 4 C538 C 5 C539 C 4 C540 C 5 C541 C 4 C542 C 5 C543 C 4 C544 C 2 C545 C 13 C546 C 13 C547 C 2 C548 C 2 C549 C 2 C550 C 2 C551 C 13 C552 C 13 C553 C 13 C554 C 2 C555 C 2 C556 C 3 C557 C 2 C558 C 2 C559 C 2 C560 C 2 C561 C 13 C562 C 3 C563 C 13 C564 C 13 C565 C 13 C566 C 3 C567 C 3 C568 C 3 C569 C 3 C570 C 2 C571 C 2 C572 C 3 C573 C 13 C574 C 3 C575 C 11 C576 C 3 C577 C 3 C578 C 3 C579 C 2 C580 C 3 C581 C 2 C582 C 3 C583 C 3 C584 C 2 C585 C 3 C586 C 2 C587 C 3 C588 C 3 C589 C 3 C590 C 2 C591 C 3 C592 C 2 C593 C 2 C594 C 2 C595 C 3 C596 C 3 C597 C 2 C598 C 2 C599 C 2 C600 C 3 C601 C 3 C602 C 4 C603 C 2 C604 C 3 C605 C 2 C606 C 2										C607 C 3 C608 C 3 C609 C 2 C610 C 2 C611 C 2 C612 C 11 C613 C 2 C614 C 2 C615 C 2 C616 C 2 C617 C 2 C618 C 2 C619 C 2 C620 C 2 C621 C 2 C622 C 2 C623 C 2 C624 C 2 C625 C 2 C626 C 2 C627 C 2 C628 C 2 C629 C 2 C630 C 7 C631 C 9 C632 C 8 C633 C 9 C634 C 2 C635 C 7 C636 C 7 C637 C 7 C638 C 7 C639 C 8 C640 C 2 C641 C 11 C642 C 8 C643 C 6 C644 C 6 C645 C 8 C646 C 8 C647 C 6 C648 C 8 C649 C 6 C650 C 11 C651 C 9 C652 C 8 C653 C 6 C654 C 8 C655 C 9 C656 C 2 C657 C 11 C658 C 2 C659 C 2 C660 C 11 C661 C 2 C662 C 8 C663 C 13 C664 C 2 C665 C 6 C666 C 2 C667 C 11 C668 C 8 C669 C 2 C670 C 2 C671 C 2 C672 C 2 C673 C 11 C674 C 8 C675 C 8 C676 C 14 C677 C 2 C678 C 14 C679 C 14 C680 C 14 C681 C 2 C682 C 2 C683 C 2 C684 C 14 C685 C 14 C686 C 12 C687 C 12 C688 C 12 C689 C 12 C690 C 12 C691 C 12 C692 C 12 C693 C 12 C694 C 12 C695 C 12 C696 C 12 C697 C 12 C698 C 12 C699 C 12 C700 C 12 C701 C 12 C702 C 12 C703 C 12 C704 C 12 C705 C 12 C706 C 7 C707 C 7 C708 C 12 C709 C 12 C710 C 12 C711 C 12 C712 C 12 C713 C 12 C714 C 12 C715 C 12 C716 C 12 C717 C 12										C718 C 12 C719 C 6 C720 C 15 C721 C 15 C722 C 15 C723 C 8 C724 C 6 C725 C 6 C726 C 6 C727 C 15 C728 C 15 C729 C 15 C730 C 7 C731 C 7 C732 C 7 C733 C 6 C734 C 6 C735 C 6 C736 C 6 C737 C 6 C738 C 6 C739 C 15 C740 C 15 C741 C 15 C742 C 7 C743 C 7 C744 C 7 C745 C 8 C746 C 15 C747 C 8 C748 C 7 C749 C 7 C750 C 7 C751 C 14 CN501 CON_AGP 2 D1 D_3PIN_LAC 7 D2 D_3PIN_LAC 7 D3 D_3PIN_LAC 7 D4 D_3PIN_LAC 7 D5 D_3PIN_LAC 6 D6 D_3PIN_LAC 6 D7 D_3PIN_LAC 6 D8 D_3PIN_LAC 6 D9 D 11 D10 D_SCHOTTKY 13 D11 D 13 D501 D 13 D502 D_3PIN_CC 11 D503 D_3PIN_LAC 15 D504 D_3PIN_LAC 15 D505 D_3PIN_LAC 15 D506 D_3PIN_LAC 8 F1 F_POLYSW 15 F501 F_POLYSW 14 J1 CON_DSUB15HD 7 J2 CON_MINID1N_10 15 J3 CON_DVI_1 8 J4 CON_DSUB15HD 6 J5 HDR_2X6 15 J6 HDR_1X2 11 J7 HDR_2X4 11 J501 HDR_1X2 11 L1 L 7 L2 L 7 L3 L 6 L4 L 6 L5 L 13 L6 L 13 L7 L 13 L8 L 13 L501 L 15 L502 L 15 L503 L 15 L504 L 6 L505 L 6 L506 L 6 L507 L 7 L508 L 7 L509 L 7 L81 L 7 L82 L 7 L83 L 15 L84 L 15 L85 L 15 L86 L 15 L87 L 6 L88 L 6 L89 L 12 L810 L 12 L8501 L 3 L8502 L 3 L8503 L 7 L8504 L 6 L8505 L 11 L8506 L 2 L8507 L 11 L8508 L 8 L8509 L 8 L8510 L 14 L8511 L 12 L8512 L 7 L8513 L 8 MEC1 MEC_SCREW 10 MEC2 MEC_SCREW 10 MEC3 MEC_SCREW 10 MEC4 MEC_SCREW 10 MEC5 MEC_SCREW 10 MEC6 HEATSINK 10 Q1 Q_FET_N_ENH 11 Q2 Q_NPN 13 Q3 Q_FET_N_ENH 13										Q4 Q_FET_N_ENH 13 Q5 Q_FET_N_ENH 2 Q6 Q_FET_N_ENH 13 Q501 Q_PNP 2 Q502 Q_FET_N_ENH 2 Q503 Q_PNP 13 Q504 Q_NPN 13 Q505 Q_FET_N_ENH 7 Q506 Q_NPN 13 Q507 Q_NPN 13 Q508 Q_NPN 13 Q509 Q_PNP 11 Q510 Q_NPN 11 Q511 Q_FET_N_ENH 8 Q512 Q_NPN 14 Q513 Q_NPN 14 Q514 Q_FET_N_ENH 14 R1 R 6 R2 R 6 R3 R 7 R4 R 7 R5 R 7 R6 R 7 R7 R 15 R8 R 15 R9 R 15 R10 R 15 R11 R 6 R12 R 6 R13 R 7 R14 R 7 R15 R 12 R16 R 12 R17 R 12 R18 R 6 R19 R 6 R20 R 12 R21 R 12 R22 R 9 R23 R 11 R24 R 14 R25 R 14 R26 R 9 R27 R 9 R28 R 9 R29 R 9 R30 R 11 R31 R 11 R32 R 11 R33 R 13 R34 R 13 R35 R 13 R36 R 14 R37 R 14 R38 R 13 R39 R 13 R40 R 9 R41 R 11 R42 R 11 R43 R 13 R44 R 2 R45 R 11 R46 R 13 R47 R 2 R48 R 2 R49 R 2 R50 R 13 R51 R 11 R52 R 11 R53 R 11 R54 R 5 R55 R 4 R56 R 5 R57 R 4 R58 R 11 R59 R 11 R60 R 11 R61 R 4 R62 R 4 R63 R 4 R64 R 5 R65 R 4 R66 R 4 R501 R 5 R502 R 5 R503 R 5 R504 R 5 R505 R 5 R506 R 4 R507 R 5 R508 R 4 R509 R 13 R510 R 5 R511 R 13 R512 R 13 R513 R 13 R514 R 13 R515 R 13 R516 R 13 R517 R 13 R518 R 13 R519 R 2 R520 R 2 R521 R 2 R522 R 2 R523 R 2 R524 R 13 R525 R 13 R526 R 13 R527 R 13 R528 R 13																													
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.										ASSEMBLY NV44A, 350/250, 128MB/64-bit, 16Mx16, VGA+DVI-I+HDTV-out										PAGE DETAIL <edit here to insert page detail>										NVIDIA CORPORATION 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA										NV_PN 600-10362-0000-000										ID p362 PAGE 17 OF 18										NAME xxx DATE 20-DEC-2004																			
A										B										C										D										E										F										G										H									

