


| | MS-V016 | ATI | R۷ | 410 | | |
|-----------|----------------------|-------|-----|-----|----|-----------|
| Size C | Document Number | | | | | Rev 0/ |
| Date: | Monday, May 02, 2005 | Sheet | - 1 | of | 24 | _ |


+12V_BUS +3.3V_BUS + C10 100\(\text{L} \) 100\(\text{L} \) 15V + C3 100\(\text{L} \) 100\(\text


PCI-EXPRESS BUS







NOTE: some of the PCIE testpoints will be available trought via on traces.











CORE REGULATOR VDDC



Lower MOSFET should be surrounded by a lot of copper for heat dissipation



FOR ALTERNATE #1


FOR ALTERNATE #2


Remove R374, R375, R371, C168 and U32 Change C157 for 10 uF and C121 for 1 uF Replace C764 by 0 Ohm resistor Install R370, R112, R954, R305-R308, C158 Replace R314 with a bead Remove R954, R370, R305, R30 Remove R954, R370, R305-R308, C159, R112, C160 and MU32 Install R374, R375, R371, C168 and U32


Compensation circuit


Rc1 = 10K, Rc2 = 8.06K R313 = 93.1K, C171 = 3.9 nF, C170 = 10 pF


| | MS-V016 | ATI RV410 |) |
|-----------|----------------------|------------|-----------|
| Size C | Document Number | | Rev 0A |
| Date: | Monday, May 02, 2005 | Sheet 7 of | 24 |





















| RV410 Shared | Straps | | REV. 0.5 |
|-----------------------------|---------------|---|----------|
| STRAPS | PIN | DESCRIPTION | VALUE |
| PCIE_SWING | GPIO(0) | Transmitter Swing Control 0: 50% Tx output swing mode 1: full Tx output swing | 1 |
| TRANSMIT_DE-EMPHASIS | GPIO(1) | Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled | 1 |
| PCIE_MODE (ATI Internal) | GPIO(3:2) | POE mode: 00: POI Express 1.0A mode 01: Kyrenie-compatible mode 10: POI Express 1.0 mode 11: POE Express 1.0 mode 11: RESERVED | 00 |
| TX_IEXT | GPIO(4) | Transmitter Extra Current 0: normal mode 1: extra current in Tx output stage | 0 |
| FORCE_COMPLIANCE | GPIO(5) | Force chip to get to compliance state quickly for Tester purposes 0: Normal operation 1: Force to compliance state | 0 |
| PLL_BW (ATI Internal) | GPIO(6) | 0: Full PLL Bandwidth 1: Reduced PLL bandwidth | 0 |
| DEBUG_ACCESS | GPIO(8) | Strap to set the debug muxes to bring out DEBUG signals even if registers are inaccessible 0: Disable debug access 1: Enable debug access | 0 |
| ROMIDCFG(3:0) | GPIO(9,13:11) | If no ROM attached, controls chip IDis. If rom attached identifies ROM type. GPH0[1,1,1,2,11] 000x - No ROM, CHG, ID=00 001x - No ROM, CHG, ID=01 001x - No ROM, CHG, ID=01 1001x - No ROM, CHG, | 1100 |
| VIP_DEVICE | VSYNC | Indicates if any slave VIP host devices drove this in low during reset. 0 - Slave VIP host port devices present 1 - No slave VIP host port devices reporting presence during reset | 1 |
| RFU | HSYNC | RFU 0 - Normal 1 - Not used | 0 |

| RV410 Dec | dicated Str | aps | REV. 0.2 |
|-----------------|-------------|--|----------|
| ZV_VOLTAGE_SEL0 | DVOVMODE_0 | DVOVMODE_0 is for ZV_LCDCNTL and ZV_LCDDATA(11:0). 0 - 3.3 v signaling 1 - 1.8 V signaling | 0 |
| ZV_VOLTAGE_SEL1 | DVOVMODE_1 | DVOVMODE_1 is for ZV_LCDDATA(23:12) 0-3.3 v signaling 1-1.8 V signaling | 0 |


| Board Stra | DS | | REV. 0.3 |
|-------------------------|----------------|---|----------|
| STRAPS | PIN | DESCRIPTION | VALUE |
| MEMTYPE(1:0) | DVALID, PSYNC. | Memory connected to R420 identification for BIOS 00 -Samsung GDDR 3 memory 144 Ball BCA package 01 - TBD 10 - TBD 11 - TBD | 000 |
| DC_Strap1 | GPIO(10) | Internal TMDS Enabled 0 - Disabled 1 - Enabled | 1 |
| DC_Strap2 | LCDDATA(13) | Video Capture Enabled 0 - Disabled 1 - Not detected | 0 |
| DC_Strap3 | LCDDATA(14) | HDTV out detect 0 - Detected 1 - Enabled | 1 |
| DC_Strap4, DEMUX_SEL | LCDDATA(15,19) | Video capture enable 00 - DACZ Off 01 - DACQ TO as GRT 10 - DACQ TO as TVOUT 11 - DACQ TO as TVOUT 11 - DACQ TO as TVOUT | 01 |
| PAL/NTSC | LCDDATA(18) | TVO Standard Default (Resistor pull-up and switch short to GND) 0 - PAL (on board resistor pull-down and switch closed) 1 -NTSC (on board resistor pull-up) | 1 |





WARNING

Some of those straps must be connected to +VDD_1.8V if ZV_LCDATA bus is set to 1.8 V.


| | MS-V016 | ATI | R۷ | 410 | | |
|-----------|----------------------|-------|----|-----|----|-----------|
| Size C | Document Number | | | | | Rev 0A |
| Date: | Monday, May 02, 2005 | Sheet | 15 | of | 24 | |










PRIMARY DVI-I CONNECTOR (DVI-I1)








| | MS-V016 | ATI | R۷ | 410 | | |
|-----------|----------------------|-------|----|-----|----|----|
| Size C | Document Number | | | | | Re |
| Date: | Monday, May 02, 2005 | Sheet | 19 | of | 24 | _ |














Not Installed

| | MS-V016 | ATI RV410 | |
|-------|--------------------|-------------|-----------|
| C C | Document Number | | Rev 0A |
| Jate. | Monday May 02 2005 | Sheet of of | 24 |

