








NVIDIA CORPORATION 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA			
NV_PN	600-12002-BASE-300		
PCB REV	P2002-REV3	PAGE	10 OF 33
BOM REV	A	DATE	30-JAN-2012






NVIDIA CORPORATION 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA			
NV_PN	600-12002-BASE-300		
PCB REV	A2002-003	FRGE	11 OF 33
SOM REV	A	DATE	30-JAN-2012








Based on GB2-X GDDR5 FBVDDQ Decap Guideline





NVDD Decoupling caps. Place under GPU.






















STRAP0	USER_BIT [3:0]*	0000*	5K PD*
STRAP1	3GIO_FADCFG_LUT_ADR*	0000*	5K PD Desktop*
STRAP2	PCI_DEVID [3:0]*	0000 - (0x1180)*	5K PD -400 GPU*
STRAP3	SOR_EXPOSED [3:0]*	1111*	45K PL*
STRAP4	DP_PLL_VDD_33V*	1*	FOR 3_3V*
	PEX_MAX_SPEED*	1*	FOR GEN2/3*
	PEX_SPD_CHANGE_GEN3*	1*	ENABLED*
	*		
	RAMCFG[0]*	0*	
ROM_SI	RAMCFG[1]*	1*	35K PD*
	RAMCFG[2]*	1*	
	RAMCFG[3]*	0*	
	VGA_DEVICE*	1*	
ROM_SO	SMB_ALT_ADDR*	0*	10K PL*
	FB[0]_APERTURE_SIZE*	0*	For 256MB*
	FB[1]_APERTURE_SIZE*	1*	For 256MB*
	PEX_PLL_EN_TERM100*	0*	DISABLED*
ROM_SCLK	PCI_DEVID_EXT[0]*	0*	For 0x1180*
	SUB_VENDOR*	1*	Dedicated BIOS*
	PCI_DEVID_EXT[4]*	0*	For 0x1180*

	MULTI_STRAP_RESET_GND
BIOS1 PRODUCTION	NO
BIOS2 PRODUCTION	NO
MULTI-LEVEL	NO (N/A TO BIOS)







MB VGA Hotwire



NCT393U Over Voltage

Address : 0x2A





Power Info

1. I/P Current:
 $I_{in} = V_o/I_o(0.75 \cdot V_{in}) = 6A$

2. Ripple Current:
 $I_{rip} = 9A$ (Based on $I_{out}=10A$)
 $I_{spec}=5230 \text{ mA} \times 2 \text{ pcs}=10.46A$

3. Dynamic:
 $I_{peak}=45A$
 $ESR/2 \text{ pcs}=1.75 \text{ mohm}$
(One CAP for margin)
 $\Delta V = 78.75mV$

4. Frequency:
 $PR12 = 31.6Kohm$
 $f_{sw} = 250 \text{ K HZ}$ (Fixed)


5. OCP:
Set $PR27=15 \text{ K ohm}$
 $I_{ocp} = 110 \text{ A}$

6. Phase selection:
 $14.9A \text{ } 1p \Rightarrow 2p$
 $9.96A \text{ } 2p \Rightarrow 1p$




[illegible]

MODE	PWM
0	ASUS MODE
1	CHL MODE


12V_PEX8_F2 --> NVVDD (Phase5)



MODE	PWM
0	ASUS MODE
1	CHL MODE










NVVDD 0.8V~1.15V/125A



P G0_VIN 12V_PEX6_F1 (12V_PEX6_F1) --> NVVDD (Phase6~8)

NVVDD 0.8V~1.15V/125A





ASSEMBLY	BASIC LEVEL GENERIC SCHEMATIC ONLY
PAGE DETAIL	PS: Inputs, Filtering, and Monitoring

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA





NV_PN	600-12002-BASE-300		
PCB REV	P2002-003	PAGE	30 OF 33
SCM REV	A	DATE	30-JAN-2012

THERM OVERT SHUTDOWN LATCH

IFP_IOVDD (backdrive prevention)

PEX Input - NVVDD Power Sequence





OPIC12_5_CDR_PERRP*	GPU SPEED
0	Slow
1	Normal



Brackets:



Bracket Screw




Hockey Stick



GPU Stiffener





C2002PGI


4GB GDDR5, 256b, 128Mx32


Tall DVI-I + DP x 2 + HDMI x 2


TABLE OF CONTENTS


Page	Description
1	Table of Contents
2	Block Diagram
3	PCI Express
4	MEMORY: GPU Partition A/B
5	MEMORY: FBA[31:0]
6	MEMORY: FBA[63:32]
7	MEMORY: FBB[31:0]
8	MEMORY: FBB[63:32]
9	MEMORY: GPU Partition C/D
10	MEMORY: FBC[31:0]
11	MEMORY: FBC[63:32]
12	MEMORY: FBD[31:0]
13	MEMORY: FBD[63:32]
14	GPU PWR and GND
15	GPU Decoupling
16	DACA Interface
17	IFPAB DVI-I-DL
18	IFPEF DVI-D-DL
19	IFPC HDMI
20	IFPD DP
21	MIOA/B Interface
22	MISC1: Fan, Thermal, JTAG, GPIO
23	MISC2: ROM, XTAL, Straps
24	PS: 5V, PEX_VDD
25	PS: FBVDD/Q



Page	Description
26	PS: NVVDD Controller
27	PS: NVVDD Phase 1,3
28	PS: NVVDD Phase 2,5
29	PS: NVVDD Phase 4
30	PS: Inputs, Filtering, and Monitoring
31	PS: Shutdown
32	PS: 12V Current Steering PSI Control and LED
33	MECH: Bracket/Thermal






















ASP1212-N80N-Controller-IR318

LL set 0.6m Ohm

THEMISTOR NTC 0303 5.0K OHM

PC30302 1.0K OHM

PC30303 1.0K OHM

PC30304 1.0K OHM

PC30305 1.0K OHM

PC30306 1.0K OHM

PC30307 1.0K OHM

PC30308 1.0K OHM

PC30309 1.0K OHM

PC30310 1.0K OHM

PC30311 1.0K OHM

PC30312 1.0K OHM

PC30313 1.0K OHM

PC30314 1.0K OHM

PC30315 1.0K OHM

PC30316 1.0K OHM

PC30317 1.0K OHM

PC30318 1.0K OHM

PC30319 1.0K OHM

PC30320 1.0K OHM

PC30321 1.0K OHM

PC30322 1.0K OHM

PC30323 1.0K OHM

PC30324 1.0K OHM

PC30325 1.0K OHM

PC30326 1.0K OHM

PC30327 1.0K OHM

PC30328 1.0K OHM

PC30329 1.0K OHM

PC30330 1.0K OHM

PC30331 1.0K OHM

PC30332 1.0K OHM

PC30333 1.0K OHM

PC30334 1.0K OHM

PC30335 1.0K OHM








PC30336 1.0K OHM

PC30337 1.0K OHM

PC30338 1.0K OHM

PC30339 1.0K OHM

Remote & Local sense



P-STATE VOLTAGES

1. Ramp 0V to 1.10V in ~2ms
2. Hold at 1.10V for 170us
3. Read VID
4. VID set to 0.9V during GPIO0 update
5. VID=1711000 to set 0.9125V

VID Table						
GPIO7	GPIO6	GPIO5	GPIO2	GPIO17	VID_1	VOUT
0	0	0	0	0	0	1.1250V
0	0	0	0	1	0	1.2000V
0	0	0	0	1	0	1.1875V
0	0	0	1	1	1	1.1750V
0	0	1	0	0	0	1.1625V
0	0	1	0	1	1	1.1500V
0	0	1	1	1	0	1.1375V
0	0	1	1	1	1	1.1250V
0	1	0	0	0	0	1.1125V
0	1	0	0	1	0	1.1000V
0	1	0	1	0	0	1.0875V
0	1	0	1	1	0	1.0750V
0	1	1	0	0	0	1.0625V
0	1	1	0	1	1	1.0500V
0	1	1	1	1	1	1.0375V
1	0	0	0	0	0	1.0250V
1	0	0	0	1	0	1.0125V
1	0	0	1	0	0	1.0000V
1	0	0	1	1	0	0.9875V
1	0	1	0	0	0	0.9750V
1	0	1	0	1	0	0.9625V
1	0	1	1	0	0	0.9500V
1	0	1	1	1	0	0.9375V
1	1	0	0	0	0	0.9250V
1	1	0	0	1	0	0.9125V
1	1	0	1	0	0	0.9000V
1	1	0	1	1	0	0.8875V
1	1	1	0	0	0	0.8750V
1	1	1	0	1	0	0.8625V
1	1	1	1	0	0	0.8500V
1	1	1	1	1	0	0.8375V
1	1	1	1	1	1	0.8250V