

P561: G98, DDR2 MEMORY 32MX16/16Mx16/64MX16

V116-32

Page 1: P561 Overview

Page 2: PCI Express Interface

Page 3: Frame Buffer Interface

Page 4: Memory 1st Bank 0..31

Page 5: Memory 1st Bank 32..63

Page 6: DACA, Slim DB15 Connector

Page 7: DACC,2x6 Header

Page 8: VIDEO CONNECTORS: MiniDIN

Page 9: TMDS Interface

Page 10: HDAUDIO, IFPE, HDMI

Page 11: Straps, Mechanical Parts

Page 12: XTAL, GPIO, BIOS, FAN, JTAG, HDCP, SPDIF

Page 13: Power Supply I: NVVDD, PLLVDD

Page 14: Power Supply II: F3V3, 5V, DDC5V, FBVDDQ

Page 15: Basenet Report

Page 16: Cref Part

REV HISTORY

History 10

96/09/27

page 08

add AV\_OUT

page 13

change Q1, Q2 to TO252

page 14

add FBVDDQ-LDO block, change U2 footprint

96/09/28

page 07

change J4 footprint

page 12

add J7 (co-lay J6)

page 13

add R572 for RT9259A, R570 footprint change to 0805, change L11, C11, C12, C31 footprint

page 14

remove PWM block

add D20, D21, C211, C212, C213, C214

add R210, R211

add R75~R88, R63~R69, L15~L21 for DVI (EMI\_solution)

96/10/01

page 14

add R210, R211

page 09

add R75~R88, R63~R69, L15~L21 for DVI (EMI\_solution)

96/10/02

page 12

add FAN Control Function

96/10/03

page 09

and netname (Between common Choke and DVI connector)

96/10/05

page 12

cnage Y501 (4 pin to 2 pin)

History 20

96/10/03

page 14

remove FBVDDQ-LDO block, add FBVDDQ-PWM function

change L15 footprint as CHK4417C\_3R3S01, change C35 footprint

96/10/05

page 12

cahnge Y501 (4pin to 2 pin)

96/10/09

page 11

add FM1~~ FM6 for Fiducial Point

add U301~~U306 for EMI

page 13

add C309 for EMI

page 14

add C301~~C308, C310~~C312 for EMI

96/10/10

page 13

add L30

96/10/11

page 13

remove L10

-----

96/10/16

Page 10 :

Add HDMI solution .

add J8 , Q11,Q12 , L31~L38 , D11~D14 , C110~C123 , C131~C138 , R201~R208 , R211~R219 , R331~R338 .

REV	VARIANT	WVFN	ASSEMBLY
0	BASE	600-10561-xxxx-100	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
1	SKU0000	600-10561-0000-100	P561: G98-300, 64 BIT DDR2 16Mx16 MEMORY, VGA+DVI+HOUT
2	SKU0001	600-10561-0001-100	P561: G98-300, 64 BIT DDR2 32Mx16 MEMORY, VGA+DVI+HOUT
3	SKU0987	600-10561-0987-100	P561: G98-300, 64 BIT DDR2 32Mx16 MEMORY, VGA+DVI+HOUT
4	SKU0997	600-10561-0997-200	P561: G98-300, 64 BIT DDR2 32Mx16 MEMORY, VGA+DVI+HOUT
5	SKU0001	600-10561-0001-200	P561: G98-300, 64 BIT DDR2 32Mx16 MEMORY, VGA+DVI+HOUT
6	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
7	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
8	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
9	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
10	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
11	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
12	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
13	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
14	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
15	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	P561 Overview

NVIDIA CORPORATION


2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA














NV_PN	600-10561-xxxx-100 D		
ID		PAGE	
NAME		DATE	31-AUG-2009

## PCI Express Interface



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTIC, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

# Frame Buffer Interface











NVIDIA CORPORATION	
3701 SAN TOMAS EXPRESSWAY	
SANTA CLARA, CA 95050, USA	
NV_PN	600-10561-xxxx-100 D
ID	
NAME	
PAGE	31-AUG-2007

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTIC LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, MATERIALS) ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY: BASIC LEVEL GENERIC SCHEMATIC ONLY; COMMON & NO. 1000 ASSEMBLY NOTES AND BOM NOT FINAL  
 PAGE: 1/1  
 Frame Buffer Interface



## Memory 1st Bank 32..63

[illegible]

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	Memory 1st Bank 32_63

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY  
SANTA CLARA, CA 95050, USA





NV_PN	600-10561-xxxx-100 D
-------	----------------------

ID		PAGE	
NAME		DATE	31-AUG-2007

PAGE	
------	--

DATE	31-AUG-2007
------	-------------

## DACA, Slim DB15 Connector



PLACE DIODES D9, D10, D11  
AFTER THE FILTER BUT BEFORE THE  
THE FIRST 150 OHM TERMINATION RESISTOR

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	DACA, Slim DB15 Connector

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY  
SANTA CLARA, CA 95050, USA




NV_PN	600-10561-xxxx-100 D
-------	----------------------

ID		PAGE	
NAME		DATE	31-AUG-200

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, MATERIALS) ARE BEING PROVIDED AS IS: THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

### DAC C,2x6 Header



**NVIDIA CORPORATION**  
2701 SAN TOMAS EXPRESSWAY  
SANTA CLARA, CA 95060, USA




ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	DACC,2x6 Header

NV_PN	600-10561-xxxx-100 D		
ID		PAGE	
NAME		DATE	31-AUG-2007


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

DAC B, 7 PIN MINI-DIN




ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY; COMMON & NO STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	VIDEO CONNECTORS: MINI-DIN

NVIDIA CORPORATION			
3701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
			
NV_PN	600-10561-xxxx-100 D		
ID		PAGE	
NAME		DATE	31-AUG-2007




TMDS Interface





Straps, Mechanical Parts

MULTI LEVEL STRAPS



Each strap pin represents a 4 bit value  
Pullup or Pulldown configures the MSB  
Resistor Value determines the 3 LSBs  
Resistor range is R\*n  
where n is 0-9 and R is 5K ohm.

Resistor Value	MultiLevel	Tied to VCC	Tied to Ground
3 Kohna	Y	1000	0000
4 Kohna	Y	1001	0001
12 Kohna	Y	1010	0010
24 Kohna	Y	1011	0011
48 Kohna	Y	1100	0100
96 Kohna	Y	1101	0101
192 Kohna	Y	1110	0110
384 Kohna	Y	1111	0111
2 Kohna*	N	None	None

MULTILEVEL MODE	
STRAP_CAL_PU_GND0 (R512) = 40K	
STRAP_CAL_PU_GND1 (R513) = 40K	
SIGNAL	FUNCTION
STRAP0	USER0[0]
STRAP1	3G0_PADCFG_LUT_ADDR[0]
STRAP2	3G0_PADCFG_LUT_ADDR[1]
ROM_SCLK	POL_DEV0[0]
ROM_SI	POL_DEV0_EXT, SUB_VENDOR, SLOT_CLK_CFG, PEK_PUL_EN, TERM100
ROM_SO	RAMCFG[0]
	KOLK_377, TMMODEP[0]

BRINGUP BINARY MODE	
STRAP_CAL_PU_GND0 (R512) = NO STUFF	
STRAP_CAL_PU_GND1 (R513) = NO STUFF	
SIGNAL	FUNCTION
STRAP0	3G0_PADCFG_LUT_ADDR[0]
STRAP1	3G0_PADCFG_LUT_ADDR[1]
STRAP2	3G0_PADCFG_LUT_ADDR[2]
ROM_SCLK	POL_DEV0[0]
ROM_SI	SUB_VENDOR
ROM_SO	KOLK_377

PRODUCTION BINARY MODE	
STRAP_CAL_PU_GND0 (R512) = NO STUFF	
STRAP_CAL_PU_GND1 (R513) = 40K	
SIGNAL	FUNCTION
STRAP0	RAMCFG[0]
STRAP1	RAMCFG[0]
STRAP2	RAMCFG[0]
ROM_SCLK	POL_DEV0[0]
ROM_SI	POL_DEV0_EXT
ROM_SO	KOLK_377

STRAP SETTINGS FOR HYNIX 32Mx16 DDR2 500MHz ( MULTI LEVEL) R511= 40K, R512=40K




3V3_F	GND	PN0GND[0]	FUNCTION
5K	5K	STRAP0	USER0[0]
5K	5K	STRAP1	3G0_PADCFG_LUT_ADDR[0]
25K	25K	STRAP2	POL_DEV0[0]
40K	40K	ROM_SCLK	POL_DEV0_EXT, SUB_VENDOR, SLOT_CLK_CFG, PEK_PUL_EN, TERM100
		ROM_SI	RAMCFG[0]
		ROM_SO	KOLK_377, TMMODEP[0]

STRAP SETTINGS FOR HYNIX 32Mx16 DDR2 500MHz ( BRINGUP BINARY) R511= NO STUFF, R512=NO STUFF

3V3_F	GND	PN0GND[0]	FUNCTION
5K	5K	STRAP0	3G0_PADCFG_LUT_ADDR[0]
5K	5K	STRAP1	3G0_PADCFG_LUT_ADDR[1]
5K	5K	STRAP2	3G0_PADCFG_LUT_ADDR[2]
5K	5K	ROM_SCLK	POL_DEV0[0]
		ROM_SI	SUB_VENDOR
		ROM_SO	KOLK_377

STRAP SETTINGS FOR HYNIX 32Mx16 DDR2 500MHz ( PRODUCTION BINARY) R511= 40K, R512= NO STUFF

3V3_F	GND	PN0GND[0]	FUNCTION
5K	5K	STRAP0	RAMCFG[0]
5K	5K	STRAP1	RAMCFG[0]
5K	5K	STRAP2	RAMCFG[0]
5K	5K	ROM_SCLK	POL_DEV0[0]
		ROM_SI	POL_DEV0_EXT
		ROM_SO	KOLK_377



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTIC LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, MATERIALS) ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


NVIDIA CORPORATION	
3701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA	
NV_PN	600-10561-xxxx-100 D
ID	PAGE
NAME	DATE
	31-AUG-2007







Power Supply II: 5V, DDC5V, F3V3, FBVDDQ


5V, DDC5V



F3V3



Net Name	MIN_LINE_WIDTH	CURRENT	VOLTAGE
SV	125MIL	0.25A	5V
000C_SV	125MIL	0.25A	5V
SV_F	125MIL	1A	5.25V
SV	204MIL	3A	5.25V
FAN000Q	204MIL	3A	5.25V



**FBVDDQ**

$V_{out} = V_{Ref} * (1 + R_{top}/R_{bot})$

$1.800V = 0.8V * (1 + (5.9k/4.7k))$  (ISL6549)

$2.000V = 0.8V * (1 + (5.9k/3.92k))$  (ISL6549)

$2.156V = 0.8V * (1 + (5.9k/3.4k))$  (ISL6549)

[illegible]

	A	B	C	D	E	F	G	H
1	<div><div>Title: Craf Part</div><div>Report: j661</div><div>Design: j661</div><div>Date: Aug 15</div><div>13859 2007</div></div>	<div>C34 (4.4F)</div> <div>C35 (4.4E)</div> <div>C36 (4.5G)</div> <div>C37 (4.3F)</div> <div>C38 (4.4G)</div> <div>C39 (8.2B)</div> <div>C100 (8.2B)</div> <div>C103 (14.4F)</div> <div>C104 (14.3E)</div> <div>C105 (14.4G)</div> <div>C3 (7.4E)</div> <div>C107 (12.5A)</div> <div>C5 (14.1B)</div> <div>C6 (7.4E)</div> <div>C7 (7.4F)</div> <div>C8 (7.5E)</div> <div>C9 (7.5F)</div> <div>C10 (14.1A)</div> <div>C11 (13.2G)</div> <div>C12 (13.2E)</div> <div>C13 (14.1A)</div> <div>C14 (13.2E)</div> <div>C15 (13.2E)</div> <div>C16 (3.1B)</div> <div>C17 (2.1B)</div> <div>C20 (13.3F)</div> <div>C22 (13.2G)</div> <div>C23 (13.4A)</div> <div>C24 (2.1A)</div> <div>C25 (2.1A)</div> <div>C26 (2.1A)</div> <div>C27 (13.4G)</div> <div>C28 (14.2A)</div> <div>C29 (13.2F)</div> <div>C30 (13.3B)</div> <div>C31 (13.3B)</div> <div>C32 (14.2A)</div> <div>C33 (14.2B)</div> <div>C34 (14.2B)</div> <div>C35 (14.3B)</div> <div>C36 (14.2B)</div> <div>C37 (13.2F)</div> <div>C38 (13.2G)</div> <div>C39 (14.3G)</div> <div>C42 (12.4A)</div> <div>C43 (13.2G)</div> <div>C44 (13.2G)</div> <div>C45 (13.2B)</div> <div>C46 (8.4A)</div> <div>C47 (8.3A)</div> <div>C48 (8.3B)</div> <div>C49 (8.4A)</div> <div>C50 (8.3B)</div> <div>C51 (8.4A)</div> <div>C52 (8.3B)</div> <div>C53 (8.4B)</div> <div>C54 (8.4A)</div> <div>C55 (8.3C)</div> <div>C56 (8.4A)</div> <div>C57 (8.3C)</div> <div>C58 (12.2F)</div> <div>C59 (3.1G)</div> <div>C60 (3.1E)</div> <div>C61 (2.1B)</div> <div>C62 (2.4E)</div> <div>C63 (2.4E)</div> <div>C64 (2.5E)</div> <div>C65 (2.5G)</div> <div>C66 (3.2G)</div> <div>C67 (3.2E)</div> <div>C68 (3.2G)</div> <div>C69 (3.2G)</div> <div>C70 (8.3F)</div> <div>C71 (4.2G)</div> <div>C72 (3.3G)</div> <div>C73 (8.3F)</div> <div>C74 (3.3G)</div> <div>C75 (4.3F)</div> <div>C76 (8.2F)</div> <div>C77 (3.3G)</div> <div>C78 (14.4E)</div> <div>C79 (8.3F)</div> <div>C80 (4.3G)</div> <div>C81 (8.3G)</div> <div>C82 (4.3G)</div> <div>C83 (8.3E)</div> <div>C84 (8.5E)</div> <div>C85 (4.5E)</div> <div>C86 (4.3G)</div> <div>C87 (8.3G)</div> <div>C88 (4.2G)</div> <div>C89 (8.5E)</div> <div>C90 (4.5E)</div> <div>C91 (8.5E)</div> <div>C92 (4.5E)</div> <div>C93 (4.4G)</div>	<div>C584 (8.2B)</div> <div>C585 (8.2B)</div> <div>C586 (8.1B)</div> <div>C587 (2.1G)</div> <div>C588 (2.2G)</div> <div>C589 (7.4A)</div> <div>C590 (2.2G)</div> <div>C591 (2.3G)</div> <div>C592 (2.3G)</div> <div>C593 (2.3G)</div> <div>C594 (2.3G)</div> <div>C595 (12.4C)</div> <div>C596 (2.1G)</div> <div>C597 (12.4C)</div> <div>C598 (4.4G)</div> <div>C599 (8.3C)</div> <div>C600 (12.5C)</div> <div>C601 (7.4A)</div> <div>C602 (12.3A)</div> <div>C603 (8.2B)</div> <div>C604 (2.3G)</div> <div>C605 (2.2G)</div> <div>C606 (2.2G)</div> <div>C607 (7.4A)</div> <div>C608 (8.2B)</div> <div>C609 (2.3G)</div> <div>C610 (2.2A)</div> <div>C611 (13.3G)</div> <div>C612 (2.3G)</div> <div>C613 (8.2B)</div> <div>C614 (13.3G)</div> <div>C615 (2.3G)</div> <div>C616 (2.2A)</div> <div>C617 (12.3G)</div> <div>C618 (2.3G)</div> <div>C619 (12.3A)</div> <div>C620 (2.2G)</div> <div>C621 (2.2G)</div> <div>C622 (12.3G)</div> <div>C623 (2.4G)</div> <div>C624 (2.2G)</div> <div>C625 (2.4G)</div> <div>C626 (13.4G)</div> <div>C627 (14.4G)</div> <div>C628 (13.4G)</div> <div>C629 (13.4G)</div> <div>C630 (13.4G)</div> <div>C631 (13.3E)</div> <div>C632 (2.1B)</div> <div>C633 (13.4G)</div> <div>C634 (13.3C)</div> <div>C635 (13.3C)</div> <div>C636 (13.3C)</div> <div>C637 (13.3C)</div> <div>C638 (13.3F)</div> <div>C639 (8.3E)</div> <div>C640 (8.3F)</div> <div>C641 (8.4F)</div> <div>C642 (8.4E)</div> <div>C643 (8.4E)</div> <div>C644 (8.3E)</div> <div>C645 (8.3E)</div> <div>C646 (8.3E)</div> <div>C647 (8.4E)</div> <div>C648 (8.3E)</div> <div>C649 (8.3F)</div> <div>C650 (13.3C)</div> <div>C651 (8.3F)</div> <div>C652 (8.3F)</div> <div>C653 (8.3F)</div> <div>C654 (8.3F)</div> <div>C655 (2.3G)</div> <div>C656 (8.3A)</div> <div>C657 (14.4E)</div> <div>C658 (14.3E)</div> <div>C659 (14.3C)</div> <div>C660 (14.3C)</div> <div>C661 (14.4A)</div> <div>C662 (2.3G)</div> <div>C663 (8.3E)</div> <div>C664 (8.3E)</div> <div>C665 (2.3G)</div> <div>C666 (2.3G)</div> <div>C667 (2.3G)</div> <div>C668 (2.3G)</div> <div>C669 (2.3G)</div> <div>C670 (13.4G)</div> <div>C671 (2.3G)</div> <div>C672 (2.3G)</div> <div>C673 (2.3G)</div> <div>C674 (2.3G)</div> <div>C675 (2.3G)</div> <div>C676 (2.3G)</div> <div>C677 (2.3G)</div> <div>C678 (2.3G)</div> <div>C679 (2.3G)</div> <div>C680 (4.3G)</div> <div>C681 (8.3G)</div> <div>C682 (4.3G)</div> <div>C683 (8.3E)</div> <div>C684 (8.5E)</div> <div>C685 (4.5E)</div> <div>C686 (4.3G)</div> <div>C687 (8.3G)</div> <div>C688 (4.2G)</div> <div>C689 (8.5E)</div> <div>C690 (4.5E)</div> <div>C691 (8.5E)</div> <div>C692 (4.5E)</div> <div>C693 (4.4G)</div>	<div>D511 (8.5G)</div> <div>D512 (8.5G)</div> <div>D513 (14.1B)</div> <div>G1 (2.3F)</div> <div>G1 (3.3C)</div> <div>G1 (8.4C)</div> <div>G1 (7.4C)</div> <div>G1 (8.3C)</div> <div>G1 (8.3G)</div> <div>D108 (14.4B 15.3B)</div> <div>D109 (12.3C)</div> <div>G1 (12.4D 12.2D)</div> <div>G1 (12.3C)</div> <div>J1 (8.4E)</div> <div>J2 (8.4E)</div> <div>J3 (8.3E)</div> <div>J4 (7.3G)</div> <div>J5 (12.2G)</div> <div>J6 (12.3A)</div> <div>J6 (12.4C)</div> <div>J6 (12.3E)</div> <div>L1 (8.3F)</div> <div>L2 (8.3F)</div> <div>L3 (7.4F)</div> <div>L4 (7.3F)</div> <div>L5 (7.4F)</div> <div>L6 (7.4F)</div> <div>L7 (7.4F)</div> <div>L8 (13.2G)</div> <div>L9 (13.2G)</div> <div>L10 (13.3G)</div> <div>L11 (13.3G)</div> <div>L12 (13.3G)</div> <div>L13 (2.3E)</div> <div>L14 (14.3G)</div> <div>L15 (8.3C)</div> <div>L501 (8.3F)</div> <div>L502 (8.3E)</div> <div>L503 (8.4E)</div> <div>L504 (8.3E)</div> <div>L505 (8.3E)</div> <div>L506 (8.3E)</div> <div>L507 (8.3E)</div> <div>L508 (8.4F)</div> <div>L81 (14.2A)</div> <div>L82 (13.4G)</div> <div>L83 (13.2G)</div> <div>L84 (8.3B)</div> <div>L85 (8.3A)</div> <div>L86 (13.4A)</div> <div>L86 (8.3A)</div> <div>L86 (13.4A)</div> <div>L86 (8.3A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div> <div>L86 (13.4A)</div>				