






ATI Technologies Inc.








## RV530 MEMORY CHANNELS A and B







































Title Schematic No. Date: RV530/RV515 512MB DDR2 VGA 2xDVI VIVO FH 105-A676xx-00C Saturday, August 06, 2005 Rev **REVISION HISTORY** Sch PCB Date **REVISION DESCRIPTION** Rev Rev 00A 05/05/01 New design from scratch 00B 05/07/14 (Layout) Critical layout change (L1) Reduce +PW\_MVDDC\_M planes and replace it with GND (L1) Correct silkscreen "SMPS A601-00A TILE" (L3) Replace +PW VDDC M, +VDDC S and +MVDDC S planes with GND (pg 01) Correct clock circuitry to support RT (pg 08) Swap R603 and R604 to match layout for documentation purposes (pg 09) Swap R703 and R704 to match layout for documentation purposes (pg 10) Add MVDD linear regulator option (pg 11) Add R986, R987, R988; replace redundant power sequence circuit with +5V EN and MVDD EN (pg 11) Add MR911, R918 for +MPVDD for no-tracking option (pg 16) Change C3103 to 603 footprint, change RT to power from 3.3V\_BUS to avoid leakage, remove redundant RT clock resistors (Layout) Critical layout change Add 2 to 3 more power vias for MOSFET source pin of VDDC 00C 05/07/29 (L3) Remove ground planes under the PWM IC Remove +MVDDC/+MVDDQ reference, use only +MVDD

