PG150-C03

384b GDDR6 x16 TALL DP + DP + DP + HDMI/DP + USB

TABLE OF CONTENTS

Page	e Description			
1	Table of Contents			
2	BLOCK DIAGRAM			
3	PCI EXPRESS			
4	PCIE TERM			
5	MEMORY: GPU PARTITION A/B			
6	MEMORY: FBA PARTITION[31:0]			
7	MEMORY: FBA PARTITION[63:32]			
8	MEMORY: FBB PARTITION[31:0]			
9	MEMORY: FBB PARTITION[63:32]			
10	MEMORY: GPU PARTITION C/D			
11	MEMORY: FBC PARTITION[31:0]			
12	MEMORY: FBC PARTITION[63:32]			
13	MEMORY: FBD PARTITION[31:0]			
14	MEMORY: FBD PARTITION[63:32]			
15	MEMORY: GPU PARTITION E/F			
16	MEMORY: FBE PARTITION[31:0]			
17	MEMORY: FBE PARTITION[63:32]			
18	MEMORY: FBF PARTITION[31:0]			
19	MEMORY: FBF PARTITION[63:32]			
20	GPU PWR AND GND			
21	GPU PWR, GND and NCs			
22	GPU DECOUPLING			
23	GPU DECOUPLING 2			
24	IFPA/B DP			
25	IFPE DP			


Page	Description
26	IFPF USB
27	IFPC HDMI/DP
28	IFPD DP
29	NVHS X16
30	MISC: THERMAL, JTAG, GPIO, STEREO
31	MISC: ROM, STRAPS
32	MISC: XTAL, PLL
33	MISC: USB PPC
34	PS: USB_C VR
35	PS: 5V
36	PS: PEXVDD 1V8 Rail
37	PS: FBVDD Controller
38	PS: FBVDD Controller OVR3
39	PS: FBVDD Phase 1, 2
40	PS: FBVDD Phase 3
41	PS: NVVDD Controller_OVR8
42	PS: NVVDD Phase 1
43	PS: NVVDD Phase 2
44	PS: NVVDD Phase 3, 4
45	PS: NVVDD Phase 5
46	PS: NVVDD Phase 7, 8
47	PS: NVVDD Phase 9, 10
48	PS: NVVDD Phase 11, 12
49	PS: NVVDD Phase 13, 14
50	PS: INPUT SWITCH_RTD3


Page	Description				
51	PS: INPUT SWITCH_RTD3 USB				
52	PS: INPUT SWITCH RAIL BALANCE				
53	PS: DISCRETE STEERING				
54	PS: Input, filtering, and Monitoring				
55	PS: Current Sterring, Hot Unplug				
56	PS: Prefilter				
57	Sequence: 5V, 1V8, NV3V3 EN				
58	Sequence: NV, PEX, FB EN				
59	Sequence: PCIE Voltage Monitor				
60	Sequence: Discharge				
61	Sequence: MISC				
62	MISC: FAN & LED1				
63	MISCL: LED 2				
64	MCU ZERO POWER IDLE				
65	MECH				
66	VR Thermal Protection				





3V3_AUX Finger


2xFAN











































Size Document Number Custom PG150HWC-E10



















GPU Decoupling









GPU Decoupling












Under GPU


PCB CO-LAYOUT











MISC2: ROM, Straps

ROM_SO

ROM_SI


ROM_SCLK


STRAP2	STRAP1	STRAP0	RAMCFG[4:0]	
L	L	L	00000	
L	L	н	00001	
L	н	L	00010	
L	н	н	00011	
н	L	L	00100	
н	L	н	00101	
н	н	L	00110	
н	н	н	00111	
L	L	М	01000	
L	М	L	01001	

DUMMY[2:0],FS_OVERT

1:ENABLE 0:DISABLE

-	L H	-	XXXI IO_OVER ENDEE				DELINOLI
L		н	XXX0	FS_OVERT DISABLE			_
STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE	
м	н	н	1	1	1	1	_
м	н	L	1	1	1	0	
м	L	н	1	1	0	1	_
м	L	L	1	1	0	0	_
L	н	М	1	0	1	1	_
L	М	н	1	0	1	0	_
L	М	L	1	0	0	1	_
L	L	м	1	0	0	0	
н	н	н	0	1	1	1	
н	н	L	0	1	1	0	_
н	L	н	0	1	0	1	
н	L	L	0	1	0	0	
L	н	н	0	0	1	1	_
L	н	L	0	0	1	0	
L	L	н	0	0	0	1	Default
L	L	L	0	0	0	0	SKU 200











Place it closed to 5V regulato

MP8858/uP9629 P2P








A B C D E F O H



















































PS: INPUT SWITCH RTD3


AND GATE LOGIC FOR P-BOARD

AND GATE LOGIC FOR P-BOARD					
GPIO1	GPIO29	SWITCH	VOUT		
0	0	0	12V_F		
0	1	0	12V_F		
1	0	0	12V_F		
1	1	1	3V3A		

GPIO1	GPIO29	SWITCH	VOUT
0	0	0	3V3
0	1	0	3V3
1	0	0	3V3
1	1	1	3V3A











PS: Input Switch Rail Balance








12V CURRENT STEERING (UNDER POWER BOOT):


GUIDES CURRENT FROM PEX EDGE TO PEX 6/8 PIN INPUT AREA




12V CURRENT STEERING (UNDER POWER BOOT):


GUIDES CURRENT FROM PEX EDGE TO PEX 8 PIN INPUT AREA


For OpenVreg Type4 + Phase Doubler, 2 phase PSI mode

























A B C D E F G H
























8-bit I2C Address of MCU on Daughter Board: TBD







ZERO IDLE POWER MCU





FB_PTC_TSENSE_RTS_B

