





Title			Schematic No.	Date:
AGP RV410 DV VG VIVO 256MB DDR3			105-A41800-00	Thursday, December 23, 2004
REVISION HISTORY				Rev 3
Sch Rev	PCB Rev	Date	REVISION DESCRIPTION	
0	00A	06/08/04	Initial release, based on A379 RV410 Pipecleaner.	
1	00B	08/10/04	Unify Chassis and Digital Gnd. Update ASIC memory VREF divider to 70%. Change R138, R149, R151, R159 to 3160100000 Update ASIC memory voltages from 1.9V to 2.1V, change R256 and R311 to 3240124100, change R253 and R310 to 3240200100 Added option for new Capacitors to input of +VDDC Regulator C1705 and alternate MC1705. Add option for different bulk capcitors on the ouptupt of +VDDC, +MVDDC, +MVDDQ regulators. These alternates are for Polymer Caps and Throughhole LOW ESR electrolytic caps. Add Option three resistor packs (RP207, RP208, RP210) to give option to short +MVDDC and +MVDDQ. Power bufget must be verified before implementing.	
2	00C	25/10/04	Change +PCIE_VDDR Regulator REG7 to RT9194 with MTD3055.	
3	00	5/12/04	Add B2 to share +B_VDDC with +PCIE_VDDR_12.	




ATI Technologies Inc.  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada L3T 7X6  
(905) 882-2600

Title	AGP RV410 DV VG VIVO 256MB DDR3		
Size	Document Number	105-A41800-00	Rev
C			3
Date:	Thursday, December 23, 2004	Sheet	1 of 27






LAYOUT NOTE: SOME OF THE CAPS BELOW MAY BE REMOVED IF SPACE IS AN ISSUE, ASK BEFORE REMOVING



## 4X/8X AGP BUS



SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND



ATI Technologies Inc.  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7X6  
(905) 882-2600

Title		AGP RV410 DV VG VIVO 256MB DDR3
Size	Document Number	105-A41800-00
C	Sheet	2 of 27
Date:	Thursday, January 27, 2005	

NOTE: some of the PCIe testpoints will be available through via on traces.



The diagram illustrates the PCIe interface for the RV410 GPU. It shows the connection between the GPU pins (left) and the testpoints (right). The GPU pins are labeled with their functions, such as PCIe\_RX0P, PCIe\_TX0P, etc. The testpoints are labeled with their functions, such as GFTp0\_PERp0, GFTn0\_PERn0, etc. The diagram also shows the connection to the +3.3V\_BUS and the +PCIE\_VDDR. The diagram is labeled 'U1A' and 'PART 1 OF 7'.

Key components and connections include:

- GPU Pins (Left):** PCIe\_RX0P, PCIe\_TX0P, PCIe\_RX0N, PCIe\_TX0N, PCIe\_RX1P, PCIe\_TX1P, PCIe\_RX1N, PCIe\_TX1N, PCIe\_RX2P, PCIe\_TX2P, PCIe\_RX2N, PCIe\_TX2N, PCIe\_RX3P, PCIe\_TX3P, PCIe\_RX3N, PCIe\_TX3N, PCIe\_RX4P, PCIe\_TX4P, PCIe\_RX4N, PCIe\_TX4N, PCIe\_RX5P, PCIe\_TX5P, PCIe\_RX5N, PCIe\_TX5N, PCIe\_RX6P, PCIe\_TX6P, PCIe\_RX6N, PCIe\_TX6N, PCIe\_RX7P, PCIe\_TX7P, PCIe\_RX7N, PCIe\_TX7N, PCIe\_RX8P, PCIe\_TX8P, PCIe\_RX8N, PCIe\_TX8N, PCIe\_RX9P, PCIe\_TX9P, PCIe\_RX9N, PCIe\_TX9N, PCIe\_RX10P, PCIe\_TX10P, PCIe\_RX10N, PCIe\_TX10N, PCIe\_RX11P, PCIe\_TX11P, PCIe\_RX11N, PCIe\_TX11N, PCIe\_RX12P, PCIe\_TX12P, PCIe\_RX12N, PCIe\_TX12N, PCIe\_RX13P, PCIe\_TX13P, PCIe\_RX13N, PCIe\_TX13N, PCIe\_RX14P, PCIe\_TX14P, PCIe\_RX14N, PCIe\_TX14N, PCIe\_RX15P, PCIe\_TX15P, PCIe\_RX15N, PCIe\_TX15N.
- Testpoints (Right):** GFTp0\_PERp0, GFTn0\_PERn0, GFTp1\_PERp1, GFTn1\_PERn1, GFTp2\_PERp2, GFTn2\_PERn2, GFTp3\_PERp3, GFTn3\_PERn3, GFTp4\_PERp4, GFTn4\_PERn4, GFTp5\_PERp5, GFTn5\_PERn5, GFTp6\_PERp6, GFTn6\_PERn6, GFTp7\_PERp7, GFTn7\_PERn7, GFTp8\_PERp8, GFTn8\_PERn8, GFTp9\_PERp9, GFTn9\_PERn9, GFTp10\_PERp10, GFTn10\_PERn10, GFTp11\_PERp11, GFTn11\_PERn11, GFTp12\_PERp12, GFTn12\_PERn12, GFTp13\_PERp13, GFTn13\_PERn13, GFTp14\_PERp14, GFTn14\_PERn14, GFTp15\_PERp15, GFTn15\_PERn15.
- Power and Control:** +3.3V\_BUS, +PCIE\_VDDR, PERSTB, MCL\_0, REFCLKP, REFCLKN, CALRN, CALRP, CALI.
- Resistors:** R1007 (4.7K), R1006 (4.7K), R1010 (100R), R1009 (150R), R1011 (10K).

ATI Technologies Inc.  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7X6  
(905) 882-2600

Title: AGP RV410 DV VG VIVO 256MB DDR3  
Size: C  
Document Number: 105-A41800-00  
Date: Thursday, January 27, 2005  
Sheet: 3 of 27  
Rev: 3



NOTE: some of the PCIe testpoints will be available through via on traces.

The diagram illustrates the PCIe interface for the RV410 GPU. It shows the connection between the GPU pins (left) and the testpoints (right). The GPU pins are labeled with their functions, such as PCIe\_RX0P, PCIe\_TX0P, etc. The testpoints are labeled with their functions, such as GFTp0\_PERp0, GFTn0\_PERn0, etc. The diagram also shows the connection to the +3.3V\_BUS and the +PCIE\_VDDR. The diagram is labeled 'U1A' and 'PART 1 OF 7'.

Key components and connections include:

- GPU Pins (Left):** PCIe\_RX0P, PCIe\_TX0P, PCIe\_RX0N, PCIe\_TX0N, PCIe\_RX1P, PCIe\_TX1P, PCIe\_RX1N, PCIe\_TX1N, PCIe\_RX2P, PCIe\_TX2P, PCIe\_RX2N, PCIe\_TX2N, PCIe\_RX3P, PCIe\_TX3P, PCIe\_RX3N, PCIe\_TX3N, PCIe\_RX4P, PCIe\_TX4P, PCIe\_RX4N, PCIe\_TX4N, PCIe\_RX5P, PCIe\_TX5P, PCIe\_RX5N, PCIe\_TX5N, PCIe\_RX6P, PCIe\_TX6P, PCIe\_RX6N, PCIe\_TX6N, PCIe\_RX7P, PCIe\_TX7P, PCIe\_RX7N, PCIe\_TX7N, PCIe\_RX8P, PCIe\_TX8P, PCIe\_RX8N, PCIe\_TX8N, PCIe\_RX9P, PCIe\_TX9P, PCIe\_RX9N, PCIe\_TX9N, PCIe\_RX10P, PCIe\_TX10P, PCIe\_RX10N, PCIe\_TX10N, PCIe\_RX11P, PCIe\_TX11P, PCIe\_RX11N, PCIe\_TX11N, PCIe\_RX12P, PCIe\_TX12P, PCIe\_RX12N, PCIe\_TX12N, PCIe\_RX13P, PCIe\_TX13P, PCIe\_RX13N, PCIe\_TX13N, PCIe\_RX14P, PCIe\_TX14P, PCIe\_RX14N, PCIe\_TX14N, PCIe\_RX15P, PCIe\_TX15P, PCIe\_RX15N, PCIe\_TX15N.
- Testpoints (Right):** GFTp0\_PERp0, GFTn0\_PERn0, GFTp1\_PERp1, GFTn1\_PERn1, GFTp2\_PERp2, GFTn2\_PERn2, GFTp3\_PERp3, GFTn3\_PERn3, GFTp4\_PERp4, GFTn4\_PERn4, GFTp5\_PERp5, GFTn5\_PERn5, GFTp6\_PERp6, GFTn6\_PERn6, GFTp7\_PERp7, GFTn7\_PERn7, GFTp8\_PERp8, GFTn8\_PERn8, GFTp9\_PERp9, GFTn9\_PERn9, GFTp10\_PERp10, GFTn10\_PERn10, GFTp11\_PERp11, GFTn11\_PERn11, GFTp12\_PERp12, GFTn12\_PERn12, GFTp13\_PERp13, GFTn13\_PERn13, GFTp14\_PERp14, GFTn14\_PERn14, GFTp15\_PERp15, GFTn15\_PERn15.
- Other Connections:** +3.3V\_BUS, +PCIE\_VDDR, R1007 (4.7K), R1006 (4.7K), R1010 (100R), R1009 (150R), R1011 (10K).

ATI Technologies Inc.  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7X6  
(905) 882-2600

Title: AGP RV410 DV VG VIVO 256MB DDR3  
Size: C  
Document Number: 105-A41800-00  
Date: Thursday, January 27, 2005  
Sheet: 3 of 27  
Rev: 3

NOTE: some of the PCIe testpoints will be available through via on traces.


The diagram illustrates the PCIe interface for the RV410 GPU. It shows the connection between the GPU pins (left) and the testpoints (right). The GPU pins are labeled with their functions, such as PCIe\_RX0P, PCIe\_TX0P, etc. The testpoints are labeled with their functions, such as GFTp0\_PERp0, GFTn0\_PERn0, etc. The diagram also shows the connection to the +3.3V\_BUS and the +PCIE\_VDDR. The diagram is labeled 'U1A' and 'PART 1 OF 7'.


Key components and connections include:

- GPU Pins (Left):** PCIe\_RX0P, PCIe\_TX0P, PCIe\_RX0N, PCIe\_TX0N, PCIe\_RX1P, PCIe\_TX1P, PCIe\_RX1N, PCIe\_TX1N, PCIe\_RX2P, PCIe\_TX2P, PCIe\_RX2N, PCIe\_TX2N, PCIe\_RX3P, PCIe\_TX3P, PCIe\_RX3N, PCIe\_TX3N, PCIe\_RX4P, PCIe\_TX4P, PCIe\_RX4N, PCIe\_TX4N, PCIe\_RX5P, PCIe\_TX5P, PCIe\_RX5N, PCIe\_TX5N, PCIe\_RX6P, PCIe\_TX6P, PCIe\_RX6N, PCIe\_TX6N, PCIe\_RX7P, PCIe\_TX7P, PCIe\_RX7N, PCIe\_TX7N, PCIe\_RX8P, PCIe\_TX8P, PCIe\_RX8N, PCIe\_TX8N, PCIe\_RX9P, PCIe\_TX9P, PCIe\_RX9N, PCIe\_TX9N, PCIe\_RX10P, PCIe\_TX10P, PCIe\_RX10N, PCIe\_TX10N, PCIe\_RX11P, PCIe\_TX11P, PCIe\_RX11N, PCIe\_TX11N, PCIe\_RX12P, PCIe\_TX12P, PCIe\_RX12N, PCIe\_TX12N, PCIe\_RX13P, PCIe\_TX13P, PCIe\_RX13N, PCIe\_TX13N, PCIe\_RX14P, PCIe\_TX14P, PCIe\_RX14N, PCIe\_TX14N, PCIe\_RX15P, PCIe\_TX15P, PCIe\_RX15N, PCIe\_TX15N.
- Testpoints (Right):** GFTp0\_PERp0, GFTn0\_PERn0, GFTp1\_PERp1, GFTn1\_PERn1, GFTp2\_PERp2, GFTn2\_PERn2, GFTp3\_PERp3, GFTn3\_PERn3, GFTp4\_PERp4, GFTn4\_PERn4, GFTp5\_PERp5, GFTn5\_PERn5, GFTp6\_PERp6, GFTn6\_PERn6, GFTp7\_PERp7, GFTn7\_PERn7, GFTp8\_PERp8, GFTn8\_PERn8, GFTp9\_PERp9, GFTn9\_PERn9, GFTp10\_PERp10, GFTn10\_PERn10, GFTp11\_PERp11, GFTn11\_PERn11, GFTp12\_PERp12, GFTn12\_PERn12, GFTp13\_PERp13, GFTn13\_PERn13, GFTp14\_PERp14, GFTn14\_PERn14, GFTp15\_PERp15, GFTn15\_PERn15.
- Other Connections:** +3.3V\_BUS, +PCIE\_VDDR, R1007 (4.7K), R1006 (4.7K), R1010 (100R), R1009 (150R), R1011 (10K).



ATI Technologies Inc.  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7X6  
(905) 882-2600


Title: AGP RV410 DV VG VIVO 256MB DDR3  
Size: C  
Document Number: 105-A41800-00  
Date: Thursday, January 27, 2005  
Sheet: 3 of 27  
Rev: 3





ATI Technologies Inc.  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7X6  
(905) 882-2600





ATI Technologies Inc.  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada L3T 7X6  
(905) 882-2600


Title		AGP RV410 DV VG VIVO 256MB DDR3	
Size	Document Number	105-A41800-00	
C		Sheet	6 of 27
Date:	Thursday, January 27, 2005	Rev	3

TP1


TP2

I\_VDDC\_LOOP

Current loop to measure VDDC output current.



**DESIGN NOTES:**




**FOR ALTERNATE #2**

Change C157 for 10 uF and C121 for 1 uF  
Replace C764 by 0 Ohm resistor  
Replace R314 with a bead  
Remove R954, R370, R305-R308, C159,  
R112, C160 and MU32  
Install R374, R375, R371, C168 and U32


Rc1 = 10K, Rc2 = 8.06K  
R313 = 93.1K, C171 = 3.9 nF, C170 = 10 pF



# MVDDQ Switching Regulator for Memory Core for 256M configuration 8A Max




## POWER SEQUENCING CIRCUIT:




## DESIGN NOTES:

Add this Capacitor for ALTERNATE #2



## Compensation Circuit




## FOR ALTERNATE #1

Install R372, D4, R376, C113, R257, R258, R259, MU31, R255 and C116  
Remove R373, R377, R378, C122, C140 and U31


## FOR ALTERNATE #2

Change C142 for 10uF  
Install R377, R378, R373, C122, C140 and U31  
Remove R255, C116, R372, R376, D4, MU31, R257, R258, R259 and C113  
**Compensation circuit**  
Rc1 = 10K, Rc2 = 8.06K  
R264 = 41.2K, C111 = 27 pF


+MVDDQ	Rq1	Rq2
2.09V	324020100, 2K, 1%	3240124100, 1.24K, 1%



# MVDDC Switching Regulator for Memory Core for 256M configuration




+MVDDC	Rc1	Rc2
2.09V	324020100, 2K, 1%	3240124100, 1.24K, 1%




## DESIGN NOTES:

Add this Capacitor for SP6132



## Compensation Circuit



## FOR ALTERNATE #2


Change C157 for 10 uF and C121 for 1 uF  
Replace C764 by 0 Ohm resistor  
Replace R314 with a bead  
Remove R954, R370, R305-R308, C159, R112, C160 and MU32  
Install R374, R375, R371, C168 and U32

## Compensation circuit

Rc1 = 10K, Rc2 = 8.06K  
R313 = 93.1K, C171 = 3.9 nF, C170 = 10 pF

## FOR ALTERNATE #1

Remove R374, R375, R371, C168 and U32  
Install R370, R112, R954, R305-R308, C160 C159 and MU32




ATI Technologies Inc.

1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7X6  
(905) 882-2600

Title	AGP RV410 DV VG VIVO 256MB DDR3
Size	Document Number 105-A41800-00
Date	Thursday, January 27, 2005
Sheet	8 of 27


## +1.8V Regulator



\* R129, 3160121000, 121R, 1%, 402  
R126, 316053R600, 53.6R, 1%, 402

## VDDC\_CT


**+1.5V Regulator for VDDC\_CT (VDD15)**  
Vin=+3.3V  
Vout=+1.5V(100mA)




Use SP6201EMS-ADJ, 200mA, SOT23-5, DO<500mV (2480041200) \$0.11  
Alt. TI TPS76301, ADJ, 150mA, SOT23, DO<300mV (2480040800)  
Alt. SP6201EMS-1.5, 200mA, SOT23-5, DO<500mV (2480041300) \$0.11  
Alt. AP131, 1.5V, 300mA, SOT23-5L, DO<400mV

	SP6201EMS-ADJ V <sub>out</sub> =1.25 (1+R1/R2)	TPS76301, ADJ V <sub>out</sub> =1.186 (1+R1/R2)
R1	3240301000, 301R, 1%	3240402000, 402R, 1%
R2	3240150100, 1.50K, 1%	3240150100, 1.50K, 1%


## REGULATOR FOR A2VDD(+2.5V)




## REGULATOR FOR PVDD (+1.8V) Max: 55 mA




## REGULATOR FOR TPVDD (+1.8V) Max: 20 mA



## REGULATOR FOR MPVDD(+1.8V) Max: 20 mA



## Regulator for PCIE\_PVDD\_18 Vout = 1.8V Iout = 800mA MAX




Put copper under REG10 for heat dissipation.

Use SPX2810AM3, ADJ, 1A, SOT223, DO<1.2V (2480041400) \$0.11  
Alt. LX8117B-00CST, ADJ, 1.2A, SOT-223, DO<1.3V (2480041100)  
Alt. FAN117AS, ADJ, 1A, SOT-223, DO<1.2V (2480041000, PL9)  
Alt. FAN117AS-1.8V, 1A, SOT-223, DO<1.2V (2480020000, PL4), \$0.13  
Alt. LX8117A-00CST, ADJ, 1A, SOT-223, DO<1.3V (24800002100, PL1), \$0.25  
Alt. AP1117, ADJ, 1A, SOT-223, DO<1.4V, Use +5V\_BUS Input Only, \$0.10

\* R130, 3160121000, 121R, 1%, 402  
R131, 316053R600, 53.6R, 1%, 402

## Regulator for PCIE\_VDDR Vout = 1.2V Iout = 2400mA MAX




Note:  
Place 1sq. In Copper Area under Q35, Q36 for heat dissipation.

+PCIE_VDDR	Ry1	Ry2
1.2V	3160100100, 1.0K, 1%	3160200100, 2.0K, 1%

## PCIE PWR SEQUENCE

Circuit to hold PCIE voltage low wait for +VDDC for proper power sequence



DNI

## PCIE Power




ATI Technologies Inc.

1 Commerce Valley Drive East  
Markham, Ontario  
Canada L3T 7X6  
(905) 882-2600


Title	AGP RV410 DV VG VIVO 256MB DDR3	Rev	3
Size	Document Number	105-A41800-00	
Date	Thursday, January 27, 2005	Sheet	9 of 27

## RV410 MEMORY CHANNELS A and B

Channel A



Channel B



ATI Technologies Inc.

1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7X6  
(905) 882-2600


Title: AGP RV410 DV VG VIVO 256MB DDR3

Size: C Document Number: 105-A41800-00

Date: Thursday, January 27, 2005 Sheet 10 of 27

Channel A

Channel B




ATI Technologies Inc.  
 1 Cummings Valley Drive East  
 Markham, Ontario  
 Canada, L3T 7X6  
 (905) 882-2600



Part Number: AGP RV410 DV VG VIVO 256MB DDR3  
 Document Number: 105-A41800-00  
 Date: Thursday, January 27, 2005  
 Sheet: 11 of 27

### 256 Mbit GDDR3 Channels A and B Rank 1

### Channel A



### Channel B




**ATI Technologies Inc.**  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7X6  
(905) 882-2600

Title	AGP RV410 DV VG VIVO 256MB DDR3
-------	---------------------------------

Size C	Document Number 105-A41800-00
Date: Thursday, January 27, 2005	Sheet 12 of 27

---

## OPTION STRAPS



## RV410 Shared Straps

REV. 0.5

STRAPS	PIN	DESCRIPTION	VALUE
PCIE_SWING	GPIO(0)	Transmitter Swing Control 0: 50% Tx output swing mode 1: full Tx output swing	1
TRANSMIT_DE-EMPHASIS	GPIO(1)	Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled	1
PCIE_MODE (ATI Internal)	GPIO(3:2)	PCIE mode: 00: PCI Express 1.0A mode 01: Kyrone-compatible mode 10: PCI Express 1.0 mode 11: RESERVED	00
TX_IEXT	GPIO(4)	Transmitter Extra Current 0: normal mode 1: extra current in Tx output stage	0
FORCE_COMPLIANCE	GPIO(5)	Force chip to get to compliance state quickly for Tester purposes 0: Normal operation 1: Force to compliance state	0
PLL_BW (ATI Internal)	GPIO(6)	0: Full PLL Bandwidth 1: Reduced PLL bandwidth	0
DEBUG_ACCESS	GPIO(8)	Strap to set the debug muxes to bring out DEBUG signals even if registers are inaccessible 0: Disable debug access 1: Enable debug access	0
ROMIDCFG(3:0)	GPIO(9,13:11)	If no ROM attached, controls chip IDis. If rom attached identifies ROM type. GPIO[9,13,12,11]  000x - No ROM, CHG_ID=00 001x - No ROM, CHG_ID=01 010x - No ROM, CHG_ID=10 011x - No ROM, CHG_ID=11  1001 - 1M Serial AT25F1024 ROM (Atmel) 1010 - 1M Serial AT45DB011 ROM (Atmel) 1011 - 1M Serial M25P10 ROM (ST) 1100 - 512K Serial M25P05 ROM (ST) 1101 - 1M Serial SST48LF010 ROM (SST) 1110 - 1M Serial W45B512 ROM (Winbond) 1111 - 1M Serial SST25VF010 ROM (SST) 1112 - 512K Serial SST25VF512 ROM (SST) 1113 - 1M NX25F011B ROM (NexFlash)  <b>Chip IDs:</b> Chip ID is based on substrate fuses and CHG_ID strap (which comes from ROM if used, or pin straps if no ROM is connected): CHG_ID = ROMIDCFG[2:1] = GPIO[13:12]	1100
VIP_DEVICE	VSYNC	Indicates if any slave VIP host devices drove this in low during reset. 0 - Slave VIP host port devices present 1 - No slave VIP host port devices reporting presence during reset	1
RFU	HSYNC	RFU 0 - Normal 1 - Not used	0

## RV410 Dedicated Straps


REV. 0.2

ZV_VOLTAGE_SEL0	DVOVMODE_0	DVOVMODE_0 is for ZV_LCDCNTL and ZV_LCDDATA(11:0). 0 - 3.3 V signaling 1 - 1.8 V signaling	0
ZV_VOLTAGE_SEL1	DVOVMODE_1	DVOVMODE_1 is for ZV_LCDDATA(23:12) 0 - 3.3 V signaling 1 - 1.8 V signaling	0

## Board Straps

REV. 0.3

STRAPS	PIN	DESCRIPTION	VALUE
MEMTYPE(1:0)	DVALID, PSYNC.	Memory connected to R420 identification for BIOS 00 - Samsung GDDR 3 memory 144 Ball BGA package 01 - TBD 10 - TBD 11 - TBD	000
DC_Strap1	GPIO(10)	Internal TMDs Enabled 0 - Disabled 1 - Enabled	1
DC_Strap2	LCDDATA(13)	Video Capture Enabled 0 - Disabled 1 - Not detected	0
DC_Strap3	LCDDATA(14)	HDTV out detect 0 - Detected 1 - Enabled	1
DC_Strap4, DEMUX_SEL	LCDDATA(15,19)	Video capture enable 00 - DAC2 Off 01 - DAC2 On as CRT 10 - DAC2 On as TVOUT 11 - DAC2 On as TVOUT and CRT	01
PAL/NTSC	LCDDATA(18)	TVO Standard Default (Resistor pull-up and switch short to GND) 0 - PAL (on board resistor pull-down and switch closed) 1 - NTSC (on board resistor pull-up)	1



## WARNING

Some of those straps must be connected to +VDD\_1.8V if ZV\_LCDATA bus is set to 1.8 V.


<Variant Name>



ATI Technologies Inc.  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7X6  
(905) 882-2600

Title	AGP RV410 DV VG VIVO 256MB DDR3	Rev	3
Size	Document Number	105-A41800-00	
Date:	Thursday, January 27, 2005	Sheet	13 of 27


# TEMPERATURE SENSE AND SPEED CONTROLLED FAN




ATI Technologies Inc.  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7X6  
(905) 882-2600

Title	AGP RV410 DV VG VIVO 256MB DDR3	Rev
Size	Document Number	105-A41800-00
Date	Thursday, January 27, 2005	Sheet 14 of 27

## PRIMARY VGA DAC1



## SECONDARY VGA DAC2





ATI Technologies Inc.


1 Commerce Valley Drive East  
Markham, Ontario  
Canada L3T 7X6  
(905) 882-2600

Title	AGP RV410 DV VG VIVO 256MB DDR3		
Size	Document Number	105-A41800-00	Rev
C			3
Date:	Thursday, January 27, 2005	Sheet	15 of 27





SELECT VREF ACCORDING  
TO SWING ON D[23:0]




<Variant Name>




ATI Technologies Inc.  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada L3T 7N6  
(905) 882-2600


Title	AGP RV410 DV VG VIVO 256MB DDR3	Rev	3
Size	C	Document Number	105-A41800-00
Date	Thursday, January 27, 2005	Sheet	16 of 27

# PRIMARY DVI-I CONNECTOR (DVI-I1) (Internal TMD5 + DAC2 VGA)



# SECONDARY DVI-I CONNECTOR (DVI-I2) (Ext TMD5 + DAC1 VGA)





**Jm1**

Use 5050005000 Bead 2.5K

Conn\_Min\_Dini\_Circular\_7\_Pin\_with\_O\_Ring

(4.13) DC\_Strap3

R678 OR

SCART

17 HDTV\_OUT\_DET#

6 Y-OUT

4 C-OUT

3 Comp\_out

5 SYNC

1 GND

2 GND#2

8 CASE

9 CASE#9

10 CASE#10

TBLSma R66 220R Rm22

TBChroma R68 220R Rm23

TBComp R54 220R Rm24

TBLSma\_R

TBChroma\_R

COMP

Comp\_R

C527 62pF

B51

B52

R1578 OR

PIN1

PIN2

Connector Jm1 uses the same footprint as Jm2 and Jm3

Connector Jm1 uses the same footprint as Jm2 and Jm3

[illegible]

**Connector Jm2 uses the same footprint as Jm1 and Jm3**

**Not Installed**

Not Installed

The diagram shows a circuit for a C DISPLAY. It includes a U3A op-amp (SN74ACT86PW) configured as an inverter. The input is connected to a 100nF capacitor (C753) and a resistor (Rm21) to a +5V BUS. The output is connected to a resistor (R517) and a resistor (Rm3) to a DNI input. A second DNI input is connected to a resistor (R783) and a resistor (Rm4) to a +5V CON1 input. A third DNI input is connected to a resistor (R783) and a resistor (Rm4) to a +5V CON1 input. A fourth DNI input is connected to a resistor (R783) and a resistor (Rm4) to a +5V CON1 input. A fifth DNI input is connected to a resistor (R783) and a resistor (Rm4) to a +5V CON1 input. A sixth DNI input is connected to a resistor (R783) and a resistor (Rm4) to a +5V CON1 input. A seventh DNI input is connected to a resistor (R783) and a resistor (Rm4) to a +5V CON1 input. An eighth DNI input is connected to a resistor (R783) and a resistor (Rm4) to a +5V CON1 input. A ninth DNI input is connected to a resistor (R783) and a resistor (Rm4) to a +5V CON1 input. A tenth DNI input is connected to a resistor (R783) and a resistor (Rm4) to a +5V CON1 input. A Mini DIN 3-Pin connector is connected to the DNI inputs.

**Connector Jm3 uses the same footprint as Jm1 and Jm2**

The diagrams show three DACs connected to a common ground TVSSN and other components:

- (4) Y\_DAC2** is connected to **Y\_DAC2**. It has a resistor **R912** (75.0R) to **GND\_TVVSSN**. It also has a capacitor **C583** (47pF) to ground and a capacitor **C584** (47pF) to **TBLuma**. A 470nH inductor **L20** is between the DAC and the TVSSN connection point.
- (4) C\_DAC2** is connected to **C\_DAC2**. It has a resistor **R913** (75.0R) to **GND\_TVVSSN**. It also has a capacitor **C585** (47pF) to ground and a capacitor **C586** (47pF) to **TBChroma**. A 470nH inductor **L21** is between the DAC and the TVSSN connection point.
- (4) COMP\_DAC2** is connected to **COMP\_DAC2**. It has a resistor **R914** (75.0R) to **GND\_TVVSSN**. It also has a capacitor **C588** (47pF) to ground and a capacitor **C587** (47pF) to **TBComp**. A 470nH inductor **L22** is between the DAC and the TVSSN connection point.

Not Installed

Timing diagram for ChromaR, CompR, and LumaR signals. The diagram shows three input signals (ChromaR, CompR, LumaR) and their corresponding outputs (R967, R968, R969, R970, R971, R972). The outputs are labeled as ChromaR\_MUX\_BR, CompR\_MUX\_BR, Luma\_MUX\_BR, ChromaR\_MUX\_FP, CompR\_MUX\_FP, and Luma\_MUX\_FP. The signals are shown as digital waveforms with transitions. The diagram is divided into two sections: 'ChromaR\_MUX\_BR' and 'CompR\_MUX\_BR'.

Not Installed


Not Installed



**ATI Technologies Inc.**  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7X6  
(905) 882-2600

Title				AGP RV410 DV VG VIVO 256MB DDR3			
Size		Document Number				Rev	
C		105-A41800-00				3	
Date:		Thursday, January 27, 2005		Sheet		19 of 27	

Rialto ASIC p/n is: 218BAPAGA11F














PCIE_AGP Bridge Shared Straps			
STRAPS	PIN	DESCRIPTION	DEFAULT
PCIE_PTX_PWRS_ENB	GPIO(0)	PCI Express transmitter power-saving enable bar 0 - 50% Tx output swing for mobile applications 1 - Full output swing	1
PCIE_PTX_DEEMPH_EN	GPIO(1)	PCI Express transmitter de-emphasis enable 0 - de-emphasis disable 1 - de-emphasis enable	1
PCIE_ICP (1:0)	GPIO(3:2)	Charge pump current setting 00 - 5.0uA 01 - 10.0uA 10 - 15.0uA 11 - 20.0uA	01
PCIE_PTX_IEXT	GPIO(4)	PCI Express transmitter extra output current 0 - no extra current 1 - extra current in output stage	0
DEBUG_ACCESS	GPIO(5)	1 - Set the debug bus muxes to bring out debug signals even if registers are inaccessible	0
PCIE_PPLL_BW	GPIO(6)	PCI Express PLL bandwidth setting 0 - Full PLL bandwidth 1 - Reduces PLL bandwidth	0
PCIE_REVERSE_ALL	GPIO(7)	0 - Don't reverse physical PCIE lanes 1 - Reverse physical PCIE lanes	0
ROMIDCFG(1:0)	GPIO(12:11)	If no ROM attached, controls chip IDis. If rom attached identifies ROM type 00 - No ROM, CHG_ID=0 01 - 512Kb Serial AT25F512 ROM (Atmel) or AT24F1024 ROM (Atmel) 10 - 512K Serial M25P05A ROM (ST) or PM25LV512 (PMC) 11 - 1M Serial M25P10A ROM (ST) or PM25LV010 (PMC)	10
PCI_RETRY_ENb	GPIO(13)	0 - Enable all PCI read/write retry, retry cycle 0x3 1 - Disable PCI read/write retry	0
VGA_MONO_MODE(1:0)	GPIO(24, 14)	00 - only VGA controller 01 - only MONO controller 10 - neither VGA/MONO controller 11 - both VGA/MONO controller	00
REFCLK_LINK_CONFIG	GPIO(15)	One of the strap bit to encode the combination of: SEND_LINK_TRAINING_IMMEDIATELY MOBILE_EN AGP_ONLY .... etc,	0
MULTIFUNC	GPIO(16)	For MULTIFUNC, when TESTEN(pin)=0 0 = 00 - Single function device 1 = 01 - Two function device. No AGP in either function	0
PCIE_FORCE_COMPLIANCE		For PCIE_FORCE_COMPLIANCE, when TESTEN(pin)=1, 0 - Normal operation 1 - Force LC into compliance mode	0
AGPFBSKEW(1:0)	GPIO(18:17)	AGP 1xclk feedback phase adjustment wrt refclk(cpucik) 00 - refclk slightly earlier than feedback 01 - refclk 1 tap later than feedback 10 - refclk 1 tap earlier than feedback 11 - refclk 2 tap earlier than feedback clock	00 internal pulldown
X1CLK_SKEW(1:0)	GPIO(20:19)	Clock phase adjustment between x1clk and x2clk 00 - 0 tap delay 01 - 1 tap delay 10 - 2 tap delay 11 - 3 tap delay	00 internal pulldown
BUSCFG	GPIO(21)	Control BUS type, CLK PLL select	0 internal pulldown
AGP_ONLY	GPIO(22)	0 - normal operation, assume VPU is working 1 - for debugging, shut off VPU so the bridge is working in AGP only mode	0
PCIE_LINK_TIMEOUT_OVERRIDE	GPIO(23)	0 - Timeout is active 1 - Timeout is disabled	0
MOBILE_EN	REFCLKBYP		0
BUS_PCI_CFG_RETRY_ENb	STP_AGPB	when internal MOBILE_EN=0 STRAP_BUS_PCI_CFG_RETRY_ENb	1


<Variant Name>



ATI Technologies Inc.  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada L3T 7X6  
(905) 882-2600

Title		AGP RV410 DV VG VIVO 256MB DDR3	
Size	Document Number	105-A41800-00	Rev
C			3
Date:	Thursday, January 27, 2005	Sheet	24 of 27

# **Regulator for B\_VDDC** **Vout = 1.2V** **Iout = 1000mA MAX**




RT9173ACL5, TO-252-5, 3A, (2480025000)  
 Alt. SS6383BCE5, TO-252-5, 3A


Put copper under MREG33 for heat dissipation.

+B_VDDC	Rc1	Rc2
1.2V	3240215100, 2.15K, 1%	3240124100, 1.24K, 1%
1.26V	3240200100, 2K, 1%	3240124100, 1.24K, 1%
1.31V	3240187100, 1.87K, 1%	3240124100, 1.24K, 1%

## **External Power & Controls**



## **EXTERNAL POWER DETECT**



ATI Technologies Inc.  
 1 Commerce Valley Drive East  
 Markham, Ontario  
 Canada L3T 7X5  
 (905) 882-2600

Title: AGP RV410 DV VG VIVO 256MB DDR3  
 Document Number: 105-A41800-00  
 Date: Thursday, January 27, 2005 Sheet 25 of 27 Rev 3

CRT  
SCREWS

ASSY1  
SCREW  
JACKSCREW  
ASSY

ASSY4  
SCREW  
JACKSCREW  
ASSY

ASSY6  
SCREW  
PAN\_HEAD

ASSY8  
BRACKET  
DVI, TV Out, DVI

ASSY9  
BRACKET  
VGA, VID OUT, DVI

ASSY10  
BRACKET  
VGA, DVI

DVI SCREWS

ASSY2  
SCREW  
JACKSCREW  
ASSY

ASSY5  
SCREW  
JACKSCREW  
ASSY

MISC. BOARD PARTS

ASSY3  
BLANK  
LABEL  
1.50W\_X 0.50H  
ASSY

ASSY7  
ANTISTATIC  
BAG  
6\_X\_11  
ASSY

MT1  
MT\_Hole\_0.136\_in.  
620W\_PW03

H103  
HEATSINK

REF2  
PCB  
109-A37900-00A

REF3  
ATI LOGO  
LABEL  
ATI\_LOGO\_LABEL

H104  
NA

Check if need to Add Rialto Hintsink?

<Variant Name>



ATI Technologies Inc.  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada L3T 7X6  
(905) 882-2600

Title		AGP RV410 DV VG VIVO 256MB DDR3	
Size	Document Number	105-A41800-00	Rev
C			3
Date:	Thursday, January 27, 2005	Sheet	27 of 27