




ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

| | | | |
|-------|----------------------------------|----------------|----------|
| Title | RV550 LP HDMI VGA 256/512MB DDR2 | | |
| Size | Document Number | 105-B173xx-00A | Rev |
| C | | | 0 |
| Date: | Sunday, November 26, 2006 | Sheet | 19 of 19 |

PCI-EXPRESS EDGE CONNECTOR



Power Sequence Circuit to ensure SMPS_EN is released after +12V_BUS and +3.3V_BUS are both in regulation. Pull-up may or may not be required on SMPS_EN signal depending on SMPS design.

- Node 1 When +12V ramps above min Vbe, SMPS_EN will be held low
- Node 2 When +3.3V gets close to regulation, one of the two conditions of releasing SMPS_EN is active
 - Target ~ 900mV when +3.3 at min regulation (worse case)
 - Typical trigger when +3.3V ramps above 2.2V (650mV)
- Node 3 When +12V gets close to regulation, one of the two conditions of releasing SMPS_EN is active
 - Target ~ 1.25V when +12V at min regulation (worse case)
 - Typical trigger when +12V ramps above 10V (1.1V)

| SYMBOL LEGEND | |
|---------------|----------------|
| DNI | DO NOT INSTALL |
| # | ACTIVE LOW |
| | DIGITAL GROUND |
| | ANALOG GROUND |



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 947-2600



| | | | |
|-------|----------------------------------|----------------|---------|
| Title | RV550 LP HDMI VGA 256/512MB DDR2 | | |
| Size | Document Number | 105-B173xx-00A | Rev |
| Date | Sunday, November 26, 2006 | Sheet | 1 of 19 |

| | | |
|---|-----------------|--|
| ATI Technologies Inc. 1 Commerce Valley Drive East Markham, Ontario Canada, L3T 7X6 (905) 862-2600 | | |
| RV550 LP HDMI VGA 256/512MB DDR2 | | |
| Document Number 105-B173xx-00A | Rev 0 | |

RV550 MEMORY CHANNELS A and B


Channel A

Channel B



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

| | | | |
|-------|----------------------------------|----------------|---------|
| Title | RV550 LP HDMI VGA 256/512MB DDR2 | Rev | 0 |
| Size | Document Number | 105-B173xx-00A | |
| Date | Sunday, November 26, 2006 | Sheet | 5 of 19 |





CORE GND




ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

| | | | |
|-------|----------------------------------|----------------|-------|
| Title | RV550 LP HDMI VGA 256/512MB DDR2 | | |
| Size | Document Number | 105-B173xx-00A | Rev 0 |
| Date: | Sunday, November 26, 2006 | Sheet 6 | of 19 |


| DVPDATA | ALTERNATE USE |
|------------|---|
| DVPDATA_0 | - |
| DVPDATA_1 | - |
| DVPDATA_2 | - |
| DVPDATA_3 | - |
| DVPDATA_4 | - |
| DVPDATA_5 | - |
| DVPDATA_6 | - |
| DVPDATA_7 | - |
| DVPDATA_8 | - |
| DVPDATA_9 | - |
| DVPDATA_10 | - |
| DVPDATA_11 | - |
| DVPDATA_12 | - |
| DVPDATA_13 | - |
| DVPDATA_14 | STVHDTV9_OUT_DET (INPUT) |
| DVPDATA_15 | - |
| DVPDATA_16 | TESTOUT(0) (OUTPUT) |
| DVPDATA_17 | TESTOUT(1) (OUTPUT) / NTSC/PAL#_TVO_DET (INPUT) |
| DVPDATA_18 | TESTOUT(2) (OUTPUT) |
| DVPDATA_19 | TESTOUT(3) (OUTPUT) |
| DVPDATA_20 | TESTOUT(4) (OUTPUT) |
| DVPDATA_21 | TESTOUT(5) (OUTPUT) |
| DVPDATA_22 | TESTOUT(6) (OUTPUT) |
| DVPDATA_23 | TESTOUT(7) (OUTPUT) |




| GPIO | PIN STRAP | ALTERNATE USE |
|---------|-----------|---|
| GPIO_0 | YES | VIDB_0 (OUTPUT) |
| GPIO_1 | YES | VIDB_1 (OUTPUT) |
| GPIO_2 | YES | VIDB_2 (OUTPUT) |
| GPIO_3 | YES | VIDB_3 (OUTPUT) |
| GPIO_4 | YES | VIDB_4 (OUTPUT) |
| GPIO_5 | YES | VIDB_5 (OUTPUT) |
| GPIO_6 | YES | LDAC (OUTPUT) |
| GPIO_7 | NO | PALNTSC_TV (INPUT) |
| GPIO_8 | YES | - |
| GPIO_9 | YES | FLOW_CNTL_EN (OUTPUT) |
| GPIO_10 | NO | TESTOUT(8) (OUTPUT) |
| GPIO_11 | YES | TESTOUT(9) (OUTPUT) |
| GPIO_12 | YES | TESTOUT(10) (OUTPUT) |
| GPIO_13 | YES | TESTOUT(11) (OUTPUT) |
| GPIO_14 | NO | HPO_DVH (HPO2) (INPUT) |
| GPIO_15 | NO | VIDA/B (OUTPUT) |
| GPIO_16 | NO | 12VEXT_DETECT (INPUT) |
| GPIO_17 | NO | T_INTN (INPUT) & 12VEXT_DETECT# (INPUT) |




PIN BASED STRAPS



| | |
|---|--|
| GPIO(0) - TX_PWRS_ENB (Transmitter Power Savings Enable) ATI PCIE FEATURE I 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop) | |
| GPIO(1) - TX_DEEMPH_EN (Transmitter De-emphasis Enable) ATI PCIE FEATURE II 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for Desktop) | |
| GPIO(3/2) - Miscellaneous PCI-Express Modes 00: Halt impedance calibration before transmitter is enabled and enable receiver detection (Default setting for Desktop) 01: Allow impedance calibration to continue on in the background AFTER transmitter has been enabled and enable receiver detection. 10: Bypass common-mode detection & receiver detection and halt impedance calibration before TX_EN. 11: Short-circuit internal loopback and halt impedance calibration before TX_EN and enable receiver detection. | |
| GPIO(4) - DEBUG_ACCESS: 0 for normal operation, 1 for debug mode | |
| GPIO(6/5) - PLL_BIAS_RD (Reduced mirror bias setting for PHY PLL) ATI PCIE FEATURE III Provide 4 different BIAS settings - Set to 00 for R520 | |
| GPIO(8) - FORCE_COMPLIANCE: 0 for Normal operation, 1 for Force into Compliance Mode | |
| GPIO(9/11) - ROMIDCFQ3_0 1001 - 1M AT25F1024 ROM (Atnel) 1010 - 1M AT45DB01 ROM (Atnel) 1011 - 1M M25P16 ROM (ST) 1100 - 512K M25P05 ROM (ST) (ATI default) 1101 - 1M SST45LF10 ROM (SST) 1110 - 1M SST45VF10 ROM (SST) 1111 - 1M NX25F01 ROM (NexFlash) | |
| VSYNC - VIP_DEVICE 0: Slave VIP host port devices present (use if Theater is populated) 1: No slave VIP host port devices reporting presence during reset (use for configurations without video-in) | |
| HSYNC - DWNGRO ATI Feature I This straps allow a Workstation bonded part to be downgraded to a normal part on a board. This allow inventory management to better balance demand. 0 - Device remain a Workstation grade part 1 - Part is downgraded to a Normal part | |
| H2SYNC_V2SYNC_GENERIC - Star Memory System repair mode ATI Feature II 000 - Default | |
| Memory Vendor Straps for DDR2 16Mx16 and 32Mx16: ATI Board Feature II | |
| TV OUT STANDARD (Jumper position override resistor settings) 0 - PAL TVO (Jumper position 2-3) 1 - NTSC TVO (Jumper position 1-2) | |
| ATI Board Feature II | |





| | |
|---|----------------------------------|
| ATI Technologies Inc. | |
| 1 Commerce Valley Drive East Markham, Ontario Canada, L3T 7X6 (905) 882-2600 | |
| Title | RV550 LP HDMI VGA 256/512MB DDR2 |
| Size | Document Number 105-B173xx-00A |
| Date | Sunday, November 26, 2006 |
| Sheet | 7 of 19 |




VDDC_EN R614 0R 402 VDDC_COMP



| Part | Vout | R1 | R2 |
|----------|-------|----------|----------|
| 0.8V Ref | 1.2V | 1.00K 1% | 2.00K 1% |
| | 1.25V | 1.00K 1% | 1.78K 1% |
| | 1.3V | 1.00K 1% | 1.6K 1% |






List of supported footprint
The following ICs are not necessarily evaluated by
ATI, please refer to BOM for evaluation status

ANPEC APW7120/APW7065 (12V)
CAT CAT7583 (12V)
INTERSIL ISL6545
NEXSEM NX2114/2307
RICHTEK RT9214/RT8101
OnSemi ON1582



Layout guideline for Nexsem NX2114/2307

- 1- Position the controller (U703) such that LGate(pin4) is the closest to gate of the MOSFETs. You can place the gate resistors R721 and R722 next to the gate of the MOSFETs. Make the gate drive traces(PW_MVDDC_LSD and PW_MVDDC_HSD) as short and as wide as possible to reduce the trace inductance.
- 2- Place the bypass capacitors for Vcc as well as Boost caps as close to the controller as possible. They are as follows:
Vcc bypass cap is C703, and Boost cap is C705.
- 3- Voltage amplifier compensation network. Place C714 close to the pin 7. Place the rest of the compensation network close to the pins 7 and 6. These are R710, R711, R713, C713 and R712, C711 and C712.



RC snubber values shown
are for reference only,
tuning is required

SMPS02- Regulator for MVDD


Vout = 1.8V ~ 2.85V

| Part | Vout | RFB1 | RFB2 |
|----------|------------------------|--------------------------|--------------------------|
| 0.8V Ref | 2.03V (1.98V~2.08V) | 4.99K p/n 3160499100G | 3.24K p/n 3160324100G |
| | | | |
| | | | |

SMPS02 Specifications

| | Nominal Value | Tolerance | Adjustable range / Notes |
|-------------------|--------------------------------|-----------|--------------------------|
| Vin (power stage) | 12V | ± 8% PCIe | ATX12V ver. 2.2 ± 5% |
| Vout | 2V | ± 2%/-2% | 1.8V ~ 2.85V |
| Vout ripple (DC) | 50mVpp | | |
| Iout | 6Aavg, 8Adc-max | | |
| Step load | 3Amax | | |
| Vout ripple (AC) | ± 10% or 20mVpp @ 1A step load | | |
| Switching Freq. | ~300kHz | | TBD |
| Protections | | | |

This symbol is used for 103 SMPS p/n.



ATI Technologies Inc.

1 Commerce Valley Drive East
Markham, Ontario
Canada L3T 7W6
(905) 882-2600


Title RV550 LP HDMI VGA 256/512MB DDR2

Size Custom Document Number 105-B173xx-00A


Date: Sunday, November 26, 2006 1Sheet 9 of 19

Rev 0


COMPENSATION CIRCUIT




FILTERED SMPS VCC



BOOT CIRCUIT




Enable Lines for Power up Sequencing




Regulator for +VDDC_CT




Vout = 2.8V +/- 1.5%



Shared Power Rails



Regulators for +5V, +5V_VESA and +5V_VESA2








ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Rev 0


Document Number 105-B173xx-00A

Date: Sunday, November 28, 2006 Sheet 10 of 19

CHANNEL A: RANK 0 128MB DDR2



This symbol is used for 132 MEM p/n.



ATI Technologies Inc.


1 Commerce Valley Drive East
Markham, Ontario
Canada L3T 7W6
(905) 882-2600

Title: RV550 LP HDMI VGA 256/512MB DDR2

Size: C Document Number: 105-B173xx-00A

Date: Sunday, November 26, 2006 11 of 19

CHANNEL B: RANK 0 128MB DDR2




ATI Technologies Inc.

1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600


| | |
|-------|----------------------------------|
| Title | RV550 LP HDMI VGA 256/512MB DDR2 |
|-------|----------------------------------|

| | |
|-----------|-----------------------------------|
| Size 6 | Document Number 105-B173xx-00A |
|-----------|-----------------------------------|

| | | | | |
|-------|---------------------------|-------|----|-------|
| C | 103-B173xx-00A | | | |
| Date: | Sunday, November 26, 2006 | Sheet | 12 | of 19 |




RGB should be routed from the ASIC to the display connector without switching reference plane or running over split plane




SYNC and DDC should be routed from the ASIC to the display connector without switching reference plane or running over split plane

NO Corse Fire Support.




These resistors can be placed close to the ASIC so single net is needed



| DB15 pin | Standard VGA | DDC1 Host | DDC2B or DDC2B+ Host | DDC2AB Host | DDC1/2 Display |
|------------------|------------------|------------------|----------------------|------------------|----------------|
| 11 | Monitor ID bit 0 | Monitor ID bit 0 | Monitor ID bit 0 | Monitor ID bit 0 | Optional |
| 12 | Monitor ID bit 1 | SDA | SDA | SDA | Optional |
| 4 | Monitor ID bit 2 | Monitor ID bit 2 | Monitor ID bit 2 | Monitor ID bit 2 | Optional |
| 15 | Monitor ID bit 3 | Open | SCL | SCL | Optional |
| 9 | N/C | +5V | +5V | +5V | Optional |
| Hardware Support | No | Yes | Yes | No | Yes |

Based on VESA Display Data Channel (DDC) Standard Ver. 3 Dec. 15, 1997

Spares



ATI Technologies Inc.

1 Commerce Valley Drive East
Markham, Ontario
Canada L3T 7W6
(905) 882-2600


Title: RV550 LP HDMI VGA 256/512MB DDR2

Size: Document Number 105-B173xx-00A

Date: Sunday, November 26, 2006 13:00 13 of 19 Rev 0




This schematic represents the PCB, it does not represent any specific SKU.
For Stuffing options (component values, DNI's, ...) please consult the product specific BOM.
Please always contact ATI representative to obtain latest BOM closest to the application used



Very important to meet HDMI compliance requirements
Capacitance of SDADDG_HDMI & SCLDDC_HDMI nets to Power/GND planes must be less than 50pF (try to make it lower)



NOTE:

- 1 - Other components are to be installed.
- 2 - Components marked as DNI should not be installed. They should only be installed if default board settings are to be changed in which case other components may have to be adjusted accordingly.









ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 947-2600

| | | | |
|-------|----------------------------------|----------------|----------|
| Title | RV550 LP HDMI VGA 256/512MB DDR2 | | |
| Size | Document Number | 105-B173xx-00A | Rev |
| Date | Sunday, November 26, 2006 | Sheet | 16 of 19 |

DVI/VGA SCREWS




**M71 M package.
Make sure Rv550 can
use it. 6090023700**



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

| | | | | |
|-------|-----------------|----------------------------------|-------|----------|
| Title | | RV550 LP HDMI VGA 256/512MB DDR2 | | |
| Size | Document Number | 105-B173xx-00A | Rev | 0 |
| C | Date: | Sunday, November 26, 2006 | Sheet | 17 of 19 |




RH RV550 512MB DDR2 HDMI VGA LP 8 (Cristal-lite)
 PN 109-B17331-00A
 NOV. 22, 2006 ASSEMBLY TOP
 DESIGNER DORINA A.\SVETLANA O.SHEET 1 OF 2

RESTRICTION NOTICE

THIS PCB ARTWORK CONTAINS INFORMATION WHICH IS PROPRIETARY TO AND IS THE PROPERTY OF ATI, AND MAY NOT BE USED, REPRODUCED OR DISCLOSED IN ANY MANNER WITHOUT EXPRESSED WRITTEN PERMISSION FROM ATI.

© 2006 ATI TECHNOLOGIES INC.



RH RV550 512MB DDR2 HDMI VGA LP 8 (Cristal-lite)

PN 109-B17331-00A

NOV. 22, 2006

DESIGNER DORINA A.\SVETLANA O.

MOTTOB YJBM322A

SHEET 5 OF 5

RESTRICTION NOTICE

THIS PCB ARTWORK CONTAINS INFORMATION WHICH IS PROPRIETARY TO AND IS THE PROPERTY OF ATI, AND MAY NOT BE USED, REPRODUCED OR DISCLOSED IN ANY MANNER WITHOUT EXPRESSED WRITTEN PERMISSION FROM ATI.

© 2006 ATI TECHNOLOGIES INC.