


PG132-A02


370W, FH Std PCB, 384b, GDDR6x 2CH X16
DP + DP + DP + HDMI/DP



TABLE OF CONTENTS




Page	Description	Page	Description	Page	Description
1	Table of Contents	26	MISC: THERMAL, JTAG, GPIO	51	BLANK
2	BLOCK DIAGRAM	27	IFPA UNUSED, IFPB UNUSED	52	PS: NVVDD Controller_OVR8
3	PCI EXPRESS	28	IFPE DP	53	PS: NVVDD PH1 (PWM1)
4	MEMORY: GPU PARTITION A/B	29	IFPD DP	54	PS: NVVDD PH2(PWM6)
5	MEMORY: FBA PARTITION[31:0]	30	IFPC HDMI/DP	55	PS: NVVDD PH3 (PWM3) and PH4 (PWM3)
6	MEMORY: FBA PARTITION[63:32]	31	IFPF DP	56	PS: NVVDD PH5(PWM7) and PH7(PWM8)
7	MEMORY: FBB PARTITION[31:0]	32	MISC. ROM, STRAPS	57	PS: NVVDD PH6 (PWM7)
8	MEMORY: FBB PARTITION[63:32]	33	MISC. XTAL, PLL	58	PS: NVVDD PH8(PWM5) and PH9(PWM2)
9	MEMORY: GPU PARTITION C/D	34	PS: 5V	59	PS: NVVDD PH10 (PWM4)
10	MEMORY: FBC PARTITION[31:0]	35	PS: PEX_DVDD and 1V8	60	Colayout_Notes
11	MEMORY: FBC PARTITION[63:32]	36	BLANK	61	History
12	MEMORY: FBD PARTITION[31:0]	37	PS: FBVDD Controller OVR3	62	PS: NVVDD OUTPUT CAP(TOP)
13	MEMORY: FBD PARTITION[63:32]	38	PS: FBVDDQ OVR4	63	BLANK
14	MEMORY: GPU PARTITION E/F	39	PS: FBVDD PH1	64	PS: INPUT SWITCH RTD3
15	MEMORY: FBE PARTITION[31:0]	40	PS: FBVDD PH3	65	BLANK
16	MEMORY: FBE PARTITION[63:32]	41	PS: FBVDD PH2	66	PS: INPUTS, FILTERING, and, MONITORING
17	MEMORY: FBF PARTITION[31:0]	42	PS: FBVDD PH4	67	PS: HOT UNPLUG
18	MEMORY: FBF PARTITION[63:32]	43	PS: FBVDD OUTPUT CAP	68	PS: Discrete Power Steering
19	GPU GND, RFUs & RSVD	44	PS: FBVDD_OUTPUT_CAP_NEAR_MEMORY	69	PS: PREFILTER
20	GPU POWERS	45	PS: MSVDD CONTROLLER	70	PS: PREFILTER B
21	GPU DECOUPLING NVVDD	46	PS: MSVDD PH1	71	Sequence: 5V, 1V8, 3V3_SEQ
22	GPU DECOUPLING FBVDDQ	47	PS: MSVDD PH2	72	Sequence: NV, PEX, FB EN
23	GPU DECOUPLING MSVDD	48	PS: MSVDD PH3 and PH5	73	Sequence: 3V3 MONITOR
24	BLANK	49	PS: MSVDD PH4 and PH6	74	Sequence: MISC
25	NVHS x16	50	PS: MSVDD OUTPUT CAP(TOP)	75	MISC: LED & FAN
				76	MISC: RGBW LED REF
				77	Mechanical: Mounting holes
				78	VR THERMAL PROTECTION
				79	PCI TERM

Block Diagram













MEMORY: FBB Partition 31..0



MEMORY: FBB Partition 63..32




CLOSE TO DRAM: 4x 0603 10uF, 18x 0402 1uF




CLOSE TO DRAM: 4x 0402 1uF

MEMORY: GPU Partition C/D




MEMORY: FBC Partition 31..0





10.5GHz


MEMORY: FBD Partition 31..0




CLOSE TO DRAM: 4x 0603 10uF, 18x 0402 1uF




MEMORY: FBD Partition 63..32



MEMORY: GPU Partition E/F




MEMORY: FBE Partition 63..32




[illegible]


MEMORY: FBF Partition 63..32




GPU GND, RFUs & RSVD




GPU PWR and GND



NVVDD UNDER GPU




FBVDDQ






MSVDD

UNDER GPU





2x SMD7343 220uF (EACH CO-LAYOUT WITH 10x 22uF 0805)




REMOVED 3X 1uF 0402 DUE TO SPACE RESTRICTION

MSI CONFIDENTIAL
00205363
RD(C)2020090901
Weistang (唐浩健)
RMA工程課
(30001789)


BLANK











IFPE DP



IFPD DP



IFPC HDMI/DP



MISC: ROM, Straps

GROUP0	STRAP2	STRAP1	STRAP0	RAMCFG[4:0]	
	L	L	L	00000	RAMCFG MICRON 8Gb G6X 19Gbps x16 (161-0430-900)
	H	L	L	00100	RAMCFG MICRON 8Gb G6X 19Gbps x8 (161-0430-900)
	H	L	H	00101	RAMCFG MICRON 8Gb G6X 21Gbps x8 (161-0431-900)
	L	L	M	01000	RAMCFG MICRON 8Gb G6X 20Gbps x16 (161-0424-900)
	L	L	H	00001	RAMCFG MICRON 8Gb G6X 21Gbps x16 (161-0431-900)
	L	M	H	01010	RAMCFG MICRON 8Gb G6X 19Gbps x16 (161-0430-900)

ROM_SO	ROM_SI	ROM_SCLK	SMARTFAN[2:0].FS_OVERT	1:ENABLE 0:DISABLE	
H	H	H	0111	FS_OVERT ENABLE	DEFAULT
L	L	L	0000	FS_OVERT DISABLE	

STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCE_CFG	VGA_DEVICE	
M	H	H	1	1	1	1	
M	H	L	1	1	1	0	
M	L	H	1	1	0	1	
M	L	L	1	1	0	0	
L	H	M	1	0	1	1	
L	M	H	1	0	1	0	
L	M	L	1	0	0	1	
L	L	M	1	0	0	0	
H	H	H	0	1	1	1	
H	H	L	0	1	1	0	
H	L	H	0	1	0	1	
H	L	L	0	1	0	0	
L	H	H	0	0	1	1	
L	H	L	0	0	1	0	
L	L	H	0	0	0	1	
L	L	L	0	0	0	0	

Default





Default

H=High :Tied to 1.8V
M=Middle:Tied to 0.9V
L=Low :Tied to 0V


<A01 PCB

<OLD


<LATEST A02 PCB




34,38,65,52,68 **OUT**



PS: PEX_DVDD 1V8 Rail



PEX_DVDD



1V8

00205363
RD(C)2020-0901
MSI CONFIDENTIAL
Weistang (唐浩健)
RMA工程課
(30001789)

BLANK




PIN12 MP2988 VIN SENSE 1/16 DIVIDER
PIN12 UP9529 REFOUT








UP9529Q OVR3
MP2988 OVR3


PS: FBVDD PH1





PS: FBVDD PH3





FBVDD PH3 INPUT ANTI-BACKDRIVE






PS: FBVDD PH2



PS: FBVDD PH4


















FBVDD PH3 INPUT ANTI-BACKDRIVE















PS: FBVDD OUTPUT CAP

3x 820uF TH FBVDD OUTPUT BULK CAPS




Added for A01 x16




ADDED FOR A00 X16 DESIGN: PLACE UNDER MEMORIES




PS: MSVDD





PS: MSVDD Phase 1




PS: MSVDD PH 2












PS:MSVDD Phase 3, 5



PS: MSVDD PH 4,6




PS:MSVDD OUTPUT CAP (TOP)



BLANK

PS: NVVDD Controller OVR8






MICRO-STAR INT'L CO.,LTD


MS-V389

Size Custom	Document Description PS: NVVD Controller_OVR8	Rev 1.2
Date: Friday, August 07, 2020		Sheet 62 of 78


PS: NVVDD Phase 1




PS: NVVDD Phase 2













PS: NVVDD Phase 3 (PWM6), PHASE 4(PWM2)





PS: NVVDD PH 5(PWM2), PH7(PWM3)




PS: NVVDD Phase 6(PWM7)



PS: NVVDD PH 8 (PWM5), PH 9(PWM8)



PS: NVVDD Phase 10 (PWM8)



PCB CO-LAYOUT
C131, C132, C133, C140, C141, C142, C2106, C2107, C2133, C2134, C2135, C2137, C264, C265, C266, C267, C61, C64, C65, C66, C67, C68, C69, C77, C80, C83, C88

PCB CO-LAYOUT
C103, C105, C106, C107, C108, C110, C1208, C125, C1254, C1256, C1267, C128, C144, C145, C146, C151, C152, C153, C154, C159, C160, C161, C162, C170, C173, C2092, C2100, C2101, C2102, C2103, C2104, C2138, C2139, C2140, C2141, C2142, C2143, C2144, C2272, C230, C231, C232, C233, C243, C245, C246, C248, C253, C254, C255, C256, C270, C274, C275, C276, C283, C289, C290, C291, C60202, C62004, C62005














C163, C164, C166, C167, C2087, C2105, C2109, C2110, C2111, C224, C225, C261, C268, C269, C60354, C61428, C62, C63, C89, C91, C96

PCB CO-LAYOUT

2020_06_17

- 1.Fix J1,J2 to reverse 8 pins
- 2.Change L238,L52,L53 footprint

PS: NVDD OUTPUT CAP(TOP)




BLANK

PS: INPUT SWITCH RTD3


AND GATE LOGIC FOR P-BOARD

GPI01	GPI023	SWITCH	VOUT
0	0	0	12V_F
0	1	0	12V_F
1	0	0	12V_F
1	1	1	3V3A




BLANK


PS: Inputs, Filtering, and Monitoring




PEX 3V3 INPUT - 10W



PEX_12V INPUT - 66W





PEX8 INPUT 1 - 2x4 PCIE CON 150W






QD SKU CABLE

PEX8 INPUT 2 - 2x4 PCIE CON 150W




PS: 12V Current Steering & Hot Unplug Detect



PS: Discrete Steering



12V CURRENT STEERING (UNDER POWER BOOT):

PEX12V AND 12V_EXT8_F1




NO STUFF BY DEFAULT REF ONLY

PEX12V AND 12V_EXT8_F2




PS: Pre-Filter



Route the trace to PEX Golden Finger





PS: Pre-Filter B




SEQUENCE:5V,1V8,3V3_SEQ ENABLE




SEQUENCE:NV,PEX,FB ENABLE






SEQUENCE:MISC






[illegible]






MISC: RGBW LED REF




CONNECTOR SIZE TO FIT LAYOUT
ALL CIRCUIT NO STUFF BY DEFAULT
ALINGN WITH PASH
IF ADDITIONAL POWER CONSUMPTION R
NEEDED, IT SHOULD BE ON LED MOD.



Mechanical: Mounting holes



VR THERMAL PROTECTION



PCI TERM

