#### 28-P152, DUAL DAC/TMDS, 128MB 4MX32 BGA DDR, VIVO, GOGGLES, AGP8X 28-P152: Based on P83-A02 Replaced NV25 with NV28. Use AGP8X section, DVO and DVOB series terminations from P151. Corrected GPU partition E (some power and gnd pins were missing.) Revision A01:

Removed DVO power regulators from P-ROM page. Changed Serial Rom power pin to 3.3V Removed parallel ROM and added SST45VF010 as an alternate. Updated compensation circuit for SC2602.
Added HIP6012CB as an NVVDD alternate switcher to SC2602.

Added a PU on ROMCS and deleted PUs on WP and HOLD. Rearragned PS sheets; they look too busy.

Added ISL6225 memory PS.

Added SST45VF strap support Removed bypass resistors for CLC input rail filters (3.3V and 12V)

Added SC2672--ALT to ISL6225

#### Changes Made After Design Review:

Added PD on DVOBCLK IN Removed C14-C17--left over from P151. Replaced 3 pin RGB integrated filters with 0603 inductors. Added an X element near syideo.

Added PD on GPIO1 (for VGA SKU). Fixed Power Good error:

- Renamed PWRGD\_MEM & PWRGD\_SC1102 to NVVDD\_PWRGD.

- Renamed PWRGD\_SC1175 to FB\_PWRGD

Incorporated some feedbacks from PS Vendors (more to come):

- Deleted PU duplication (R1269)

- Merged PVCC and SC BST to become SW12V

- Deleted D615.

-Removed SC2672.

-Used CAPS\_SMD\_7343H38\_1812 in place of SMD\_SANYO\_CAP

footprint for C1662, C1645 and C1653.

-Corrected L814 symbol error.

- Added RGB stub breaker resistors near long VGA filters.
- Added 0.22uF 0603 pkg to AGPVREFCG, tracking NV18 bringup.

-Deleted C1617 and C1618--no room.

-Changed C1622 to 0603 pkg.

-Isolated Gate drive Resistors (R1032, R1033) to the FET--Each chip has its own gate drive resistors for better routing.

-Added ISL6525 as an alternate to HIP6012. There are only 2 pins different.

#### Second Design Review:

1-Removed mutichip straps STRAP\_MULTICHIP\_AGP\_DEV--Deleted R982 and R983

2-Removed mutichip straps STRAP MULTICHIP IO DEV--Deleted R984 and R985

3-Consolidated 1uF caps: Changed C22, C23, C706, C1242 and C1639 to 0603 (from 0805).

4-Consolidated 33R resistors: Changed R1000, R1107 and R1108 to 0402 pkg (from 0603).

5-Provided the ability to disable AGP PWR GOOD: Added OR R1306.

6-Clamped GPIO1 to 3.3V: Changed FCCDDCPWRVGA on D611.2 and D600.2 to 3.3VD1

7-Removed PU R1294 from Serial ROM WP pin and connected to 3.3V directly.

8-Set RAM CFG to 0100b for 4Mx32 DDR DQS per byte.

9-Merged CAPS SMD 7343H38 1812 with CAPS SMD 8 0-10 0 SANYO to become

caps\_smd\_ale-d80d100\_D7343\_1812 footprint (C1658, C1263 and C1268 don't need to support 1812). This change would allow us to use ceramic caps for NVVDD, FBVDD and VTT rails.

10-Changed NVVDD PWGD inverting input to the comparator to be referenced at 1.3V from

12V rail (moved R1268.1 to 12V).

11-Merged netname FBVDDQ with FBVDD to become FBVDD. Historically we connected these

2 nets together and Orcad chose FBVDD.

### "FAB STOP" CHANGES TO TRACK P151 Bringup:

1- Corrected Q901 PCB Footprint.

2- Changed AGPCALPD pullup resistors to VDDQ for pad calibration to 56.2R 1%.

3- Changed AGPCALPU pulldown resistors to GND for pad calibration to 49.9R 1%.

1- Added AGP VREFCG Circuit.

2- Added common mode chokes on RGB signals for both DACs.

3- Updated AGP Constraints based on NV28 pkg measurement.

4- Made Common Mode filters available to long VGA.

#### Revision A02:

1- Added circuit to fix AGP current violation.

### CHANGES AFTER X-RELEASE:

ECO6753: Populate R1348 (was NO\_STUFF)

ECO6784: Adjusted RSET Values: R927=105R; R207=110R

ECO6989: Incorporated changes to pass EMI prescan.

Updated various properties and added some more notes.

ECO7119: Incorporated changes to pass EMI final scan.

#### ECO7152: P-RELEASE.

ECO7284: Corrected PN discrepancies (R1310, C1680-C1683, C1677-C1679).

- All P STUPFED C P BOT STUPFED C P FIRST VNT-VAB POCECTION Glodes C P FIRST VNT-VAB POCECTION Glodes C P FIRST VNT-VAB POCECTION Glodes C P BOT STUPFED C P B



PS Switchers: SC1565 - USED TO REGULATE 3.3VL FROM 3.3V - LINEAR ISL6225 - USED TO REGULATE FBVDD and VTT from 12V. SC1102/ISL6525B - USED TO REGULATE NVVDD FROM 3.3 SWITCHER


VOLTV.DVI. Used for Primary VOL / TV / Secondary DVI VOLTV. Used for Primary VOL / TV / Secondary DVI only VOLTV. Used for Primary VOL / Tocodary DVI only VOLTV. Used for Primary VOL / TV / Secondary DVI DVI-TV-TV-VOL Used for Primary DVI / Secondary DVI ONLY VOLTV. Used for Primary DVI / Secondary DVI ONLY VOLTV. Used for Primary DVI / Secondary DVI ONLY VOLTV. Used for Primary DVI / VOLTV. Used for Primary VOLTV. Used for Prim


#### 0. TOP PAGE

140-10152-0000-A02 602-10152-0000-A02


<b>©</b>	NVI 270 Sar	NVIDIA Corporation 2701 San Tomas Expressway Santa Clara, CA 95050, USA									
NVIDIA											
	Size Custo	CAGE Code om		DWG NO					Rev -		
Wednesday, October 09, 2002	Scale				Sheet	1	of	27			


"ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." NVIDIA MAKES NO MARRANTES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A PARTIF PURPOSE."

















# 3.2 VGA CON, BRACKET

N/28, AMACO BGA DOR 64/12/MB, RGB, DVH, TV-DOWN, AGPAX

NVIDIA

NVIDIA

Size CAGE Code
Custor

Friday, September 27, 2002

Scrie

Scrie

Scrie

Scrie

Scrie

Scrie


Scrie


Scrie

Scrie

T of 27

"ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE."






#### 4.2 FBA DDR 4MX32 SDRAM

<b></b>	NVI 270 San	DIA Corporate 1 San Tomas ta Clara, CA S	n Expressy 16050, US	ray A					
WVIDIA									
	Size D	CAGE Code		DWG NO					Rev
Friday, September 20, 2002	Scale				Sheet	9	d	27	


"ALL MYDIAL DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") AND SET STATEMENT AND SEPARATELY, "MATERIALS") AND SET STATEMENT AND SEPARATELY, "MATERIALS") AND SEPARATELY, "MATERIALS" AND SEPARATELY, "MATERIALS" AND SEPARATELY, "MATERIALS" AND SEPARATELY, "MATERIALS" AND SEPARATELY, "MATERIALS". AND SEPARATELY, "MATERIALS" AND SEPARATELY, "MATERIALS" AND SEPARATELY, "MATERIALS". AND SEPARATELY,



#### 4.3 FBB DDR 4MX32 SDRAM

<b></b>		916 Sertemb						
WAIDIY								
	Size D	CAGE Code	DWG NO					Rev
Friday, September 20, 2002	Scale		•	Sheet	10	d	27	


"ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DEARINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." NVIDIA MAKES NO MARBATTES, EXPRESSED, INFLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL INFLIED WARRANTES OF NUMBERINGHENT, MERCHANTABILITY AND FITNESS FOR A PARTICULAR PROPERTY OF THE PROPERTY OF



# 4.4 FBC DDR 4MX32 SDRAM

<b>©</b>	NVIDIA Corpo 2701 San To Santa Clara, I	ration nas Expressway CA 96050, USA		
WVIDIA				
	Size CAGE Co.	DMG NO		Rev -
Friday, September 20, 2002	Scale	1	Sheet 11	of 27


"ALL NVIDLA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DEARINGS, DILEGOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." NVIDLA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL INFLIED WARRANTIES OF NORINFRIMMENT, MERCHANTASILITY AND FITNESS FOR A PARTICUL PROCES."




### 4.5 FBD DDR 4MX32 SDRAM

	Scrale			_	Sheet		
W - 3 7 L 3 L 3 L 3 L 3 L 3 L 3 L 3 L 3 L 3	Size	CAGE Code		DWG NO			
WVIDIA							
(C)	270 Sar	01 San Toma nta Clara, CA	on Expressy 16050, US	iay A			

"ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SOADS, FILES, DEARINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." NVIDIA MAKES NO MARRATTES, EXPRESSED, INVIERS, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSIX DISCLAIMS ALL INVILED WARRANTIES OF NONINVERNMENT, MECHANIZABILITY AND PITNESS FOR A PARTICULA PROPRESSIX DISCLAIMS ALL INVILED WARRANTES OF NONINVERNMENT, MECHANIZABILITY AND PITNESS FOR A PARTICULA PROPRESSIX DISCLAIMS ALL INVILED WARRANTES OF NONINVERNMENT, MECHANIZABILITY AND PITNESS FOR A PARTICULAR PROPRESSIX DISCLAIMS AND PROPRESSIX DISCLAIMS AND



NVIDIA Corporation 2701 San Tomas Expressway Santa Clara, CA 96050, USA @ NVIDIA



# 5.2 S-ROM

NV28, 4MX32 BGA DDR 64/128MB, RGB, DVI-I, TV-DOWN, AGP4X

NVIDIA Corporation
2701 San Tortes Expressively
Seria Clare, CA 86503, USA

\*\*NVIDIA\*\*

Size CAGE Code
Custom

Friday, August 21, 2002

Scale

Divid NO

Rev
.

Priday, August 21, 2002

Scale

Divid NO

Cartom

Divid NO

Cartom

Table Cartom

Divid NO

Cartom

Table Cartom


Divid NO


Cartom


Table Cartom

Tabl

"ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NORINFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE."









PRIMARY DAC-DVI


# 6.2 DVOA EXT. TMDSA I/O PRI



"ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DEAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPORS."








## SECONDARY DAC

## 6.5 DVOB/DACA CONNECTOR

NVIDIA Corporation 2701 San Tomas Expressway Santa Clara, CA 95050, USA **(** 77 VIDIA

"ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPORE."



# 7.1 TV-CX ENCODER

NYZB, 4MX32 BGA DDR 641728MB, RGB, DV4, TV-DOVIN, AGP4X


NVDIA Corporation
Screenway
Santa Clara, CA 86050, USA


State CAGE Code DWG NO Code


Fistay, September 20, 2002


Scriet Sheet 21 of 27


"ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING FROVIDED "AS IS." NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE."














# 8.4 CURRENT PATCH

<b>©</b>	NVIE 2701 Sant	DIA Corporation San Tomas a Clara, CA 9	n Expressw 15050, US	ay A						
NVIDIA										
	Size Custor	CAGE Code		DWG NO						Rev -
Friday, September 20, 2002	Scale				Sh	neet	27	of	27	•

"ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." NVIDIA MAKES NO MARRANTES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NOMINFHINGEMENT, MERCHANIZABILITY AND FITNESS FOR A PARTICULAR PURPOSE."