



# PCI-EXPRESS EDGE CONNECTOR




## Oland XT M2 PCIe Interface




**MICRO-STAR INT'L CO.,LTD**


MS-V301

Size Custom	Document Description <b>Oland PCIe Interface</b>	Rev 1.1
Date: Tuesday, August 06, 2013		Sheet 2 of 20




The image displays a detailed PCB layout for the DDR3 Memory Channel A. It is organized into four vertical columns, each representing a different memory channel or module. The layout includes various components such as memory modules (DDR3), control logic (e.g., M0, M1, M2, M3), and power/ground planes. The components are interconnected via a complex network of traces and vias. A large, semi-transparent watermark '00011601' is overlaid across the center of the layout. The layout is labeled with various identifiers and component values, providing a comprehensive view of the hardware design.



















# Oland M2 Power & GND





# MVDD



**MICRO-STAR INT'L CO.,LTD**  
**MS-V301**






Size Custom	Document Description <b>MVDD</b>	Rev 1.1
Date: Tuesday, August 06, 2013		Sheet 12 of 20





LDO #1:  $V_{in} = 3.00V$  to  $3.60V$  ( $3.3V \pm 9\%$ )  $V_{out} = +1.8V \pm 2\%$   $I_{out} = 1.6A$  (TYP) RMS MAX  
PCB: 50 to 70mm sq. copper area for cooling

Regulators for +5V, +5V\_VESA and +5V\_VESA2










0

DN11	HPD2	DDCAUX1
HEMDDP	HPD1	DDCAUX2

GPIO15	VDDC_VDD	
GPIO20	VDDC_VDD1	
GPIO29	VDDC_VDD2	
GPIO30	VDDC_VDD3	
GPIO21	MDDC_VDD	





[illegible]