




APW7120 Application Circuit




APW7120 Application Circuit





	MS-V031 / ATI X550 / DDRII						
Size C	Document Number					Rev 0A	
Date:	Tuesday, June 28, 2005	Sheet	- 6	of	17	_	




TAKE OUT THE PARALLEL TERMINATION ON ADDRESS AND CONTROL











OPTION STRAPS







STRAPS	PIN	DESCRIPTION	ASIC DEFAULT
STRAP_B_PTX_PWRS_ENB	GPI00	Transmitter Power Savings Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing for mobile mode	0
STRAP_B_PTX_DEEMPH_EN	GPIO1	Transmitter De-emphasis Enable 0. Tx de-emphasis disabled for mobile mode 1. Tx de-emphasis enabled	0
PCIE_MODE(1:0)	GPIO(3:2)	00: PCI Express 1.0A mode (Grantsdale) 01: Symen-compatible mode 10: Symen-compatible mode 11: PCI Express 1.0 mode (Tumwater) 11: PCI Express 1.0 mode (Tumwater) 11: PCI Express 1.0A mode and short-circuit internal loopback mode (Kx. comreted right by 15: Kr PHY)	00
STRAP_B_PTX_JEXT	GPIO4	Transmitter Extra Current C. normal mode 1: extra current in Tx output stage - potential power savings for mobile mode	0
STRAP_FORCE_COMPLIANCE	GPIO5	Force chip to go to Compliance state quickly for Tester purposes 0: normal operational mode 1: compliance mode	0
STRAP_B_PPLL_BW	GPI06	PLL Bandwidth 0: full PLL Bandwidth 1: reduced PLL bandwidth	0
STRAP_DEBUG_ACCESS	GPI08	Strap to set the debug muxes to bring out DEBUG signals even if registers are inaccessible.	0
ROMIDCFG(3:0)	GPIO(9,13:11)	If no ROM attached, comtrols chip IDis. If rom attached identifies ROM type 0,000 - No ROM, CHG, Du-0 000 - No ROM, CHG, Du-0 0100 - reserved 0110 - reserved 0110 - reserved 0110 - reserved 0110 - reserved 1010 - Romanies ROM, chip IDis from ROM 1010 - Remails ROM, chip IDis from ROM 1010 - Serials ROM, chip IDis from ROM 1010 - Serial RASDB011 ROM (ST. No), chip IDis from ROM 1010 - Serial RASDB011 ROM (ST.), chip IDis from ROM 1100 - Serial RASDB011 ROM (ST.), chip IDis from ROM 1100 - Serial RASDB011 ROM (ST.), chip IDis from ROM 1100 - Serial RASDB011 ROM (ST.), chip IDis from ROM 1100 - Serial RASDB011 ROM (ST.), chip IDis from ROM	
VIP_DEVICE	DVPDATA_20 (VHAD0 net)	Indicates if any slave VIP host devices drove this in low during reset. 0 - Slave VIP host port devices present 1 - No slave VIP host port devices reporting presence during reset	


STRAP P	INTERRUPT
LOW	ENABLED (DEFAULT)
HIGH	DISABLED


MEMORY TYPE STRAPS			
	Mem_Strap0	Mem_Strap1	
SAM	0	0	
INF	1	0	
HYN	0	1	
ELPIDA	1	1	




STRAPS	PIN	DESCRIPTION
NTSC/PAL	LCDDATA18	TVO Standard Default (Resistor pull-up and switch short to GND) 0 - PAL (on board resistor pull-down and switch dosed) 1 - NTSC (on board resistor pull-up)











VIVO MiniDIN 9-pin



	MS-V031 / A	TI X550	/ DE	DRII		
Size C	Document Number					Rev 0
Date:	Tuesday, June 28, 2005	Sheet	13	of	17	_

PRIMARY DVI-I CONNECTOR



| MS-V031 / ATI X550 / DDRII | | Size | Document Number | Rev OA | Date: Tuesday, June 28, 2005 | Sheet 14 of 17

