

P672: GT215-128bit, 32Mx32 GDDR5

DL-DVI, VGA, HDMI

Page 1: TABLE OF CONTENTS

Page 2: PCI EXPRESS INTERFACE, PEX_VDD DECOUPLING CAPS

Page 3: FBA MEMORY INTERFACE, GPU NVVDD & FBVDDQ DECOUPLING CAPS

Page 4: FBA 32Mx32 GDDR5 MEMORIES, FBA CLK TERMS

Page 5: FBA MEMORY FBVDDQ DECOUPLING CAPS

Page 6: FBC MEMORY INTERFACE

Page 7: FBC 32MX32 GDDR5 MEMORIES, FBC CLK TERMS

Page 8: FBC MEMORY FBVDDQ DECOUPLING CAPS

Page 9: DACA (PRIMARY DVI-I)

Page 10: DACB (SECONDARY VGA)

Page 11: TMDS LINK A/B: DVI-I (SOUTH)

Page 12: LINK C: HDMI (NORTH)

Page 13: LINK D (UNUSED)

Page 14: LINK E/F: (UNUSED)

Page 15: MIOA & MIOB (UNUSED)

Page 16: XTAL, MECHANICALS, THERMALS

Page 17: FAN CONTROL, THERMAL ALERT, GPIO, JTAG

Page 18: VBIOS ROM, INFOROM, STRAPPING OPTIONS

Page 19: 5V, DDC5V, IFP PLLVDD, IFP IOVDD, 3V3 FILTER, 12V FILTER

Page 20: FBVDDQ SINGLE PHASE SWITCHER, PEX_VDD LINEAR

Page 21: NVVDD DUAL PHASE SWITCHER

Page 22: BaseNet Report 1

Page 23: BaseNet Report 2


Page 24: CREFER Parts

MSIS-RMA

羅覓林


20091104

REV	VARIANT	NVPN	ASSEMBLY
0	BASE	600-10672-base-100	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
1	SRU001	600-10672-0001-100	GT215-400, 550/1375MHz, 512MB, 32Mx16, 8GBx170, 1800MHz, GDDR5 DR-ANVGHOM
2	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
3	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
4	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
5	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
6	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
7	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
8	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
9	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
10	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
11	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
12	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
13	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
14	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
15	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>




ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE OR INDUSTRY STANDARDS.


ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY; COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	PCI EXPRESS INTERFACE, PEX_VDD DECOUPLING CAPS

NVIDIA CORPORATION 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA			
NV_PN 600-10672-base-100 A			
ID		PAGE	
NAME		DATE	01-JUL-2009






MEMORY Partition A - GPU, FBVDD/Q & NVVDD DECOUPLING




MEMORY Partition A





MEMORY Partition A - Decoupling



Return path coupling GND/FBVDDQ for FBA



MEMORY Partition C - GPU



NVIDIA CORPORATION


2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA

NV_PN	600-10672-base-100 A
-------	----------------------


ID	PAGE
NAME	DATE 01-JUL-2009

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS: THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.




MEMORY Partition C




!!! Place all WCK termination inline instead at the memory near end (<50ps ~300MIL from DRAM pin)!!!




G121x CMD MAP		
	0.31	32.63
CM001	A6_BA2	
CM002	AB2	
CM003	A2_BA0	
CM004		C3*
CM005		AB2
CM006		A1_AB
CM007		CKE
CM008	A6_A11	
CM009	RS1*	RS1*
CM010	RA2*	
CM011	A5_BA1	
CM012		A6_BA2
CM013		CAS*
CM014		A6_A11
CM015	A7_AB	
CM016		A5_BA1
CM017		A1_BA2
CM018		A0_A0
CM019	A0_A10	
CM020		A7_AB
CM021	CKE*	A12_RFU
CM022	A12_RFU	
CM023	A2_BA3	
CM024	A1_AB	
CM025	C3*	
CM026	WE*	
CM027		BE*
CM028		A3_BA3
CM029	CAS*	
CM030	RA2*	




MEMORY PARTITION C DECOUPLING





Decoupling for FBC 0..31




Decoupling for FBC 32..63




Return path coupling GND/FBVDDQ for FBC




Primary Display (DACA), DVI-I (South)




Secondary Display (DACB), VGA (Mid)




LINK A/B: TMDS, Primary DVI-I DL (South)






[illegible]

NVIDIA CORPORATION 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA			
NV_PN		600-10672-base-100 A	
ID		PAGE	
NAME		DATE	01-JUL-2009

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

MIOA/B UNUSED




ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE, WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO-STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	MIOA & MIOB (UNUSED)



NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	600-10672-base-100 A		
ID		PAGE	
NAME		DATE	01-JUL-2009

XTAL, MECHANICALS

XTAL/GPU_PLLVDD



MECHANICALS & THERMALS



NETNAME	MIN_LINE_WIDTH
GPU_PLLVDD	120
GPU_PLLVDD_SP	120
XTAL_IN	120
XTAL_OUT	120

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA

NV_PN

600-10672-base-100 A

ID

NAME

PAGE

1



DATE

01-JUL-2009

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

THERM ALERT, FAN CONTROL, GPIO & JTAG

THERM ALERT LATCH



NETNAME	MIN_LINE_WIDTH	CURRENT
THERM_DC	100MIL	
THERM_GA	100MIL	
FAN_VDD0	80MIL	
FAN_VDD0_B	80MIL	
THERM_GA_B	100MIL	
THERM_DC_B	100MIL	
FAN_VDD0	100MIL	3A

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



NV_PN	600-10672-base-100 A
-------	----------------------

ID	PAGE
NAME	DATE 01-JUL-2009



[illegible]

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	FAN CONTROL, THERMAL ALERT, GPIO, JTAG

STRAPPING, VBIOS, INFOROM

STRAPPING OPTIONS



STRAP1[3..0] = 0x8 (3GIO_PADCFG DSKTOP default plus 0x8)

STRAP2[3..0] = 0xB (PCI_DEVID = 0xCAB)

ROM_SO[0] = 1 (VGA Device Enable)

ROM_SO[1] = 0 (SMB_ALT_ADDR, default (1GPU))

ROM_SO[2] = 0 (FB aper. size 256MB, default)

ROM SO[31] = 0 (XCLK 417, default)

ROM_SCLR[0] = 0 (PEX_PLL_EN_TERM100)



ROM_SCLK[1] = 1 (SLT_CLK_CFG, default)

ROM_SCLK[2] = 1 (VBIOS RM present)

ROM_SI[3_0] = RAMCFG[3_0]

0x0001	Qimonda	128-bit, GDDR5
0x0010	Hynix	128-bit, GDDR5
0x0011	Samsung	128-bit, GDDR5

BIOS ROM(serial



	MULTI_STRAP_REF1_GND	MULTI_STRAP_REF0_GND
BINARY PRODUCTION STRAP MODE:	40.2k 1% TO GND	NC
BINARY BRINGUP STRAP MODE:	NC	NC
MULTI-LEVEL STRAP MODE:	40.2k 1% TO GND	40.2k 1% TO GND

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSW
SANTA CLARA, CA 95050, US



NV_PN	600-10672-base-100 A
-------	----------------------


ID	PAGE
NAME	DATE 01-JUL-2009

	H
--	---

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	VBLOS BOM INFO/BOM STRAPPING OPTIONS

FBVDDQ Power Supply 1.35-1.50V@15A

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



NV_PN	600-10672-base-100 A
-------	----------------------

ID	PAGE
NAME	DATE 01-JUL-2009

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	FBVDDQ SINGLE PHASE SWITCHER, PEX_VDD LINEAR

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS AND HEREBY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

A		B		C		D		E		F		G		H	
Title: Baseunit Report		FBA_CMD<26> 3.4C 4.1B		FBA_CMD<26> 3.5B		FBC_D<4> 6.2A 7.4D		GPIOX_FAN_PWM_Q_L 17.4H		NVDDO_EAP 21.4C 21.5B		PEX_TXP* 2.2D 2.3C			
Design: design		FBA_CMD<27> 3.4C 4.1E		FBA_WOK01 3.4A 4.1F 4.5A		FBC_D<4> 6.2A 7.4D		GPIOX_PLVDDO 16.1B 16.5D		NVDDO_ENA 21.3C		PEX_T3B 2.2D 2.4D			
Date: Jun 10 09:58 2020		FBA_CMD<28> 3.4C 4.1E		FBA_WOK01* 3.4A 4.1F 4.5A		FBC_D<4> 6.2A 7.4D		GPIOX_BNAP 16.1B 16.5D		NVDDO_ENA2 21.3B		PEX_T3P 2.2D 2.4C			
		FBA_CMD<29> 3.4C 4.1B		FBA_WOK01_CT 4.2F 4.5B		FBC_D<4> 6.3A 7.5D		GPU_RST* 2.2D 11.5D 17.2A		NVDDO_ENA3 21.3B		PEX_T3Q 2.2D 2.4D			
		FBA_CMD<30> 3.4C 4.1E		FBA_WOK29 3.4A 4.1F 4.5C		FBC_D<4> 6.3A 7.5D		GPU_RST_R* 17.2B		NVDDO_PSI 21.3C		PEX_T3R 2.2D 2.4D			
Base notes and synonyms for design_36 DESIGN (design_36 design)		FBA_D<4> 3.1B 4.4B		FBA_WOK29* 4.2F 4.5C		FBC_D<4> 6.3A 7.5D		GPU_RST_R_Q 17.2B		NVDDO_PSBT 21.3C 21.5B		PEX_TX10 2.2D 2.4D			
-10		FBA_D<4> 3.1B 4.4B		FBA_WOK29* 4.2F 4.5C		FBC_D<4> 6.3A 7.5D		GPU_TESTMODE 2.1B		NVDDO_PSBT* 21.4C 21.5B		PEX_TX1P 2.2D 2.4C			
Base Signal Location (2Dwa350)		FBA_D<11> 3.1B 4.4B		FBA_WOK46 3.4A 4.1F 4.5D		FBC_D<4> 6.3A 7.5D		HMM_CEC_Q_L 12.3D		NVDDO_PSL_R 21.3B 21.5D		PEX_TX11 2.2D 2.4D			
3V3 19.1G		FBA_D<2> 3.1B 4.4B		FBA_WOK46* 3.4A 4.1F 4.5D		FBC_D<4> 6.3A 7.5D		HMM_CEC_Q 12.3E		NVDDO_PSD_SENSE 2.4F 21.4A		PEX_TX11* 2.2D 2.4C			
3V3_F 19.1G		FBA_D<3> 3.1B 4.4B		FBA_WOK46_CT 4.2F 4.5D		FBC_D<4> 6.3A 7.5D		HMM_PQ_1 12.4E		NVDDO_PSI 21.3C		PEX_TX12 2.2D 2.4D			
3V3_F1910M 19.4F		FBA_D<4> 3.1B 4.4B		FBA_WOK67 3.4A 4.1F 4.5E		FBC_D<4> 6.3A 7.5D		ICDA_SCL 5.2D 9.3C		NVDDO_L01 21.3D 21.5A		PEX_TX12* 2.2D 2.4C			
3V3_PEX_BVDD 2.5D		FBA_D<5> 3.1B 4.4B		FBA_WOK67* 3.4A 4.1F 4.5E		FBC_D<4> 6.3A 7.5D		NVDDO_L02 21.3D 21.5A		NVDDO_PSI 21.3C		PEX_TX13 2.2D 2.5D			
3V3_PRINT 21.2A		FBA_D<6> 3.1B 4.4B		FBA_WOK67_CT 4.2F 4.5E		FBC_D<4> 6.3A 7.5D		NVDDO_PSI 21.3C		NVDDO_PSI 21.3C		PEX_TX13* 2.2D 2.5C			
5V 19.1G		FBA_D<7> 3.1B 4.4B		FBA_ZD1 4.2E		FBC_D<4> 6.3A 7.5D		NVDDO_PSD 21.3D 21.5A		NVDDO_PSI 21.3C		PEX_TX14 2.2D 2.5D			
5V_3V3 19.1B		FBA_D<8> 3.1B 4.4B		FBC_CLK0 6.4D 7.1G 7.2A		FBC_D<4> 6.3A 7.5D		NVDDO_PSL_R 21.3B		NVDDO_PSI 21.3C		PEX_TX14* 2.2D 2.5C			
5V_3V3 19.1B		FBA_D<9> 3.1B 4.4B		FBC_CLK0* 6.4D 7.1G 7.2A		FBC_D<4> 6.3A 7.5D		NVDDO_PSI 21.3C		NVDDO_PSI 21.3C		PEX_TX15 2.2D 2.5D			
5V_3V3 19.1B		FBA_D<10> 3.1B 4.4B		FBC_CLK0_TERM 7.2B 7.2D		FBC_D<4> 6.3A 7.5D		NVDDO_PSI 21.3C		NVDDO_PSI 21.3C		PEX_TX15* 2.2D 2.5C			
5V_F1910 19.1G		FBA_D<11> 3.1B 4.4B		FBC_CLK1 6.4D 7.1G 7.2D		FBC_D<4> 6.3A 7.5D		NVDDO_PSI 21.3C		NVDDO_PSI 21.3C		PEX_TX16 2.2D 2.5C			
5V_F1910* 19.1A 19.1G		FBA_D<12> 3.1B 4.4B		FBC_CLK1* 6.4D 7.1G 7.2D		FBC_D<4> 6.3A 7.5D		NVDDO_PSI 21.3C		NVDDO_PSI 21.3C		PEX_TX17 2.2D 2.5C			
5V_PHASE 19.2B		FBA_D<13> 3.1B 4.4B		FBC_CLK1_TERM 7.2B 7.2D		FBC_D<4> 6.3A 7.5D		NVDDO_PSI 21.3C		NVDDO_PSI 21.3C		PEX_TX18 2.2D 2.5C			
12V 19.1G		FBA_D<14> 3.1B 4.4B		FBC_CMD<0> 6.3C 7.1B		FBC_D<4> 6.3A 7.5D		NVDDO_PSI 21.3C		NVDDO_PSI 21.3C		PEX_TX19 2.2D 2.5C			
12V_F 19.1G		FBA_D<15> 3.1B 4.4B		FBC_CMD<0> 6.3C 7.1B 17.1G 17.1D		FBC_D<4> 6.3A 7.5D		NVDDO_PSI 21.3C		NVDDO_PSI 21.3C		PEX_TX20 2.2D 2.5C			
12V_PRINT 21.2A		FBA_D<16> 3.1B 4.4B		FBC_CMD<1> 6.3C 7.1B		FBC_D<4> 6.3A 7.5D		NVDDO_PSI 21.3C		NVDDO_PSI 21.3C		PEX_TX21 2.2D 2.5C			
CEC 12.3D 19.4B		FBA_D<17> 3.1B 4.4B		FBC_CMD<2> 6.3C 7.1B		FBC_D<4> 6.3A 7.5D		NVDDO_PSI 21.3C		NVDDO_PSI 21.3C		PEX_TX22 2.2D 2.5C			
CEC_OT216 19.4B		FBA_D<18> 3.1B 4.4B		FBC_CMD<3> 6.3C 7.1B		FBC_D<4> 6.3A 7.5D		NVDDO_PSI 21.3C		NVDDO_PSI 21.3C		PEX_TX23 2.2D 2.5C			
DACA_BLUE 3.3C 9.5A		FBA_D<19> 3.1B 4.4B		FBC_CMD<4> 6.3C 7.1B		FBC_D<4> 6.3A 7.5D		NVDDO_PSI 21.3C		NVDDO_PSI 21.3C		PEX_TX24 2.2D 2.5C			
DACA_BLUE_C 9.5A 9.5H 11.2D		FBA_D<20> 3.1B 4.4B		FBC_CMD<5> 6.3C 7.1B		FBC_D<4> 6.3A 7.5D		NVDDO_PSI 21.3C		NVDDO_PSI 21.3C		PEX_TX25 2.2D 2.5C			
DACA_GREEN 3.3C 9.5A		FBA_D<21> 3.1B 4.4B		FBC_CMD<6> 6.3C 7.2E 7.2D		FBC_D<4> 6.3A 7.5D		NVDDO_PSI 21.3C		NVDDO_PSI 21.3C		PEX_TX26 2.2D 2.5C			
DACA_GREEN_C 9.4B 9.5A 11.2D		FBA_D<22> 3.1B 4.4B		FBC_CMD<7> 6.3C 7.1B		FBC_D<4> 6.3A 7.5D		NVDDO_PSI 21.3C		NVDDO_PSI 21.3C		PEX_TX27 2.2D 2.5C			
DACA_HYMC 3.3C 9.5A		FBA_D<23> 3.1B 4.4B		FBC_CMD<8> 6.3C 7.2B 7.2E 7.2D		FBC_D<4> 6.3A 7.5D		NVDDO_PSI 21.3C		NVDDO_PSI 21.3C		PEX_TX28 2.2D 2.5C			
DACA_HYMC_BUF 9.2D 9.5A		FBA_D<24> 3.1B 4.4B		FBC_CMD<9> 6.3C 7.1B		FBC_D<4> 6.3A 7.5D		NVDDO_PSI 21.3C		NVDDO_PSI 21.3C		PEX_TX29 2.2D 2.5C			
DACA_HYMC_C 9.2B 9.5A 11.2D		FBA_D<25> 3.1B 4.4B		FBC_CMD<10> 6.3C 7.1B		FBC_D<4> 6.3A 7.5D		NVDDO_PSI 21.3C		NVDDO_PSI 21.3C		PEX_TX30 2.2D 2.5C			
DACA_HYMC_R 9.3F 9.5A		FBA_D<26> 3.1B 4.4B		FBC_CMD<11> 6.3C 7.1B		FBC_D<4> 6.3A 7.5D		NVDDO_PSI 21.3C		NVDDO_PSI 21.3C		PEX_TX31 2.2D 2.5C			
DACA_RED 3.3C 9.5A		FBA_D<27> 3.1B 4.4B		FBC_CMD<12> 6.3C 7.1B		FBC_D<4> 6.3A 7.5D		NVDDO_PSI 21.3C		NVDDO_PSI 21.3C		PEX_TX32 2.2D 2.5C			
DACA_RED_C 9.4B 9.5A 11.2D		FBA_D<28> 3.1B 4.4B		FBC_CMD<13> 6.3C 7.1B		FBC_D<4> 6.3A 7.5D		NVDDO_PSI 21.3C		NVDDO_PSI 21.3C		PEX_TX33 2.2D 2.5C			
DACA_RESET 9.3B 9.5A		FBA_D<29> 3.1B 4.4B		FBC_CMD<14> 6.3C 7.1B		FBC_D<4> 6.3A 7.5D		NVDDO_PSI 21.3C		NVDDO_PSI 21.3C		PEX_TX34 2.2D 2.5C			
DACA_VDD 9.3B 9.5A		FBA_D<30> 3.1B 4.4B		FBC_CMD<15> 6.3C 7.1B		FBC_D<4> 6.3A 7.5D		NVDDO_PSI 21.3C		NVDDO_PSI 21.3C		PEX_TX35 2.2D 2.5C			
DACA_VREF 9.3B 9.5A		FBA_D<31> 3.1B 4.4B		FBC_CMD<16> 6.3C 7.1B		FBC_D<4> 6.3A 7.5D		NVDDO_PSI 21.3C		NVDDO_PSI 21.3C		PEX_TX36 2.2D 2.5C			
DACA_VYNC 9.3C 9.5A		FBA_D<32> 3.1B 4.4B		FBC_CMD<17> 6.3C 7.1B		FBC_D<4> 6.3A 7.5D		NVDDO_PSI 21.3C		NVDDO_PSI 21.3C		PEX_TX37 2.2D 2.5C			
DACA_VYNC_BUF 9.2D 9.5A		FBA_D<33> 3.1B 4.4B		FBC_CMD<18> 6.3C 7.1B		FBC_D<4> 6.3A 7.5D		NVDDO_PSI 21.3C		NVDDO_PSI 21.3C		PEX_TX38 2.2D 2.5C			
DACA_VYNC_C 9.2B 9.5A 11.2D		FBA_D<34> 3.1B 4.4B		FBC_CMD<19> 6.3C 7.1B		FBC_D<4> 6.3A 7.5D		NVDDO_PSI 21.3C		NVDDO_PSI 21.3C		PEX_TX39 2.2D 2.5C			
DACA_VYNC_R 9.3F 9.5A		FBA_D<35> 3.1B 4.4B		FBC_CMD<20> 6.3C 7.2B 7.2D		FBC_D<4> 6.3A 7.5D		NVDDO_PSI 21.3C		NVDDO_PSI 21.3C		PEX_TX40 2.2D 2.5C			
DAGR_BLUE 10.3C 10.5A		FBA_D<36> 3.1B 4.4B		FBC_CMD<21> 6.3C 7.1B		FBC_D<4> 6.3A 7.5D		NVDDO_PSI 21.3C		NVDDO_PSI 21.3C		PEX_TX41 2.2D 2.5C			
DAGR_BLUE_C 10.5A 10.5D		FBA_D<37> 3.1B 4.4B		FBC_CMD<22> 6.3C 7.1B		FBC_D<4> 6.3A 7.5D		NVDDO_PSI 21.3C		NVDDO_PSI 21.3C		PEX_TX42 2.2D 2.5C			
DAGR_GREEN 10.3C 10.5A		FBA_D<38> 3.1B 4.4B		FBC_CMD<23> 6.3C 7.1B		FBC_D<4> 6.3A 7.5D		NVDDO_PSI 21.3C		NVDDO_PSI 21.3C		PEX_TX43 2.2D 2.5C			
DAGR_GREEN_C 10.4D 10.5A		FBA_D<39> 3.1B 4.4B		FBC_CMD<24> 6.3C 7.1B		FBC_D<4> 6.3A 7.5D		NVDDO_PSI 21.3C		NVDDO_PSI 21.3C		PEX_TX44 2.2D 2.5C			
DAGR_GREEN_R 10.4D 10.5A		FBA_D<40> 3.1B 4.4B		FBC_CMD<25> 6.3C 7.1B		FBC_D<4> 6.3A 7.5D		NVDDO_PSI 21.3C		NVDDO_PSI 21.3C		PEX_TX45 2.2D 2.5C			
DAGR_HYMC 10.3C 10.5A		FBA_D<41> 3.1B 4.4B		FBC_CMD<26> 6.3C 7.1B		FBC_D<4> 6.3A 7.5D		NVDDO_PSI 21.3C		NVDDO_PSI 21.3C		PEX_TX46 2.2D 2.5C			
DAGR_HYMC_BUF 10.3D 10.5A		FBA_D<42> 3.1B 4.4B		FBC_CMD<27> 6.3C 7.1B		FBC_D<4> 6.3A 7.5D		NVDDO_PSI 21.3C		NVDDO_PSI 21.3C		PEX_TX47 2.2D 2.5C			
DAGR_HYMC_C 10.3B 10.5A		FBA_D<43> 3.1B 4.4B		FBC_CMD<28> 6.3C 7.1B		FBC_D<4> 6.3A 7.5D		NVDDO_PSI 21.3C		NVDDO_PSI 21.3C		PEX_TX48 2.2D 2.5C			
DAGR_HYMC_R 10.3B 10.5A		FBA_D<44> 3.1B 4.4B		FBC_CMD<29> 6.3C 7.1B		FBC_D<4> 6.3A 7.5D		NVDDO_PSI 21.3C		NVDDO_PSI 21.3C		PEX_TX49 2.2D 2.5C			
DAGR_RED 10.3C 10.5A		FBA_D<45> 3.1B 4.4B		FBC_CMD<30> 6.3C 7.1B		FBC_D<4> 6.3A 7.5D		NVDDO_PSI 21.3C		NVDDO_PSI 21.3C		PEX_TX50 2.2D 2.5C			
DAGR_RED_C 10.4D 10.5A		FBA_D<46> 3.1B 4.4B		FBC_CMD<31> 6.3C 7.1B		FBC_D<4> 6.3A 7.5D		NVDDO_PSI 21.3C		NVDDO_PSI 21.3C		PEX_TX51 2.2D 2.5C			
DAGR_RED_R 10.3B 10.5A		FBA_D<47> 3.1B 4.4B		FBC_CMD<32> 6.3C 7.1B		FBC_D<4> 6.3A 7.5D		NVDDO_PSI 21.3C		NVDDO_PSI 21.3C		PEX_TX52 2.2D 2.5C			
DAGR_VREF 10.3B 10.5A		FBA_D<48> 3.1B 4.4B		FBC_CMD<33> 6.3C 7.1B		FBC_D<4> 6.3A 7.5D		NVDDO_PSI 21.3C		NVDDO_PSI 21.3C		PEX_TX53 2.2D 2.5C			
DAGR_VYNC 10.3C 10.5A		FBA_D<49> 3.1B 4.4B		FBC_CMD<34> 6.3C 7.1B		FBC_D<4> 6.3A 7.5D		NVDDO_PSI 21.3C		NVDDO_PSI 21.3C		PEX_TX54 2.2D 2.5C			
DAGR_VYNC_BUF 10.3D 10.5A		FBA_D<50> 3.1B 4.4B		FBC_CMD<35> 6.3C 7.1B		FBC_D<4> 6.3A 7.5D		NVDDO_PSI 21.3C		NVDDO_PSI 21.3C		PEX_TX55 2.2D 2.5C			
DAGR_VYNC_C 10.3B 10.5A		FBA_D<51> 3.1B 4.4B		FBC_CMD<36> 6.3C 7.1B		FBC_D<4> 6.3A 7.5D		NVDDO_PSI 21.3C		NVDDO_PSI 21.3C		PEX_TX56 2.2D 2.5C			
DAGR_VYNC_R 10.3B 10.5A		FBA_D<52> 3.1B 4.4B		FBC_CMD<37> 6.3C 7.1B		FBC_D<4> 6.3A 7.5D		NVDDO_PSI 21.3C		NVDDO_PSI 21.3C		PEX_TX57 2.2D 2.5C			
FAN_PWM 17.1G		FBA_D<53> 3.1B 4.4B		FBC_CMD<38> 6.3C 7.1B		FBC_D<4> 6.3A 7.5D		NVDDO_PSI 21.3C		NVDDO_PSI 21.3C		PEX_TX58 2.2D 2.5C			
FAN_PWM_R 17.1G		FBA_D<54> 3.1B 4.4B		FBC_CMD<39> 6.3C 7.1B		FBC_D<4> 6.3A 7.5D		NVDDO_PSI 21.3C		NVDDO_PSI 21.3C		PEX_TX59 2.2D 2.5C			
FBA_CLK0 3.4D 4.1F 4.2A		FBA_D<55> 3.1B 4.4B		FBC_CMD<40> 6.3C 7.1B		FBC_D<4> 6.3A 7.5D		NVDDO_PSI 21.3C		NVDDO_PSI 21.3C		PEX_TX60 2.2D 2.5C			
FBA_CLK0* 3.4D 4.1F 4.2A		FBA_D<56> 3.1B 4.4B		FBC_CMD<41> 6.3C 7.1B		FBC_D<4> 6.3A 7.5D		NVDDO_PSI 21.3C		NVDDO_PSI 21.3C		PEX_TX61 2.2D 2.5C			
FBA_CLK0_TERM 4.2E 4.2F		FBA_D<57> 3.1B 4.4B		FBC_CMD<42> 6.3C 7.1B		FBC_D<4> 6.3A 7.5D		NVDDO_PSI 21.3C		NVDDO_PSI 21.3C		PEX_TX62 2.2D 2.5C			
FBA_CMD<0> 3.3C 4.1B		FBA_D<58> 3.1B 4.4B		FBC_CMD<43> 6.3C 7.1B		FBC_D<4> 6.3A 7.5D		NVDDO_PSI 21.3C		NVDDO_PSI 21.3C		PEX_TX63 2.2D 2.5C			
FBA_CMD<0> 3.3D 4.1A 4.1D 4.1F		FBA_D<59> 3.1B 4.4B		FBC_CMD<44> 6.3C 7.1B		FBC_D<4> 6.3A 7.5D		NVDDO_PSI 21.3C		NVDDO_PSI 21.3C		PEX_TX64 2.2D 2.5C			
FBA_CMD<1> 3.3C 4.1B		FBA_D<60> 3.1B 4.4B		FBC_CMD<45> 6.3C 7.1B		FBC_D<4> 6.3A 7.5D		NVDDO_PSI 21.3C		NVDDO_PSI 21.3C		PEX_TX65 2.2D 2.5C			
FBA_CMD<1> 3.3D 4.1B		FBA_D<61> 3.1B 4.4B		FBC_CMD<46> 6.3C 7.1B		FBC_D<4> 6.3A 7.5D		NVDDO_PSI 21.3C		NVDDO_PSI 21.3C		PEX_TX66 2.2D 2.5C			
FBA_CMD<2> 3.3C 4.1E		FBA_D<62> 3.1B 4.4B		FBC_CMD<47> 6.3C 7.1B		FBC_D<4> 6.3A 7.5D		NVDDO_PSI 21.3C		NVDDO_PSI 21.3C		PEX_TX67 2.2D 2.5C			
FBA_CMD<3> 3.3C 4.1E		FBA_D<63> 3.1B 4.4B		FBC_CMD<48> 6.3C 7.1B		FBC_D<4> 6.3A 7.5D		NVDDO_PSI 21.3C		NVDDO_PSI 21.3C		PEX_TX68 2.2D 2.5C			
FBA_CMD<4> 3.3C															

Power Supply III: NVVDD

