


ANT_DPDT



	Sign	Date	Type:
Drawn By			Draw No: Schematic
Checked By			Sheet of 34 Ver:
Standard By			
Approved By			

realme

MMMB PA

TX_RFOUT_B8
 TX_RFOUT_B5
 TX_RFOUT_B20
 TX_RFOUT_B28A
 TX_RFOUT_B28B


シズン56020






ソス DR660

ラメ籠レマ富貴ケテ2555-2675MHz


Place LNA matching components close to SDR660

	Sign	Date	Type: Schematic
Drawn By			Draw No:
Checked By			Sheet of
Standard By			11_RF_MMPC+ASM2 Ver:
Approved By			Oppo








B1 TRX**B3 TRX****CA B1B3 TRX****B2 TRX****PCS PRX****B7 TRX**

	Sign	Date	Type:
Drawn By			Draw No: Schematic
Checked By			Sheet of 22 Ver:
Standard By			
Approved By			oppo

B5 TRX

Place LNA matching components close to SDR660

B34B39 PRX**B8 TRX****B20 TRX****B28A TRX****B34B39 TX****B28B TRX**


	Sign	Date	Type:
Drawn By			Draw No: Schematic
Checked By			Sheet of 22 Ver:
Standard By			
Approved By			

oppo


Place LNA matching components close to SDR660

LTE DRX

B1 DRX




B3 DRX




B5 DRX



B7 DRX





B8 DRX



B20 DRX




B41 DRX




Place LNA matching components close to SDR660


B34 DRX




B39 DRX



B28 DRX



B40 DRX



	Sign	Date	Type:
Drawn By			Draw No: Schematic
Checked By			Sheet of 34 Ver:
Standard By			
Approved By			

realme

A

A

B

B

C

C

D

D



E

E

F

F

DCDC




Place these very close to MMPA

	Sign	Date	Type:
Drawn By			Draw No: Schematic
Checked By			Sheet of 34 Ver:
Standard By			
Approved By			realme




SDR660

SDR660 control モデル



	Sign	Date	Type:
Drawn By			Draw No: Schematic
Checked By			Sheet of 34 Ver:
Standard By			
Approved By			realme

SDR660才醸エスモル




コ オボクオトオ釀エミ麿エミヌミヘラ。マ。

	Pin Name	Pin	Current mA		Pin Name	Pin	Current mA
VREG_L2A ワイヤレス 75	VDDA_1P0_TX0	3	20	VREG_L7A ワイヤレス 05	VDDA_1P2_TX0	29	15
	VDDA_1P0_RX	13	20		VDDA_1P2_RX2	70	30
	VDDA_1P0	37	10		VDDA_1P2_ANA2	75	80
	VDDA_1P0_RX2	43	20		VDDA_1P2_FBRX	85	30
	VDDA_1P0_RXL02	53	20		VDDA_1P2_ANA0	90	10
	VDDA_1P0_RX1	77	30		VDDA_1P2_RX1	108	40
	VDDA_1P0_RX	95	50		VDDA_1P2_RXL00	123	20
	VDDA_1P0_XO	107	15		VDDA_1P2_RX0	130	30
	VDDA_1P0_RXL00	132	30		VDDA_1P2_ANA1	137	50
	VDDA_1P0_TX1	144	20		VDDA_1P8_TX0	11	25
VREG_L3A ワイヤレス 50	VDDA_1P0_GNSS	146		VREG_L12A ワイヤレス 05	VDDA_1P8_ANA3	35	7.5
	VDDA_1P0_RX0	154	40		VDDA_1P8_ANA5	50	5
	VDDD_1P0	64	50		VDDA_1P8_FBRX	59	15
	VDDD_1P0	82	50		VDDA_1P8_RX2	69	5
VREG_L13A	VDDD_1P0_QLINK	118			VDDA_1P8_ANA4	121	7.5
	VDDD_1P0	142	50		VDDA_1P8_RX1	122	5
	VDDD_1P8	112	10		VDDA_1P8_TX1	152	35




	Sign	Date	Type:	
Drawn By			Draw No: Schematic	
Checked By			Sheet of 34 Ver:	
Standard By				
Approved By				




WIFI インターフェース




CH0 5G




GPS



CH1 2.4G



CH1 5G



	Sign	Date	Type:
Drawn By			Draw No:Schematic
Checked By			Sheet 1 of 32 Ver:
Standard By			
Approved By			

oppo

WCN3998

WCN3998才釀エイヨ

A

B

C

D

E

F

G

H

I

J

K

L

M

N

O

P

Q

R

S

T

U

V

W

X

Y

Z

AA

BB

CC

DD

EE

FF

GG

HH

II

JJ

KK

LL

MM

NN

OO

PP

QQ

RR

SS

TT

UU

VV

WW

XX

YY

ZZ

AA

BB

CC

DD

EE

FF

GG

HH

II

JJ

KK

LL

MM

NN

OO

PP

QQ

RR

SS

TT

UU

VV

WW

XX

YY

ZZ

AA

BB

CC

DD

EE

FF

GG

HH

II

JJ

KK

LL

MM

NN

OO

PP

QQ

RR

SS

TT

UU

VV

WW

XX

YY

ZZ

AA

BB

CC

DD

EE

FF

GG

HH

II

JJ

KK

LL

MM

NN

OO

PP

QQ

RR

SS

TT

UU

VV

WW

XX

YY

ZZ

AA

BB

CC

DD

EE

FF

GG

HH

II

JJ

KK

LL

MM

NN

OO

PP

QQ

RR

SS

TT

UU

VV

WW

XX

YY

ZZ

AA

BB

CC

DD

EE

FF

GG

HH

II

JJ

KK

LL

MM

NN

OO

PP

QQ

RR

SS

TT

UU

VV

WW

XX

YY

ZZ

AA

BB

CC

DD

EE

FF

GG

HH

II

JJ

KK

LL

MM

NN

OO

PP

QQ

RR

SS

TT

UU

VV

WW

XX

YY

ZZ

AA

BB

CC

DD

EE

FF

GG

HH

II

JJ

KK

LL

MM

NN

OO

PP

QQ

RR

SS

TT

UU

VV

WW

XX

YY

ZZ

AA

BB

CC

DD

EE




FF

GG

HH

II

JJ

uMCP_EBI0**uMCP_EBI1****uMCP_GND**

A


B

C


D

E


F

Power For uMCP




LCM Connector



DSI CMF



OLED Driver



	Sign	Date	Type:
Drawn By			Draw No: Schematic
Checked By			Sheet of 36 Ver:
Standard By			
Approved By			

realme

G-Sensor/Gyo


1

2

6

P.S sensor module


A.L.S. sensor1



Magnetic Sensor

M-sensor	Read	Write
AK09918	0X19	0X1
AK09911	0X19	0X1
MMC3530KJ	0x61	0x6

For more information about the study, please contact Dr. Michael J. Hwang at (319) 356-4000 or email at mhwang@uiowa.edu.



1. ヤレハケモテAK09911」ヤMMC3530」ヤYAS537バア」ヤR2401フ ヲクオ釋取ヤR2403N
 2. ハケモテAK09918」ヤMMC5603バア」ヤR2401NC」ヤR2403フ ヲクオ釋
 3. ヤレハケモテAK09911バアGP10ナ董テウノハ莎 ヒ
トヤネマク° オ酥ス」ヤハケモテYas537シ-MMC3530バア」ヤGP10ナ董テウノハ菠 ヒサ ° ラ靄

For more information about the study, please contact Dr. Michael J. Hwang at (319) 356-4000 or email at mhwang@uiowa.edu.

Motor

1

1

1

1

1

1


A

1


	Sign	Date	Type:
Drawn By	Elvis	2014/01/15	Draw No: Schematic
Checked By			Sheet of 36 Ver:
Standard By			
Approved By			

realme

Plug Detect





SIM1 Card




TF CARD

SIM2 Card




	Sign	Date	Type:
Drawn By			Draw No: Schematic
Checked By			Sheet of 36 Ver:
Standard By			
Approved By			realme


AUX_Rear_Camera




Wide_Rear_Camera1 (8M)




Front_Camera




Main_Rear_Camera0 (64M) シ貯48M



microspur_Rear_Camera




U2614



PM-8008-0-WLPSP20-HR-X0-0

Flash LED




Drawn By	Sign	Date	Type:
			Draw No: Schematic
Checked By			Sheet of 36 Ver: 1.1
Standard By			
Approved By			


realme

SMART PA

TFA9894/9874 I2C Address (R:0x6B; W:0x6A)



Second MIC





	Sign	Date	Type:
Drawn By			Draw No: Schematic
Checked By			Sheet of 35 Ver:
Standard By			
Approved By			

realme


Hardware Reset

NVP&OVP




VBAT_MOSFET

VPH_PWRハヌウ莊端Cオマホヘケリオ醋莎 ヒネ。オ
VBATOハヌアモモヨリ送り。オ
VBAT_RSTハヌモキオサMOSケワハ莎 ヒネ。オ



Battery Connector


ホ達りBQ27411 120オヨヰ30xAA(ミ) 0xAB(ガ)



	Sign	Date	Type:
Drawn By			Draw No: Schematic
Checked By			Sheet of 35 Ver:
Standard By			
Approved By			realme


Fast Charge

A



USB Switch


E



S	Select
0	UART(default)
1	MCU


Thermistor

B



Level Switch

E




	Sign	Date	Type:
Drawn By			Draw No: Schematic
Checked By			Sheet of 35 Ver:
Standard By			
Approved By			


realme

USB Switch

A




Test Point





A

B

S	Select
0	UART and MCU(default)
1	USB




Test Confige




B

Key of Volume + -





Full Function Test Point

Screw Hole




C

Power Key



D

Force_USB_Boot



	Sign	Date	Type:
Drawn By			Draw No: Schematic
Checked By			2024-08-15
Standard By			Ver: 1.0
Approved By			oppo


E

F

CC Protection


power for Finger

A




A

BTB TO C BOARD




C

Motor



E

Mark Point DRILL




F


	Sign	Date	Type:
Drawn By			Draw No: Schematic
Checked By			Sheet of 36 Ver:
Standard By			
Approved By			

realme

SM7150_SDC & USB





SM7150_EBI0/1




SM7150_ GPIOs

SDM7150_LPI GPIOs



I2C BUS PULL-UPS




	Sign	Date	Type:	
Drawn By			Draw No:	Schematic
Checked By			Sheet	of 35 Ver:
Standard By				
Approved By				

SDM7150_MIPI_CSI&DSI



SDM7150_WCSS/RF

A




SM-7150-1-PSP792-TR-00-0-AA PS

B



C

JTAG TEST POINT



E

F

	Sign	Date	Type:
Drawn By			Draw No: Schematic
Checked By			Sheet of 35 Ver:
Standard By			
Approved By			realme

SM7150_POWER For EBI/MIPI/USB/QLINK

A

B

C

D

E

F

A


B

C

D

E

F




LPDDR4x


Power Domain	DCR (mA)	Z @ 1-10 MHz	Pin No. of positive ports	Pin No. of negative ports
VDD_EBI_PHY	30	75	1000	K16, K14, K12, K10, H16, H12MM, M14, M12, H8, G9, G11, F14, G13, G15
VDD_EBI_IO	10	30	600	K22, K18, K20, J21, J19, H20

	Sign	Date	Type:
Drawn By			Draw No: Schematic
Checked By			Sheet of 35 Ver:
Standard By			
Approved By			realme

SM7150_POWER For APC/MODEM/MX



SM7150_POWER For CX/GFX



Lumped PDN Specs

Lumped FBn Specs						
		Maximum Impedance (mΩ)				
Power Domain	DC to 10MHz	MHz to 25 MHz	2500 MHz	No. of positive ports	Pin No. of negative ports	
VDD_AP0	5	22	8Q19, AD16, AD14, AC15, AD12, AD10, AH17	AM8, AL7, AK8, AH8, AF8, AF16, AM19, AN19, F-AN15, AN11, AM20, AM18, AM16, AM14, AM12, AL21f-AL11f-AK20, AK18, AK16, AK14, AK12, AJ19, AJ13	AE9B14, AN7, AM10, AK6, AK10, AJ7, AH10, AG7, AF14, AF12, AF10, AP16, AP14, AP12, AM22, AM10, AJ10, AJ21, AH18, AH16, AH14, AH12, AH10	
VDD_AP1	2	17	63N21			
VDD_MODEM	7	29	10AH24, AL38, AL31, AL23, AK32, AK30, AK26, AK24, AJ25	AN29, AN25, AM28, AM26, AM24, AP32, AP30, AP28, AP26, AP24, AN24, AL32, AL31, AL23, AK32, AK30, AM26, AM30, AM22, AK22, AH30, AH28, AH26, AK24, AJ25		
VDD_CORE	5	24	Y32, 8226, P22,	Y30, Y28, Y26, Y24, V26, V24, U22, T28, T22, T20, T18, T16, T14, T24, R23, R21, R17, R13, PP08, PP12, M22, M20, M18, M16, M14, M12, P20, P18, P16, P14, N17, N15, N13, AB34, AB32, AB30, AB28, AB26, M26, M24, AA33, AA29, AA23	V22, T28, T22, T20, T18, T16, T14, U22, T28, T22, T20, T18, T16, T14, P20, P18, P16, P14, N17, N15, N13, AB34, AB32, AB30, AB28, AB26, AB24, AA35	
VDD_MEMORY	5	24	82F26, V16, V14, V12, V10, U21, U19, U13T2011T1AG2F16, AD32,	AE25, Y20, W21, WL7, WL8F3V20Y22V18Y18, Y16, Y14, Y12, Y10, V22, AE25, AG27, AG25, AG17, AF28, AF26, AF18, AE27 AH26, AH18, AH16, AF24, AD30, AD28, AD26, AD24, AD22, AB20, AB30, AB28, AB26, AB24, AB18, AC31, AC29, AC27, AC25, AC23, AC21, AC19, AB22, AB20, AA19	V16, V14, V12, V10, U21, U19, U13T2011T1AG2F16, T14, T12, T10, AH30, AH27, AG25, AG17, AF28, AF26, AF18, AE27 AH26, AH18, AH16, AF24, AD30, AD28, AD26, AD24, AD22, AB20, AB30, AB28, AB26, AB24, AB18, AC31, AC29, AC27, AC25, AC23, AC21, AC19, AB22, AB20, AA19	
VDD_WCSS	55	101	377	N11, M10, L9	P12, M12	
VDD_LPI_CORE	70	83	314	AD34, AF34	AB36, AB34, AD36	
VDD_LPI_MEM	100	172	660	AH32	AF32	
VDD_GFX	3	20	75	V32, V30, V28, U31, U29, N35, N33, N31, N30, T30, T28, R33, P36, P34, P32, P31, P30, P28, N37, M36, K34, K32, K30, K29		


Distributed PDN Specs

Distributed PDN Specs							
	Maximum Impedance ($\text{m}^{\frac{1}{2}}$)						
Power Domain	DC to 10MHz	1MHz to 25 MHz	100 MHz	Port No.	No. of positive ports	Pin No. of negative ports	
AB16 AK22, 3 AMI 4, T12 K26	VDD_CORE	6	27	94	1P20, P18, R17, N17, P16, N15, P14, R13, N13, T20, T18, T16, T14, T12, P12, M12, M14, M16, M18, M20		
	VDD_CORE	6	36	126	AA23, Y32, Y30, AA29, Y28, AA23, Y26, Y24, K26, V26, V24, U23, T26, T24, P26, P24, M2E, B24, M24, R23, P22, R21	AA35, AB34, AB32, AB30, AB28, AH26, Y22, V22, T28, P28, T22, T20, M22	
	VDD_MEM	6	27	94	1AA19, AB20, AB22, AC23, AC21, AC19, AD22, AD20, AD18, AF18, AG17	AB24, Y22, Y18, AB18, AH16,	
	VDD_MEM	7	31	110	2 AD32, AC31, AD30, AC29, AD28, AC27, AC25, AD24, AD26, AE27, AE25, AF28, AB30, AB32, AF32, AH30, AH28, AH26, AF26, AG29, AG27, AG25	AF24, AB24, AB26, AB28,	
	VDD_MEM	6	36	126	3 V10, U11, V12, U13, V14, W15, V16, W17, V18, U19, U21, V20, W21, V20, V22	Y10, Y12, Y14, Y16, Y18, Y22, T22, T20, T18, T16, T14, T12, T10	


	Sign	Date	Type:			
Drawn By			Draw No:	Schematic		
Checked By			Sheet	of	35	Ver:
Standard By						
Approved By						

SM7150_DECAPS


GFX




MODEM




SILVER APC (PWR CLUSTER)




GOLD APC (PERF CLUSTER)




LPI (SSC) CX




CX



WCSS CX




VDD_MX




NOTE: RESISTORS SHOULD BE PLACED CLOSE TO THE BULK CAP NEAR SDM

Drawn By	Sign	Date	Type:
Draw No: Schematic			
Checked By			Sheet of 35 Ver:
Standard By			
Approved By			realme

PM7150_Charger




PM7150_Control_CLK




USB CON Temp

	Sign	Date	Type:
Drawn By			Draw No: A2BHMKTic
Checked By			Sheet of 25 Ver:
Standard By			
Approved By			realme


PM7150_SMPS




PM7150_LDO



PM7150_GND




PM7150_GPIO



Drawn By	Sign	Date	Type:
			Draw No: Schematic
Checked By			Sheet of 35 Ver:
Standard By			
Approved By			



realme

SM7150_GND




	Sign	Date	Type:
Drawn By			Draw No: Schematic
Checked By			Sheet of 35 Ver:
Standard By			
Approved By			realme

PM7150A_SMPS_1




PM7150A_SMPS_2




	Sign	Date	Type:
Drawn By			Draw No: Schematic
Checked By			Sheet of 35 Ver:
Standard By			
Approved By			realme


PM7150A_OLED



PM7150A_LDO




PM7150A_GND




	Sign	Date	Type:
Drawn By			Draw No: Schematic
Checked By			Sheet of 36 Ver:
Standard By			
Approved By			realme

PM7150A_BOB_FLASH_LPG



PM7150A_GPIO





Power source	Default	GPIO availability
VDD_MSM_IO(VREG_L13A_1p8)	GPIO_2, GPIO_3, GPIO_4, GPIO_5, GPIO_6, GPIO_9, GPIO_11, GPIO_12 (LV)	
VPH_PWR	3.6V GPIO_1, GPIO_6, GPIO_7, GPIO_10 (MV)	


	Sign	Date	Type:
Drawn By			Draw No: 20230824
Checked By			Sheet 31 of 32 Ver: 1
Standard By			
Approved By			relairne

WCD9370

HP MIC Bias



Receiver



Power source	Default	GPIO availability
VDD_MSM_IO(VREG_L13A_1p8)	GPIO 2, GPIO 3, GPIO 4, GPIO 5, GPIO 8, GPIO 9, GPIO 11, GPIO 12 (LV)	
VPH_PWR	3.6V GPIO 1, GPIO 6, GPIO 7, GPIO 10 (MV)	


	Sign	Date	Type:
Drawn By			Draw No: Schematic
Checked By			Sheet of 35 Ver:
Standard By			
Approved By			

WCD-9370-0-WLPSP55-HR-01-0

NFC

SN100T I2C Address

HIF2	HIF1	ミオリヨウ Write	がりヨウ Read
0	0	0x50	0x51
0	1	0x52	0x53
1	0	0x54	0x55
1	1	0x56	0x57



VREG_L10A_1P8

PVDD_NFC

R4507

VREG_L10A_1P8 OR PVDD_NFC


The diagram illustrates two parallel circuit paths originating from the **VREG_L4C_1P8** node. The top path leads to the **VDD_UIM1** node through a resistor **R4506** in series with a diode (marked as **NC**). The bottom path leads to the **VDD_UIM2** node through a resistor **R4508** in series with a diode (marked as **NC**). Both resistors are connected between the **VREG_L4C_1P8** node and their respective output nodes.

但材醸ケム。ネ。ケ オトヘムケオ醸ン

	Sign	Date	Type:			
wn By			Draw No:	Schematic		
kced By			Sheet	of	35	Ver:
ndard By						
oved By						


A

3



B

B



C

6

D

1

E

1

F

E

	Sign	Date	Type:			
Drawn By			Draw No:	Schematic		
Checked By			Sheet	of	36	Ver:
Standard By						
Approved By						

