





## (1) PCI-EXPRESS EDGE CONNECTOR




SYMBOL LEGEND	
DN	DO NOT INSTALL
B or #	ACTIVE LOW
BUO	BRING UP ONLY
	DIGITAL GROUND
	ANALOG GROUND

## (2) ELLESMERE PCIE INTERFACE




Check BOM for more detail


(3) ELLESMERE MEM INTERFACE CH A/B




## (4) ELLESMERE MEM INTERFACE CH C/D



(5) GDDR5 MEMORY CH A/B





## (6) GDDR5 MEMORY CH C/D






(7) ELLESMERE GPIO STRAP CF XTAL










(9) ELLESMERE TMDP A/B




<b>GIGABYTE</b>			
Title ELLESMERE TMDP A/B			
Size	Document Number		Rev
Custom	GV-RX570GAMING-8GD-MI		1.11
Date:	Friday, June 01, 2018	Sheet	9 of 29

(10) ELLESMERE TMDP C/D







## OPTIONAL ESD PROTECTION DIODES



(12) ELLESMERE POWER




(13) ELLESMERE GROUND




GIGABYTE			
Title ELLESMERE GND			
Size Custom	Document Number GV-RX570GAMING-8GD-MI		Rev 1.11
Date: Friday, June 01, 2018	Sheet 13	of 29	


Change PWM to UPI by diho 20170807




SVC	SVD	BOOT VOLTAGE(V)
0	0	1.1
0	1	1.0
1	0	0.9
1	1	0.8














Two circuit diagrams are shown. The first, titled 'FILTERED SMPS VCC', shows a voltage divider connected to +12V\_EXT\_A\_F. It consists of a 2.2k resistor and a 5% tolerance resistor. The output is connected to +VDD\_VCC and has a 0.1uF capacitor to ground. The second, titled 'BOOT CIRCUIT', shows a similar voltage divider connected to +VDD\_B. It also consists of a 2.2k resistor and a 5% tolerance resistor. The output is connected to PS-FVDD\_PHASE1 and has a 0.1uF capacitor to ground. A red dashed line indicates a connection from the output of the first circuit to the input of the second circuit.

<b>GIGABYTE</b>			
Title <b>MVDD</b>			
Size	Document Number	Rev	
Custom	<b>GV-RX570GAMING-8GD-MI</b>	1.11	
Date:	Friday, June 01, 2018	Sheet	18 of 29




(18) SMALL RAIL REGULATORS


















(19) POWER MANAGEMENT









6PIN&8PIN CONNECT COLAY by diho 20160514




POWER UP SEQUENCE			
BUS RAILS (3.3V/12V UP) → +1.8V → 0.935V		BIF_VDDC VDDC → VDDI M/IO	







## (20) MECHANICAL AND THERMAL MANAGEMENT




Modify 螺絲孔footprint by diho 20160514




(21) DEBUG CIRCUITS




E-FUSE CAPABILITY  
DEFAULT = GPIO-CONTROLLED  
(MANUAL OPTION AS BACK-UP)




DIGITAL POTS




DIGITAL POTS




SWITCHES




LM96163 FOR BACKUP THERMAL CONTROL




LED LIGHTS



VTMM - TEST CONNECTOR FOR VOLTAGE MEASUREMENTS



GIGABYTE			
Title	DEBUG CIRCUITS		
Size	Custom	Document Number	Rev
		GV-RX570GAMING-8GD-MI	1.11
Date:	Friday, June 01, 2018	Sheet	24 of 29





0	00A	08/28/2015	
1	00B	10/16/2015	1. Add GPIO1 for dynamic VDDCI 2. update VDDCI driver sequence
2	00C	03/23/2016	HDMI: - add series resistor R1880 ~R1887 - add pull down inductor L1880 ~L1887  remove C405, C403, VR400,C410,C414,R405
3	00D	04/16/2016	Modify GBT Design

Gigabyte Confidential  
Do not Copy

GIGABYTE			
Title BLOCK DIAGRAM			
Size Custom	Document Number GV-RX570GAMING-8GD-MI		Rev 1.11
Date:	Friday, June 01, 2016	Sheet 26	of 29








Vout = 8 ~ 7.5V

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY  
PAGE DETAIL  
MECH: Bracket/Thermal

Title		
Size	Document Number	Rev
CustomLED	GV-RX570GAMING-8GD-MI	1.11
Date:	Friday, June 01, 2018	Sheet 28 of 29


The diagram shows a 3-channel relay module circuit. It features three relays, Q6225, Q6226, and Q6227, each of type MMBT3904/SOT23/200mA/30. The circuit is powered by a 45V source. Each relay channel includes a 11K/4/1 resistor (R6330, R6283, R6329) and a 100nF/14/S 0402 capacitor (C6282, C6283, C6329). The relays are connected to a common ground. The output of each relay is connected to a 5V signal line. The circuit is labeled with component values and part numbers.



FAN Stop LED

ADD mlcc by diho.su 201604029

X1\_LED



MECH: Bracket/Thermal

Title				
Size	Document Number			Rev
Custom	FAN GV-RX570GAMING-8GD-MI			1.11
Date:	Friday, June 01, 2018			
	Sheet	29	of	29