PCI-EXPRESS EDGE CONNECTOR Place these caps as close to the PCIE +3.3V_BUS +12<u>V_BUS</u> +12V_BUS connector as possible +3.3V_BUS +3.3V_BUS PCIe RESET Buffered +3.3V_BUS -3.3V BUS x16 PCle 缅 +3.3V_BUS +3.3V_BUS R105 45.3K DNI R106 45.3K DNI BSH11 +12V#B1 +12V#B2 +12V#B3 GND#B4 SMCLK SMDAT GND#B7 +3.3V#B8 C157 10uF_16V p7 GPIO_4_SMBCLK 7 GPIO_3_SMBDATA JTDIO_LOOF System JTAG TDI and TDO are hard wired. see p. 21 for GPU JTAG connection CAP CER 10UF 20% 16V X6S DNI NC7SZ08P5X_NL PERST#_gated p19 1V_LDO_POK >> R103 0R X B10 X B11 JTAG1 3.3Vaux WAKE# +3.3V#A1 +3.3V#A10 PERST# +12<u>V_</u>BUS RSVD#B12 GND#B13 PETp0 PETn0 GND#B16 PRSNT2#B17 GND#B18 REFCLK-REFCLK GND#A18 PERPO PERPO GND#A18 p2 PETp0_GFXRp0 p2 PETn0_GFXRn0 GND#B18 PETp1 PETn1 GND#B21 GND#B22 PETp2 PETn2 GND#B25 GND#B25 GND#B25 PETp3 PETn3 GND#B29 Place R104 in U100 RSVD#A15 GND#A25 GND#A22 PERP; PERn; GND#A22 GND#A22 PERP; GND#A3 GND#A3 GND#A4 G +3.3V_BUS CAP CER 10UF 10% 6.3V X6S DNI BAT54S (0805)1.4MM MAX THICK C153 p19 1V_LDO_POK >> p2 PETp3_GFXRp3 p2 PETp3_GFXRp3 GND#B29 RSVD#B30 PRSNT2#B3' GND#B32 PETp4 PETn4 GND#B35 GND#B36 PETp5 PETp5 GND#B39 GND#B40 +3.3V_BUS p2 PETp4_GFXRp4 p2 PETn4_GFXRn4 C155 1uF_6.3V PETp5_GFXRp5 PETn5_GFXRn5 GND#B40 PETp6 PETn6 GND#B43 GND#B44 PETp7 PETn7 GND#B47 PRSNT2#B48 GND#B49 p2 PETp6_GFXRp6 p2 PETn6_GFXRn6 p2 PETp7_GFXRp7 p2 PETn7_GFXRn7 p2 PETp8_GFXRp8 p2 PETn8_GFXRn8 PETp8 PETn8 GND#A5 PERp PERn GND#B52 GND#B53 p2 PETp9_GFXRp9 p2 PETn9_GFXRn9 PET199 PET199 PET199 GND#B56 GND#B57 PET110 PET110 GND#B61 PET111 PET111 PET111 PET111 GND#B65 PET112 GND#B65 PET112 GND#B68 GND#B69 PET113 GND#B69 PET113 GND#B72 p2 PETp11_GFXRp11 p2 PETn11_GFXRn11 GND#A6 GND#A6 GND#A6 GND#A6 GND#A6 GND#A7 PERST#_buf R109 OR PERST#_gated R109 to be installed for Barts C159 100nF_6.3V MU101 to be installed for Cypress p2 PETp13_GFXRp13 p2 PETn13_GFXRn13 GND#B73 GND#B73 PETp14 PETn14 GND#B76 GND#B77 PETp15 PETn15 GND#B80 PRSNT2#B81 RSVD#B82 p2 PETp14_GFXRp14 p2 PETn14_GFXRn14 p2,20 PERST#_buf p2 PETp15_GFXRp15 p2 PETn15_GFXRn15 PERp15 PRESENCE ℀ PCIe stitching caps: To be placed close to the PCIe diff pair routed on Layer 6 at the PCIe slot SYMBOL LEGEND DO NOT INSTALL \downarrow ANALOG GROUND BUO BRING UP ONLY C184 100nF_6.3V C187 100nF_6.3V C191 100nF_6.3V C192 100nF_6.3V C183 100nF_6.3V C185 100nF_6.3V C186 100nF_6.3V C188 100nF_6.3V C193 100nF_6.3V C194 100nF_6.3V arkham Ontario mber 13, 2010 PCIE EDGE CONNECTOR No. 105-C220XX-00











































