PCI-EXPRESS EDGE CONNECTOR

+12V BUS

MC1 C1

470uF 10UF

+12V BUS

+3.3V

+3.3V

C5 1uF_6.3V


C2 150nF_16V

CAP CER 10UF 20% 16V X5R

CAP CER 10UF 10% 6.3V X5R (0805)1.4MM MAX THICK

C3 = 150nF_16V LF CAP CER 150NF 10% 16V X7R (0603)

+12V BUS



SYMBOL LEGEND

DN ID O NOT INSTALL


ACTIVE LOW

DIGITAL

GROUND


ANALOG
GROUND


CONFIDENTIAL A RECIPIER TARY TO ADVINACED MEDIO DENCES INC.
TO Advanced Micro Devices Inc.
This AND Dead in direction and design in the subsidier property of AND.
This AND Dead in direction proposes, Fether distribution or distinguist as safely problemed. Use of the information of design for any propose
with AND. AND This action responsible property of AND.
White the AND DEVELOP CONTROL PROPERTY OF THE AND DEVELOP THE AND DEVE





CONFIDENTIAL REPORTED LATE YO ADVINACED MICRO DENCES NC.
This AND Touch orderwate and design is the excitate property of AND,
This AND Touch orderwate and design is the ground property of AND,
with the AND Touch orderwate and design is the ground property of AND,
with AND Touch orderwate or representations or extractions of any time.

If the AND TOUCH ORDERWATE AND TOUCH ORDERW












DIVIDER RESISTORS	DDR2	GDDR3
MVREF TO 1.8V	100R	40.2R
MVREF TO GND	100R	100R





CHANNEL A: RANK 0 128MB DDR2 (6) M_MDA[63..0] 《>> VDDQ1 VDDQ2 VDDQ3 VDDQ4 VDDQ5 VDDQ6 VDDQ7 VDDQ8 VDDQ9 CLKA#1 X K8 CLKA1 JB VDDQ1 VDDQ2 VDDQ3 VDDQ4 VDDQ5 VDDQ7 VDDQ8 VDDQ9 VDDQ10 VDD1 VDD2 VDD3 VDD4 VDD5 +MVDD VDDL J1 VSSDL J7 VDDL VSSDL VDDL VSSDL VSSQ1 VSSQ2 VSSQ3 VSSQ4 VSSQ5 VSSQ6 VSSQ7 VSSQ8 VSSQ9 VSSQ10 M_QSA1 R214 10R M_QSA7 R216______10R M_QSA5 R218 10R R212 ~~ IC#A2 IC#E2 IC#L1 IC#R3 IC#R7 IC#R8 VSS1 VSS2 VSS3 VSS4 VSS5 VSS1 VSS2 VSS3 VSS4 VSS5 R202 = C413 4.99K 100nF R204 4.99K R206 4.99K + C463 100nF R208 4.99K C426 C427 C428 1uF_6.3V 1uF_6.3V 1uF_6.3V 402 402 402 C406 C407 C408 C409 C410 1uF_6.3V 1uF_6.3V 1uF_6.3V 1uF_6.3V 402 402 R209 4.99K R210 4.99K R220 4.99K eet 8 of 20 RH RV620 256/128MB DDR2-BGA84 32/16Mx16 VO dDV1No. 105-B350xx-00C





























Title RH RV620 256/128MB DDR2-BGA84 32/16MX16 V 0 dDV	vanani i	vaile/	5	4	3	2	1		
NOTE This softwards represents the PCIA, I does not represent any specific DRU. Post 17				Title		Schematic No.	Date:		
Rev 17 18 18 18 18 18 18 18	Δ	МГ		RH RV620 256/128MB DDR2-BGA	.84 32/16Mx16 VO dDVI	105-B350xx-00C	Friday, April 11, 2008		
Rev	REVISION HISTORY NOTE: This schematic represents the PCB, it does not represent any specific SKU. For Stuffing options (component values, DNI , ? please consult the product specific BOM.								
20			Date	REAL	REVISION DESCRIPTION				
2007-06-17 RM RT, NRT, RS, MB60, MR4S, R45, R1800, R1246, R1247, R1242, R1243, C853, C963; ADD R2, B860, MR690, C946; CHANGE R1022, R1623, 2007-06-52 REMOVE GRID TAYORS, GRID PVSS, AD3 NOV NC - WAS SCHEM MISTARE; ADD R856 FOR BUCK R856 CHANGE TO 1710; 501A 2007-06-52 LYTH, ADD R115, RN R109, NR108, R1246, R1249, G1250, G1250, G1250, G1250, CHANGE U1220 TO SINGLE FF; UPDATE BLOCK DIAGRAM. 5027-06-26 LYTH, ADD R116, RN R109, NR108, RN05, RN05	01	00A	2007.05.07	START NEW SCHEMATIC. DERIVED FROM B170 (RV610) SCHEMATIC.					
14	02	00A	2007.05.17	7 p. 4 MR155/R155 FIX SHORT	p. 4 MR155/R155 FIX SHORT				
2007.06.24 CTF. ADD Q1262, R1264, R1265, R1266, R1266, R1266, Q1263, Q1264, CNANGE U1260 TO BINGLE FF; UPDATE BLOCK DIAGRAMA.	03	00A	2007.05.17	7 RM R7, NR7, R5, MB60, MR45, R45, R890, R1248, R1247, R124	RM R7, NR7, R5, MB60, MR45, R45, R890, R1248, R1247, R1242, R1243, C853, C863; ADD R2, B890, MR890, C846; CHANGE R1022, R1023;				
100	04	00A	2007.05.22	REMOVE GND_TXVSSR, GND_PVSS; AG23 NOW NC - WAS SCHEM MISTAKE; ADD R858 FOR BUO; R858 CHANGE TO 1210;					
10	05	00A	2007.05.24	CTF: ADD Q1252, R1254, R1255, R1256, R1258, Q1253, Q1254, CHANGE U1250 TO SINGLE FF; UPDATE BLOCK DIAGRAM.					
2007.05.28 XTALINOUT: LAYOUT EASEMENT: REMOVE MR108 (R849 ALREADY THERE); LYTM: ADD C119 (LOWER COST OPTION); POWER SUPPLY: REMOVE R706, MR707, R606 & MR607;	06	00A	2007.05.25	5 LVTM: ADD R110, RM R109, MR109, R108, R107;	LVTM: ADD R110, RM R109, MR109, R108, R107;				
10	07	00A	2007.05.28	LVTM: ADD C118, RM C104; REMOVE MR85, MR86 FOR SIMPLIFICATION;					
010 00.0 2007.05.30 CHING C858 TO 3.3/BUS; CONNECTION TO R845 CHING; ADD R870, MR870, C887;	08	00A	2007.05.28	XTALIN/OUT: LAYOUT EASEMENT; REMOVE MR108 (R849 ALREADY THERE); LVTM: ADD C119 (LOWER COST OPTION); POWER SUPPLY: REMOVE R706, MR707, R606 & MR607;					
012 00A 2007.05.30 REMOVE R4033; REMOVE B201-204; ADD R30-33 [PLACE NEAR ASIC]; REMOVE R3004, R3005; 012 00A 2007.05.31 REMOVE C164-C166, C170, C172 PER SIMULATION RESULTS - THESE CAPS DO NOT IMPROVE DECOUPLING. RM TP860 (LAYOUT CONSTRAINTS. ALREADY ICT TP ON THAT NET); 013 00A 2007.05.31 RM R154-R157, MR154-157 -> FUNCTIONALITY TAKEN BY EXISTING STRAPS. LAYOUT USE PLACE OF MR154-7; ADD R7; RM MR706, MR606, B889, R863; ADD D861; 014 00A 2007.05.32 ADD SOCKET SK1 015 00A 2007.06.25 NO NETLIST CHANGES; - MOUNTING HOLES CHANGED TO 3.175mm; 016 00B 2007.06.25 NO NETLIST CHANGES; - MOUNTING HOLES CHANGED TO 3.175mm; 017 00C 2007.10.01 P. 1 - CONNECT B7 TO GND (SEE PA RVISX H1) NO NEED TO ZERO OHM. THIS BOARD DOES NOT SUPPORT JTAG DEBUG; P. 11 - REMOVE R30. THIS CIRCUIT IS VERIFIED, THERE IS NO NEED TO BE ABLE TO DISCONNECT IT; P. 12 - REMOVE R30. THIS CIRCUIT IS VERIFIED, THERE IS NO NEED TO BE ABLE TO DISCONNECT IT; P. 12 - REMOVE R30. THIS CIRCUIT IS VERIFIED, THERE IS NO NEED TO BE ABLE TO DISCONNECT IT; P. 12 - REMOVE R30. THIS OFTION NOT USED, VCNTRL MUST BE HIGHER THAN 14.3.3V; NR870 REMOVED - ALWAYS POPULATED, DO NOT NEED ZERO OHM RESISTOR OPTION; REMOVE R804. WAS BRING UP ONLY OPTION; P. 17 - REPLACED FAN CIRCUIT WITH ONE THAT HAS FEEDBACK: ADD R4033, R4031, R4019, R4034, R4006, R4038, O4002, R4039, O40022, R4009, R4011, O4003, R4012, R4013;	09	00A	2007.05.29	REMOVAL OF +5V: ADD R861, MR861, R862, REG861, R869, R863, R867; REMOVE MU830, U830, C830. R833, R834, C831, R832, MR832, R831, MR831; CONNECT DDC TO 5V_VESA;					
012 00A 2007.05.31 REMOVE C164-C166, C170, C172 PER SIMULATION RESULTS - THESE CAPS DO NOT IMPROVE DECOUPLING. RM TP860 (LAYOUT CONSTRAINTS. ALREADY ICT TP ON THAT NET);	010	00A	2007.05.30	CHNG C858 TO 3.3VBUS; CONNECTION TO R845 CHNG; ADD R870, MR870, C867;					
002 2007.05.31 RM R154-R157, MR154-157 >> FUNCTIONALITY TAKEN BY EXISTING STRAPS. LAYOUT USE PLACE OF MR154-7; ADD R7; RM MR706, MR606, B889, R863; ADD D861;	011	00A	2007.05.30	REMOVE R4033; REMOVE B201-204; ADD R30-33 [PLACE NEAR ASIC]; REMOVE R3004, R3005;					
014 00A 2007.05.32 ADD SOCKET SK1	012	00A	2007.05.31	REMOVE C164-C166, C170, C172 PER SIMULATION RESULTS - THESE CAPS DO NOT IMPROVE DECOUPLING. RM TP860 (LAYOUT CONSTRAINTS. ALREADY ICT TP ON THAT NET);					
015 00A 2007.06.1 SK? CORRECTED TO SK1.	013	00A	2007.05.31	RM R154-R157, MR154-157 -> FUNCTIONALITY TAKEN BY EXISTING STRAPS. LAYOUT USE PLACE OF M/R154-7; ADD R7; RM MR706, MR606, B889, R863; ADD D861;					
016 00B 2007.06.25 NO NETLIST CHANGES; - MOUNTING HOLES CHANGED TO 3.175mm; 017 00C 2007.10.01 p. 1 - CONNECT B7 TO GND (SEE PA RV6XX H1) - REMOVE R2. IT IS ALWAY'S POPULATED, NO NEED TO ZERO OHM. THIS BOARD DOES NOT SUPPORT JTAG DEBUG; p. 11 - REMOVE R839. THIS CIRCUIT IS VERIFIED, THERE IS NO NEED TO BE ABLE TO DISCONNECT IT; p. 12 - REMOVE R870 - THIS OPTION NOT USED, VCNTRL MUST BE HIGHER THAN +3.3V; - MR870 REMOVED - ALWAYS POPULATED, DO NOT NEED ZERO OHM RESISTOR OPTION; - REMOVE R860 - WAS BRING UP ONLY OPTION; p. 17 - REPLACED FAN CIRCUIT WITH ONE THAT HAS FEEDBACK: - ADD R4033, R4031, R4019, R4034, R4006, R4035, Q4004, R4035, Q40002. R4009, R4011, Q4003, R4012, R4013;	014	00A	2007.05.32	ADD SOCKET SK1					
017 00C 2007.10.01 p. 1 - CONNECT B7 TO GND (SEE PA RV6XX H1) - REMOVE R2. IT IS ALWAYS POPULATED, NO NEED TO ZERO OHM. THIS BOARD DOES NOT SUPPORT JTAG DEBUG; p. 11 - REMOVE R839. THIS CIRCUIT IS VERIFIED, THERE IS NO NEED TO BE ABLE TO DISCONNECT IT; p. 12 - REMOVE R870 - THIS OPTION NOT USED, VCNTRL MUST BE HIGHER THAN +3.3V; - MR870 REMOVED - ALWAYS POPULATED, DO NOT NEED ZERO OHM RESISTOR OPTION; - REMOVE R860 - WAS BRING UP ONLY OPTION: p. 17 - REPLACED FAN CIRCUIT WITH ONE THAT HAS FEEDBACK: - ADD R4033, R4031, R4019, R4034, R4006, R4035, Q4004, R4035, Q40002. R4009, R4011, Q4003, R4012, R4013;	015	00A	2007.06.1	SK? CORRECTED TO SK1.					
- REMOVE R2. IT IS ALWAYS POPULATED, NO NEED TO ZERO OHM. THIS BOARD DOES NOT SUPPORT JTAG DEBUG; p. 11 - REMOVE R839. THIS CIRCUIT IS VERIFIED, THERE IS NO NEED TO BE ABLE TO DISCONNECT IT; p. 12 - REMOVE R870 - THIS OPTION NOT USED, VCNTRL MUST BE HIGHER THAN +3.3V; - MR870 REMOVED - ALWAYS POPULATED, DO NOT NEED ZERO OHM RESISTOR OPTION; - REMOVE R860 - WAS BRING UP ONLY OPTION; p. 17 - REPLACED FAN CIRCUIT WITH ONE THAT HAS FEEDBACK: - ADD R4033, R4031, R4019, R4034, R4006, R4035, Q4004, R4035, Q40002. R4009, R4011, Q4003, R4012, R4013;	016	00B	2007.06.25	NO NETLIST CHANGES; - MOUNTING HOLES CHANGED TO 3.175mm;					
p. 12 - REMOVE R870 - THIS OPTION NOT USED, VCNTRL MUST BE HIGHER THAN +3.3V; - MR870 REMOVED - ALWAYS POPULATED, DO NOT NEED ZERO OHM RESISTOR OPTION; - REMOVE R860 - WAS BRING UP ONLY OPTION; p. 17 - REPLACED FAN CIRCUIT WITH ONE THAT HAS FEEDBACK: - ADD R4033, R4031, R4019, R4034, R4006, R4035, Q4004, R4035, Q40002. R4009, R4011, Q4003, R4012, R4013;	017	00C	2007.10.01						
- MR870 REMOVED - ALWAYS POPULATED, DO NOT NEED ZERO OHM RESISTOR OPTION; - REMOVE R860 - WAS BRING UP ONLY OPTION; p. 17 - REPLACED FAN CIRCUIT WITH ONE THAT HAS FEEDBACK: - ADD R4033, R4031, R4019, R4034, R4006, R4035, Q4004, R4035, Q40002. R4009, R4011, Q4003, R4012, R4013;									
p. 17 - REPLACED FAN CIRCUIT WITH ONE THAT HAS FEEDBACK: - ADD R4033, R4031, R4019, R4034, R4006, R4035, Q4004, R4035, Q40002. R4009, R4011, Q4003, R4012, R4013;				p. 12 - REMOVE R870 - THIS OPTION NOT USED, VCNTRL MUST BE HIGHER THAN +3.3V; - MR870 REMOVED - ALWAYS POPULATED, DO NOT NEED ZERO OHM RESISTOR OPTION;					
5 4 3 2 1				p. 17 - REPLACED FAN CIRCUIT WITH ONE THAT HAS FEEDBACK:					
5 4 3 2 1									
		<u> </u>	5	4	3	2	1		

