PCI-EXPRESS EDGE CONNECTOR

+12V_BUS

MC1 = C1 470uF 10UF

+12<u>V_BUS</u>

+3.3V


+3.3V

C5 1uF_6.3V

CAP CER 10UF 20% 16V X5R (1206)1.8MM H MAX

CAP CER 10UF 10% 6.3V X5R


LF CAP CER 150NF 10% 16V X7R (0603)






ANALOG GROUND


 \uparrow




ATI Technologies Inc.

1 Commerce Valley Drive East Mandram, Chitatio Mandram, Chita









DIVIDER RESISTORS	DDR2	GDDR3
MVREF TO 1.8V	100R	40.2R
MVREF TO GND	100R	100R


	AT î		ATI Technologies Inc. 1 Commerce Valley Drive East Markham, Ontain Canada, LST 7X6 (905) 882-2600	
		Title	RH RV610 256/128MB DDR2-BGA84 32/16Mx16 VIVO	HDMI(VGA) dDVI
		Size C	Document Number 105-B169xx-00A Rev 32	
L		Date:	Monday, July 23, 2007 Sheet 5 of 19]




CHANNEL A: RANK 0 128MB DDR2





CORE REGULATOR +VDDC































Shared Power Rails
















The 7-pin MiniDIN footprint allows one of the two MiniDINs: - 7-pin Svideo/Composite MiniDIN P/N 6071001500G - 4-pin Svideo MiniDIN P/N 6070001000G









		5	Title	Schematic No.	Date:			
		TĬ	RH RV610 256/128MB DDR2-BGA84 32/16Mx16 VIVO HDMI(VG/A)5dBV 69xx-00A	Friday, July 13, 2007			
	U		REVISION HIS IORY For Stuffing options (c	onts the PCB, it does not represent any spe component values, DNI , ? please consult resentative to obtain latest BOM closest to	the product specific BOM. 130 32			
Sch Rev	PCB Rev	Date	REVISION DESCRIPTION					
		2006.12.01	UPDATE SCHEM. BOM MANAGEMENT.					
		2006.12.14	UPDATE SCHEMATIC TO NETLIST WITH NO ERRORS					
		2006.12.18	DORINA UPDATE MEM SWAP					
		2006.12.19	REMOVE TP ON MEM - TO BE REPLCED BY 0.8MM PADS ON ALL LINES					
		2006.12.20	CHANGED B67 to PN 5260014800G AND C76 to PN 4172010500G					
0	00A	2006.12.21	J2 REMOVED					
		2007.01.15	NC626 removed (VDDC output cap). LDO output resistor (R879, R880) moved closer to LDO. MVDD LDO input resistors changed to 1R. Debug header changed to include Gen1/2 switch. HDMI caps removed. Added thermal shutdown option to power sequencing.					
		2007.01.16	REMOVE BACK BIAS, REMOVE MC624					
		2007.01.17	REMOVE R5515, R5516, R5521, R5524 REMOVE R94					
		2007.01.22	ADDED H3, H4, H5					
		2007.01.22	DECAP CHANGES ON PAGE 3					
		2007.01.23	HEATSINK GROUNDING ADJUSTED					
		2007.01.23	DORINA - HEATSINK GNDING PINS ADJUSTED					
		2007.01.24	RM JTAG + SMA CLOCK CONNECTIONS TO EASE LAYOUT CONGESTION					
		2007.01.24	ADDED C300, C301, C302 (STITCHING CAPS) TO IMPROVE DDC LINES					
		2007.01.24	FIXED ORCAD NETLIST PROBLEM; NO EFFECTIVE CHANGE.					
		2007.01.24	ADD Q102 TO SOLVE A11 VDDR3 LEAKAGE PROBLEM.					
1	00B	2007.01.25	CHNG REF DES OF VDDR3 LEAKAGE BLOCK TO Q/R-90					
2	00C	2007.02.09	PCB mechanical updates only. No Schematic changes.					

