					PG110-A00						
1					108 64Bit GDDR: DMI/DP + DVI-D/					1	
	TABLE OF	CONTENTS									
	Page	Description									
	1	Table of Contents									
	2	Block Diagram									
	3	PCI Express									
	4	GPU Frame Buffer									
2	5	FBA bits 3100 FBA bits 6332								2	
	7	NVVVD Decoupling									
	8	FBVDDQ and 1V8 Decoupling									
	9	IFPAB DL-DVI									
	10	IFPA DP									
H	11	IFPB DP/HDMI									
	12	JTAG,GPIO&XTAL									
	13	ROM & STRAPS									
	14	Power Sequence									
3	15	POWER:1V8 & 5V								3	
	16	POWER: NV3V3, NV12V									
	17	POWER:PEX_VDD									
	18	POWER:FBVDDQ									
	19 20	POWER:NVVDD POWER:NVVDD									
\vdash	21	Mechanical									
		Wednerhoor									
4										4	
5										5	
									NVIDIA CORPORATION		
				Carr	SEMBLY GASSEMBLY DESCRIPTIONS				2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA		
ALL NVIDIA DESIGN SPECIF	IFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE	DE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFI	DRMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED 'AS IS". THE MAT	PAG FRIALS MAY	GE DETAIL Table of Contents						
CONTAIN KNOWN AND UN IMPLIED WARRANTIES INCL	WKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY DLUDING, WITHOUT LIMITATION, THE WARRANTIES OF	' STANDARDS AND SPECIFICATIONS. IN DIA MAKES NO WARRANTIES, EXPRESSED, IN F DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR	PLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND DI PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INC	PRESSLY DISCLAIMS ALL JUSTRY STANDARDS.		<u>, </u>			PCB REV PG110-A00 BOM REV A	PAGE 1 OF 21 DATE 19-JUL-2016	
	A	В	С	D		E	F	G		н	







































