


[illegible]


PCI-EXPRESS EDGE CONNECTOR






SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND

CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
 © 2007 Advanced Micro Devices
 This AMD Board schematic and design is the exclusive property of AMD, and is provided only to assist under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario			
Date: Friday, April 25, 2008	Rev	03	
Sheet 1	of	20	
Title: RH RV620 - PCI-E Edge Connector		Doc No: 105-B629xx-00B	









CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of this information, including, but not limited to, those resulting from the use of this information in any product or system.

Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario		
Date: Friday, April 25, 2008	Rev 03	
Sheet 5 of 20	Doc No. 105-B629xx-00B	
Title RH RV620 - ASIC Ground		


CHANNEL A: RANK 0 256MB DDR2






The following ICs are not necessarily evaluated by ATI, please refer to BOM for evaluation status

```
ANPEC APW7120/APW7065 (12V)
CAT CAT7583 (12V)
INTERSIL ISL6545
NEXSEM NX2114/2307
RICHTEK RT9214/RT8101
OnSemi ON1582
uPI UP6101 (No Ext_Vref in)
uPI UP6103 (with Ext_Vref in, can use voltage console UP6261 to change Vout)
```



Part	Vout	RFB1	RFB2
0.8V Ref	1.82V (1.78V~1.86V)	10K p/n 3160100200G	7.87K p/n 3160787100G
	2.03V (1.99V~2.08V)	10K p/n 3160100200G	6.49K p/n 3160649100G

	Nominal Value	Tolerance	Adjustable range / Notes
Vin (power stage)	12V	± 0.5% PCIe	ATX12V ver. 2.2 +/ -5%
Vout	2V	± 2%/ -2%	1.8V - 2.85V
Vout ripple (DC)	50mVpp		
Iout	6Aavg, 8Ade_max		
Step load	3Amax		
Vout ripple (AC)	+/-10% or 200mVpp @ 3A step load		
Switching Freq.	~300kHz		TBD
Protections			



- 1- Position the controller (U703) such that LGate(pin4) is the closest to gate of the MOSFETS. You can place the gate resistors R721 and R722 next to the gate of the MOSFETS. Make the gate drive traces(PW MYVDC LUD and PW MYVDC HGD) as short and as wide as possible to reduce the trace inductance.
- 2- Place the bypass capacitors for Vcc as well as Boost caps as close to the controller as possible. They are as follows:
Vcc bypass cap is C703, and Boost cap is C705.
- 3- Voltage amplifier compensation network. Place C714 close to the pin 7. Place the rest of the compensation network close to the pins 7 and 6. These are R710, R711, R713, C713 and R712, C711 and C712.

CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This document and schematic design is the exclusive property of AMD and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Title **RH RV620 - MVDD SMPS**

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario

AMD

	9	8	20
--	---	---	----


	03
--	----

Doc No. 105-B629xx-00B



Stitching Capacitors

THESE ARE STITCHING CAPACITORS. PLACEMENT IS LAYOUT DEPENDANT.






Place C490-492 near layer transitions (top/bottom). THIS IS LAYOUT DEPENDANT.

Power up/down Sequencing

Power Sequence Circuit to ensure SMPS_EN is released after +12V_BUS and +3.3V_BUS are both in regulation.

- Node 1
Node 2 When +3.3V_BUS gets close to regulation, one of the two conditions of releasing SMPS_EN is active
Target ~ 900mV when +3.3 at min regulation (worse case)
Typical trigger when +3.3V ramps above 2.2V (650mV)
Node 3 When +12V gets close to regulation, one of the two conditions of releasing SMPS_EN is active
Target ~ 1.25V when +12 at min regulation (worse case)
Typical trigger when +12V ramps above 10V (1.1V)
When +12V_BUS ramps above min Vbe, SMPS_EN will be held low




I2C control of VDDC



CIRCUITRY SHOULD BE PLACED CLOSE TO VDDC SPMS (U601) IN ORDER TO REDUCE STUB LENGTHS ON FB LINE.



Should be placed as close to VDDC SPMS as possible.




Power Play

VDDC Voltage Settings Using GPIOs

PWR_CNTL_1		PWR_CNTL_0		Output Voltage (V)		R1=80.6k, R2=40.6k, RFB2=80.6k		R2=1	
0	0	0	0	0.9					
0	1	0	0	1.0					
1	0	0	0	1.1					
1	1	1	1	1.2					

PLEASE SEE POWER PLAY TABLE AND BIOS FOR FULL IMPLEMENTATION DETAILS.



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
©2007 Advanced Micro Devices
The AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representation or warranty of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario



Date: Friday, April 25, 2008
Sheet 11 of 20

Rev 03

Title RH RV620 - VOLTAGE CONTROL, POWER SEQUENCING 105-B629xx-00B

PIN BASED STRAPS



PSYNC (3)
DVALID (3)

Pull-Down Resistors are for BU until built-in pull-downs are verified.



Overlap pads to save space
and to prevent assembly of
both resistors.

Layout



GPIO(0) - TX_PWRS_ENB (Transmitter Power Savings Enable) ATI PCIE FEATURE I 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)	
GPIO(1) - TX_DEEMPH_EN (Transmitter De-emphasis Enable) ATI PCIE FEATURE II 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for Desktop)	
GPIO(3:2) - ATI Internal Use Only - Reserved (Default: 00)	
GPIO(4) - DEBUG_ACCESS ATI Internal Use Only - Reserved (Default: 0)	
GPIO(5) - ATI Internal Use Only - Reserved (Default: 0)	
GPIO(6) - ATI Internal Use Only - Reserved (Default: 0)	
GPIO(7) - TV OUT STANDARD (Jumper position overwrite resistor settings) 0 - PAL TVO (Jumper is closed) 1 - NTSC TVO (Jumper is open)	
GPIO(8) - ATI Internal Use Only - Reserved (Default: 0)	
GPIO(9,13:11) - CONFIG[3..0] IF BIOS_ROM_EN=1 [default] (GPIO_22) Amel - AT25F1024A (1 Mbit) 0010 ST Microelectronics - M25P05A (512 kbit) 0100 M25P10A (1 Mbit) 0101 M25P20 (2 Mbit) 0101 Chingis (formerly PMC) - Pm25LV512 (512 kbit) 0100 Pm25LV010 (1 Mbit) 0101	If BIOS_ROM_EN = 0, then Config[2:0] defines the primary memory aperture size. (Config 3 = don't care). x000 128MB x001 256MB x010 64MB x011 32MB x100 512MB x101 1GB x110 2GB x111 4GB
GENERICC, GENERICB - ATI Internal Use Only - Reserved (Default: 0)	
VSYN - VIP_DEVICE_STRAP_EN 0: Driver would ignore the value sampled on VHAD_0 during reset 1: Driver would use the value sampled at reset from VHAD_0 to determine whether or not a VIP slave device (e.g. Theater chip) is connected (i.e. 0 indicates yes, 1 indicates no).	
HSYN - ATI Internal Use Only - Reserved (Default 0)	
PSYN - VGA DISABLE : 1 for disable (set to 0 for normal operation)	
GPIO_21 - ATI Internal Use Only - Reserved (Default: 0)	
VSYN - DDR2 VENDOR SELECT ATI Board Feature I (see GPIO_18) HSYN - ATI Internal Use Only - Reserved (Default: 0) BIF_CLK_PM_EN 0 - Disable CLKREQ# power management capability 1 - Enable CLKREQ# power management capability	
GPIO_22_ROMCSb - Enable external BIOS ROM device (Default 1)	
GPIO_18 - DDR2 MEM VENDOR [V2SYN:GPIO_18] ATI Board Feature I QUIMONDA [0:0] HYNIX [0:1] SAMSUNG [1:0]	


CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of this information.

Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario		
Date: Friday, April 25, 2008	Rev 03	
Sheet 13 of 20	Doc No. 105-B629xx-00B	


Title RH RV620 - STRAPS AND CROSSFIRE



Place close to Connector
Pseudo differential RGB signals should be routed from the ASIC to the display connector without switching reference plane or running over split plane



SYNC and DDC should be routed from the ASIC to the display connector without switching reference plane or running over split plane




DAC2_CRT


CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
©2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to you under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario
Date: Friday, April 25, 2008
Sheet 15 of 20
Title RH RV620 - DAC2
Doc No. 105-B629xx-00B
Rev 03





Component (Y)
Component (Pr)
Component (Pb)



Place near connector
0R leaves footprint for Ferrite
Beads if req'd for EMI

The 7-pin MiniDIN footprint allows one of the two MiniDINs:
- 7-pin Svideo/Composite MiniDIN P/N 6071001500G
- 4-pin Svideo MiniDIN P/N 6070001000G

CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of this information, including lawsuits.

Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario		
Date: Friday, April 25, 2008	Rev 03	
Sheet 16 of 20		Doc No. 105-B629xx-00B

Title RH RV620 - TVO, DAC1

ASSY1
BRACKET
LP, TOP TAB, DIN, Dual DVI

DVI/VGA SCREWS

ASSY-SCREW2

SCREW
JACKPOST, HEX, 3/16 AF, 4-40 INT/EXT
ASSY

ASSY-SCREW5

SCREW
SCREW, PAN HD, PHILLIPS, 4-40 X 3/16L

ASSY-SCREW4

SCREW
JACKPOST, HEX, 3/16 AF, 4-40 INT/EXT
ASSY


ASSY-SCREW3

SCREW
JACKPOST, HEX, 3/16 AF, 4-40 INT/EXT
ASSY

ASSY-SCREW1

SCREW
JACKPOST, HEX, 3/16 AF, 4-40 INT/EXT
ASSY

MT1
MT_Hole 0.136_in.
DN



SK1



BGA_Socket_RV620

CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD,
and is provided only to entities under a non-disclosure agreement
with AMD for evaluation purposes. Further distribution or disclosure
is strictly prohibited. Use of this schematic and design for any purpose
other than evaluation requires a Board Technology License Agreement
with AMD. AMD makes no representations or warranties of any kind
regarding this schematic and design, including, not limited to,
any implied warranty of merchantability or fitness for a particular
purpose, and disclaims responsibility for any consequences resulting
from use of this information.

Title RH RV620 - MECHANICAL

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario




Date: Friday, April 25, 2008

Rev 03

Sheet 18 of 20

Doc No. 105-B629xx-00B



<p>© 2008 Advanced Micro Devices</p> <p>IN ANY MANNER WITHOUT EXPRESS WRITTEN PERMISSION FROM AMD, THE PROPERTY OF AMD, AND MAY NOT BE USED, REPRODUCED OR DISCLOSED</p> <p>THIS PCB ARTWORK CONTAINS INFORMATION WHICH IS PROPRIETARY TO AMD AND IS RESTRICTION NOTICE</p>	<p>PCBCAD GROUP ADVANCED MICRO DEVICES AMD</p> <p>DESIGNER DORINA\SVETA\RWME2H MARCH 26, 2008 PN 100-BES31-008 RH RV650 525MB DDR5 V0+DM250 EL LP</p>
---	--