







TABLE OF CONTENTS

SHEET NO.	SHEET NAME
1	Vega10 - PCIe Interface
2	Vega10 - Power / GND
3	Vega10 - OPTIO EXTRA
4	Vega10 - OPTIO FREE, VPM, DAP, DRAMCANON
5	Vega10 - THERM10, THERM2 & +VCC_VESA
6	Vega10 - THERM2 DAP
7	Control - VDDC, WDDC
8	Reg - VDDC, VDDC PHASES V and VI
9	Reg - VDDC, VDDC PHASES V and VI
10	Reg - VDDC, VDDC PHASES V and VI
11	Reg - VDDC, VDDC PHASES V and VI
12	Reg - VDDC, VDDC PHASES V and VI
13	Reg - VDDC, VDDC PHASES V and VI
14	Reg - VDDC, VDDC
15	Reg - VDDC, VDDC and VPM
16	Reg - VDDC
17	Reg - VDDC, VDDC
18	Reg - VDDC
19	POWER MANAGEMENT
20	THERMAL
21	GPU/IO & SIO/IO
22	DEBUG
23	PCIE
24	BLOCK DIAGRAM
25	REVISION HISTORY







DFTIO




FREE





HBM\_DAP




CRACKMON






(9) ELLESMERE TMDPAB dDVI




### OPTIONAL ESD PROTECTION DIODES





Ensure traces < 5 inches MAX (if routed on same layer)


For differential routing on HDM 2.0 connection, use dogbone shape antipads for the transitional vias of the same differential pair, and the distance from the via edge to the shape boundary should be




Ensure traces < 5 inches



OPTIONAL ESD PROTECTION DIODES












OPTIONAL ESD PROTECTION DIODES












12VEXTA=200 (100%)  
12VEXTB=100 (100%)



12VEXTA & B -> VDDCR\_B0C





Tripple=6.3A  
I<sub>in</sub>=2.815A




改09016-00330700>0.33UH

+12V\_BUS\_B -> +VDD\_MEM




+VDD\_MEM:1.35V  
I<sub>out</sub>=20A



+3.3V\_BUS -> +VPP


VPP=2.5V  
I<sub>rms</sub>=1.5A




$$V_o = 0.8V \cdot (1 + R_{top}/R_{bot}) = 0.8V \cdot (1 + 3.16K/1.47K) = 2.51V$$

**+12V\_BUS\_B -> +VDDCI\_MEM**

0.9V  
I<sub>out</sub>=5A




+12V\_BUS\_B -> +1.8V



$I_{in} = 0.66A$   
 $I_{ripple} = 1.25A$


+1.8V  
 $I_{out} = 3.5A$

+12V\_BUS\_B -> 5V




5V/150mA+150mA

close to FB pin  
 $V_{ref} = 0.807V$   
 $V_{out} = V_{ref} * (1 + R1/R2)$




EE

+0.9V  
I<sub>out</sub>=5A




delay:2.24ms



5V->3V3\_VDDA

3V3\_VDDA  
Iout=150mA





$$V_o = 0.8V(1 + R_{top}/R_{bot}) = 0.8V * (1 + 3.16K/1.47K) = 2.51V$$

12V\_BUS --> +5V

5V/150mA


EE


















Mechanical Holes Symbol











STRIX_SYSFAN_MCU	Mode
L	NORMAL
H (Default)	STRIX




  

SYSFANTACH_SELECT_MCU	Mode
L	SYSFAN_TACH1
H (Default)	SYSFAN_TACH2



SJ210 可與VGA Card Fan Conn共用  
SJ210 所使用之12V\_SYSFAN 可更改為原設計VGA Card之12V  
WATER\_FLOW\_METER若需變更Net Name須注意應拉到的Net


SYSFANTACH_SELECT_MCU	Mode
L	SYSFAN
H (Default)	WATER FLOW METER




示意圖







連接座旁請註明 12V G R B





## 背板ROG LED線路








## 示意图




连接座旁请註明 12V G R B  
RGB Header




## eFuse






限流=2A, (R\*3)/10\*5 = 1-0.7







+12V_efuse1	LED
12V	HEADER CONTROL
X	MCU CONTROL



[illegible]