

# P395-A01 Base Design

P395-A01, G92, 16Mx32/32Mx32 GDDR3  
DVI -I -DL, DVI -I -DL, HDTVout


## Table of Contents:

- Page 1: Overview
- Page 2: PCI Express
- Page 3: MEMORY: GPU Partition A/B
- Page 4: MEMORY: GPU Partition C/D
- Page 5: FBA Partition
- Page 6: FBB Partition
- Page 7: FBC Partition
- Page 8: FBD Partition
- Page 9: FrameBuffer Net Rules
- Page 10: DACA Interface
- Page 11: DACC Interface
- Page 12: IFP A/B and C/D Interface
- Page 13: DACB
- Page 14: Multi-use IO(MIO) Interface
- Page 15: MISC: GPIO, I2C, BIOS, and PLL
- Page 16: Thermal Control/Protection, XTAL and SPDIF Input
- Page 17: Power/GND and Decoupling
- Page 18: Configuration Straps and Mechanical
- Page 19: Power Supply: 5V
- Page 20: Power Supply: 2V5 and 1V8
- Page 21: Power Supply: FBVDD/Q, PEXVDD
- Page 22: Power Supply: NVVDD Regulator
- Page 23: Power Supply: NVVDD Mosfet
- Page 24: Blank
- Page 25: Power Supply: Filter/Detection of 3V3, 12V, 12V\_PEX6

SKU	VARIANT	NVPN	ASSEMBLY
B	BASE	600-10395-base-100	P395 - BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
1	SKU0050	600-10395-0050-100	P395 G92 512MB GDDR3 16Mx32 DVI -I +DVI -I
2	SKU0051	600-10395-0051-100	p395 G92 512MB GDDR3 32MX32 DVI -I +DVI -I
3	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
4	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
5	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
6	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
7	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
8	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
9	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
10	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
11	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
12	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
13	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
14	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
15	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION  
2701 SAN TOMAS EXPRESSWAY  
SANTA CLARA, CA 95050, USA



NV_PN	600-10395-0050-100 C		
ID	p395_a01	PAGE	1 OF 25
NAME	alvchen	DATE	24-MAR-2009

Page2: PCI Express 1.0



NET	NV_CRI TI CAL	NV_I_MPEDANCE	DI FFPAI R	
PEX_REFCLK	1	90DI FF	PEX_REFCLK	001
PEX_REFCLK*	1	90DI FF	PEX_REFCLK	001
PEX_TX0_C	1	90DI FF	PEX_TX0_C	001
PEX_TX0_C*	1	90DI FF	PEX_TX0_C	001
PEX_TX1_C	1	90DI FF	PEX_TX1_C	001
PEX_TX1_C*	1	90DI FF	PEX_TX1_C	001
PEX_TX2_C	1	90DI FF	PEX_TX2_C	001
PEX_TX2_C*	1	90DI FF	PEX_TX2_C	001
PEX_TX3_C	1	90DI FF	PEX_TX3_C	001
PEX_TX3_C*	1	90DI FF	PEX_TX3_C	001
PEX_TX4_C	1	90DI FF	PEX_TX4_C	001
PEX_TX4_C*	1	90DI FF	PEX_TX4_C	001
PEX_TX5_C	1	90DI FF	PEX_TX5_C	001
PEX_TX5_C*	1	90DI FF	PEX_TX5_C	001
PEX_TX6_C	1	90DI FF	PEX_TX6_C	001
PEX_TX6_C*	1	90DI FF	PEX_TX6_C	001
PEX_TX7_C	1	90DI FF	PEX_TX7_C	001
PEX_TX7_C*	1	90DI FF	PEX_TX7_C	001
PEX_TX8_C	1	90DI FF	PEX_TX8_C	001
PEX_TX8_C*	1	90DI FF	PEX_TX8_C	001
PEX_TX9_C	1	90DI FF	PEX_TX9_C	001
PEX_TX9_C*	1	90DI FF	PEX_TX9_C	001
PEX_TX10_C	1	90DI FF	PEX_TX10_C	001
PEX_TX10_C*	1	90DI FF	PEX_TX10_C	001
PEX_TX11_C	1	90DI FF	PEX_TX11_C	001
PEX_TX11_C*	1	90DI FF	PEX_TX11_C	001
PEX_TX12_C	1	90DI FF	PEX_TX12_C	001
PEX_TX12_C*	1	90DI FF	PEX_TX12_C	001
PEX_TX13_C	1	90DI FF	PEX_TX13_C	001
PEX_TX13_C*	1	90DI FF	PEX_TX13_C	001
PEX_TX14_C	1	90DI FF	PEX_TX14_C	001
PEX_TX14_C*	1	90DI FF	PEX_TX14_C	001
PEX_TX15_C	1	90DI FF	PEX_TX15_C	001
PEX_TX15_C*	1	90DI FF	PEX_TX15_C	001
PEX_RX0	1	90DI FF	PEX_RX0	001
PEX_RX0*	1	90DI FF	PEX_RX0	001
PEX_RX1	1	90DI FF	PEX_RX1	001
PEX_RX1*	1	90DI FF	PEX_RX1	001
PEX_RX2	1	90DI FF	PEX_RX2	001
PEX_RX2*	1	90DI FF	PEX_RX2	001
PEX_RX3	1	90DI FF	PEX_RX3	001
PEX_RX3*	1	90DI FF	PEX_RX3	001
PEX_RX4	1	90DI FF	PEX_RX4	001
PEX_RX4*	1	90DI FF	PEX_RX4	001
PEX_RX5	1	90DI FF	PEX_RX5	001
PEX_RX5*	1	90DI FF	PEX_RX5	001
PEX_RX6	1	90DI FF	PEX_RX6	001
PEX_RX6*	1	90DI FF	PEX_RX6	001
PEX_RX7	1	90DI FF	PEX_RX7	001
PEX_RX7*	1	90DI FF	PEX_RX7	001
PEX_RX8	1	90DI FF	PEX_RX8	001
PEX_RX8*	1	90DI FF	PEX_RX8	001
PEX_RX9	1	90DI FF	PEX_RX9	001
PEX_RX9*	1	90DI FF	PEX_RX9	001
PEX_RX10	1	90DI FF	PEX_RX10	001
PEX_RX10*	1	90DI FF	PEX_RX10	001
PEX_RX11	1	90DI FF	PEX_RX11	001
PEX_RX11*	1	90DI FF	PEX_RX11	001
PEX_RX12	1	90DI FF	PEX_RX12	001
PEX_RX12*	1	90DI FF	PEX_RX12	001
PEX_RX13	1	90DI FF	PEX_RX13	001
PEX_RX13*	1	90DI FF	PEX_RX13	001
PEX_RX14	1	90DI FF	PEX_RX14	001
PEX_RX14*	1	90DI FF	PEX_RX14	001
PEX_RX15	1	90DI FF	PEX_RX15	001
PEX_RX15*	1	90DI FF	PEX_RX15	001
PEX_TX0	1	90DI FF	PEX_TX0	001
PEX_TX0*	1	90DI FF	PEX_TX0	001
PEX_TX1	1	90DI FF	PEX_TX1	001
PEX_TX1*	1	90DI FF	PEX_TX1	001
PEX_TX2	1	90DI FF	PEX_TX2	001
PEX_TX2*	1	90DI FF	PEX_TX2	001
PEX_TX3	1	90DI FF	PEX_TX3	001
PEX_TX3*	1	90DI FF	PEX_TX3	001
PEX_TX4	1	90DI FF	PEX_TX4	001
PEX_TX4*	1	90DI FF	PEX_TX4	001
PEX_TX5	1	90DI FF	PEX_TX5	001
PEX_TX5*	1	90DI FF	PEX_TX5	001
PEX_TX6	1	90DI FF	PEX_TX6	001
PEX_TX6*	1	90DI FF	PEX_TX6	001
PEX_TX7	1	90DI FF	PEX_TX7	001
PEX_TX7*	1	90DI FF	PEX_TX7	001
PEX_TX8	1	90DI FF	PEX_TX8	001
PEX_TX8*	1	90DI FF	PEX_TX8	001
PEX_TX9	1	90DI FF	PEX_TX9	001
PEX_TX9*	1	90DI FF	PEX_TX9	001
PEX_TX10	1	90DI FF	PEX_TX10	001
PEX_TX10*	1	90DI FF	PEX_TX10	001
PEX_TX11	1	90DI FF	PEX_TX11	001
PEX_TX11*	1	90DI FF	PEX_TX11	001
PEX_TX12	1	90DI FF	PEX_TX12	001
PEX_TX12*	1	90DI FF	PEX_TX12	001
PEX_TX13	1	90DI FF	PEX_TX13	001
PEX_TX13*	1	90DI FF	PEX_TX13	001
PEX_TX14	1	90DI FF	PEX_TX14	001
PEX_TX14*	1	90DI FF	PEX_TX14	001
PEX_TX15	1	90DI FF	PEX_TX15	001
PEX_TX15*	1	90DI FF	PEX_TX15	001
PEX_PLL_CLK_OUT	1	90DI FF	PEX_PLL_CLK_OUT	001
PEX_PLL_CLK_OUT*	1	90DI FF	PEX_PLL_CLK_OUT	001
PEX_RST*	3	50OHM		001
PEX_TRST*	3	50OHM		001
PEX_TCLK	3	50OHM		001
PEX_TDI	3	50OHM		001
PEX_TDO	3	50OHM		001
PEX_TMS	3	50OHM		001
JTAG_TCLK	3	50OHM		001
JTAG_TMS	3	50OHM		001
JTAG_TDI	3	50OHM		001
JTAG_TDO	3	50OHM		001
JTAG_TRST*	3	50OHM		001


NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY  
SANTA CLARA, CA 95050, USA




NV_PN	600-10395-0050-100 C		
ID	p395_a01	PAGE	2 OF 25
NAME	al vchen	DATE	24-MAR-2009


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.








Page5: FBA Parti ti on



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

Page6: FBB Parti ti on



Decoupling for FBB Lo

Decoupling for FBB Hi



[illegible]



## Decoupling for FBC Hi



NAME	al vchen	DATE	24-MAR-2009
------	----------	------	-------------

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

## Page8: FBD Parti ti on





NET RULES for FrameBuffer A/B

NET		NV_CRITICAL	NV_IMPEDANCE	DIFFPAIR
5.2A< 3.2D>	OUT FBA_CLK0	1	80DFF	FBA_CLK0
5.2A< 3.2D>	OUT FBA_CLK0*	1	80DFF	FBA_CLK0
5.2D< 3.2D>	OUT FBA_CLK1	1	80DFF	FBA_CLK1
5.2D< 3.2D>	OUT FBA_CLK1*	1	80DFF	FBA_CLK1

5.1E< 5.1A< 3.1D>	OUT FBA_CMD<28_0>	1	400HM	
5.5A<> 3.4A>	OUT FBA_DQS_WP<7_0>	1	400HM	
5.4A<> 3.4A>	OUT FBA_DQS_RN<7_0>	1	400HM	
5.4A<> 3.3A>	OUT FBA_DQM<7_0>	1	400HM	
5.4A<> 3.1A<>	BI FBA_D<63_0>	1	400HM	

NET		NV_CRITICAL	NV_IMPEDANCE	DIFFPAIR
6.2A< 3.2H>	OUT FBB_CLK0	1	80DFF	FBB_CLK0
6.2A< 3.2H>	OUT FBB_CLK0*	1	80DFF	FBB_CLK0
6.2D< 3.2H>	OUT FBB_CLK1	1	80DFF	FBB_CLK1
6.2D< 3.2H>	OUT FBB_CLK1*	1	80DFF	FBB_CLK1

6.1E< 6.1B< 3.1H>	OUT FBB_CMD<28_0>	1	400HM	
6.5A<> 3.4E>	OUT FBB_DQS_WP<7_0>	1	400HM	
6.4A<> 3.4E>	OUT FBB_DQS_RN<7_0>	1	400HM	
6.4A<> 3.3E>	OUT FBB_DQM<7_0>	1	400HM	
6.4A<> 3.1E<>	BI FBB_D<63_0>	1	400HM	

3.3D<>	BI FBA_DEBUG	1	400HM	
3.3H<>	BI FBB_DEBUG	1	400HM	

NET		VOLTAGE	MAX_CURRENT	MIN_WIDTH
3.4D<>	BI FBAB_PLAVDD	1.2V	0.02A	12MI L

5.3D>	BI FBA_VREF0	1.40V	0.02A	12MI L
5.3H>	BI FBA_VREF1	1.40V	0.02A	12MI L
5.3E>	BI FBA_VREF2	1.40V	0.02A	12MI L
5.3H>	BI FBA_VREF3	1.40V	0.02A	12MI L
5.2B>	BI FBA_Z00	2.0V	0.02A	12MI L
5.2E<	BI FBA_Z01	2.0V	0.02A	12MI L

6.3D>	BI FBB_VREF0	1.40V	0.02A	12MI L
6.3G>	BI FBB_VREF1	1.40V	0.02A	12MI L
6.3E>	BI FBB_VREF2	1.40V	0.02A	12MI L
6.3H>	BI FBB_VREF3	1.40V	0.02A	12MI L
6.2B>	BI FBB_Z00	2.0V	0.02A	12MI L
6.2E<	BI FBB_Z01	2.0V	0.02A	12MI L

3.4A<>	BI FB_VREF1	1.40V	0.02A	12MI L
3.4E<>	BI FB_VREF2	1.40V	0.02A	12MI L

NET RULES for FrameBuffer C/D

NET		NV_CRITICAL	NV_IMPEDANCE	DIFFPAIR
7.2A< 4.2D>	OUT FBC_CLK0	1	80DFF	FBC_CLK0
7.2A< 4.2D>	OUT FBC_CLK0*	1	80DFF	FBC_CLK0
7.2D< 4.2D>	OUT FBC_CLK1	1	80DFF	FBC_CLK1
7.2D< 4.2D>	OUT FBC_CLK1*	1	80DFF	FBC_CLK1

7.1E< 7.1A< 4.1D>	OUT FBC_CMD<28_0>	1	400HM	
7.5A<> 4.4A>	OUT FBC_DQS_WP<7_0>	1	400HM	
7.4A<> 4.4A>	OUT FBC_DQS_RN<7_0>	1	400HM	
7.4A<> 3.3A>	OUT FBC_DQM<7_0>	1	400HM	
7.4A<> 4.1A<>	BI FBC_D<63_0>	1	400HM	

NET		NV_CRITICAL	NV_IMPEDANCE	DIFFPAIR
8.2A< 4.2H>	OUT FBD_CLK0	1	80DFF	FBD_CLK0
8.2A< 4.2H>	OUT FBD_CLK0*	1	80DFF	FBD_CLK0
8.2D< 4.2H>	OUT FBD_CLK1	1	80DFF	FBD_CLK1
8.2D< 4.2H>	OUT FBD_CLK1*	1	80DFF	FBD_CLK1

8.1B< 4.1H>	OUT FBD_CMD<28_0>	1	400HM	
4.4E< 4.4E> 8.1E<	OUT FBD_DQS_WP<7_0>	1	400HM	
8.5A<>	OUT FBD_DQS_RN<7_0>	1	400HM	
8.4A<> 4.3E>	OUT FBD_DQM<7_0>	1	400HM	
8.4A<> 4.1E<>	BI FBD_D<63_0>	1	400HM	

4.3D<>	BI FBC_DEBUG	1	450HM	
4.3H<>	BI FBD_DEBUG	1	400HM	

NET		VOLTAGE	MAX_CURRENT	MIN_WIDTH
4.4D<>	BI FBBD_PLAVDD	1.2V	0.02A	12MI L

7.3D>	BI FBC_VREF0	1.40V	0.02A	12MI L
7.3G>	BI FBC_VREF1	1.40V	0.02A	12MI L
7.3E>	BI FBC_VREF2	1.40V	0.02A	12MI L
7.3H>	BI FBC_VREF3	1.40V	0.02A	12MI L
7.2B>	BI FBC_Z00	2.0V	0.02A	12MI L
7.2E<	BI FBC_Z01	2.0V	0.02A	12MI L

8.3D>	BI FBD_VREF0	1.40V	0.02A	12MI L
8.3G>	BI FBD_VREF1	1.40V	0.02A	12MI L
8.3E>	BI FBD_VREF2	1.40V	0.02A	12MI L
8.3H>	BI FBD_VREF3	1.40V	0.02A	12MI L
8.2B>	BI FBD_Z00	2.0V	0.02A	12MI L
8.2E<	BI FBD_Z01	2.0V	0.02A	12MI L

Page10: DACA Interface

DACA NET RULES

NET	NV_CRI TI CAL	NV_I MPEDANCE	DI FFPAI R
DACA_RED	1	75OHM	
DACA_GREEN	1	75OHM	
DACA_BLUE	1	75OHM	

12.2E+ 10.3E+ 12.2E+ 10.4E+ 12.2E+ 10.4E+	DACA_RED_DVI DACA_GREEN_DVI DACA_BLUE_DVI	1 1 1	75OHM 75OHM 75OHM
---	---	-------------	-------------------------

DACA_HS DACA_VS	2 2	50OHM 50OHM	
DACA_HS_BUF DACA_VS_BUF	2 2	50OHM 50OHM	
DACA_HS_BUF_R DACA_VS_BUF_R	2 2	50OHM 50OHM	
DACA_HS_DVI DACA_VS_DVI	2 2	50OHM 50OHM	

I2CA_SCL I2CA_SDA	3 3	50OHM 50OHM	
I2CA_SCL_R I2CA_SDA_R	3 3	50OHM 50OHM	
I2CA_SCL_DVI I2CA_SDA_DVI	3 3	50OHM 50OHM	


NET	VOLTAGE	MAX_CURRENT	MI N_WI DTH
DACA_VREF			12MI L
DACA_RSET			12MI L
DACA_VDD	3.3V	0.100A	16MI L
DACA_GND	0.0V		16MI L

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	P395 G92 512MB GDDR3 16Mx32 DVI-I+DVI-I
PAGE DETAIL	DACA Interface


NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	600-10395-0050-100 C		
ID	p395_a01	PAGE	10 OF 25
NAME	al vchen	DATE	24-MAR-2009

## Page11: DACC Interface




## DACC NET RULES


	NET	NV_CRITICAL	NV_IMPEDANCE	DIFFPAIR
IN	DACC_RED	1	75OHM	
IN	DACC_GREEN	1	75OHM	
IN	DACC_BLUE	1	75OHM	

12. 4E<	11. 3G>		DACC RED_DVI	1	750HM
12. 4E<	11. 4G>		DACC GREEN_DVI	1	750HM
12. 4E<	11. 4G>		DACC BLUE_DVI	1	750HM

1N	DACC_HS	2	500HM
1N	DACC_VS	2	500HM
1N	DACC_HS_BUF	2	500HM
1N	DACC_VS_BUF	2	500HM
1N	DACC_HS_BUF_R	2	500HM
1N	DACC_VS_BUF_R	2	500HM

12. 5E<	11. 2H>		DACC_HS_DVI	2	500HM
12. 4E<	11. 2H>		DACC_VS_DVI	2	500HM

IN	I2CB_SCL	3	500HM
IN	I2CB_SDA	3	500HM
IN	I2CB_SCL_R	3	500HM
IN	I2CB_SDA_R	3	500HM

12. 4E<	11. 1H>		I 2CB_SCL_DVI	3	500HM
12. 4E<	11. 1H>		I 2CB_SDA_DVI	3	500HM

	NET	VOLTAGE	MAX_CURRENT	MIN_WI_DTH
TN	DACC_VREF			12MI L
TN	DACC_RSET			12MI L
BT	DACC_VDD	3.3V	0.100A	16MI L

ASSEMBLY	P395 G92 512MB GDDR3 16Mx32 DVI -I +DVI -I
PAGE DETAIL	DACC Interface

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA

NV_PN	600-10395-0050-100 C		
ID	p395_a01	PAGE	11 OF 25
NAME	al vchen	DATE	24-MAR-20





IFPABCD NET RULES

NET	NV_CRI TI CAL	NV_I MPEDANCE	DI FFPAI R
IFPAB_RSET			12M L
IFPCD_RSET			12M L

NET	VOLTAGE	MAX_CURRENT	MI N_WI DTH
IFPAB_PLLVDD	1.8V	0.03A	16M L
IFPAB_IOVDD	3.3V	0.09A	16M L
IFPCD_IOVDD	3.3V	0.09A	16M L

NET RULES





NET	DI FFPAI R	NV_CRI TI CAL	NV_I MPEDANCE
-----	------------	---------------	---------------

IFPAB_TXC*	IFPAB_TXC	1	90DI FF
IFPAB_TXC	IFPAB_TXC	1	90DI FF
IFPAB_TXD0*	IFPAB_TXD0	1	90DI FF
IFPAB_TXD0	IFPAB_TXD0	1	90DI FF
IFPAB_TXD1*	IFPAB_TXD1	1	90DI FF
IFPAB_TXD1	IFPAB_TXD1	1	90DI FF
IFPAB_TXD2*	IFPAB_TXD2	1	90DI FF
IFPAB_TXD2	IFPAB_TXD2	1	90DI FF
SNN_IFPAB_TXD3*	SNN_IFPAB_TXD3		
SNN_IFPAB_TXD3	SNN_IFPAB_TXD3		
SNN_IFPB_TXC*	SNN_IFPB_TXC		
SNN_IFPB_TXC	SNN_IFPB_TXC		
IFPAB_TXD4*	IFPAB_TXD4	1	90DI FF
IFPAB_TXD4	IFPAB_TXD4	1	90DI FF
IFPAB_TXD5*	IFPAB_TXD5	1	90DI FF
IFPAB_TXD5	IFPAB_TXD5	1	90DI FF
IFPAB_TXD6*	IFPAB_TXD6	1	90DI FF
IFPAB_TXD6	IFPAB_TXD6	1	90DI FF
SNN_IFPAB_TXD7*	SNN_IFPAB_TXD7		
SNN_IFPAB_TXD7	SNN_IFPAB_TXD7		

NET RULES

NET	DI FFPAI R	NV_CRI TI CAL	NV_I MPEDANCE
-----	------------	---------------	---------------

IFPCD_TXC*	IFPCD_TXC	1	90DI FF
IFPCD_TXC	IFPCD_TXC	1	90DI FF
IFPCD_TXD0*	IFPCD_TXD0	1	90DI FF
IFPCD_TXD0	IFPCD_TXD0	1	90DI FF
IFPCD_TXD1*	IFPCD_TXD1	1	90DI FF
IFPCD_TXD1	IFPCD_TXD1	1	90DI FF
IFPCD_TXD2*	IFPCD_TXD2	1	90DI FF
IFPCD_TXD2	IFPCD_TXD2	1	90DI FF
SNN_IFPD_TXC*	SNN_IFPD_TXC		
SNN_IFPD_TXC	SNN_IFPD_TXC		
IFPCD_TXD4*	IFPCD_TXD4	1	90DI FF
IFPCD_TXD4	IFPCD_TXD4	1	90DI FF
IFPCD_TXD5*	IFPCD_TXD5	1	90DI FF
IFPCD_TXD5	IFPCD_TXD5	1	90DI FF
IFPCD_TXD6*	IFPCD_TXD6	1	90DI FF
IFPCD_TXD6	IFPCD_TXD6	1	90DI FF



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY  
SANTA CLARA, CA 95050, USA




NV_PN	600-10395-0050-100 C		
ID	p395_a01	PAGE	12 OF 25
NAME	al vchen	DATE	24-MAR-2009

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

DACB NET RULES

NET	NV_CRI TICAL	NV_I MPEDANCE	D IFFPAI R
DACB_PR	1	75OHM	
DACB_Y	1	75OHM	
DACB_PB	1	75OHM	
DACB_PR_F	1	75OHM	
DACB_Y_F	1	75OHM	
DACB_PB_F	1	75OHM	


NET	VOLTAGE	MAX_CURRENT	MI N_WI DTH
DACB_VDD	3.3V	0.2A	12MI L
DACB_VREF			12MI L
DACB_RSET			12MI L



NV I D I A CORPORATION


2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA



NV_PN	600-10395-0050-100 C		
ID	p395_a01	PAGE	13 OF 25
NAME	ai vchen	DATE	24-MAR-2009

MI O Feature Connector



MIO NET RULES

NET	NV_CRIT I CAL	NV_I MPEDANCE	DI FFPAI R
1B, 2A< 14, 1H< 1B MI OA D<14_0> 1 50OHM			
1B MI OA_CLKOUT 1 50OHM			
1B MI OA_DE 1 50OHM			
1B, 2A< 14, 3G< 1B MI OB D<14_0> 1 50OHM			
1B MI OB_CLKOUT 1 50OHM			
1B MI OB_DE 1 50OHM			
1B GPU_EXT_REFCLK 1 50OHM			
NET	VOLTAGE	MAX_CURRENT	MI N_WI DTH
1B MI OA_VREF 1.25V 12MI L			
1B MI OACAL_PD_VDDQ 12MI L			
1B MI OACAL_PU_GND 12MI L			
1B MI OB_VREF 1.25V 12MI L			
1B MI OBCAL_PD_VDDQ 12MI L			
1B MI OBCAL_PU_GND 12MI L			

NV I D I A CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA

NV\_PN

600-10395-0050-100 C

ID

p395\_a01

PAGE

14 OF 25

NAME

al vchen



DATE

24-MAR-2009




ASSEMBLY	P395 G92 512MB GDDR3 16Mx32 DVI-I+DVI-I
PAGE DETAIL	Multi-use IO(MIO) Interface



## MISC NET RULES



	NET	NV_CRI TI CAL	NV_I MPEDANCE	DI FFPAI R
	I2CC_SCL	3	500HM	
	I2CC_SDA	3	500HM	
	I2CH_SCL	3	500HM	
	I2CH_SDA	3	500HM	
	I2CS_SCL	3	500HM	
	I2CS_SDA	3	500HM	
<>	I2CS_SCL_R	3	500HM	
<>	I2CS_SDA_R	3	500HM	
	ROM_CS*	3	500HM	
B-	ROM_SI	3	500HM	
B-	ROM_SO	3	500HM	
B-	ROM_SCLK	3	500HM	
<>	GPU_SWAPRDY	3	500HM	
<>	GP1014_RASTER_SYNC1	3	500HM	
<>	GP1011_RASTER_SYNC0	3	500HM	
	NET	VOLTAGE	MAX_CURRENT	MI N_WI DTH
	GPU_PLLVDD	1.2V	0.05A	12MI L
	GPU_VI D_PLLVDD	1.2V	0.05A	12MI L
	GPU_H_PL LAVDD	1.2V	0.05A	12MI L





### GPI O Assignment Table


GPIO	I/O	Function
0	IN	DVI Hotplug Detect
1	DVI	DVI Hotplug Detect
2	IN	FB CF60
3	IN	FB CF61
4	OUT	Fan PWM Output
5	OUT	Vol tag Select 0
6	OUT	Vol tag Select 1
7	IN	Fan Tach Input
8	OUT	THERM_OVERT*
9	N/A	NOT USED
10	IN	FB CF62
11	OUT	RASTER (SLI) SYNC0
12	N/A	NOT USED
13	IN	FB CF63
14	IN	RASTER (SLI) SYNC1




NET	IMPEDANCE	NV_CRITICAL_NET	MIN_LINE_WIDTH
IN	SPDIF_IN	50OHM	
IN	SPDIF_IN_O	50OHM	1
IN	SPDIF_IN_GPU	50OHM	1
IN	XTAL_SSIN	1	50OHM
IN	XTAL_IN	1	50OHM
IN	XTAL_OUT	1	50OHM
IN	XTAL_OUTBUFF	1	50OHM




TMDS BACKDRIVE



THERMAL CONTROL




XTAL




Page17: Power/GND and Decoupling


VDD33






FBVTT



FBVDDQ



NVVDD



NET	NV_CRI TICAL	NV_I MPEDANCE	DIFFPAIR
22.5C+ 17.35+ 22.5C- 17.35-	PSS_NVDD_VSENP_R 1	80DIFFP	NVVDD_SENSE
	PSS_NVDD_VSENN_R 1	80DIFFP	NVVDD_SENSE


ASSEMBLY	
PAGE DETAIL	Power/GND and Decoupling

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


NVIDIA CORPORATION	
2701 SAN TOMAS EXPRESSWAY	
SANTA CLARA, CA 95050, USA	
NV_PN	600-10395-0050-100 C
ID	p395_a01
NAME	alvchen
PAGE	17 OF 25
DATE	24-MAR-2009






STRAPS




MECHANICAL












ASSEMBLY	
PAGE DETAIL	Power Supply: FBVDD/Q, PEXVDD

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVI DI A CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	600-10395-0050-100 C		
ID	p395_a01	PAGE	21 OF 25
NAME	al vchen	DATE	24-MAR-2009




GPIO05	GPIO06	ViD5	ViD4	ViD3	Offset	NVDD	PState
1	X	0	0	0	0.0375	1.25	P0
0	X	1	1	0	0.0375	0.95	P12

VI07	VI06	VI05	VI04	VI03	VI02	VI01	VI00	NVDD
0	0	1	1	0	0	1	0	1.30
0	0	1	1	1	0	1	0	1.25
0	1	0	0	0	0	0	0	1.2125
0	1	0	0	0	0	1	0	1.20
0	1	0	0	1	0	1	0	1.15
0	1	0	1	0	0	1	0	1.10
0	1	0	1	1	0	1	0	1.05
0	1	1	0	0	0	1	0	1.00
0	1	1	0	1	0	1	0	0.95
0	1	1	1	0	0	0	0	0.9125
0	1	1	1	0	0	1	0	0.90

ASSEMBLY	
PAGE DETAIL	Power Supply: NVVDD Regulator

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.



PS5   SEN1_R	8M I	OUT	22. 4Hc
PS5   SEN2_R	8M I	OUT	22. 4Hc
PS5   SEN3_R	8M I	OUT	22. 4Hc
NVDD CSN_RC	8M I	OUT	22. 5Hc

ASSEMBLY	
PAGE DETAIL	Power Supply: NVDD Mosfet


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

<b>NVIDIA CORPORATION</b> 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA			
<b>NV_PN</b>		<b>600-10395-0050-100 C</b>	
<b>ID</b>	<b>p395_a01</b>	<b>PAGE</b>	<b>23 OF 25</b>
<b>NAME</b>	<b>al vchen</b>	<b>DATE</b>	<b>24-MAR-2009</b>

MSIC-RMA  
羅覓林  
20090713

ASSEMBLY	
PAGE DETAIL	Blank


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION					
2701 SAN TOMAS EXPRESSWAY					
SANTA CLARA, CA 95050, USA					
NV_PN	600-10395-0050-100 C				
ID	p395_a01	PAGE	24 OF 25		
NAME	al vchen	DATE	24-MAR-2009		



POWER FILTER 3.3V

POWER FILTER 12V



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA



NV\_PN 600-10395-0050-100 C

ID p395\_a01 PAGE 25 OF 25

NAME al vchen DATE 24-MAR-2009

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.