



820-2996-11-BOT MLB 位置圖 0908



820-2996-11-TOP MLB 位置圖 0908



1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.


| REV | ECN | DESCRIPTION OF REVISION | CK APPD DATE |
|-----|------------|-------------------------|-----------------|
| 10 | 0001231154 | ENGINEERING RELEASED | 2011-09-06 |


J2 MLB - DVT OK2FAB
LAST_MODIFIED= Tue Sep 6 17:35:11 2011

| PDF | CSA | CONTENTS | SYNC MASTER | DATE |
|-----|-----|-------------------------------|------------------|------------|
| 1 | 1 | Table of Contents | MIKE | NA |
| 2 | 2 | BLOCK DIAGRAM: SYSTEM | J2DEV | N/A |
| 3 | 4 | BOM TABLES | MIKE | N/A |
| 4 | 6 | AP: MAIN | MIKE | N/A |
| 5 | 7 | AP: I/Os | JOE | N/A |
| 6 | 8 | AP: NAND | MIKE | N/A |
| 7 | 9 | AP: TV,DP,MIPI | JOE | 01/13/2011 |
| 8 | 10 | AP: DDR | MIKE | N/A |
| 9 | 11 | AP: POWER | MIKE | N/A |
| 10 | 12 | AP: MISC & ALIASES | ALEX | N/A |
| 11 | 13 | AP: VIDEO BUFFER,BB USB MUXES | CHOPIN | 12/10/2010 |
| 12 | 14 | NAND | MIKE | N/A |
| 13 | 16 | DDR 0 AND 1 | MIKE | 06/21/2010 |
| 14 | 17 | DDR 2 AND 3 | MIKE | 06/21/2010 |
| 15 | 21 | MLB ALIASES/CONNECTIONS | ALEX | 09/30/2010 |
| 16 | 22 | VIDEO: EDP CONNECTOR | JOE | 01/19/2011 |
| 17 | 30 | GRAPE: GROUNDHOG,CONN,BOOST | RAMSIN | 12/17/2010 |
| 18 | 31 | GRAPE: Z1, Z2 | RAMSIN | 12/17/2010 |
| 19 | 36 | AUDIO: L63B CODEC | KAVITHA | 02/03/2011 |
| 20 | 37 | AUDIO: SPEAKER AMP | KAVITHA | 02/03/2011 |
| 21 | 38 | AUDIO: HEADPHONE OUT | KAVITHA | 02/03/2011 |
| 22 | 42 | AUDIO: DETECT/MIC BIAS | KAVITHA | 02/03/2011 |
| 23 | 43 | AUDIO: HP/MIC FILTERS | KAVITHA | 02/03/2011 |
| 24 | 54 | CONNECTOR: SENSOR | MARK | 01/11/2011 |
| 25 | 55 | SENSOR PANEL FILTERS 1 | MARK | 01/11/2011 |
| 26 | 56 | SENSOR PANEL FILTERS 2 | MARK | 01/11/2011 |
| 27 | 57 | IO FLEX: DOCK COMPONENTS | JOE | 01/19/2011 |
| 28 | 58 | DISPLAY PORT MISC | JOE | 01/19/2011 |
| 29 | 59 | IO FLEX: B2B CONNECTOR | JOE | 01/19/2011 |
| 30 | 60 | CONNECTOR: X26 | JOE | 01/19/2011 |
| 31 | 61 | WLAN BB & POWER | X26_WIFI_MIKE_BT | 09/01/2011 |

| PDF | CSA | CONTENTS | SYNC MASTER | DATE |
|-----|-----|----------------------------|------------------|------------|
| 32 | 62 | WLAN 2.4GHZ AND ANT | X26_WIFI_MIKE_BT | 09/01/2011 |
| 33 | 63 | WLAN 5GHZ AND TEST POINTS | X26_WIFI_MIKE_BT | 09/01/2011 |
| 34 | 75 | POWER: BATTERY CONNECTOR | MADHAVI | 01/13/2011 |
| 35 | 80 | POWER ALIASES | MADHAVI | 01/13/2011 |
| 36 | 81 | POWER: AMELIA PMU | MADHAVI | 01/13/2011 |
| 37 | 82 | POWER: AMELIA PMU | MLB | 01/14/2011 |
| 38 | 83 | POWER: AMELIA VSS | MADHAVI | 01/13/2011 |
| 39 | 90 | DEBUG AND MISC | ALEX | 10/04/2010 |
| 40 | 93 | FCT/ICT TEST/BRACKETS | ALEX | 10/04/2010 |
| 41 | 150 | CONSTRAINTS: MLB RULES | MIKE | 01/21/2011 |
| 42 | 151 | CONSTRAINTS: LOW SPEED BUS | MIKE | 01/21/2011 |
| 43 | 152 | CONSTRAINTS: DISPLAY/AUDIO | MIKE | 01/21/2011 |
| 44 | 153 | CONSTRAINTS: DDR/FMI | MIKE | 01/21/2011 |
| 45 | 154 | CONSTRAINTS: POWER / GND | MIKE | 01/21/2011 |
| 46 | 155 | CONSTRAINTS: DEBUG | MIKE | 01/21/2011 |
| 47 | 156 | FUNC TEST POINTS | MIKE | 01/21/2011 |
| 48 | 157 | FUNC TEST POINTS | MIKE | 01/21/2011 |

DRAWING
DRAWING
MLB
Schematic / PCB #'s

| | | | | | | | | | | | | | | | | | | | |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------|------|----------|---|----------|--|--------|--|--------|--|------|--|---|--------|-------|--|---|-------|
| SYNC_MASTER=MIKE | SYNC_DATE=NA | | | | | | | | | | | | | | | | | | |
| DRAWING TITLE | | | | | | | | | | | | | | | | | | | |
| SCH, J2, MLB | | | | | | | | | | | | | | | | | | | |
|  Apple Inc. | <table border="1"> <tr> <td>DRAWING NUMBER</td> <td>SIZE</td> </tr> <tr> <td>051-8773</td> <td>D</td> </tr> <tr> <td>REVISION</td> <td></td> </tr> <tr> <td>10.0.0</td> <td></td> </tr> <tr> <td>BRANCH</td> <td></td> </tr> <tr> <td>PAGE</td> <td></td> </tr> <tr> <td>1</td> <td>OF 157</td> </tr> <tr> <td>SHEET</td> <td></td> </tr> <tr> <td>1</td> <td>OF 48</td> </tr> </table> | DRAWING NUMBER | SIZE | 051-8773 | D | REVISION | | 10.0.0 | | BRANCH | | PAGE | | 1 | OF 157 | SHEET | | 1 | OF 48 |
| DRAWING NUMBER | SIZE | | | | | | | | | | | | | | | | | | |
| 051-8773 | D | | | | | | | | | | | | | | | | | | |
| REVISION | | | | | | | | | | | | | | | | | | | |
| 10.0.0 | | | | | | | | | | | | | | | | | | | |
| BRANCH | | | | | | | | | | | | | | | | | | | |
| PAGE | | | | | | | | | | | | | | | | | | | |
| 1 | OF 157 | | | | | | | | | | | | | | | | | | |
| SHEET | | | | | | | | | | | | | | | | | | | |
| 1 | OF 48 | | | | | | | | | | | | | | | | | | |
| NOTICE OF PROPRIETARY PROPERTY: | | | | | | | | | | | | | | | | | | | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | | | | | | | | | | | | | | | | | | |



Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:

```
COMMON
ALTERNATE

16GB_PROD
32GB_PROD
64GB_PROD
128GB_PROD
```

```
DEVELOPMENT_JTAG
DEVELOPMENT_JTAG_TAP
JTAG_DAP
```

SPEAKER
INTERNAL_MIC

NAND_IO_1V8
NAND_IO=3V3

SNOTE
DEV
MLB
J2

| | |
|-----------|-----------------------|
| BOM GROUP | BOM OPTIONS |
| BASIC | COMMON, ALTERNATE |
| AUDIO | SPEAKER, INTERNAL_MIC |

| PART# | QTY | DESCRIPTION | REFERENCE DESIGNATOR(S) | CRITICAL | BOM OPTION |
|----------|-----|-----------------------------|-------------------------|----------|--------------|
| 825-7691 | 1 | EEEE FOR 639-2352 (J1 16G) | EEEE_DNKT | CRITICAL | EEEE_J1_16G |
| 825-7691 | 1 | EEEE FOR 639-2058 (J1 32G) | EEEE_DM2N | CRITICAL | EEEE_J1_32G |
| 825-7691 | 1 | EEEE FOR 639-2059 (J1 64G) | EEEE_DM2P | CRITICAL | EEEE_J1_64G |
| 825-7691 | 1 | EEEE FOR 639-2353 (J2 16G) | EEEE_DNKV | CRITICAL | EEEE_J2_16G |
| 825-7691 | 1 | EEEE FOR 639-1572 (J2 32G) | EEEE_DHWV | CRITICAL | EEEE_J2_32G |
| 825-7691 | 1 | EEEE FOR 639-1871 (J2 64G) | EEEE_DKQL | CRITICAL | EEEE_J2_64G |
| 825-7691 | 1 | EEEE FOR 639-1870 (J2 128G) | EEEE_DKOK | CRITICAL | EEEE_J2_128G |
| 825-7691 | 1 | EEEE FOR 639-2844 (J2A 16G) | EEEE_DRJQ | CRITICAL | EEEE_J2A_16G |
| 825-7691 | 1 | EEEE FOR 639-2826 (J2A 32G) | EEEE_DRF6 | CRITICAL | EEEE_J2A_32G |
| 825-7691 | 1 | EEEE FOR 639-2827 (J2A 64G) | EEEE_DRF5 | CRITICAL | EEEE_J2A_64G |

| PART# | QTY | DESCRIPTION | REFERENCE DESIGNATOR(S) | CRITICAL | BOM OPTION |
|----------|-----|------------------------------|-------------------------|----------|------------|
| 806-2105 | 1 | FENCE, NAND, TOP, MLB, J2 | PD_FENCE_NAND | CRITICAL | |
| 806-1857 | 1 | FENCE, LARGE, TOP, MLB, J2 | PD_FENCE_LARGE | CRITICAL | |
| 806-2349 | 1 | FENCE, SMALLER, TOP, MLB, J2 | PD_FENCE_SMALL | CRITICAL | |
| 806-1860 | 1 | FENCE, 1, BTM, MLB, J2 | PD_FENCE_BTMT1 | CRITICAL | |
| 806-1865 | 1 | FENCE, 2, BTM, MLB, J2 | PD_FENCE_BTMT2 | CRITICAL | |
| 806-2352 | 1 | FENCE, SMALLER, BTM, MLB, J2 | PD_FENCE_BTMT3 | CRITICAL | |

| PART# | QTY | DESCRIPTION | REFERENCE DESIGNATOR(S) | CRITICAL | BOM OPTION |
|----------|-----|----------------|-------------------------|----------|------------|
| 051-8773 | 1 | SCH,MLB,J2 | SCH1 | CRITICAL | ? |
| 820-2996 | 1 | PCBF,MLB,J2 | PCB1 | CRITICAL | ? |
| 085-3058 | 1 | DEV BOM,MLB,J2 | DEV1 | | ? |

| PART# | QTY | DESCRIPTION | REFERENCE DESIGNATOR(S) | CRITICAL | BOM OPTION |
|----------|-----|----------------------|-------------------------|----------|------------|
| 343S0533 | 1 | IC,SOC,H4G,FCBGA1225 | U0600 | CRITICAL | ? |

| PART# | QTY | DESCRIPTION | REFERENCE DESIGNATOR(S) | CRITICAL | BOM OPTION |
|----------|-----|-----------------------|-------------------------|----------|------------|
| 34380561 | 1 | IC,PMU,AMELIA,D1974AB | U8100 | CRITICAL | ? |

| PART# | QTY | DESCRIPTION | REFERENCE DESIGNATOR(S) | CRITICAL | BOM OPTION |
|----------|-----|---------------------------------|-------------------------|----------|------------|
| 333S0579 | 2 | SDRAM,LPDDR2,512MB,SAMSUNG 46NM | U1600,U1700 | CRITICAL | ? |

| PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES | COMMENTS: |
|-------------|---------------------------|------------|-------------|--------------------|
| 333S0580 | 333S0579 | | U1600,U1700 | LPDDR2,HYNIX 44NM |
| 333S0581 | 333S0579 | | U1600,U1700 | LPDDR2,ELPIDA 45NM |

| PART# | QTY | DESCRIPTION | REFERENCE DESIGNATOR(S) | CRITICAL | BOM_OPTION |
|----------|-----|------------------------|-------------------------|----------|------------|
| 33580781 | 1 | HYNIX 26NM PPN1.0 16GB | U1400 | CRITICAL | 16GB_PROD |

| PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES | COMMENTS: |
|-------------|---------------------------|------------|---------|---------------------|
| 335S0804 | 335S0781 | 16GB_PROD | U1400 | TOSHIBA 24NM PPN1.0 |

| PART# | QTY | DESCRIPTION | REFERENCE DESIGNATOR(S) | CRITICAL | BOM OPTION |
|----------|-----|------------------------|-------------------------|----------|------------|
| 335S0781 | 2 | HYNIX 26NM PPN1.0 16GB | U1400,U1410 | CRITICAL | 32GB_PROD |


| PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES | COMMENTS: |
|-------------|---------------------------|------------|-------------|---------------------|
| 335S0804 | 335S0781 | 32GB_PROD | U1400,U1410 | TOSHIBA 24NM PPN1.0 |


| PART# | QTY | DESCRIPTION | REFERENCE DESIGNATOR(S) | CRITICAL | BOM_OPTION |
|----------|-----|------------------------|-------------------------|----------|------------|
| 335S0782 | 2 | HYNIX 26NM PPN1.0 32GB | U1400,U1410 | CRITICAL | 64GB_PROD |


| PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES | COMMENTS: |
|-------------|---------------------------|------------|-------------|---------------------|
| 335S0805 | 335S0782 | 64GB_PROD | U1400,U1410 | TOSHIBA 24NM PPN1.0 |


| PART# | QTY | DESCRIPTION | REFERENCE DESIGNATOR(S) | CRITICAL | BOM OPTION |
|----------|-----|------------------------|-------------------------|----------|------------|
| 335S0814 | 2 | HYNIX 26NM PPN1.0 64GB | U1400,U1410 | CRITICAL | 128GB_PROD |


| PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES | COMMENTS: |
|-------------|---------------------------|------------|-------------|---------------------|
| 335S0806 | 335S0814 | 128GB_PROD | U1400,U1410 | TOSHIBA 24NM PPN1.0 |


| | | | |
|---------------------------------------------------------------------------------------|------------|----------------|----------|
| SYNC MASTER=MIKE | | SYNC DATE=N/A | |
| PAGE TITLE | | | |
| BOM TABLES | | | |
|  | Apple Inc. | DRAWING NUMBER | 051-8773 |
| | | SIZE | D |
| | | REVISION | 10.0.0 |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | |
| THE INFORMATION CONTAINED HEREIN IS THE | | | |
| PROPERTY OF APPLE INC. | | | |
| THE POSSESSOR AGREES TO THE FOLLOWING: | | PAGE | |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | 4 OF 157 | |
| II NOT TO REPRODUCE OR COPY IT | | SHEET | |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | 3 OF 48 | |
| IV ALL RIGHTS RESERVED | | | |

















D

C

B


A


D


C


B


A












| | |
|----------|----------------|
| MOSFET | SIA413DJ |
| CHANNEL | P-TYPE |
| RDS (ON) | 100MOHM @-1.5V |
| IMAX | 3 A |
| VGS MAX | +/- 8V |




EDP CONNECTOR


| PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES | COMMENTS: |
|-------------|---------------------------|------------|---------|-------------------------------|
| 376S0903 | 376S0796 | | Q2200 | RADAR:8379470 |
| 155S0667 | 155S0583 | | | RADAR:8616060, RADAR: 9015335 |


| | | | |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|----------------------|-----------|
| SYNC MASTER=JOE | | SYNC DATE=01/19/2011 | |
| PAGE TITLE | | | |
| VIDEO: EDP CONNECTOR | | | |
|  Apple Inc. | | DRAWING NUMBER | 051-8773 |
| | | SIZE | D |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | REVISION | 10.0.0 |
| | | BRANCH | |
| | | PAGE | 22 OF 157 |
| | | SHEET | 16 OF 48 |

A

MATES WITH RIGHTMOST GRAPE FLEX TAIL



| | | | |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|----------------------------|--|
| SYNC MASTER=RAMSIN | | SYNC DATE=12/17/2010 | |
| PAGE TITLE | | | |
| GRAPE: GROUNDHOG, CONN, BOOST | | | |
|  Apple Inc. | | DRAWING NUMBER 051-8773 | |
| | | SIZE D | |
| | | REVISION 10.0.0 | |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REPRODUCE OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | PAGE 30 OF 157 | |
| | | SHEET 17 OF 48 | |



D



C

C

B

B

A

A

SHEET
19 OF 48

D

C

B

A

D

C

B


A


SPEAKER AMPLIFIER

APN:353S3317)
TURN ON TIME: 3.5MS
75HZ +/- XXX%
TURN ON DELAY: ?MS

| GAIN | VDD | GND |
|------|-------|-------|
| 12DB | NC | SHORT |
| 9DB | NC | 100K |
| 6DB | SHORT | NC |
| 3DB | 100K | NC |
| 0DB | NC | NC |

L63 LINEOUT2A IS CONNECTED TO U3700
L63 LINEOUT2B IS CONNECTED TO U3710



| | | | |
|-------------------------------------------------------------------------------------------------------------------|--|----------------------|-----------|
| SYNC MASTER=KAVITHA | | SYNC DATE=02/03/2011 | |
| PAGE TITLE | | | |
| AUDIO: SPEAKER AMP | | | |
|  Apple Inc. | | DRAWING NUMBER | 051-8773 |
| | | REVISION | 10.0.0 |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | PAGE | 37 OF 157 |
| I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | SHEET | 20 OF 48 |
| II NOT TO REPRODUCE OR COPY IT | | | |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | | |
| IV ALL RIGHTS RESERVED | | | |

D

C

B

A


D

C


B


A


HEADPHONE OUTPUT ZOBEL NETWORK



DOCK LINE OUTPUT



| | | | |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|----------------------|-----------|
| SYNC MASTER=KAVITHA | | SYNC DATE=02/03/2011 | |
| PAGE TITLE | | | |
| AUDIO: HEADPHONE OUT | | | |
|  Apple Inc. | | DRAWING NUMBER | 051-8773 |
| | | REVISION | 10.0.0 |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | BRANCH | |
| | | PAGE | 38 OF 157 |
| | | SHEET | 21 OF 48 |
| | | | |



D

C

B

A

D


C

B


A


HEADPHONE JACK CONNECTION IS ON FRONT PANEL FLEX, CSA 55/PDF 29

PLACE ALL COMPONENTS NEAR J5401



HEADSET JACK INSERTION DETECT



| | | | |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|----------------------|-----------|
| SYNC MASTER=KAVITHA | | SYNC DATE=02/03/2011 | |
| PAGE TITLE | | | |
| AUDIO: HP/MIC FILTERS | | | |
|  Apple Inc. | | DRAWING NUMBER | 051-8773 |
| | | REVISION | 10.0.0 |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | BRANCH | |
| | | PAGE | 43 OF 157 |
| | | SHEET | 23 OF 48 |

D

C

B



A


D


C

B

A



| | | | |
|-------------------------------------------------------------------------------------------------------------------|--|----------------------|-----------|
| SYNC MASTER=MARK | | SYNC DATE=01/11/2011 | |
| PAGE TITLE | | | |
| CONNECTOR: SENSOR | | | |
|  Apple Inc. | | DRAWING NUMBER | 051-8773 |
| | | SIZE | D |
| | | REVISION | 10.0.0 |
| | | | |
| NOTICE OF PROPRIETARY PROPERTY: | | | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | | |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | | |
| II NOT TO REPRODUCE OR COPY IT | | | |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | | |
| IV ALL RIGHTS RESERVED | | | |
| | | BRANCH | |
| | | PAGE | 54 OF 157 |
| | | SHEET | 24 OF 48 |




| PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES | COMMENTS: |
|-------------|---------------------------|------------|------------------------------------------|---------------|
| 15580643 | 15580373 | ? | 05500, 05501, 05502, 05503, 05504, 05505 | RADAR:8376668 |

SYNC MASTER=MARK

SYNC DATE=01/11/2011

SENSOR PANEL FILTERS 1

 Apple Inc.

DRAWING NUMBER
051-8773

REVISION
10.0.0

BRANCH

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE
55 OF 157

SHEET
25 OF 48

D

C

B

A

D



C

B


A

8 7 6 5 4 3 2 1


8 7 6 5 4 3 2 1




| | | | |
|-------------------------------------------------------------------------------------------------------------------|--|------------|--|
| PAGE TITLE | | PAGE TITLE | |
| SENSOR PANEL FILTERS 2 | | 051-8773 | |
| Apple Inc. | | 10.0.0 | |
| NOTICE OF PROPRIETARY PROPERTY: | | 56 OF 157 | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | 26 OF 48 | |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | | |
| II NOT TO REPRODUCE OR COPY IT | | | |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | | |
| IV ALL RIGHTS RESERVED | | | |



| PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES | COMMENTS: |
|-------------|---------------------------|--------------------------------|-------------------------|---------------|
| 377S0090 | 377S0081 | | D25751 | RADAR:8972666 |
| 377S0111 | 377S0099 | | D25710,D25711 | RADAR:8849707 |
| 377S0107 | 377S0066 | | D5700,D5701,D5702,D5703 | RADAR:8947642 |
| 155S0625 | 155S0559 | | L5700,L5701 | RADAR:8423156 |
| 377S0116 | 377S0108 | | D25760 | RADAR:8370432 |
| 155S0725 | 155S0276 | FL0600, FL5707, FL5708, FL5711 | QTY 4 RADAR:9625553 | |
| 155S0513 | 155S0320 | | L5762 | RADAR:9625601 |

| | | | |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|----------------------|-----------|
| SYNC MASTER=JOE | | SYNC DATE=01/19/2011 | |
| PAGE TITLE | | | |
| IO FLEX: DOCK COMPONENTS | | | |
|  Apple Inc. | | DRAWING NUMBER | 051-8773 |
| | | SHEET | D |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | REVISION | 10.0.0 |
| | | BRANCH | |
| | | PAGE | 57 OF 157 |
| | | SHEET | 27 OF 48 |




PLACEMENT NOTE: NEAR U0600


DISPLAYPORT AC COUPLING

STUFFING OPTIONS FOR DP LANES 2, 3 FOR STEVENOTE.

FOR STEVENOTE ON MLB, STUFF ALL OF THE SNOTE BOM OPTIONS. NOSTUFF R5902, R5900, R5904, R5906, R5914, R5915, R5916, AND R5917. FOR DEV BOARD, STUFF R5918 AND NOSTUFF R5903.


| | | | |
|-------------------------------------------------------------------------------------------------------------------|--|----------------------|-----------|
| SYNC MASTER=JOE | | SYNC DATE=01/19/2011 | |
| PAGE TITLE | | | |
| DISPLAY PORT MISC | | | |
|  Apple Inc. | | DRAWING NUMBER | 051-8773 |
| | | SIZE | D |
| | | REVISION | 10.0.0 |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | | |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | | |
| II NOT TO REPRODUCE OR COPY IT | | | |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | | |
| IV ALL RIGHTS RESERVED | | | |
| | | PAGE | 58 OF 157 |
| | | SHEET | 28 OF 48 |

X26 CELLULAR/GPS CONNECTOR



WLAN/BT POWER


WLAN/BT BASEBAND




ALTERNATE PARTS AVAILABLE:

| PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES | COMMENTS: |
|-------------|---------------------------|-------------|----------|-------------|
| 31180548 | 31180398 | ANDGATE_TI | U8 | TI |
| 15580657 | 15580537 | FERRITE_TY | FL2, FL4 | TAIYO YUDEN |
| 15580337 | 15580444 | FERRITE_TDK | FL6, FL9 | TDK |

SUPPLY FILTERING




HSIC READY KLUDGE




BOOTSTRAPPING OPTIONS


| GPIO6 | SDIO_DATA2 | SDIO_DATA1 | MODE | DEF.ARM STATE |
|-------|------------|------------|---------------------|---------------|
| 0 | X | X | SDIO | RESET |
| 1 | 0 | X | GSPI | RESET |
| 1 | 1 | 0 | HSIC | RUNNING |
| 1 | 1 | 1 | BOOTLOADERLESS HSIC | RUNNING |

PULL-UP/DOWN RESISTORS



BOOTSTRAP RESISTORS







5GHZ FRONT-END CONTROL

| VCRL1 | VCTL2 | PA_EN | LNA_EN | MODE |
|-------|-------|-------|--------|---------------------------------------|
| 1 | 0 | 0 | 1 | RX SUPERBYPASS MODE -- 26DB GAIN STEP |
| 0 | 1 | 0 | 1 | RX |
| 1 | 0 | 1 | 0 | TX |


5GHZ LNA




5GHZ BPF



5GHZ T/R SWITCH



5GHZ PA



TEST POINTS

TEST AND PROBE POINTS

| | | |
|-----------------------|--------------------------|-----------------------------|
| TP1 WLAN ENABLE 15 31 | TP2 BT RESET N 15 31 | TP15 BATT VCC 31 35 |
| TP-P6 NOSTUFF | TP-P6 NOSTUFF | TP-1P0-TOP NOSTUFF |
| TP7 WLAN GPIO0 15 31 | TP6 BT UART TXD 15 31 | TP16 BATT VDD 4330 31 32 33 |
| TP-P6 NOSTUFF | TP-P6 NOSTUFF | TP-1P0-TOP NOSTUFF |
| TP3 WLAN GPIO1 15 31 | TP27 BT UART RXD 15 31 | TP17 VDD IO 1V8 31 35 |
| TP-P6 NOSTUFF | TP-P6 NOSTUFF | TP-1P0-TOP NOSTUFF |
| TP4 WLAN GPIO2 31 | TP28 BT UART RTS N 15 31 | TP18 |
| TP-P6 NOSTUFF | TP-P6 NOSTUFF | TP-1P0-TOP NOSTUFF |
| TP5 WLAN GPIO3 15 31 | TP29 BT UART CTS N 15 31 | TP19 |
| TP-P6 NOSTUFF | TP-P6 NOSTUFF | TP-1P0-TOP NOSTUFF |
| TP10 WLAN GPIO4 15 31 | TP8 BT HOST WAKE 15 31 | |
| TP-P6 NOSTUFF | TP-P6 NOSTUFF | |
| TP6 CLK32K 15 32 | TP9 BT WAKE 15 31 | |
| TP-P6 NOSTUFF | TP-P6 NOSTUFF | |

WLAN 5GHZ AND TEST POINTS

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-8773

REVISION

10.0.0


BRANCH

PAGE

63 OF 157

SHEET

33 OF 48



| | | | | | | | | |
|--------------------|---------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------|-------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---|---|--|
| 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | |
| POWER CONN / ALIAS | | | | | | | | |
| D | LDO RAILS | | BUCK RAILS | | CHARGER MAIN | | | |
| | PROGRAMMABLE ON/OFF | | | | | | | |
| | LDO1 | <div> <div>45 36</div> <div>PP3V0_GRAPE</div> <div>MAKE_BASE=TRUE</div> <div>VOLTAGE=3.0V</div> <div>MIN_LINE_WIDTH=0.6MM</div> <div>MIN_NECK_WIDTH=0.2MM</div> <div>NET_SPACING_TYPE=PWR</div> <div>MAX_NECK_LENGTH=3 MM</div> </div> <div> <div>17 18</div> <div>=PP3V0_GRAPE</div> <div>=PP3V0_GRAPE_MARIO1</div> <div>=PP3V0_GRAPE_Z1</div> <div>=PP3V0_GRAPE_Z2</div> </div> | | BUCK0 | <div> <div>45 36</div> <div>PP1V25_CPU</div> <div>MAKE_BASE=TRUE</div> <div>VOLTAGE=1.25V</div> <div>MIN_LINE_WIDTH=0.6 MM</div> <div>MIN_NECK_WIDTH=0.25 MM</div> <div>NET_SPACING_TYPE=PWR</div> <div>MAX_NECK_LENGTH=3 MM</div> </div> <div> <div>5 9</div> <div>=PPVDD_CPU_H4</div> </div> | | | |
| | LDO2 | <div> <div>45 40 36</div> <div>PP1V7_VA_VCP</div> <div>MAKE_BASE=TRUE</div> <div>VOLTAGE=1.7V</div> <div>MIN_LINE_WIDTH=0.6MM</div> <div>MIN_NECK_WIDTH=0.2MM</div> <div>NET_SPACING_TYPE=PWR</div> <div>MAX_NECK_LENGTH=3 MM</div> </div> <div> <div>19</div> <div>=PP1V7_VA_VCP</div> </div> | | BUCK2 | <div> <div>45 36</div> <div>PP1V2_SOC</div> <div>MAKE_BASE=TRUE</div> <div>VOLTAGE=1.2V</div> <div>MIN_LINE_WIDTH=0.6 MM</div> <div>MIN_NECK_WIDTH=0.25 MM</div> <div>NET_SPACING_TYPE=PWR</div> <div>MAX_NECK_LENGTH=3 MM</div> </div> <div> <div>5 9</div> <div>=PPVDD_SOC_H4</div> </div> | | | |
| | LDO3 | <div> <div>45 36</div> <div>PP3V0_VIDEO</div> <div>MAKE_BASE=TRUE</div> <div>VOLTAGE=3.0V</div> <div>MIN_LINE_WIDTH=0.6 mm</div> <div>MIN_NECK_WIDTH=0.2 mm</div> <div>NET_SPACING_TYPE=PWR</div> <div>MAX_NECK_LENGTH=3 MM</div> </div> <div> <div>7</div> <div>=PP3V0_VIDEO_H4</div> </div> | | BUCK3 | <div> <div>45 36</div> <div>PP1V8_S2R</div> <div>MAKE_BASE=TRUE</div> <div>VOLTAGE=1.8V</div> <div>MIN_LINE_WIDTH=0.6 mm</div> <div>MIN_NECK_WIDTH=0.15 mm</div> <div>NET_SPACING_TYPE=PWR</div> <div>MAX_NECK_LENGTH=3 MM</div> </div> <div> <div>5 27 39</div> <div>=PP1V8_S2R_MISC</div> <div>VDD_IO_1V8</div> <div>=PP1V8_S2R_DDR</div> <div>31 33</div> <div>13 14</div> </div> | | | |
| | LDO4 | <div> <div>45 36</div> <div>PP3V0_OPTICAL</div> <div>MAKE_BASE=TRUE</div> <div>VOLTAGE=3.0V</div> <div>MIN_LINE_WIDTH=0.6 MM</div> <div>MIN_NECK_WIDTH=0.2 mm</div> <div>NET_SPACING_TYPE=PWR</div> <div>MAX_NECK_LENGTH=3 MM</div> </div> <div> <div>26</div> <div>=PP3V0_OPTICAL</div> </div> | | | | | | |
| | LDO5 | <div> <div>45 36</div> <div>PP3V2_LDO5</div> <div>MAKE_BASE=TRUE</div> <div>VOLTAGE=3.2V</div> <div>MIN_LINE_WIDTH=0.6MM</div> <div>MIN_NECK_WIDTH=0.2MM</div> <div>NET_SPACING_TYPE=PWR</div> <div>MAX_NECK_LENGTH=3 MM</div> </div> <div> <div>2</div> <div>=PP3V2_LDO5</div> </div> | | CPU1V8_SW (BUCK3) | <div> <div>25 36</div> <div>PP1V8</div> <div>MAKE_BASE=TRUE</div> <div>VOLTAGE=1.1V</div> <div>MIN_LINE_WIDTH=0.6MM</div> <div>MIN_NECK_WIDTH=0.2MM</div> <div>NET_SPACING_TYPE=PWR</div> <div>MAX_NECK_LENGTH=3 MM</div> </div> <div> <div>25</div> <div>=PP1V8_CAM</div> <div>=PP1V8_SENSOR</div> <div>=PP1V8_DP_H4</div> <div>=PP1V8_AUDIO</div> <div>=PP1V8_H4</div> <div>=PP1V8_NAND_H4</div> <div>=PP1V8_MIPI_H4</div> <div>=PP1V8_NAND</div> <div>=PP1V8_VDDIO18_H4</div> <div>=PP1V8_EDP_H4</div> <div>=PP1V8_VDDIOD_H4</div> <div>=PP1V8_VDDA18_TS</div> <div>26</div> <div>7</div> <div>19</div> <div>4 7 10</div> <div>9</div> <div>12</div> <div>9</div> <div>7</div> <div>5 9</div> <div>5</div> </div> | | | |
| | LDO6 | <div> <div>45 36</div> <div>PP3V3_ACC</div> <div>MAKE_BASE=TRUE</div> <div>VOLTAGE=3.3V</div> <div>MIN_LINE_WIDTH=0.6MM</div> <div>MIN_NECK_WIDTH=0.2MM</div> <div>NET_SPACING_TYPE=PWR</div> <div>MAX_NECK_LENGTH=3 MM</div> </div> <div> <div>27</div> <div>=PP3V3_PORT_ACC</div> </div> | | WDIG_SW (BUCK3) | <div> <div>45 36</div> <div>PP1V8_GRAPE</div> <div>MAKE_BASE=TRUE</div> <div>VOLTAGE=1.8V</div> <div>MIN_LINE_WIDTH=0.6 mm</div> <div>MIN_NECK_WIDTH=0.2 mm</div> <div>NET_SPACING_TYPE=PWR</div> <div>MAX_NECK_LENGTH=3 MM</div> </div> <div> <div>2</div> <div>=PP1V8_GRAPE</div> </div> | | | |
| | LDO7 | <div> <div>45 36</div> <div>PP3V0_VIDEO_BUF</div> <div>MAKE_BASE=TRUE</div> <div>VOLTAGE=3.0V</div> <div>MIN_LINE_WIDTH=0.6MM</div> <div>MIN_NECK_WIDTH=0.2MM</div> <div>NET_SPACING_TYPE=PWR</div> <div>MAX_NECK_LENGTH=3 MM</div> </div> <div> <div>11</div> <div>=PP3V0_VIDEO_BUF</div> </div> | | | | | | |
| | LDO8 | <div> <div>45 36</div> <div>PP3V2_S2R_USBMUX</div> <div>MAKE_BASE=TRUE</div> <div>VOLTAGE=3.2V</div> <div>MIN_LINE_WIDTH=0.6 MM</div> <div>MIN_NECK_WIDTH=0.2 MM</div> <div>NET_SPACING_TYPE=PWR</div> <div>MAX_NECK_LENGTH=3 MM</div> </div> <div> <div>11</div> <div>=PP3V2_S2R_USBMUX</div> </div> | | BUCK4 | <div> <div>45 36</div> <div>PP1V2_S2R</div> <div>MAKE_BASE=TRUE</div> <div>VOLTAGE=1.2V</div> <div>MIN_LINE_WIDTH=0.6 MM</div> <div>MIN_NECK_WIDTH=0.25 MM</div> <div>NET_SPACING_TYPE=PWR</div> <div>MAX_NECK_LENGTH=3 MM</div> </div> <div> <div>8</div> <div>=PP1V2_S2R_H4</div> <div>=PP1V2_S2R_DDR</div> <div>13 14</div> </div> | | | |
| | LDO9 | <div> <div>45 36</div> <div>PP3V0_IO</div> <div>MAKE_BASE=TRUE</div> <div>VOLTAGE=3.0V</div> <div>MIN_LINE_WIDTH=0.6MM</div> <div>MIN_NECK_WIDTH=0.2MM</div> <div>NET_SPACING_TYPE=PWR</div> <div>MAX_NECK_LENGTH=3 MM</div> </div> <div> <div>6 28</div> <div>=PP3V0_IO_MISC</div> <div>=PP3V0_IO_H4</div> <div>=PP3V0_VDDIOD_H4</div> <div>7 9</div> <div>9</div> </div> | | BUCK4_SW | <div> <div>45 36</div> <div>PP1V2</div> <div>MAKE_BASE=TRUE</div> <div>VOLTAGE=1.2V</div> <div>MIN_LINE_WIDTH=0.6 MM</div> <div>MIN_NECK_WIDTH=0.2 mm</div> <div>NET_SPACING_TYPE=PWR</div> <div>MAX_NECK_LENGTH=3 MM</div> </div> <div> <div>8 9</div> <div>=PP1V2_VDDIOD_H4</div> <div>=PP1V2_HSIC_H4</div> <div>=PP1V2_VDDQ_DDR</div> <div>4</div> <div>13 14</div> </div> | | | |
| C | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| B | LDO10 | <div> <div>45 36</div> <div>PP3V0_S2R_HALL</div> <div>MAKE_BASE=TRUE</div> <div>VOLTAGE=3.0V</div> <div>MIN_LINE_WIDTH=0.6MM</div> <div>MIN_NECK_WIDTH=0.2MM</div> <div>NET_SPACING_TYPE=PWR</div> <div>MAX_NECK_LENGTH=3 MM</div> </div> <div> <div>26</div> <div>=PP3V0_S2R_HALL</div> <div>=PP3V0_S2R_HALL_CHSW</div> <div>22</div> </div> | | | | | | |
| | LDO11 | <div> <div>45 36</div> <div>PP2V85_CAM</div> <div>MAKE_BASE=TRUE</div> <div>VOLTAGE=2.85V</div> <div>MIN_LINE_WIDTH=0.6MM</div> <div>MIN_NECK_WIDTH=0.2 MM</div> <div>NET_SPACING_TYPE=PWR</div> <div>MAX_NECK_LENGTH=3 MM</div> </div> <div> <div>26</div> <div>=PP2V85_CAM</div> </div> | | BUCK5 | <div> <div>45 36</div> <div>PP3V3_OUT</div> <div>MAKE_BASE=TRUE</div> <div>VOLTAGE=3.3V</div> <div>MIN_LINE_WIDTH=0.2MM</div> <div>MIN_NECK_WIDTH=0.1MM</div> <div>NET_SPACING_TYPE=PWR</div> <div>MAX_NECK_LENGTH=3MM</div> </div> | | | |

PROGRAMMABLE ON/OFF

```

45 36 PP1V8 ALWAYS == PP1V8 ALWAYS 5
      MAKE BASE=TRUE
      VOLTAGE=1.8V
      MIN LINE WIDTH=0.2 MM
      MIN NECK WIDTH=0.1 MM
      NET SPACING TYPE=PWR
      MAX NECK LENGTH=3 MM

```


VOUT_LED_B 45 37 PPLED_OUT_B == PPLED_REG_B 16
MAKE BASE=TRUE
VOLTAGE=20.4V
MIN LINE WIDTH=0.6 MM NET SPACING TYPE=PWR
MIN NECK WIDTH=0.2 MM MAX NECK LENGTH=3 MM


```
45 37 PP5V25_VLCM2 == PP5V25_GRAPE_VDDH
MAKE_BASE=TRUE
VOLTAGE=5.25V
MIN_LINE_WIDTH=0.6 MM
MIN_NECK_WIDTH=0.25 MM
NET_SPACING_TYPE=PWR
MAX_NECK_LENGTH=3 MM
```


```
GND
MAKE BASE=TRUE
VOLTAGE=0V
MIN LINE WIDTH=0.3MM
MIN NECK WIDTH=0.15MM
NET SPACING TYPE=GND
MAX NECK LENGTH=5 MM
```


| PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES | COMMENTS: |
|-------------|---------------------------|------------|---------|---------------|
| 197S0392 | 197S0299 | ? | Y8138 | RADAR:8788152 |
| 152S1452 | 152S1292 | ? | L8128 | RADAR:8376462 |


ALTERNATE FOUNDRY











MLB CONSTRAINTS

| BOARD LAYERS | | | | BOARD AREAS | | BOARD UNITS (MIL OF MM) | ALLEGRO VERSION |
|---------------------------------------------------------------------------|--|--|--|------------------------|--|----------------------------|--------------------|
| TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM | | | | NO_TYPE, BGA, BGA06-06 | | MM | 16.2 |

PHYSICAL CONSTRAINTS

| PHYSICAL_RULE_SET | LAYER | ALLOW_ROUTE_ON_LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| DEFAULT | * | Y | =45_OHM_SE | =45_OHM_SE | 30 MM | 0 MM | 0 MM |
| STANDARD | * | Y | =DEFAULT | =DEFAULT | 12.7 MM | =DEFAULT | =DEFAULT |

SINGLE-ENDED PHYSICAL RULES
45 OHMS

| PHYSICAL_RULE_SET | LAYER | ALLOW_ROUTE_ON_LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 45_OHM_SE | ISL1, ISL12 | Y | 0.110 MM | 0.060 MM | 3.0 MM | | |
| 45_OHM_SE | ISL5, ISL8 | Y | 0.077 MM | 0.060 MM | 3.0 MM | | |
| 45_OHM_SE | ISL3 | Y | 0.055 MM | 0.050 MM | 3.0 MM | | |
| 45_OHM_SE | * | N | 0.055 MM | 0.050 MM | 3.0 MM | | |

50 OHMS

| PHYSICAL_RULE_SET | LAYER | ALLOW_ROUTE_ON_LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 50_OHM_SE | ISL1, ISL12 | Y | 0.088 MM | 0.050 MM | 3.0 MM | | |
| 50_OHM_SE | ISL3 | Y | 0.050 MM | 0.050 MM | 3.0 MM | | |
| 50_OHM_SE | ISL5, ISL8 | Y | 0.062 MM | 0.050 MM | 3.0 MM | | |
| 50_OHM_SE | * | N | 0.050 MM | 0.050 MM | 3.0 MM | | |

DIFFERENTIAL PAIR PHYSICAL RULES

90 OHMS

| PHYSICAL_RULE_SET | LAYER | ALLOW_ROUTE_ON_LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 90_OHM_DIFF | TOP, BOTTOM | Y | 0.085 MM | 0.085 MM | | 0.110 MM | 0.110 MM |
| 90_OHM_DIFF | ISL3 | Y | 0.051 MM | 0.051 MM | =STANDARD | 0.120 MM | 0.120 MM |
| 90_OHM_DIFF | ISL5, ISL8 | Y | 0.072 MM | 0.075 MM | =STANDARD | 0.120 MM | 0.120 MM |

MISC PHYSICAL RULES

| PHYSICAL_RULE_SET | LAYER | ALLOW_ROUTE_ON_LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 1:1_DIFFPAIR | * | Y | =STANDARD | =STANDARD | =STANDARD | 0.08 MM | 0.08 MM |
| SPEAKER | * | Y | 0.3 MM | 0.19MM | 10 MM | 0.08 MM | 0.08 MM |
| LED | * | Y | 0.2 MM | 0.10MM | 10 MM | 0.08 MM | 0.08 MM |

BGA AREA PHYSICAL RULES

| NET_PHYSICAL_TYPE | AREA_TYPE | PHYSICAL_RULE_SET |
|-------------------|-----------|-------------------|
| * | BGA | BGA_PHY |

| PHYSICAL_RULE_SET | LAYER | ALLOW_ROUTE_ON_LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| BGA_PHY | * | Y | 0.060 MM | 0.060 MM | =STANDARD | 0.076 MM | 0.075 MM |

SPACING CONSTRAINTS

DEFAULT/BGA SPACING RULES

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| DEFAULT | * | 0.100 MM | ? |
| STANDARD | * | =DEFAULT | ? |
| BGA_SPA | * | =DEFAULT | ? |

REGULAR SPACING RULES

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| 1:1_SPACING | * | 0.057 MM | ? |
| 0P08_SPACING | * | 0.080 MM | ? |
| 1.5:1_SPACING | * | 0.086 MM | ? |
| 2:1_SPACING | * | 0.114 MM | ? |
| 2.5:1_SPACING | * | 0.143 MM | ? |
| 3:1_SPACING | * | 0.171 MM | ? |
| 4:1_SPACING | * | 0.228 MM | ? |
| 5:1_SPACING | * | 0.285 MM | ? |
| 0P5MM_SPACING | * | 0.5 MM | ? |
| 0P64MM_SPACING | * | 0.64 MM | ? |

*NOTE: ASSUMING 0.060MM DIELECTRIC THICKNESS

POWER/GND SPACING RULES

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------------|----------------------|--------|
| PWR_P1SPACING | * | 0.1 MM | 900 |
| GND_P1SPACING | * | 0.1 MM | 950 |
| SWITCHNODE | * | 0.5 MM | 1000 |
| SWITCHNODE | TOP, BOTTOM | 0.2 MM | 1000 |

POWER

| PHYSICAL_RULE_SET | LAYER | ALLOW_ROUTE_ON_LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| PWR | * | Y | 0.6MM | 0.25 MM | 10.0 MM | | |
| GND_PH | * | Y | 0.6MM | 0.075 MM | 10.0 MM | | |

MISC

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| * | * | BGA | BGA_SPA |
| CLK | * | BGA | BGA_SPA |
| PWR | * | * | PWR_P1SPACING |
| GND | * | * | GND_P1SPACING |
| SWITCHNODE | * | * | SWITCHNODE |
| ANLG | * | * | 3:1_SPACING |
| LED | * | * | 3:1_SPACING |


NOTES:

- 0.075 MM ~ 3 MIL
- 0.089 MM ~ 3.5 MIL
- 0.102 MM ~ 4 MIL
- 0.114 MM ~ 4.5 MIL
- 0.125 MM ~ 5 MIL
- 0.140 MM ~ 5.5 MIL
- 0.15 MM ~ 6 MIL
- 0.18 MM ~ 7 MIL
- 0.2 MM ~ 8 MIL
- 0.25 MM ~ 10 MIL
- 0.3 MM ~ 12 MIL
- 0.33 MM ~ 13 MIL
- 0.4 MM ~ 16 MIL
- 1.0 MM = 39.37 MIL

SYNC MASTER=MIKE

SYNC DATE=01/21/2011

CONSTRAINTS: MLB RULES

 Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
051-8773

REVISION
10.0.0

BRANCH

PAGE
150 OF 157

SHEET
41 OF 48

SIZE
D

Clock Signal Constraints

| NET_PHYSICAL_TYPE | AREA_TYPE | PHYSICAL_RULE_SET |
|-------------------|-----------|-------------------|
| CLK_50S | * | 50_OHM_SE |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| CLK | * | * | 5+1_SPACING |

| ELECTRICAL_CONSTRAINT_SET | | | | NET_TYPE | |
|---------------------------|--|---------|---------------|-----------------|---------|
| | | | | PHYSICAL | SPACING |
| H283 | | CLK_50S | CLK | CLK 32K PMU | 18 37 |
| H282 | | CLK_50S | CLK | CLK 32K WLAN | 15 37 |
| H281 | | CLK_50S | CLK | CLK 32K GPS | |
| H280 | | CLK_50S | CLK | CLK CAM_FF | 7 25 |
| H279 | | CLK_50S | CLK | CLK CAM_FF_FILT | 25 |
| H258 | | SP_50S | 0P2MM_SPACING | CLK CAM_FF_CONN | 24 25 |
| H257 | | CLK_50S | CLK | CLK CAM_RF | 7 25 |
| H256 | | CLK_50S | CLK | CLK CAM_RF_FILT | 25 |
| H255 | | CLK_50S | CLK | CLK CAM_RF_CONN | 24 25 |
| H230 | | CLK_50S | CLK | I2S0 ASP MCK | 5 |
| H229 | | CLK_50S | CLK | I2S0 ASP MCK_R | 5 19 |
| H228 | | CLK_50S | CLK | CLK CAM_FF_R | 7 |
| H227 | | CLK_50S | CLK | CLK CAM_FF_C | 25 |
| H226 | | CLK_50S | CLK | CLK CAM_RF_C | 25 |

UART

| NET_PHYSICAL_TYPE | AREA_TYPE | PHYSICAL_RULE_SET |
|-------------------|-----------|-------------------|
| UART_50S | * | 50_OHM_SE |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| UART | * | * | 3+1_SPACING |
| UART | UART | * | 2+1_SPACING |

| ELECTRICAL_CONSTRAINT_SET | | | | NET_TYPE | |
|---------------------------|--|----------|------|----------------|---------|
| | | | | PHYSICAL | SPACING |
| H238 | | UART_50S | UART | UART0 AP_RXD | 5 15 |
| H237 | | UART_50S | UART | UART0 AP_TXD | 5 15 |
| H236 | | UART_50S | UART | UART0 MUX_RXD | 11 15 |
| H235 | | UART_50S | UART | UART0 MUX_TXD | 11 15 |
| H234 | | UART_50S | UART | UART1_BB_CTS_L | 5 30 |
| H233 | | UART_50S | UART | UART1_BB_RTS_L | 5 30 |
| H232 | | UART_50S | UART | UART1_BB_TXD | 5 30 |
| H231 | | UART_50S | UART | UART1_BB_RXD | 5 30 |
| H230 | | UART_50S | UART | UART3_BT_CTS_L | 5 15 |
| H229 | | UART_50S | UART | UART3_BT_RTS_L | 5 15 |
| H228 | | UART_50S | UART | UART3_BT_RXD | 5 15 |
| H227 | | UART_50S | UART | UART3_BT_TXD | 5 15 |
| H226 | | UART_50S | UART | UART6_WLAN_RXD | 5 15 |
| H225 | | UART_50S | UART | UART6_WLAN_TXD | 5 15 |

SPI

| NET_PHYSICAL_TYPE | AREA_TYPE | PHYSICAL_RULE_SET |
|-------------------|-----------|-------------------|
| SPI_50S | * | 45_OHM_SE |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| SPI | * | * | 2+1_SPACING |

| ELECTRICAL_CONSTRAINT_SET | | | | NET_TYPE | |
|---------------------------|--|---------|-----|-----------------|---------|
| | | | | PHYSICAL | SPACING |
| H210 | | SPT_50S | SPT | SPI1 GRAPE_MISO | 5 17 |
| H211 | | SPT_50S | SPT | SPI1 GRAPE_MOSI | 5 17 |
| H212 | | SPT_50S | SPT | SPI1 GRAPE_SCLK | 5 17 |
| H213 | | SPT_50S | SPT | SPI1 GRAPE_CS_L | 5 17 |
| H214 | | SPT_50S | SPT | SPI2 IPC_MISO | 5 30 |
| H215 | | SPT_50S | SPT | SPI2 IPC_MOSI | 5 30 |
| H216 | | SPT_50S | SPT | SPI2 IPC_SCLK | 5 30 |
| H217 | | SPT_50S | SPT | SPI2 IPC_SRDY | 5 30 |

DWI

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| DWI | * | * | 2+1_SPACING |

| ELECTRICAL_CONSTRAINT_SET | | | | NET_TYPE | |
|---------------------------|--|--|-----|------------|---------|
| | | | | PHYSICAL | SPACING |
| H150 | | | DWI | DWI AP_CLK | 5 37 |
| H151 | | | DWI | DWI AP_DI | 5 37 |
| H152 | | | DWI | DWI AP_DO | 5 37 |

JTAG

| NET_PHYSICAL_TYPE | AREA_TYPE | PHYSICAL_RULE_SET |
|-------------------|-----------|-------------------|
| JTAG | * | * |

| ELECTRICAL_CONSTRAINT_SET | | | | NET_TYPE | |
|---------------------------|--|--|------|----------------|---------|
| | | | | PHYSICAL | SPACING |
| H153 | | | JTAG | JTAG AP_TCK | 4 27 |
| H154 | | | JTAG | JTAG AP_TMS | 4 27 |
| H155 | | | JTAG | JTAG AP_TDI | 4 10 |
| H156 | | | JTAG | JTAG AP_TDO | 4 10 |
| H157 | | | RST | JTAG AP_TRST_L | 4 10 45 |

I2C

| NET_PHYSICAL_TYPE | AREA_TYPE | PHYSICAL_RULE_SET |
|-------------------|-----------|-------------------|
| I2C_50S | * | 50_OHM_SE |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| I2C | * | * | 1.5+1_SPACING |

| ELECTRICAL_CONSTRAINT_SET | | | | NET_TYPE | |
|---------------------------|--|---------|-----|-------------------|---------------|
| | | | | PHYSICAL | SPACING |
| H118 | | I2C_50S | I2C | I2C1_SDA_1V8 | 5 10 25 |
| H119 | | I2C_50S | I2C | I2C1_SCL_1V8 | 5 10 25 |
| H120 | | I2C_50S | I2C | I2C0_SDA_1V8 | 5 10 19 22 37 |
| H121 | | I2C_50S | I2C | I2C0_SCL_1V8 | 5 10 19 22 37 |
| H122 | | I2C_50S | I2C | I2C2_SDA_3V0 | 5 25 |
| H123 | | I2C_50S | I2C | I2C2_SCL_3V0 | 5 25 |
| H124 | | I2C_50S | I2C | ISP_AP_0_SCL | 7 25 |
| H125 | | I2C_50S | I2C | ISP_AP_0_SDA | 7 25 |
| H126 | | I2C_50S | I2C | ISP_AP_1_SCL | 7 25 |
| H127 | | I2C_50S | I2C | ISP_AP_1_SDA | 7 25 |
| H128 | | I2C_50S | I2C | I2C2_SCL_3V0_ALS | 10 24 25 |
| H129 | | I2C_50S | I2C | I2C2_SDA_3V0_ALS | 10 24 25 |
| H130 | | I2C_50S | I2C | I2C1_SCL_1V8_CONN | 24 25 |
| H131 | | I2C_50S | I2C | I2C1_SDA_1V8_CONN | 24 25 |
| H132 | | I2C_50S | I2C | ISP_CAM_1_SCL | 24 25 |
| H133 | | I2C_50S | I2C | ISP_CAM_1_SDA | 24 25 |
| H134 | | I2C_50S | I2C | ISP_CAM_0_SCL | 24 25 |
| H135 | | I2C_50S | I2C | ISP_CAM_0_SDA | 24 25 |

XTAL

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| CRYSTAL | * | * | 5+1_SPACING |

| ELECTRICAL_CONSTRAINT_SET | | | | NET_TYPE | |
|---------------------------|--|--|---------|------------|---------|
| | | | | PHYSICAL | SPACING |
| H200 | | | CRYSTAL | XTAL 24M_I | 4 |
| H201 | | | CRYSTAL | XTAL 24M_O | 4 |
| H202 | | | CRYSTAL | 24M_O | 4 |
| H203 | | | CRYSTAL | PMU_XTAL | 36 |
| H204 | | | CRYSTAL | PMU_EXTAL | 36 |

I2S

| NET_PHYSICAL_TYPE | AREA_TYPE | PHYSICAL_RULE_SET |
|-------------------|-----------|-------------------|
| I2S_90S | * | 45_OHM_SE |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| I2S | * | * | 3+1_SPACING |
| I2S | I2S | * | 2+1_SPACING |

| ELECTRICAL_CONSTRAINT_SET | | | | NET_TYPE | |
|---------------------------|--|---------|-----|-------------------|---------|
| | | | | PHYSICAL | SPACING |
| H160 | | I2S_50S | I2S | I2S0 ASP_BCLK | 5 19 |
| H161 | | I2S_50S | I2S | I2S0 ASP_LRCK | 5 19 |
| H162 | | I2S_50S | I2S | I2S0 ASP_DIN | 5 19 |
| H163 | | I2S_50S | I2S | I2S0 ASP_DOUT | 5 19 |
| H164 | | I2S_50S | I2S | I2S L63 ASP_SDOUT | 19 |
| H165 | | I2S_50S | I2S | I2S2 VSP_BCLK | 5 15 19 |
| H166 | | I2S_50S | I2S | I2S2 VSP_LRCK | 5 15 19 |
| H167 | | I2S_50S | I2S | I2S2 VSP_DIN | 5 15 19 |
| H168 | | I2S_50S | I2S | I2S2 VSP_DOUT | 5 15 19 |
| H169 | | I2S_50S | I2S | I2S L63 VSP_SDOUT | 19 |
| H170 | | I2S_50S | I2S | I2S3 XSP_BCLK | 5 19 |
| H171 | | I2S_50S | I2S | I2S3 XSP_LRCK | 5 19 |
| H172 | | I2S_50S | I2S | I2S3 XSP_DIN | 5 19 |
| H173 | | I2S_50S | I2S | I2S3 XSP_DOUT | 5 19 |
| H174 | | I2S_50S | I2S | I2S L63 XSP_SDOUT | 19 |

USB

| NET_PHYSICAL_TYPE | AREA_TYPE | PHYSICAL_RULE_SET |
|-------------------|-----------|-------------------|
| USB_90D | * | 90_OHM_DIFF |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| USB | * | * | 5+1_SPACING |


| ELECTRICAL_CONSTRAINT_SET | | | | NET_TYPE | |
|---------------------------|--|---------|-----|-------------------|---------|
| | | | | PHYSICAL | SPACING |
| H180 | | USB_90D | USB | USB_DK_D0_P | 4 27 |
| H181 | | USB_90D | USB | USB_DK_D0_N | 4 27 |
| H182 | | USB_90D | USB | USB_DK_CON_D0_P | 4 11 |
| H183 | | USB_90D | USB | USB_DK_CON_D0_N | 4 11 |
| H184 | | USB_90D | USB | USB_BB_D_P | 11 30 |
| H185 | | USB_90D | USB | USB_BB_D_N | 11 30 |
| H186 | | USB_90D | USB | USB11_MUX_D0_P | 4 11 |
| H187 | | USB_90D | USB | USB11_MUX_D0_N | 4 11 |
| H188 | | USB_90D | USB | USB11_ACC_TX_N | 11 27 |
| H189 | | USB_90D | USB | USB11_ACC_RX_P | 11 27 |
| H190 | | USB_90D | USB | ACC_PT_DK_CON_TX | 27 29 |
| H191 | | USB_90D | USB | ACC_PT_DK_CON_RX | 27 29 |
| H205 | | USB_90D | USB | EXTRA_USB_D1_N | |
| H206 | | USB_90D | USB | EXTRA_USB_D1_P | |
| H207 | | USB_90D | USB | NC_USB11_D1_N | 4 46 |
| H208 | | USB_90D | USB | NC_USB11_D1_P | 4 46 |
| H209 | | USB_90D | USB | NC_USB_D1_N | 4 46 |
| H210 | | USB_90D | USB | NC_USB_D1_P | 4 46 |
| H211 | | USB_90D | USB | TP_WLAN_USB_DN | |
| H212 | | USB_90D | USB | TP_WLAN_USB_DP | |
| H213 | | USB_90D | USB | USB_GPIO_DM | |
| H214 | | USB_90D | USB | USB_GPIO_DM_CONN | |
| H215 | | USB_90D | USB | USB_GPIO_DP | |
| H216 | | USB_90D | USB | USB_GPIO_DP_CONN | |
| H217 | | USB_90D | USB | USB_PT_DK_CON_D_N | 27 29 |
| H218 | | USB_90D | USB | USB_PT_DK_CON_D_P | 27 29 |
| H219 | | USB_90D | USB | USB_UART_DM | |
| H220 | | USB_90D | USB | USB_UART_DM_CONN | |
| H221 | | USB_90D | USB | USB_UART_DP | |
| H222 | | USB_90D | USB | USB_UART_DP_CONN | |
| H223 | | USB_90D | USB | EXTRA_USB11_D1_N | |
| H224 | | USB_90D | USB | EXTRA_USB11_D1_P | |

HSIC

| NET_PHYSICAL_TYPE | AREA_TYPE | PHYSICAL_RULE_SET |
|-------------------|-----------|-------------------|
| HSIC | * | 50_OHM_SE |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| HSIC | * | * | 5+1_SPACING |

| ELECTRICAL_CONSTRAINT_SET | | | | NET_TYPE | |
|---------------------------|--|------|-----------|----------------------|---------|
| | | | | PHYSICAL | SPACING |
| H192 | | HSIC | HSIC_BB | HSIC0_BB_DATA1 | 4 30 |
| H193 | | HSIC | HSIC_BB | HSIC0_BB_STB1 | 4 30 |
| H194 | | HSIC | HSIC_WLAN | HSIC1_WLAN_DATA1 | 4 15 40 |
| H195 | | HSIC | HSIC_WLAN | HSIC1_WLAN_STB1 | 4 15 40 |
| H196 | | HSIC | HSIC | HSIC_BB_RDY | 5 30 |
| H197 | | HSIC | HSIC | HSIC_HOST_RDY | 5 30 |
| H198 | | HSIC | HSIC | HSIC_HOST_READY_WL | 5 |
| H199 | | HSIC | HSIC | HSIC_HOST_READY_WLAN | 5 15 |
| H200 | | HSIC | HSIC | HSIC_WLAN_RDY | 5 15 |
| H201 | | HSIC | HSIC | NC_HSIC0_DATA2 | 4 46 |
| H202 | | HSIC | HSIC | NC_HSIC0_STB2 | 4 46 |
| H203 | | HSIC | HSIC | NC_HSIC1_DATA2 | 4 46 |
| H204 | | HSIC | HSIC | NC_HSIC1_STB2 | 4 46 |

| | | | |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|----------------------------|------------|
| SYNC MASTER=MIKE | | SYNC DATE=01/21/2011 | |
| PAGE TITLE | | CONSTRAINTS: LOW SPEED BUS | |
|  Apple Inc. | | DRAWING NUMBER | 051-8773 |
| | | REVISION | 10.0.0 |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | BRANCH | |
| | | PAGE | 151 OF 157 |
| | | SHEET | 42 OF 48 |

ANALOG VIDEO CONSTRAINTS

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| VID_50S | * | Y | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | =STANDARD | =STANDARD |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| ANALOG_VIDEO | * | * | 5:1_SPACING |
| ANALOG_VIDEO | ANALOG_VIDEO | * | 3:1_SPACING |

| ELECTRICAL_CONSTRAINT_SET | NET_TYPE | | |
|---------------------------|----------|--------------|---------------------------------|
| | PHYSICAL | SPACING | |
| E310 | VID_50S | ANALOG_VIDEO | DAC_AP_OUT1 7 11 |
| E310 | VID_50S | ANALOG_VIDEO | DAC_AP_OUT2 7 11 |
| E310 | VID_50S | ANALOG_VIDEO | DAC_AP_OUT3 7 11 |
| E330 | VID_50S | ANALOG_VIDEO | BUF_C_Y 11 |
| E330 | VID_50S | ANALOG_VIDEO | BUF_CVBS_PB 11 |
| E330 | VID_50S | ANALOG_VIDEO | BUF_Y_PR 11 |
| E340 | VID_50S | ANALOG_VIDEO | VIDEO_EMI_CVBS_PB 10 11 27 |
| E340 | VID_50S | ANALOG_VIDEO | VIDEO_EMI_C_Y 10 11 27 |
| E340 | VID_50S | ANALOG_VIDEO | VIDEO_EMI_Y_PR 10 11 27 |
| E340 | VID_50S | ANALOG_VIDEO | VIDEO_PT_DK_CON_CVBS_PB 27 28 |
| E340 | VID_50S | ANALOG_VIDEO | VIDEO_PT_DK_CON_C_Y 27 28 |
| E340 | VID_50S | ANALOG_VIDEO | VIDEO_PT_DK_CON_Y_PR 27 28 |
| E340 | VID_50S | ANALOG_VIDEO | VIDEO_PT_DK_CON_CVBS_PB_R 28 29 |
| E340 | VID_50S | ANALOG_VIDEO | VIDEO_PT_DK_CON_C_Y_R 28 29 |
| E340 | VID_50S | ANALOG_VIDEO | VIDEO_PT_DK_CON_Y_PR_R 28 29 |

MIPI

| NET_PHYSICAL_TYPE | AREA_TYPE | PHYSICAL_RULE_SET |
|-------------------|-----------|-------------------|
| MIPI_90D | * | 90_OHM_DIFF |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MIPI | * | * | 4:1_SPACING |

| ELECTRICAL_CONSTRAINT_SET | NET_TYPE | | |
|---------------------------|--------------|---------|-----------------------------|
| | PHYSICAL | SPACING | |
| E310 | MIPI_90D | MIPI0C | MIPI0C_AP_CLK_P 7 25 |
| E310 | MIPI_90D | MIPI0C | MIPI0C_AP_CLK_N 7 25 |
| E310 | MIPI_90D | MIPI0C | MIPI0C_CAM_CLK_P 24 25 |
| E310 | MIPI_90D | MIPI0C | MIPI0C_CAM_CLK_N 24 25 |
| E310 | MIPI_90D | MIPI0C | MIPI0C_AP_DATA_P<0> 7 25 |
| E310 | MIPI_90D | MIPI0C | MIPI0C_AP_DATA_N<0> 7 25 |
| E310 | MIPI_90D | MIPI0C | MIPI0C_AP_DATA_N<1> 7 25 |
| E310 | MIPI_90D | MIPI0C | NC_MIPI0C_AP_DATA_N<2> 7 46 |
| E310 | MIPI_90D | MIPI0C | NC_MIPI0C_AP_DATA_N<3> 7 46 |
| E310 | MIPI_90D | MIPI0C | MIPI0C_AP_DATA_P<1> 7 25 |
| E310 | MIPI_90D | MIPI0C | NC_MIPI0C_AP_DATA_P<2> 7 46 |
| E310 | MIPI_90D | MIPI0C | NC_MIPI0C_AP_DATA_P<3> 7 46 |
| E310 | CAM_100DVGA3 | CAM | MIPI0C_CAM_DATA_N<0> 24 25 |
| E310 | MIPI_90D | MIPI0C | MIPI0C_CAM_DATA_N<1> 24 25 |
| E310 | MIPI_90D | MIPI0C | MIPI0C_CAM_DATA_N<2> 24 25 |
| E310 | MIPI_90D | MIPI0C | MIPI0C_CAM_DATA_N<3> 24 25 |
| E310 | CAM_100DVGA3 | CAM | MIPI0C_CAM_DATA_P<0> 24 25 |
| E310 | MIPI_90D | MIPI0C | MIPI0C_CAM_DATA_P<1> 24 25 |
| E310 | MIPI_90D | MIPI0C | MIPI0C_CAM_DATA_P<2> 24 25 |
| E310 | MIPI_90D | MIPI0C | MIPI0C_CAM_DATA_P<3> 24 25 |
| E310 | MIPI_90D | MIPI0C | MIPI0C_CAM_CLK_DEBUG_N |
| E310 | MIPI_90D | MIPI0C | MIPI0C_CAM_CLK_DEBUG_P |
| E310 | MIPI_90D | MIPI0C | MIPI0C_CAM_D0_DEBUG_N |
| E310 | MIPI_90D | MIPI0C | MIPI0C_CAM_D0_DEBUG_P |
| E310 | MIPI_90D | MIPI0C | MIPI0C_CAM_D1_DEBUG_N |
| E310 | MIPI_90D | MIPI0C | MIPI0C_CAM_D1_DEBUG_P |
| E310 | MIPI_90D | MIPI0C | MIPI0C_CAM_D2_DEBUG_N |
| E310 | MIPI_90D | MIPI0C | MIPI0C_CAM_D2_DEBUG_P |
| E310 | MIPI_90D | MIPI0C | MIPI0C_CAM_D3_DEBUG_N |
| E310 | MIPI_90D | MIPI0C | MIPI0C_CAM_D3_DEBUG_P |
| E340 | MIPI_90D | MIPI1C | MIPI1C_AP_DATA_P<0> 7 25 |
| E340 | MIPI_90D | MIPI1C | MIPI1C_AP_DATA_N<0> 7 25 |
| E340 | MIPI_90D | MIPI1C | NC_MIPI1C_AP_DATA_P<1> 7 46 |
| E340 | MIPI_90D | MIPI1C | NC_MIPI1C_AP_DATA_N<1> 7 46 |
| E340 | MIPI_90D | MIPI1C | MIPI1C_AP_CLK_P 7 25 |
| E340 | MIPI_90D | MIPI1C | MIPI1C_AP_CLK_N 7 25 |
| E340 | CAM_100DVGA | CAM | MIPI1C_CAM_DATA_P<0> 24 25 |
| E340 | CAM_100DVGA | CAM | MIPI1C_CAM_DATA_N<0> 24 25 |
| E340 | MIPI_90D | MIPI1C | MIPI1C_CAM_CLK_P 24 25 |
| E340 | MIPI_90D | MIPI1C | MIPI1C_CAM_CLK_N 24 25 |
| E340 | MIPI_90D | MIPI1C | MIPI1C_CAM_CLK_DEBUG_N |
| E340 | MIPI_90D | MIPI1C | MIPI1C_CAM_CLK_DEBUG_P |
| E340 | MIPI_90D | MIPI1C | MIPI1C_CAM_D0_DEBUG_N |
| E340 | MIPI_90D | MIPI1C | MIPI1C_CAM_D0_DEBUG_P |

DISPLAYPORT

| NET_PHYSICAL_TYPE | AREA_TYPE | PHYSICAL_RULE_SET | NET_PHYSICAL_TYPE | AREA_TYPE | PHYSICAL_RULE_SET |
|-------------------|-----------|-------------------|-------------------|-----------|-------------------|
| DP_90D | * | 90_OHM_DIFF | DP_50S | * | 50_OHM_SE |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| DP | * | * | 5:1_SPACING |

| ELECTRICAL_CONSTRAINT_SET | NET_TYPE | | |
|---------------------------|----------|---------|-----------------------------|
| | PHYSICAL | SPACING | |
| E340 | DP_90D | DP | DP_AP_AUX_N 7 28 |
| E340 | DP_90D | DP | DP_AP_AUX_P 7 28 |
| E340 | DP_50S | DP | DP_AP_HPD 7 37 |
| E340 | DP_90D | DP | DP_AP_TX_N<0> 7 28 |
| E340 | DP_90D | DP | DP_AP_TX_N<1> 7 28 |
| E340 | DP_90D | DP | DP_AP_TX_P<0> 7 28 |
| E340 | DP_90D | DP | DP_AP_TX_P<1> 7 28 |
| E340 | DP_90D | DP | DP_EMI_AUX_N 27 28 43 |
| E340 | DP_90D | DP | DP_EMI_AUX_P 27 28 43 |
| E340 | DP_90D | DP | DP_EMI_TX_N<0> 27 28 |
| E340 | DP_90D | DP | DP_EMI_TX_N<1> 27 28 |
| E340 | DP_90D | DP | DP_EMI_TX_P<0> 27 28 |
| E340 | DP_90D | DP | DP_EMI_TX_P<1> 27 28 |
| E340 | DP_90D | DP | DP_PT_DK_CON_AUX_N 27 29 43 |
| E340 | DP_90D | DP | DP_PT_DK_CON_AUX_P 27 29 43 |
| E340 | DP_90D | DP | DP_PT_DK_CON_TX_N<0> 27 29 |
| E340 | DP_90D | DP | DP_PT_DK_CON_TX_N<1> 27 29 |
| E340 | DP_90D | DP | DP_PT_DK_CON_TX_P<0> 27 29 |
| E340 | DP_90D | DP | DP_PT_DK_CON_TX_P<1> 27 29 |
| E340 | DP_90D | DP | DP_AP_TX_N<2> 7 28 |
| E340 | DP_90D | DP | DP_AP_TX_N<3> 7 28 |
| E340 | DP_90D | DP | DP_AP_TX_P<2> 7 28 |
| E340 | DP_90D | DP | DP_AP_TX_P<3> 7 28 |
| E340 | DP_90D | DP | DP_EMI_AUX_N 27 28 43 |
| E340 | DP_90D | DP | DP_EMI_AUX_P 27 28 43 |
| E340 | DP_90D | DP | DP_EMI_TX_N<2> 27 28 |
| E340 | DP_90D | DP | DP_EMI_TX_N<3> 27 28 |
| E340 | DP_90D | DP | DP_EMI_TX_P<2> 27 28 |
| E340 | DP_90D | DP | DP_EMI_TX_P<3> 27 28 |
| E340 | DP_90D | DP | DP_PT_DK_CON_AUX_N 27 29 43 |
| E340 | DP_90D | DP | DP_PT_DK_CON_AUX_P 27 29 43 |
| E340 | DP_90D | DP | DP_PT_DK_CON_TX_N<2> 28 |
| E340 | DP_90D | DP | DP_PT_DK_CON_TX_N<3> 28 |
| E340 | DP_90D | DP | DP_PT_DK_CON_TX_P<2> 28 |
| E340 | DP_90D | DP | DP_PT_DK_CON_TX_P<3> 28 |

BACKLIGHT

| NET_PHYSICAL_TYPE | AREA_TYPE | PHYSICAL_RULE_SET |
|-------------------|-----------|-------------------|
| LED | * | LED |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| LED | * | * | 3:1_SPACING |

| ELECTRICAL_CONSTRAINT_SET | NET_TYPE | | |
|---------------------------|----------|---------|-------------------|
| | PHYSICAL | SPACING | |
| E340 | LED | LEDA | LED_IO1_A_R 16 37 |
| E340 | LED | LEDB | LED_IO1_B_R 16 37 |
| E340 | LED | LEDA | LED_IO2_A_R 16 37 |
| E340 | LED | LEDB | LED_IO2_B_R 16 37 |
| E340 | LED | LEDA | LED_IO3_A_R 16 37 |
| E340 | LED | LEDB | LED_IO3_B_R 16 37 |
| E340 | LED | LEDA | LED_IO4_A_R 16 37 |
| E340 | LED | LEDB | LED_IO4_B_R 16 37 |
| E340 | LED | LEDA | LED_IO5_A_R 16 37 |
| E340 | LED | LEDB | LED_IO5_B_R 16 37 |
| E340 | LED | LEDA | LED_IO6_A_R 16 37 |
| E340 | LED | LEDB | LED_IO6_B_R 16 37 |
| E340 | LED | LEDA | LED_IO_1_A 16 37 |
| E340 | LED | LEDB | LED_IO_1_B 16 37 |
| E340 | LED | LEDA | LED_IO_2_A 16 37 |
| E340 | LED | LEDB | LED_IO_2_B 16 37 |
| E340 | LED | LEDA | LED_IO_3_A 16 37 |
| E340 | LED | LEDB | LED_IO_3_B 16 37 |
| E340 | LED | LEDA | LED_IO_4_A 16 37 |
| E340 | LED | LEDB | LED_IO_4_B 16 37 |
| E340 | LED | LEDA | LED_IO_5_A 16 37 |
| E340 | LED | LEDB | LED_IO_5_B 16 37 |
| E340 | LED | LEDA | LED_IO_6_A 16 37 |
| E340 | LED | LEDB | LED_IO_6_B 16 37 |

EMBEDDED DISPLAYPORT

| NET_PHYSICAL_TYPE | AREA_TYPE | PHYSICAL_RULE_SET | NET_PHYSICAL_TYPE | AREA_TYPE | PHYSICAL_RULE_SET |
|-------------------|-----------|-------------------|-------------------|-----------|-------------------|
| EDP_90D | * | 90_OHM_DIFF | EDP_50S | * | 50_OHM_SE |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| EDP | * | * | 5:1_SPACING |

| ELECTRICAL_CONSTRAINT_SET | NET_TYPE | | |
|---------------------------|----------|---------|-----------------------|
| | PHYSICAL | SPACING | |
| E340 | EDP_90D | EDP | EDP_AP_AUX_N 7 16 |
| E340 | EDP_90D | EDP | EDP_AP_AUX_P 7 16 |
| E340 | EDP_50S | EDP | EDP_AP_HPD 7 16 |
| E340 | EDP_90D | EDP | EDP_AP_TX_N<0> 7 16 |
| E340 | EDP_90D | EDP | EDP_AP_TX_N<1> 7 16 |
| E340 | EDP_90D | EDP | EDP_AP_TX_N<2> 7 16 |
| E340 | EDP_90D | EDP | EDP_AP_TX_N<3> 7 16 |
| E340 | EDP_90D | EDP | EDP_AP_TX_P<0> 7 16 |
| E340 | EDP_90D | EDP | EDP_AP_TX_P<1> 7 16 |
| E340 | EDP_90D | EDP | EDP_AP_TX_P<2> 7 16 |
| E340 | EDP_90D | EDP | EDP_AP_TX_P<3> 7 16 |
| E340 | EDP_90D | EDP | EDP_AUX_CONN_N 16 |
| E340 | EDP_90D | EDP | EDP_AUX_CONN_P 16 |
| E340 | EDP_90D | EDP | EDP_DATA_CONN_N<0> 16 |
| E340 | EDP_90D | EDP | EDP_DATA_CONN_N<1> 16 |
| E340 | EDP_90D | EDP | EDP_DATA_CONN_N<2> 16 |
| E340 | EDP_90D | EDP | EDP_DATA_CONN_N<3> 16 |
| E340 | EDP_90D | EDP | EDP_DATA_CONN_P<0> 16 |
| E340 | EDP_90D | EDP | EDP_DATA_CONN_P<1> 16 |
| E340 | EDP_90D | EDP | EDP_DATA_CONN_P<2> 16 |
| E340 | EDP_90D | EDP | EDP_DATA_CONN_P<3> 16 |
| E340 | EDP_90D | EDP | EDP_EMI_AUX_N 16 |
| E340 | EDP_90D | EDP | EDP_EMI_AUX_P 16 |
| E340 | EDP_90D | EDP | EDP_EMI_TX_N<0> 16 |
| E340 | EDP_90D | EDP | EDP_EMI_TX_N<1> 16 |
| E340 | EDP_90D | EDP | EDP_EMI_TX_N<2> 16 |
| E340 | EDP_90D | EDP | EDP_EMI_TX_N<3> 16 |
| E340 | EDP_90D | EDP | EDP_EMI_TX_P<0> 16 |
| E340 | EDP_90D | EDP | EDP_EMI_TX_P<1> 16 |
| E340 | EDP_90D | EDP | EDP_EMI_TX_P<2> 16 |
| E340 | EDP_90D | EDP | EDP_EMI_TX_P<3> 16 |

AUDIO/SPEAKER

| NET_PHYSICAL_TYPE | AREA_TYPE | PHYSICAL_RULE_SET |
|-------------------|-----------|-------------------|
| AUDIO | * | 1:1_DIFFPAIR |
| SPEAKER | * | SPEAKER |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| AUDIO | * | * | 3:1_SPACING |


| ELECTRICAL_CONSTRAINT_SET | NET_TYPE | | |
|---------------------------|----------|---------|------------------------------|
| | PHYSICAL | SPACING | |
| E340 | AUDIO | AUDIO | LEFT_CH_OUT_P 19 20 |
| E340 | AUDIO | AUDIO | LEFT_CH_OUT_REF 19 20 |
| E340 | AUDIO | AUDIO | LEFT_CH_P 20 |
| E310 | AUDIO | AUDIO | MAX983X4_L_IN_N 20 |
| E310 | AUDIO | AUDIO | MAX983X4_L_IN_P 20 |
| E310 | AUDIO | AUDIO | SPKRAMP_L_OUT_N 20 |
| E310 | AUDIO | AUDIO | SPKRAMP_L_OUT_P 20 |
| E310 | AUDIO | AUDIO | RIGHT_CH_OUT_REF 19 20 |
| E310 | AUDIO | AUDIO | RIGHT_CH_OUT_P 19 20 |
| E310 | AUDIO | AUDIO | RIGHT_CH_P 20 |
| E310 | AUDIO | AUDIO | MAX983X4_R_IN_P 20 |
| E310 | AUDIO | AUDIO | MAX983X4_R_IN_N 20 |
| E310 | AUDIO | AUDIO | SPKRAMP_R_OUT_N 20 |
| E310 | AUDIO | AUDIO | SPKRAMP_R_OUT_P 20 |
| E340 | AUDIO | AUDIO | EXT_MIC_P 19 22 |
| E340 | AUDIO | AUDIO | EXT_MIC_REF 19 22 |
| E340 | AUDIO | AUDIO | HSMIC_C_P 19 22 |
| E340 | AUDIO | AUDIO | HSMIC_C_N 19 22 |
| E340 | AUDIO | AUDIO | HSMIC_R_P 22 |
| E340 | AUDIO | AUDIO | HSMIC_R_N 22 |
| E340 | AUDIO | AUDIO | AUD_HP1_MLBCON_R 21 23 |
| E340 | AUDIO | AUDIO | AUD_HP1_MLBCON_L 21 23 |
| E340 | AUDIO | AUDIO | CONN_AUD_HEADSET_RIGHT 23 24 |
| E340 | AUDIO | AUDIO | CONN_AUD_HEADSET_LEFT 23 24 |
| E340 | AUDIO | AUDIO | HP_R 19 21 |
| E340 | AUDIO | AUDIO | HP_L 19 21 |

SYNC MASTER=MIKE

SYNC DATE=01/21/2011

PAGE TITLE

CONSTRAINTS: DISPLAY/AUDIO



Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-8773

SIZE

D

REVISION

10.0.0

BRANCH

PAGE

152 OF 157

SHEET

43 OF 48

DDR

| NET_PHYSICAL_TYPE | AREA_TYPE | PHYSICAL_RULE_SET |
|-------------------|-----------|-------------------|
| DDR_50S | * | 50_OHM_SE |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| DDR | * | * | 3:1_SPACING |

| NET_PHYSICAL_TYPE | AREA_TYPE | PHYSICAL_RULE_SET |
|-------------------|-----------|-------------------|
| DDR_90D | * | 90_OHM_DIFF |

| ELECTRICAL_CONSTRAINT_SET | NET_TYPE | | |
|---------------------------|----------|---------|-----------------|
| | PHYSICAL | SPACING | |
| | | | |
| E224 | DDR_50S | DDR | DDR0_CA<9..0> |
| E225 | DDR_50S | DDR | DDR0_DM<3..0> |
| E226 | DDR_90D | DDR | DDR0_CK_P |
| E228 | DDR_90D | DDR | DDR0_CK_N |
| E229 | DDR_50S | DDR | DDR0_CKE<1..0> |
| E230 | DDR_50S | DDR | DDR0_CSN<2..0> |
| | | | |
| E232 | DDR_50S | DDR | DDR0_ZQ |
| E240 | DDR_50S | DDR0 | DDR0_DQ<7..0> |
| E241 | DDR_50S | DDR0 | DDR0_DQS_P<0> |
| E242 | DDR_50S | DDR0 | DDR0_DQS_N<0> |
| E243 | DDR_50S | DDR1 | DDR0_DQ<15..8> |
| E244 | DDR_50S | DDR1 | DDR0_DQS_P<1> |
| E245 | DDR_50S | DDR1 | DDR0_DQS_N<1> |
| E246 | DDR_50S | DDR2 | DDR0_DQ<23..16> |
| E247 | DDR_50S | DDR2 | DDR0_DQS_P<2> |
| E248 | DDR_50S | DDR2 | DDR0_DQS_N<2> |
| E249 | DDR_50S | DDR3 | DDR0_DQ<31..24> |
| E250 | DDR_50S | DDR3 | DDR0_DQS_P<3> |
| E251 | DDR_50S | DDR3 | DDR0_DQS_N<3> |
| | | | |
| E264 | DDR_50S | DDR | DDR1_CA<9..0> |
| E265 | DDR_50S | DDR | DDR1_DM<3..0> |
| E266 | DDR_90D | DDR | DDR1_CK_P |
| E268 | DDR_90D | DDR | DDR1_CK_N |
| E269 | DDR_50S | DDR | DDR1_CKE<1..0> |
| E270 | DDR_50S | DDR | DDR1_CSN<2..0> |
| | | | |
| E272 | DDR_50S | DDR | DDR1_ZQ |
| E280 | DDR_50S | DDR0 | DDR1_DQ<7..0> |
| E281 | DDR_50S | DDR0 | DDR1_DQS_P<0> |
| E282 | DDR_50S | DDR0 | DDR1_DQS_N<0> |
| E283 | DDR_50S | DDR1 | DDR1_DQ<15..8> |
| E284 | DDR_50S | DDR1 | DDR1_DQS_P<1> |
| E285 | DDR_50S | DDR1 | DDR1_DQS_N<1> |
| E286 | DDR_50S | DDR2 | DDR1_DQ<23..16> |
| E287 | DDR_50S | DDR2 | DDR1_DQS_P<2> |
| E288 | DDR_50S | DDR2 | DDR1_DQS_N<2> |
| E289 | DDR_50S | DDR3 | DDR1_DQ<31..24> |
| E290 | DDR_50S | DDR3 | DDR1_DQS_P<3> |
| E291 | DDR_50S | DDR3 | DDR1_DQS_N<3> |
| | | | |
| E303 | DDR_50S | DDR | DDR2_CA<9..0> |
| E304 | DDR_50S | DDR | DDR2_DM<3..0> |
| E305 | DDR_90D | DDR | DDR2_CK_P |
| E306 | DDR_90D | DDR | DDR2_CK_N |
| E307 | DDR_50S | DDR | DDR2_CKE<1..0> |
| E308 | DDR_50S | DDR | DDR2_CSN<2..0> |
| | | | |
| E310 | DDR_50S | DDR | DDR2_ZQ |
| E319 | DDR_50S | DDR0 | DDR2_DQ<7..0> |
| E320 | DDR_50S | DDR0 | DDR2_DQS_P<0> |
| E321 | DDR_50S | DDR0 | DDR2_DQS_N<0> |
| E322 | DDR_50S | DDR1 | DDR2_DQ<15..8> |
| E323 | DDR_50S | DDR1 | DDR2_DQS_P<1> |
| E324 | DDR_50S | DDR1 | DDR2_DQS_N<1> |
| E325 | DDR_50S | DDR2 | DDR2_DQ<23..16> |
| E326 | DDR_50S | DDR2 | DDR2_DQS_P<2> |
| E327 | DDR_50S | DDR2 | DDR2_DQS_N<2> |
| E328 | DDR_50S | DDR3 | DDR2_DQ<31..24> |
| E329 | DDR_50S | DDR3 | DDR2_DQS_P<3> |
| E330 | DDR_50S | DDR3 | DDR2_DQS_N<3> |
| | | | |
| E338 | DDR_50S | DDR | DDR3_CA<9..0> |
| E339 | DDR_50S | DDR | DDR3_DM<3..0> |
| E340 | DDR_90D | DDR | DDR3_CK_P |
| E341 | DDR_90D | DDR | DDR3_CK_N |
| E342 | DDR_50S | DDR | DDR3_CKE<1..0> |
| E343 | DDR_50S | DDR | DDR3_CSN<2..0> |
| | | | |
| E345 | DDR_50S | DDR | DDR3_ZQ |
| E353 | DDR_50S | DDR0 | DDR3_DQ<7..0> |
| E354 | DDR_50S | DDR0 | DDR3_DQS_P<0> |
| E355 | DDR_50S | DDR0 | DDR3_DQS_N<0> |
| E356 | DDR_50S | DDR1 | DDR3_DQ<15..8> |
| E357 | DDR_50S | DDR1 | DDR3_DQS_P<1> |
| E358 | DDR_50S | DDR1 | DDR3_DQS_N<1> |
| E359 | DDR_50S | DDR2 | DDR3_DQ<23..16> |
| E360 | DDR_50S | DDR2 | DDR3_DQS_P<2> |
| E361 | DDR_50S | DDR2 | DDR3_DQS_N<2> |
| E362 | DDR_50S | DDR3 | DDR3_DQ<31..24> |
| E363 | DDR_50S | DDR3 | DDR3_DQS_P<3> |
| E364 | DDR_50S | DDR3 | DDR3_DQS_N<3> |

NAND





| | | |
|---------------------|------------|---------------------|
| NET__PHYSICAL__TYPE | AREA__TYPE | PHYSICAL__RULE__SET |
| NAND__50S | * | 50_OHM_SE |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| NAND | * | * | 2:1_SPACING |

| ELECTRICAL_CONSTRAINT_SET | NET_TYPE | | | |
|---------------------------|----------|----------|------------|------|
| | PHYSICAL | PACAPING | | |
| FPM0 | NAND_50S | NAND0 | FMI0_AD<0> | 6 12 |
| FCS0 | NAND_50S | NAND0 | FMI0_AD<1> | 6 12 |
| FEC0 | NAND_50S | NAND0 | FMI0_AD<2> | 6 12 |
| FEN0 | NAND_50S | NAND0 | FMI0_AD<3> | 6 12 |
| FEP0 | NAND_50S | NAND0 | FMI0_AD<4> | 6 12 |
| FES0 | NAND_50S | NAND0 | FMI0_AD<5> | 6 12 |
| FEC0 | NAND_50S | NAND0 | FMI0_AD<6> | 6 12 |
| FEN0 | NAND_50S | NAND0 | FMI0_AD<7> | 6 12 |
| FES0 | NAND_50S | NAND0 | FMI0_ALE | 6 12 |
| FEN0 | NAND_50S | NAND0 | FMI0_CE0_L | 6 12 |
| FEP0 | NAND_50S | NAND0 | FMI0_CE1_L | 6 12 |
| FES0 | NAND_50S | NAND0 | FMI0_CE2_L | 6 12 |
| FEN0 | NAND_50S | NAND0 | FMI0_CE3_L | 6 12 |
| FEC0 | NAND_50S | NAND0 | FMI0_CE4_L | 6 12 |
| FEN0 | NAND_50S | NAND0 | FMI0_CE5_L | 6 12 |
| FES0 | NAND_50S | NAND0 | FMI0_CE6_L | 6 12 |
| FEN0 | NAND_50S | NAND0 | FMI0_CE7_L | 6 12 |
| FEC0 | NAND_50S | NAND0 | FMI0_CLE | 6 12 |
| FEN0 | NAND_50S | NAND0 | FMI0_DQS_N | 6 12 |
| FES0 | NAND_50S | NAND0 | FMI0_DQS_P | 6 12 |
| FEN0 | NAND_50S | NAND0 | FMI0_RB0_L | 6 12 |
| FEC0 | NAND_50S | NAND0 | FMI0_RB1_L | 6 12 |
| FEN0 | NAND_50S | NAND0 | FMI0_RE_N | 6 12 |
| FES0 | NAND_50S | NAND0 | FMI0_RE_P | 6 12 |
| FEN0 | NAND_50S | NAND0 | FMI0_WE_L | 6 12 |
| FEC0 | NAND_50S | NAND0 | FMI0_WP_L | 6 12 |
| FEN0 | NAND_50S | NAND1 | FMI1_AD<0> | 6 12 |
| FES0 | NAND_50S | NAND1 | FMI1_AD<1> | 6 12 |
| FEN0 | NAND_50S | NAND1 | FMI1_AD<2> | 6 12 |
| FEC0 | NAND_50S | NAND1 | FMI1_AD<3> | 6 12 |
| FEN0 | NAND_50S | NAND1 | FMI1_AD<4> | 6 12 |
| FES0 | NAND_50S | NAND1 | FMI1_AD<5> | 6 12 |
| FEN0 | NAND_50S | NAND1 | FMI1_AD<6> | 6 12 |
| FEC0 | NAND_50S | NAND1 | FMI1_AD<7> | 6 12 |
| FEN0 | NAND_50S | NAND1 | FMI1_ALE | 6 12 |
| FES0 | NAND_50S | NAND1 | FMI1_CE0_L | 6 12 |
| FEN0 | NAND_50S | NAND1 | FMI1_CE1_L | 6 12 |
| FEC0 | NAND_50S | NAND1 | FMI1_CE2_L | 6 12 |
| FEN0 | NAND_50S | NAND1 | FMI1_CE3_L | 6 12 |
| FES0 | NAND_50S | NAND1 | FMI1_CE4_L | 6 12 |
| FEN0 | NAND_50S | NAND1 | FMI1_CE5_L | 6 12 |
| FEC0 | NAND_50S | NAND1 | FMI1_CE6_L | 6 12 |
| FEN0 | NAND_50S | NAND1 | FMI1_CE7_L | 6 12 |
| FES0 | NAND_50S | NAND1 | FMI1_CLE | 6 12 |
| FEN0 | NAND_50S | NAND1 | FMI1_DQS_N | 6 12 |
| FES0 | NAND_50S | NAND1 | FMI1_DQS_P | 6 12 |
| FEN0 | NAND_50S | NAND1 | FMI1_RB0_L | 6 12 |
| FEC0 | NAND_50S | NAND1 | FMI1_RB1_L | 6 12 |
| FEN0 | NAND_50S | NAND1 | FMI1_RE_N | 6 12 |
| FES0 | NAND_50S | NAND1 | FMI1_RE_P | 6 12 |
| FEN0 | NAND_50S | NAND1 | FMI1_WE_L | 6 12 |
| FEC0 | NAND_50S | NAND1 | FMI1_WP_L | 44 |
| FEN0 | NAND_50S | NAND1 | FMI1_CLE | 6 12 |
| FES0 | NAND_50S | NAND1 | FMI1_ALE | 6 12 |
| FEN0 | NAND_50S | NAND1 | FMI1_RE_L | 6 12 |
| FES0 | NAND_50S | NAND1 | FMI1_WE_L | 6 12 |
| FEC0 | NAND_50S | NAND1 | FMI1_WP_L | 44 |


DDR VREF


| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| VREF | * | * | 5:1_SPACING |


| ELECTRICAL_CONSTRAINT_SET | NET_TYPE | |
|---------------------------------------------------------------------------------------|----------|---------|
| | PHYSICAL | SPACING |
|  | | PWR |
|  | | PWR |
|  | | PWR |
|  | | PWR |


NAND DEV


| ELECTRICAL_CONSTRAINT_SET | NET_TYPE | | |
|---------------------------|----------|---------|------------------|
| | PHYSICAL | SPACING | |
| E49 | NAND_50S | NAND0 | SLOT0 FMIO AD<0> |
| E50 | NAND_50S | NAND0 | SLOT0 FMIO AD<1> |
| E51 | NAND_50S | NAND0 | SLOT0 FMIO AD<2> |
| E52 | NAND_50S | NAND0 | SLOT0 FMIO AD<3> |
| E53 | NAND_50S | NAND0 | SLOT0 FMIO AD<4> |
| E54 | NAND_50S | NAND0 | SLOT0 FMIO AD<5> |
| E55 | NAND_50S | NAND0 | SLOT0 FMIO AD<6> |
| E56 | NAND_50S | NAND0 | SLOT0 FMIO AD<7> |
| E57 | NAND_50S | NAND0 | SLOT0 FMIO ALE |
| E58 | NAND_50S | NAND0 | SLOT0 FMIO CE0 L |
| E59 | NAND_50S | NAND0 | SLOT0 FMIO CE1 L |
| E60 | NAND_50S | NAND0 | SLOT0 FMIO CLE |
| E61 | NAND_50S | NAND0 | SLOT0 FMIO DOS P |
| E62 | NAND_50S | NAND0 | SLOT0 FMIO RE N |
| E63 | NAND_50S | NAND0 | SLOT0 FMIO WE L |
| E64 | NAND_50S | NAND1 | SLOT0 FM11 AD<0> |
| E65 | NAND_50S | NAND1 | SLOT0 FM11 AD<1> |
| E66 | NAND_50S | NAND1 | SLOT0 FM11 AD<2> |
| E67 | NAND_50S | NAND1 | SLOT0 FM11 AD<3> |
| E68 | NAND_50S | NAND1 | SLOT0 FM11 AD<4> |
| E69 | NAND_50S | NAND1 | SLOT0 FM11 AD<5> |
| E70 | NAND_50S | NAND1 | SLOT0 FM11 AD<6> |
| E71 | NAND_50S | NAND1 | SLOT0 FM11 AD<7> |
| E72 | NAND_50S | NAND1 | SLOT0 FM11 ALE |
| E73 | NAND_50S | NAND1 | SLOT0 FM11 CE0 L |
| E74 | NAND_50S | NAND1 | SLOT0 FM11 CE1 L |
| E75 | NAND_50S | NAND1 | SLOT0 FM11 CLE |
| E76 | NAND_50S | NAND1 | SLOT0 FM11 DOS P |
| E77 | NAND_50S | NAND1 | SLOT0 FM11 RE N |
| E78 | NAND_50S | NAND1 | SLOT0 FM11 WE L |
| E79 | NAND_50S | NAND0 | SLOT1 FMIO AD<0> |
| E80 | NAND_50S | NAND0 | SLOT1 FMIO AD<1> |
| E81 | NAND_50S | NAND0 | SLOT1 FMIO AD<2> |
| E82 | NAND_50S | NAND0 | SLOT1 FMIO AD<3> |
| E83 | NAND_50S | NAND0 | SLOT1 FMIO AD<4> |
| E84 | NAND_50S | NAND0 | SLOT1 FMIO AD<5> |
| E85 | NAND_50S | NAND0 | SLOT1 FMIO AD<6> |
| E86 | NAND_50S | NAND0 | SLOT1 FMIO AD<7> |
| E87 | NAND_50S | NAND0 | SLOT1 FMIO ALE |
| E88 | NAND_50S | NAND0 | SLOT1 FMIO CE0 L |
| E89 | NAND_50S | NAND0 | SLOT1 FMIO CE1 L |
| E90 | NAND_50S | NAND0 | SLOT1 FMIO CLE |
| E91 | NAND_50S | NAND0 | SLOT1 FMIO DOS P |
| E92 | NAND_50S | NAND0 | SLOT1 FMIO RE N |
| E93 | NAND_50S | NAND0 | SLOT1 FMIO WE L |
| E94 | NAND_50S | NAND1 | SLOT1 FM11 AD<0> |
| E95 | NAND_50S | NAND1 | SLOT1 FM11 AD<1> |
| E96 | NAND_50S | NAND1 | SLOT1 FM11 AD<2> |
| E97 | NAND_50S | NAND1 | SLOT1 FM11 AD<3> |
| E98 | NAND_50S | NAND1 | SLOT1 FM11 AD<4> |
| E99 | NAND_50S | NAND1 | SLOT1 FM11 AD<5> |
| E100 | NAND_50S | NAND1 | SLOT1 FM11 AD<6> |
| E101 | NAND_50S | NAND1 | SLOT1 FM11 AD<7> |
| E102 | NAND_50S | NAND1 | SLOT1 FM11 ALE |
| E103 | NAND_50S | NAND1 | SLOT1 FM11 CE0 L |
| E104 | NAND_50S | NAND1 | SLOT1 FM11 CE1 L |
| E105 | NAND_50S | NAND1 | SLOT1 FM11 CLE |
| E106 | NAND_50S | NAND1 | SLOT1 FM11 DOS P |
| E107 | NAND_50S | NAND1 | SLOT1 FM11 RE N |
| E108 | NAND_50S | NAND1 | SLOT1 FM11 WE L |





| | | | |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|----------------------|------------|
| SYNC MASTER=MIKE | | SYNC DATE=01/21/2011 | |
| PAGE TITLE | | | |
| FUNC TEST POINTS | | | |
|  Apple Inc. | | DRAWING NUMBER | 051-8773 |
| | | REVISION | 10.0.0 |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | BRANCH | |
| | | PAGE | 156 OF 157 |
| | | SHEET | 47 OF 48 |



| | | | |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|----------------------|------------|
| SYNC MASTER=MIKE | | SYNC DATE=01/21/2011 | |
| PAGE TITLE | | | |
| FUNC TEST POINTS | | | |
|  Apple Inc. | | DRAWING NUMBER | 051-8773 |
| | | REVISION | 10.0.0 |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | BRANCH | |
| | | PAGE | 157 OF 157 |
| | | SHEET | 48 OF 48 |