





CONFIDENTIAL REPORTEDATY TO ANYMICED MICRO DEVICES INC.


TOWN Advanced Micro Devices part to much the property of Micro
and is provided only be entitles under non-declarus apparent
with AMD for endemicin proposes. First devictable on declarus
and the provided only be entitles under non-declarus apparent
with AMD for Marchian proposes. First devictable on declarus
and the AMD for Ambreas on opposessation to entitles on deviction
with AMD. AMD reads are opposessation on exercised on day longed entities of proposes, and definition expensions. Amore and compension on the deviction of the proposessation expension of the provided entities of the provided entitle of the provid





















CONFIGURE IN PROPRIET AND TO ADVANCED MICRO DEVICES NC.


TOWN Advanced Micro Devices Inc.
The AND Tower's between designs in the archarter propriet of AND,
with AND Tower between propose. First the dispits in the propriet of AND,
with AND tower between propose. First the dispits for the greater
is much yearthead to the of the influence of designs for any propose
with AND, AND Towns for respectational contractions of any the AND Towns on the propose of AND Towns on the Propriet and the AND Towns of the AND Towns on the AND Towns of the AND Towns on the AND Towns on the AND Towns of the AND Towns














R1 C811 1uF_6.3V

R2

R1

R2

R833 499R 0402


R1


R2


+5V_VESA R829


C831 1uF_6.3V

105-B339xx-00











- 4-pin Svideo MiniDIN P/N 6070001000G

CONFIDENTIAL A PROPERTY OF ANY ACCOUNT OF THE ACCOU





AMD			Title RH PCIE RV670 512MB GDDR4 DUAL DL-DVI-I VO FH		Schematic No. 105-B339xx-00	Date: Friday, September 14, 2007	
			REVISION HISTORY	For Stuffing options (con	tts the PCB, it does not represent any specific mponent values, DNI, ? please consult the resentative to obtain latest BOM closest to the	product specific BOM.	Rev 2
Sch Rev	PCB Rev	Date	REV	ISION DESCRIPT	TION		•
0	A00	07/05/11	Initial design for RV670 GDDR4 (Gladiator)				
1	00B	07/07/29	(pg 1) Adding R1 and connecting switch #7 of TSW1. Some mother boards require PCIE pin B7 to be grounded. Table-1 updated accordingly (pg 7) Adding R64 and MR64 to select HOT_PLUG_DET or ThermINT as the interrupt source. (pg 13) Adding R1617, MR1617, R1616, Q1613, R1615, R1618, and R1619 as option to support hot plug detection of external cable. (pg 13) Adding R1282, MR1282, R1283, MR1284, R1284, R1284, R1285, Q1280, and C1280 as option for thermal protection for VDDC SMPS MOSFETs (pg 13) Adding MC1603, Moving series resistors R1244 and R1245 from source of Q1242 & Q1245 to the drain side. It is for consistency between B340 and B339 (pg 13) Adding ADC block similar to B340 (U1270 & surrounding components). This feature allows digital readback of actual VDDC voltage, MVDD voltage and VDDC current. (pg 14) Adding D870 as option for power up sequencing (pg 18) Adding heatsink symbol/footprint (Layout) Clean up of silk screen and correcting free text "JTAG ON" to "NO JTAG" on the bottom side to match Tabel-1 on pg-1 (DFM) Increasing clearance between C968, C150, R292, R294 and the clip bumpers and between C575, R1254 & mounting holes.				
2	00	07/08/29	(pg 16) Adding back C2001 (pg 13) Removing overlapped parts R1284, and MR1283 to address DFM (pg 13) Adding C1660, C1661, and C1662 to improve EMI (Layout) Fill in the gap between vias in +MVDD and +VDDC planes	204 & mounting notes.			
	ı	5	4	3	2		1

