



### MEMORY CHANNEL A





#### MEMORY CHANNEL B














	Range	Rpx1	Rpx2
1.8V	1.805V ~ 1.827V	1K	2.21K
		3240100100	3240221100

### Buffered Shount Regulator for VDDC Vin = 3.3V Vout = 1.62V or Adjustable lout = 3A MAX

+VDDC	Range	Rcx1 Rc1	Rcx2 Rc2	
1.62V	1.619V ~ 1.635V	1K	3.32K	
		3240100100	3240332100	








### Regulator for VDDC\_CT (Core Transform) and AVDD/A2VDDQ/AVDDDI/A2VDDDI TXVDDR, LVDDRx, MPVDD

Vin = 3.3V AGP Vout = 1.8V

Iout = 350mA + 100mA + 50mA = 500mA MAX Iout = 600mA MAX (with PVDD/TPVDD)

	Rct1		Rct2		
1.8V	1K	3240100100 603	422R	3240422000	603
1.9V		3240100100 003	499R	3240499000	603




# Regulator for PVDD (Core PLLs) and optional TPVDD (TMDS PLLs)

Vin = 3.3V AGP Vout = +1.8V lout = 25mA MAX (PVDD only) lout = 30mA MAX (PVDD + TPVDD)

The value of resistor were chosen to reduce failure rate caused by possible defective regulators, i.e., 33R are used instead of 47R or 51R for more start up current. (3.465V - 1.8V) / 33R = 50.5mA

805 package resistor are required for sufficient power rating (0.1W rating). (3.465V - 1.8V) \* 50.5mA = 0.085W; therefore, smaller resistor value would require 1206 package




## Regulator For A2VDD (2nd DACs)

Vin = +3.3V AGP Vout = 2.5V lout = 150mA MAX

regulator

A2VDD might not be needed if VDD can provide stable 2.5V





A2VDD and A2VSSN routed with at least 15 mil trace and not longer than 1.5 inch. A2VSSN with signle via to GND at the

# AVDD/A2VDDQ (1st DAC & 2nd DAC Band Gap) TPVDD










## **OPTION STRAPS**

STRAPS	PIN	DESCRIPTION	DEFAULT
AGPFBSKEW(1:0)	GPIO(1:0)	AGP 1x clock feedback phase adjustment wrt refcik(cpucik) 00 - refcik slightly earlier then feedback 10 - refcik 11 spanetr fren feedback 10 - refcik 11 sp. later fren feedback 11 - refick 11 sp. later fren feedback 11 - refick 21 sp. anafer fren feedback	00 (internal pull-down)
X1CLK_SKWE(1:0)	GPIO(3:2)	Clock phase adjustment between x1 clk and x2clk 00 - 0 tap delay 10 - 1 tap delay 10 - 2 tap delay 11 - 3 taps delay 11 - 3 taps delay	00 (internal pull-down)
ROMIDCFG(3:0)	GPIO(9,13:11)	II-n & ROM areaches controls chip IDis. If rom attached identifies RCM type  8000- N & ROM, CHG [IDIs 0  8000- N & ROM, CHG [IDIs 0  8000- N & ROM, CHG [IDIs 0  9001- N & ROM, CHG [IDIs 0  9001- Reasened  1010- Feasened  1010- Serial ROM, Ship IDIs from ROM  1010- Serial ROM, Ship IROM (Almel), chip IDIs from ROM  1010- Serial AT45D8011 ROM (Almel), chip IDIs from ROM  1100- Reserved  1100- Reserved  1100- Serial RASSP6118 ROM (ISSI), chip IDIs from ROM	1100
ID_DISABLE	GPIO(8)	O - Normal operation 1 - Shuts the chip down by not responding to any config cycles In a system with two graphics chips, one on the motherboard, the other on add-in card, the strap can be used to disable one of the two throught a jumper.	0 (internal pull-down)
BUSCFG(2:0)	GPIO(6:4)	Controls has Type, CLM P. Leelsct, and IDSEL  000 - 1.5Y UBLS - AMP 6. P. Le. (1.0 ISSEL AMP16  000 - 3.5Y UBLS - AMP 6. P. Le. (1.0 ISSEL AMP16  000 - 3.5Y UBLS - AMP 6. P. Le. (1.0 ISSEL AMP16  001 - 3.5Y UBLS - AMP 6. P. Le. (1.0 ISSEL AMP17  001 - 3.3Y UBLS - AMP 6. P. Le. (1.0 ISSEL AMP17  101 - 3.3Y UBLS - AMP 16.2P. Le. (1.0 ISSEL AMP17  101 - 3.5Y UBLS - AMP 16.2P. Le. (1.0 ISSEL AMP17  101 - 1.5Y UBLS - AMP 16.2P. Le. (1.0 ISSEL AMP17  101 - P. D. 33MHLS, 3.5W, REF ck.  101 - 1.5Y UBLS - AMP 16.2P. Le. (1.0 ISSEL AMP17  101 - 1.5Y UBLS - AMP 16.2P. Le. (1.0 ISSEL AMP16  111 - 1.5Y UBLS - AMP 16.2P. Le. (1.0 ISSEL AMP16  111 - 3.5Y UBLS - AMP 16.2P. Le. (1.0 ISSEL AMP17  Note that for AMP17 AMP17  Note that for AMP1 configurations GPTO(4) acts as the IDSEL strap. For PC11 acts as the PLL Uppeas CO or GetMits introp.	000 (internal pull-down)
VGA_DISABLE	GPIO(7)	VGA controller capability enabled.     The device will not be recognized as the systemis VGA controller.	0
MULTIFUNC(1:0)	LCDDATA(17:16)	Multi-function device select  00 -single function device.  01 - two function device. No AGP in either function  10 - two function device. AGP only in function  10 - two function device. AGP only in function  10 - two function device. AGP only in function  11 - two function device. AGP in two functions  12 - two functions  13 - two functions  14 - two functions  15 - two functions  16 - two functions  17 - two functions  18 - two functions  18 - two functions  19 - two functions  19 - two functions  10	10
VIP_DEVICE	LCDDATA(20) STRAP T	Indicates if any slave VIP host devices drove this in low during reset.  0 - Slave VIP host port devices present  1 - No slave VIP host port devices reporting presence during reset	0

STRAP P	INTERRUPT
LOW	ENABLED (DEFAULT)
HIGH	DISABLED




STRAPS	PIN	DESCRIPTION
DC_STRAP1	LCDDATA12	Internal TMDS Enabled 0 - Disabled 1 - Enabled
DC_STRAP2	LCDDATA13	Video Capture Enabled 0 - Disabled 1 - Enabled
DC_STRAP4 DC_STRAP5	CDDATA15 LCDDATA19  0 0 0 1 1 0 1 1 1 0	DAC2 Configuration DAC2 Off DAC2 On as CRT DAC2 On as TVOUT DAC3 On as TVOUT and CRT
DC_STRAP6	LCDDATA18	TVO Standard Default (Resistor pull-up and switch short to GND)  0 - PAL (on board resistor pull-down and switch closed)  1 -NTSC (on board resistor pull-up)



ATI Technologies Inc.

1 Commerce Valley Drive East Markham, Ontario Canada, L3T 7N6 (905) 882-2600



ATI Technologies Inc.


1 Commerce Valley Drive East
Matham, Ortario
(950) 882-8800


Tale

RV280 LP AGP8x 128MB 16Mx16 DDR

Size
Document Number
105-A165XX-00

Caster
Date: Wedneaday, February 25, 2004
Sheet 8 of 13





### Place Resistors close to ASIC.

