

(10) PCIE_REFCLKP
(10) PCIE_REFCLKN

(10) PCIE_RXP[15..0]
(10) PCIE_RXN[15..0]

(10) PCIE_TXP[15..0]
(10) PCIE_TXN[15..0]

PCIE_VDDC: 1.0V-1.1V, +5%, 2.5A

PCIE_VDDR: 1.8V, +5%, 700mA

PCIE_PVDD: 1.8V, +3%, 40mA

SP_PVDD: 1.8V, +5%, 35mA




CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding the schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.
Title: M98-L 1GB DDR3 MXM 3.0 CF


Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario







Date: Wednesday, May 14, 2008
Sheet 1 of 15



Rev 0
Doc No. 105-B735xx-00A












CHAN A DDR3 136FBGA MEMORY


CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, but not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario

Date: Tuesday, May 20, 2008
Sheet 6 of 15
Rev 0

Doc No. 105-B735xx-00A





CHAN D DDR3 BGA MEMORY

CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, but not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario




Date: Tuesday, May 20, 2008


Rev 0

Sheet 9 of 15

Doc No. 105-B735xx-00A


Title M98-L 1GB DDR3 MXM 3.0 CF





CORE PWM TWO PHASE REGULATOR @ 50A

VID3	VID2	VID1	VDDC
0	0	0	1.150V
0	0	1	1.100V
0	1	0	1.050V
0	1	1	1.000V
1	0	0	0.950V
1	0	1	0.900V



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES, INC.
© 2007 Advanced Micro Devices

This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims any responsibility for any consequences resulting from use of this document or information herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario



Date: Tuesday, May 27, 2008

Sheet 11 of 15

Rev 0

Title	M98-L 1GB DDR3 MXM 3.0 CF
-------	---------------------------

Doc No.	105-B735xx-00A
---------	----------------

I/O REG

ILIM142	CURRENT
VDD_17007_2	6.08V
OPEN	4.58V
REF	3.08V






(MVDDQ = 1.8V @ 20A)

1.8V, 4A

1.1V IO LINEAR REGULATOR

$$V_{out} = V_{ref}(2.0V) \cdot [R2 / (R1 + R2)]$$

$$R1 = R2(V_{out}/0.7V - 1)$$



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from the use of this schematic and design.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario









Date: Wednesday, May 14, 2008
Sheet 12 of 15

Rev 0




Title M98-L 1GB DDR3 MXM 3.0 CF

Doc No. 105-B735xx-00A



Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario

Doc No. 105-B735xx-00A




ASSY1
ANTISTATIC
BAG

REF2
PCB
109-B73511-00A

ASSY2
BLANK
LABEL
1.50W_X_0.50H



FLASH ROM



THEN APPLY ROM LESS DESIGN MUST KEEP
TEST POINTS AND TRACES OUT OF ASIC
BALLS FOR DEBUG PURPOSE.

Strap Name Pin Straps description Default Value

TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0 - 50% Tx output swing for mobile mode 1 - Full Tx output swing (Default setting for Desktop)	1
TX_DEEMPH_EN	GPIO1	PCI Express Transmitter De-emphasis Enable 0 - Tx de-emphasis disabled for mobile mode 1 - Tx de-emphasis enabled (Default setting for Desktop)	1
BIF_GEN2_EN	GPIO2	0 - Advertises the PCI-E device as 2.5 GT/s capable at power-on. 1 - Advertises the PCI-E device as 5.0 GT/s capable at power-on. 5.0 GT/s capability will be controlled by software.	0
DEBUG_I2C_ENABLE	GPIO6	Internal use only THIS PAD HAS AN INTERNAL PULL-DOWN AND MUST BE 0 V AT RESET. The pad may be left unconnected, however, if it is connected to additional logic on the board, the logic must not allow this signal to be driven or pulled to any value except GND at reset.	0
MSI_DIS	VID_1	Disable Message Signaled Interrupt is both a ROM strap and a pin strap. The pin strap is only applicable if a BIOS ROM is not present.	0
AUDIO_EN	GPIO8	Enable HD Audio function in the PCI configuration space. 0 - Disable HD Audio 1 - Enable HD Audio	1
CONFIG[3]	GPIO9	GPIO9,13,12,11 (config 3,2,1,0): a - # BIOS_ROM_LEN = 1, then Config[3] defines the ROM Type: b - # BIOS_ROM_LEN = 0, then Config[3] defines the Aperture size: Size of the primary memory apertures claimed in PCI configuration space 000 = 128MB 001 = 256MB 010 = 64MB 011 = 32MB 100 = 512MB 101 = 1GB 110 = 2GB 111 = 4GB	0100
CONFIG[2]	GPIO13		
CONFIG[1]	GPIO12		
CONFIG[0]	GPIO11		
BIF_CLK_PM_EN	DVALID	Enable CLKREQ# Power Management 0 - CLKREQ# power management capability is disabled 1 - CLKREQ# power management capability is enabled	0
BIOS_ROM_EN	GPIO22	Enable external BIOS ROM device 0 - Disable external BIOS ROM device 1 - Enable external BIOS ROM device	0
VIP_DEVICE_STRAP_EN	VSYSN	VSYSN - VIP_DEVICE_STRAP_EN 0 - Driver would ignore the value sampled on VHAD_0 during reset 1 - Driver would use the sampled value sampled at reset from VHAD_0 to determine whether or not a VIP slave device (e.g. Theater chip) is connected (0 indicates yes, 1 indicates no)	0
VIP_DEVICE	VHAD_0	If VIP_DEVICE_STRAP_EN is set to '1', then this pin is used to sense whether a VIP slave device is connected to the VIP Host interface. If VIP_DEVICE_STRAP_EN is set to '0', then this pin is not used as a strap at all (i.e. its value during reset is unimportant), and it can be used as a regular GPIO	0
VGA_DIS	PSYNC	PSYNC - VGA DISABLE : 0 - VGA Controller capacity enabled 1 - The device will not be recognized as the system's VGA controller	0
HDMI_EN	HSYN	HSYN - HDMI_EN HDMI connector presence. 0 - No HDMI connector is present on PCB 1 - HDMI connector is present on the PCB HDMI	1
RX_PLL_CALIB_BYPASS	GPIO21		0
FORCE_COMPLIANCE_A	VID_3		



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information indicated herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario



Date: Friday, May 16, 2008 Rev 0
Sheet 14 of 15

Title M98-L 1GB DDR3 MXM 3.0 CF Doc No. 105-B735xx-00A

