






| ATI Technologies Inc. | 1 Commerce Valley Drive East | Markens, Ortation | Commerce Valley Drive East | Commerce Valley Drive East






































SMPS03- Regulator for VDDC Vout = .9V ~ 1.2V


	VDDC	RS1	PWRCNTL 0	
	VDDC	KOI	PWKCN1L_0	
	.9V	N/A	LOW	
	1.0V	59.0K 1%	HIGH	
		ATI # 3160590200G		
0.6V Ref	1.1V	30.9K 1%	нідн	
ĺ		ATI # 3160309200G		
	1.2V	20.0K 1%	HIGH	
		ATI # 3160200200G		
















The 7-pin MiniDIN footprint allows one of the two MiniDINs:
- 7-pin Svideo/Composite MiniDIN P/N 6071001500G
- 4-pin Svideo MiniDIN P/N 6070001000G







,			5	7		3	2	1		
ATO		PO	Title RH PCIE RV630 2x256MB GDDR3 DUAL DL-DVI-I VIVO FH			Schematic No. 105-B148xx-00A	Date: Friday, March 09, 2007			
			JU	REVISION HISTORY	NOTE:	This schematic represe For Stuffing options (co Please contact ATI repr	ents the PCB, it does not represent any spe component values, DNI , ? please consult t resentative to obtain latest BOM closest to	cific SKU. he product specific BOM. the application desired.	Rev A	
D	Sch Rev	PCB Rev	Date							
	0	A00	07/02/06 Initial design for RV630 GDDR3							
1										
•										
В										
_										
٩										
L	5		5	4		3	2	1		

