

MS-V041 VER 31

NV43-PCIE NV43 256MB/128bit, BGA 16MX16 DDR2,VGA,DVI-I,TV-OUT(HT-10)

P295-A00 DESIGN NV43 300/267MHZ 128MB/256MB/512MB DDR2 84-FBGA

PAGE SUMMARY: **DDR2 84-FBGA Clock setting 350MHZ**

- Page1: P295 Overview
- Page2: PCI EXPRESS, NVVDD, VDD33
- Page3: FB BANK A, FBVTT TERMINATIONS, FBVDDQ DECOUPLING
- Page4: FB BANK C, FBVTT TERMINATIONS
- Page5: MEMORY PARTITION A 0..31
- Page6: MEMORY PARTITION A 32..63
- Page7: MEMORY PARTITION C 0..31
- Page8: MEMORY PARTITION C 32..63
- Page9: GPU GND
- Page10: DACA - VGA
- Page11: DACB - TVOUT, VIDEO IN
- Page12: DACC - VGA
- Page13: STRAPS, FANSINK, MECHANICALS
- Page14: GPIO, HDCP ROM, VBIOS ROM, FAN CONTROL
- Page15: INTERNAL TMDS LINK A/B
- Page16: INTERNAL TMDS LINK C/D
- Page17: MIOA, MIOB, NVPLL
- Page18: POWER SUPPLY (RT9218) for NVVDD,FBVDDQ
- Page19: Other Powers - A3V3, DDC_5, TMDSPLL, TMDSIO, FBVTT and 5V-3V3 POWER SEQUENCING

REV	VARIANT	NVPN	ASSEMBLY
0	BASE	80210295-BASE-SCH	BASE LEVEL GENERIC SCHEMATIC ONLY. COMMON & NO. STUFF ASSEMBLY NOTES AND BOM NOT FINAL
1	SKU00	80210295-0000-000	GF-6600-AD4 GEN 300267MHZ 256MB 84-FBGA DDR2 16MX16 VGA+DVI+HDTV
2	SKU01	80210295-0001-000	GF-6600-AD4 GEN 300267MHZ 128MB 84-FBGA DDR2 8MX16 VGA+DVI+HDTV
3	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
4	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
5	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
6	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
7	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
8	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
9	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
10	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
11	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
12	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
13	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
14	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
15	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>

REV HISTORY

A00

-08/04/2005:

- 1.Page18: change power solution to RT9218 for NVVDD & FBVDDQ

10S

-08/04/2005:

- 1.Page18: Move C913~C916 out form C910,C911 & Move C930,C931 out form C929
- 2.Page19: Add C940 near C36
- 3.Page19: Remove C16, C35, C55

B00

-12/06/2005:

- 1.ADD G73 circuit

C00

-04/26/2006:


- 1.Remove NV43 reserve circuit
- 2.Page14: Add SPDIF circuit
- 3.Page15: Add TMDS Dual_Link A/B
- 4.Page17: Add MIOA Feature SLI CON
- 5.Page18,19: Modify Power solution same as P345

C01


-06/26/2006:

- 1.Page18:Add MIOA SLI referenc power
- 2.Page18:Add R0805 NVVDD to PEX1V2
- 3.Page18:Add NVVDD Choke Footprint
- 4.Page15/16:Add Bridge R for EMI


02 PCI EXPRESS, NVVDD, VDD33



FB PARTITION A



04 FB BANK C, FBVTT TERMINATIONS




NET	DIFFER	MIN_LINE_WIDTH	NY_DIFFERENCE	NY_CRITICAL_NET
FREQ005	FREQ005		0.00000	5
FREQ01P	FREQ010		0.00000	5
FREQ041	FREQ040		0.00000	5
FREQ047	FREQ045		0.00000	5
FREQ057	FREQ055		0.00000	5
FREQ060		12		
FREQ065		12		
FREQ069		11		

[illegible]

FISC_DOT	2020M	1
FISCAL_PD	12	
FISCAL_PU	12	
FISCAL_TERM	12	

DDR2 OPERATION



- 1) During initialization CKE and ODT low
- 2) Runtime - CKE high and ODT operated by debug state machine
- 3) No termination-pulse for CKE or DEBUG pins



05 MEMORY PARTITION A 0..31

FBA MEMORY 1st bank 0..31


PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE TO MEMORY



06 MEMORY PARTITION A 32..63



FBA MEMORY 1st bank 32..63

PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE TO MEMORY



16k powerlnd pin pairs per men



3x 0.022uf	- 5.3 to 1
6x 4700uf	- 2.7 to 1
5x 220pf	- 3.2 to 1
2x 0.047uf	- 8 to 1
2x 4.7uf	- 8 to 1




07 MEMORY PARTITION C 0.31

FBC MEMORY 2nd bank 0.31



PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE TO MEMORY



PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE TO MEMORY



09 GPU GND / TMDS_PLLVDD




10 DACA - VGA

[illegible]

Note that this impedance is the highest one on the x-net for a 4-layer stackup.

Change for G73

C708 0.1u
R549 124ohm
R548 1.78Kohm



Micro-Star International Co., LTD.

MS-V041		
Size Custom	Document Number DACA - VGA	Rev 0A


11 DACB - TVOUT, VIDEO IN

NET_NAME	MPN_LINE_WIDTH	NV_CRITICAL_NET	NV_IMPEDANCE
DACR_C_OUT		1	500000
DACR_CIN2C_OUT		1	500000
DACR_P2C_OUT		1	500000
QOUT_C		1	500000
YOUT_C		1	500000
PBOUT_C		1	500000
DACR_VDD	12		
DACR_VREF	12		
DACR_RESET	12		
YRESET	12		
QND_C	12		
QND_Y	12		

Note that this is the highest impedance on the xnet

Change for G73

C744 0.1u
R564 124ohm
R563 1.78Kohm





2 DACC - VGA

[illegible]

Change for G73

C747 0.1u
R566 124ohm
R568 1.78Kohm






13 STRAPS, FANSINK, MECHANICALS

Overlap pads to save space
and to prevent assembly of
both resistors.

Layout



Ground High logic voltage
 ↓
 Signal






14 GPIO, HDCP, VBIOS, FAN CON

JTAG, GPIO, BIOS ROM

GPIO Assignment Table		
GPIO	IO	FUNCTION
0	IN	DIV MD HOTPLUG DET
1	IN	RESERVED
2	IN	RESERVED
3	IN	RESERVED
4	IN	RESERVED
5	IN	RESERVED
6	IN	RESERVED
7	IN	RESERVED
8	IN	THEM ALERT SLOW
9	OUT	FAN CONTROL
10	IN	RESERVED
11	OUT	HDTV/SDTV SELECT
12	IN	RESERVED

NET	MN_LINE_WIDTH
2.17	SPDIF
FAN_THERM_BYPASS	10
FAN_PWM_B	10
FAN_PWM_S	10
FAN_PWM_C	10
THERMOC	10
THERMDA	10




15 INTERNAL TMD5 LINK A/B


IFPAB NET RULES

NET	W. CRITICAL	W. IMPEDANCE	DIFF PAIR
IFPAB_RSET	1	50OHM	
DVI_SOUTH_HPD_C	1	50OHM	
DVI_SOUTH_HPD_A	1	50OHM	

NET	VOLTAGE	MAX. CURRENT	MIN. WIDTH
IFPAB_PLLVDD	1.5000V	0.04	16.0
IFPAB_PLLVDD	1.5000V	0.04	16.0




Hotplug Detection





16 INTERNAL TMDS LINK C/D

NET	MIN_LINE_WIDTH	VOLTAGE
IFPCOVERF	12	3.3V
IFPCPLVDD	12	3.3V
IFPCDVDD	12	3.3V
IFPCDVDD	12	3.3V
IFPCORSET	12	




17 MIOA, MIOB, NVPLL




MIO NET RULES

	NET	NV_CRITICAL	NV_IMPEDANCE	DIFFPAIR
13,18	<div> <div>13</div> <div>18</div> </div> M000411_05	2	2	2
	M0004_CLKIN	2	2	2
	M0004_CLOCKET	2	2	2
	M0004_CLK0	2	2	2
	M0004_CLK1	2	2	2
	M0004_VSTRZ0	2	2	2
13,14,15,16	<div> <div>13</div> <div>14</div> <div>15</div> <div>16</div> </div> M000411_05	2	2	2
	DIFFCLKA	2	2	2

	NET	VOLTAGE	MAX_CURRENT	MIN_WIDTH
MIOA_VDDIO	MIOA_VDDIO	3.3000	0.8	12.0
	MIOA_VREF	1.8000		12.0
	MIOAcal_PD_VDDIO	2.8000		12.0
	MIOAcal_PU_VREF	0.00000		12.0
MIOB_VDDIO	MIOB_VDDIO	3.3000	0.05	12.0
	MIOB_VREF	1.8000		12.0
	MIOBcal_PD_VDDIO	2.8000		12.0
	MIOBcal_PU_VREF	0.00000		12.0



Feature Connector



Micro-Star International Co., LTD.

MS-V041


Size	Document Number
Custom	MIOA, MIOB, NVPLL

Date:	Tuesday, July 04, 2006	Sheet	17 of 19
-------	------------------------	-------	----------

18 Power Supply (RT9218)
NVVDD,5V,FBVDDQ,PEX1V2

NV-Standard use FBVDDQ ,
Can't use RT9218 PGood power sequence


BOM added L821,C905
removed L819



Choose RT9218 PGood power sequence

Added BOM R883,R904


Removed R905



FBVDDQ



$$V_{out} = V_{ref} * (1 + R_{top}/R_{bot})$$
$$1.8V = 0.8V * (1 + (5k/4k)) \quad (RT9218)$$
$$1.8V = 0.8V * (1 + (200/160)) \quad (RT9218) \text{ Samsung MEM}$$
$$2.003V = 0.8V * (1 + (200/133)) \quad (RT9218) \text{ Infineon MEM default}$$

	Net Name	MIN	LINE_WIDTH	VOLTAGE
5V	5V	16	3	1.8V
NVDD	NVDD	16	20	1.35V
12V_PEX	12V_PEX	20	20	1.2V
PFX1V2	PFX1V2	20	4	1.1V
12V_PEX_FLTRD	12V_PEX_FLTRD	20	1.5	1.2V
FBVTT	FBVTT	20		FBVTT2_V
DRIVE1_1V2		20		
UGATE_1		20		
UGATE_1		20		
UGATE_2		20		
UGATE_2		20		
MODE_1		20		
NORDE_2		20		
12V_PEX		10		
SEL12V_VDD		20		
COMP1_NVDD		10		
FB1_NVDD		10		
COMP2_5V		10		
PFX_5V		10		
FB1_1V2		10		
REFTR_5V		10		
FB1_REFOUT		10		
REF_2V5		10		
PFX_1V2		10		
BOOT_1		20		
BOOT_2		20		
PFX1V2_SEE		10		
SE_NVDD		10		
SS_5V		10		
SS_1V2		10		
UGATE_1_RG		20		
UGATE_2_RG		20		
COMP1_RG		10		
COMP2_RG		10		
NVDD_RG		10		
1V2_RG		10		
NORDE_1_ENLUB		20		
NORDE_2_ENLUB		20		
UGATE_1		20		
BOOT0		20		
SYNDCOST		20		




FBVDDQ = 1.8V @ upto 5A

1.8V/5.0A




A3V3,A2V5,TMDS_PLLVDD,TMDS_IOVDD


A3V3




A2V5




Power Sequencing for FBVDDQ & A2V5




TMDS IO SUPPLY WITH BACKDRIVE PROTECTION



TMD5 PLL Supply



DDC 5V

[illegible]