


PCI-EXPRESS EDGE CONNECTOR



POWER SEQUENCING

Power Sequence Circuit to ensure SMPS_EN is released after +12V_BUS and +3.3V_BUS are both in regulation. Pull-up may or may not be required on SMPS_EN signal depending on SMPS design.

Node 1 When +12V ramps above min Vbe, SMPS_EN will be held low

Node 2 When +3.3V gets close to regulation, one of the two conditions of releasing SMPS_EN is active

Target ~ 900mV when +3.3 at min regulation (worse case)
Typical trigger when +3.3V ramps above 2.2V (650mV)

Node 3 When +12V gets close to regulation, one of the two conditions of releasing SMPS_EN is active

Target ~ 1.25V when +12 at min regulation (worse case)
Typical trigger when +12V ramps above 10V (1.1V)

SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND



ATI Technologies Inc.


1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title RH PCIe RV560 256MB GDDR3 DUAL DL-DVH VIVO 6L FH

Size C Document Number 105-A880xx-01

Date: Wednesday, September 13, 2006 Sheet 1 of 22

Recommended caps:
(see BOM for qualified values/vendors)
10uF , X5R, 10%, 0805, 6.3V, 1.4MM MAX THICK
1uF, X6S, 10%, 0402, 6.3V
100nF, X7R, 10%, 0402
10nF , X7R, 10%, 0402




ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600


0RH PCIE RV560 256MB GDDR3 DUAL DL-DVI-I VIVO 6L FH


e	Document Number	105-A880xx-01	Re
ic	Wednesday, September 13, 2006	Sheet	
		3 of	22

Recommended caps:
(see BOM for qualified values/vendors)
10uF , X5R, 10%, 0805, 6.3V, 1.4MM MAX THICK
1uF , X6S, 10%, 0402, 6.3V
100nF, X7R, 10%, 0402
10nF , X7R, 10%, 0402




Part 6 of 7







Option for Dynamic VDDC



Regulator for +MVDDQ
(if total consumption on 3.3V PCIe allows)
 $V_{out} = 1.85V \sim 2.2V$
 $P_{QVDD} = (3.3V - 1.85V) * 2.65A - 2.4W = 1.44W \text{ MAX}$

Must be adjusted per memory voltage & current requirement


$$R_{eq} = 2.4R/7 = 0.34R$$

$$P_{Req} = 0.34R * 2.65^2 = 2.4W$$

$$P_{Reach} = 2.4W/7 \approx 344mW < 500mW * 70\%$$

2.4R each
1/2W, 1210

Place Big Copper Area Under QMVDD
pin 2 and 4 for Heat Dissipation.




Voltage Req.	Rm1	Rm2
2.85V		
2.55V	22.1R 316022R100G 1.1K	3240110100G
2.5V	0R 3150000000	DNI
2.1V min	681R 3160681000G 953R	3240953000
2.0V min	681R 3160681000G 1.1K	3240110100G
1.9V min, 1.94V nom.	562R 3160562000G 1K	3160100100G


2.5V Ref.
2.5V Ref.
1.24V Ref.
1.24V Ref.

Optional Regulator for +VDDCI

$V_{out} = 1.2V \sim 1.4V$



Note: Alternate partnumbers are provided as possible choices only.
See BOM for qualified regulators/vendors. Not all combinations are tested.




ATI Technologies Inc.

1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600


Title: RH PCIe RV560 256MB GDDR3 DUAL DL-DVI-I VIVO 6L FH

Size: Custom Document Number: 105-A880xx-01 Rev: 6
Date: Wednesday, September 13, 2006 Sheet: 11 of 22



Optional regulator for +PCIE Vout = 1.2V ~1.25V







Note: Alternate partnumbers are provided as possible choices only.
See BOM for qualified regulators/vendors. Not all combinations are tested.



Optional regulator for +2.5V Vout = 2.5V




Optional Regulator for +VDDC_CT Vout = 2.5V ~ 2.85V




ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600






Title RH PCIE RV560 256MB GDDR3 DUAL DL-DVLI VIVO 6L FH	
Size	Document Number 105-A880xx-01
Date	Thursday, September 14, 2006
Sheet	12 of 22
Rev	6





Alt regulator for +MPVDD
Vout = 1.2V (not tracking to VDDC)
Iout = 10mA MAX





	Rt1		Rt2
1.52V	432R 3240432000 3160432000	2.15K	3160215100
1.61V	432R 3240432000	1.5K	3230015200
1.69V	432R 3240432000	1.5K	3160150100
1.718V	562R 3240562000	1.5K	3230015200
1.75V	604R 3160604000	1.5K	3230015200
1.8V	604R 3160604000	1.37K	3160137100











RGB should be routed from the ASIC to the display connector without switching reference plane or running over split plane



SYNC and DDC should be routed from the ASIC to the display connector without switching reference plane or running over split plane




DB15 pin	Standard VGA	DDC1 Host	DDC2B or DDC2B Host	DDC2AB Host	DDC1/2 Display
11	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Optional	Optional
12	Monitor ID bit 1	Monitor ID bit 1	Monitor ID bit 1	Optional	Optional
4	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Optional	Optional
15	Monitor ID bit 3	Open	Open	Optional	Optional
9	N/C	+5V	+5V	+5V	Optional
Hardware Support	No	Yes	Yes	No	Yes


Based on VESA Display Data Channel (DDC) Standard Ver. 3 Dec. 15, 1997






ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600
Title RH PCIE RV560 256MB GDDR3 DUAL DL-DVLI VIVO 6L FH
Size Custom Document Number 105-A880xx-01 Rev 6
Date Thursday, September 14, 2006 Sheet 15 of 22



RGB should be routed from the ASIC to the display connector without switching reference plane or running over split plane





SYNC and DDC should be routed from the ASIC to the display connector without switching reference plane or running over split plane




DB15 pin	Standard VGA	DDC1 Host	DDC2B or DDC2A Host	DDC2AB Host	DDC1/2 Display
11	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Optional
12	Monitor ID bit 1	Monitor ID bit 1	Monitor ID bit 1	Monitor ID bit 1	Optional
4	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Optional
15	Monitor ID bit 3	Open	Open	Open	Optional
9	N/C	+5V	+5V	+5V	Optional
Hardware Support	No	Yes	Yes	No	Yes


Based on VESA Display Data Channel (DDC) Standard Ver. 3 Dec. 15, 1997




ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600
Title RH PCIe RV560 256MB GDDR3 DUAL DL-VIVO 6L FH
Size Custom Document Number 105-A880xx-01 Rev 6
Date Thursday, September 14, 2006 Sheet 16 of 22



Regulator for +RTAVDD
Vout = 3.3V






Place near connector
OR leaves footprint for Ferrite
Beads if req'd for EMI






The 7-pin MiniDIN footprint allows one of the two MiniDINs:
- 7-pin Svideo/Composite MiniDIN P/N 6071001500G
- 4-pin Svideo MiniDIN P/N 6070001000G

CrossFire Card-Edge



Optional regulator for +1.8V
V_{out} = 1.8V
I_{out} = 1A MAX
P = 1W MAX



**Note: Alternate partnumbers are provided as possible choices only.
See BOM for qualified regulators/vendors. Not all combinations are tested.**







ATI Technologies Inc.

1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title RH PCIE RV560 256MB GDDR3 DUAL DL-DVI-I VIVO 6L FH

Size	Document Number	Rev
Custom	105-A880xx-01	6
Date:	Wednesday, September 13, 2006	Sheet 19 of 22

DVI/DVI SCREWS with top tab



<Variant Name>



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title		RH PCIE RV560 256MB GDDR3 DUAL DL-DVI-I VIVO 6L FH	
Size	Document Number	105-A880xx-01	Rev
C			6
Date: Wednesday, September 13, 2006		Sheet	20 of 22



Title

RH PCIE RV560 256MB GDDR3 DUAL DL-DVI-I VIVO 6L FH

Schematic No.

105-A880xx-01

Date:

Saturday, August 26, 2006

REVISION HISTORY

NOTE: This schematic represents the PCB, it does not represent any specific SKU.
For Stuffing options (component values, DNI , ? please consult the product specific BOM.
Please contact ATI representative to obtain latest BOM closest to the application desired.

Rev 6

Sch Rev	PCB Rev	Date
---------	---------	------

REVISION DESCRIPTION

0	00A	06/02/27
1	00B	06/03/06
2	00C	06/05/08
3	00D	06/06/20
3	00D	06/06/29
4	00E	06/07/17
5	00	06/08/23
6	01	06/08/25

Design based on 105/109-A671xx-20
(pg 03) Change TMDS power decouplings, change crystal/oscillator sharing circuit
(pg 04) Change VDDR4/VDDR5 to have 1.8V/3.3V option , Separate VDDCI from VDDC option, add decoupling for VDDC and VDDCI
(pg 07) Connect DVO to CrossFire Edge Connector, change pin straps matching RV570, remove PAL/NTSC header, H/W FPGA Crossfire
(pg 08) New SMPS Tile (A800-00A-46) for RV560 VDDC 46A solution
(pg 09) New SMPS Tile (A800-00A-30_VT) for RV560 VDDC 30A solution
(pg 10) New SMPS Tile (A800-00A-8) for RV560 MVDD 8A solution
(pg 11) Remove 1.8V regulator, LED for Dyn. VDDC, add VDDCI regulator
(pg 12) Improve power sequencing and +5V sequencing from +5V_SMPS, add LDO new footprints, remove MVDD to 2.5V short
(pg 13) Remove +5V_EN, change +5V to +5V_SMPS with current up to 115mA, add VDDC output current monitoring for debugging
(pg 15) Remove H/W FPGA CrossFile options, change ESD protection to +5V_VESA
(pg 16) Remove H/W FPGA CrossFile options and chnage ESD protetion to +5V_VESA2
(pg 17) Change RTAVDD regulator for power sequencing, add Dell specific TVO mapping
(pg 18) Update fan control for other thermal monitoring IC options
(pg 19) Add CrossFire Edge Connectors and 1.8V regulator

Fix DFM issues on layout
(pg 03/07) Add clock source to GenericA/B for ASIC debugging
(pg 13) Add J601 for ease of bring up for VDDC current monitoring

(pg 03) Add MR25 and C61 for VREFG
(pg 03) Change GND_TXVSSR and GND_T2XVSSR directly to GND
(pg 08) Remove VR650, VR663, MR676, MR677, MR673, MU678 and U678, modify BUSEN and share it to MU601
(pg 08) Remove redundant external detection circuits
(pg 11) Replace RP801 with B801-B803
(pg 11) Add resistors to dissipate Q_MVDD, sourced from 3.3V_BUS
(pg 12) Add RP952 for PCIE VDDC share, add 5V_EN, remove Q998 for RTAVDD_ENb
(pg 13) Add Q922 for improved power dissipation, use series R926-R928 dissipation and add 5V_EN option
(pg 17) Replace RTAVDD regulator with AP1118
(pg 19) Crossfire pin mapping change, 50R impedance matched
(Layout) Power distribution layout change
(Layout) TMDS1 and TMDS2 termination resistor changes


(pg 08) Updating MU601 symbol to swap pin# 5 and 6
(pg 08) Adding inductors NL601, NL611, KL601 and KL611

Title and text correction on multiple pages (but no net list or design change).

(pg 08) Adding R660, MR660 and MR677
(pg 11) Updating symbol for MU801
(pg 12) Updating symbol for MU951, MU961, MU971
(pg 19) Updating symbol for MU8101
(pg 17) Updating symbol for REG3101
(Layout) Changing location of R25/MR25.
(Layout) Routing of Y81 pin4 and removing extra stubs at CrossFire edge connector on L4
(pg 18) Updating H1 and H2 symbols
(pg 49) Updating/Adding miscellaneous symbols
(pg 08) Adding MC621, MC622, MC623, MC624, MC625, MC626, MC627, MC628, MC645, MC646, MC647, and MC648
(pg 09) Removing VC670
(pg 10) Adding MC715, MC716 and MC717
(pg 08) Changing C604 and C614 from 0402/X5R to 0603/X7R/16V, and changing R604 and R614 to 0603, 1/10W

(pg 08) Changing BUSEN net label to ENBUS
(pg 07) Removing series resistors on CrossFire signals (RP8001 to RP8006, R8001 to R8004, RP13)
(Layout) Updating routing design rules for length matching and spacing on CrossFire signals
(Layout) Adjusting MAA11 U1-U201 length
(Layout) Addressing DFM issues

(Layout) Updating routing design rules for length matching and spacing on CrossFire DVP_MVP_CNTL_R_[1..0] signals



**RH PCIE RV560 256MB GDDR3
DUAL DL-DVI-I VIVO 6L FH**

REV 6



ATI Technologies Inc.

1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title	RH PCIE RV560 256MB GDDR3 DUAL DL-DVI-I VIVO 6L FH		
Size	Document Number	105-A880xx-01	Rev
C			6
Date:	Saturday, August 26, 2006	Sheet	22 of 22