

P690: GT218, DDR3 MEMORY 64MX16/32MX16

- Page 1: P690 Overview
- Page 2: PCI Express Interface
- Page 3: Frame Buffer Interface
- Page 4: DDR3 Memories
- Page 5: DAC A Slim VGA
- Page 6: DAC B VGA Header
- Page 7: TMDS Interface
- Page 8: DisplayPort Connector
- Page 9: IFPC, IFPE Interface, Fan, Mechanical
- Page 10: XTAL, ROM, SPDIF, JTAG
- Page 11: Thermal Protection, IFP_IOVDD, Straps
- Page 12: Power Supply I: FBVDD/Q, PEX_VDD, 5V, 3V3_F
- Page 13: Power Supply II: PLLVDD, NVVDD

- V183 2.0 pcb change list
- Page 2 : Add EC1802 for 12V_PEX use , G1.E15 pin NC
- Page 3 : Add R72
- Page 5 : ESD diode move to close connector side
- Page 7 : Add EMI suggestion
- Page 8 : Add HDMI function
- Page 8 : G1.H6 pin connector to GND
- Page 9 : G1.P6 D7 pin connector to GND
- Page 10 : Del JTAG 、I2C SCH, U503 pin 3 connector to ROM_VCC
- Page 12 : Change FBVDDQ PWM sch , Add C99 for 3V3_PEX
- Page 12 : Change PEX_VDD 、5V
- Page 13 : Change NVVDD PWM sch
- Page 13 : Del PEX_PLL sch

- V183 2.3 pcb change list
- Page 8 : HDMI change to Link C

- V183 5.0 pcb change list
- Page 5 : Del Slim type VGA connector
- Page 6 : Del Fly cable VGA connector
- Page 7 : Del DVI-I connector , Add DMS59 connector
- Page 8 : Del HDMI connector

REV	VARIANT	NVPIN	ASSEMBLY
B	BASE	600-10690-BASE-000	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
1	SKU0000	600-10690-0000-000	GT218-300, 5501375/800, 512MB/64bit, 64MB/16 DDR3, DVI-DL+DP+VGA, DT
2	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
3	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
4	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
5	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
6	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
7	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
8	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
9	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
10	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
11	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
12	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
13	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
14	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
15	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA

NV_PN

600-10690-BASE-000 A

ID

PAGE







NAME

DATE

01-DEC-2008



PCI Express Interface



Net Name	MIN_WIDTH	MAX_WIDTH
PEX_P0[0:3]		
PEX_C0[0:3]		
PEX_T0[0:3]		

Net Name	VOLTAGE	MAX_CURRENT
PEX_PLVDD	1.00V	0.000A 120ML

Net Name		DIFF_PAIR	CRITICAL	IMPEDANCE
129	PDL T20	PDL T20	1	100Ω
130	PDL T21	PDL T21	1	100Ω
131	PDL T21	PDL T21	1	100Ω
132	PDL T21	PDL T21	1	100Ω
133	PDL T21	PDL T21	1	100Ω
134	PDL T22	PDL T22	1	100Ω
135	PDL T23	PDL T23	1	100Ω
136	PDL T24	PDL T24	1	100Ω
137	PDL T24	PDL T24	1	100Ω
138	PDL T24	PDL T24	1	100Ω
139	PDL T25	PDL T25	1	100Ω
140	PDL T25	PDL T25	1	100Ω
141	PDL T25	PDL T25	1	100Ω
142	PDL T26	PDL T26	1	100Ω
143	PDL T26	PDL T26	1	100Ω
144	PDL T26	PDL T26	1	100Ω
145	PDL T27	PDL T27	1	100Ω
146	PDL T27	PDL T27	1	100Ω
147	PDL T27	PDL T27	1	100Ω
148	PDL T28	PDL T28	1	100Ω
149	PDL T28	PDL T28	1	100Ω
150	PDL T28	PDL T28	1	100Ω
151	PDL T29	PDL T29	1	100Ω
152	PDL T29	PDL T29	1	100Ω
153	PDL T29	PDL T29	1	100Ω
154	PDL T30	PDL T30	1	100Ω
155	PDL T30	PDL T30	1	100Ω
156	PDL T30	PDL T30	1	100Ω
157	PDL T31	PDL T31	1	100Ω
158	PDL T31	PDL T31	1	100Ω
159	PDL T31	PDL T31	1	100Ω
160	PDL T32	PDL T32	1	100Ω
161	PDL T32	PDL T32	1	100Ω
162	PDL T32	PDL T32	1	100Ω
163	PDL T33	PDL T33	1	100Ω
164	PDL T33	PDL T33	1	100Ω
165	PDL T33	PDL T33	1	100Ω
166	PDL T34	PDL T34	1	100Ω
167	PDL T34	PDL T34	1	100Ω
168	PDL T34	PDL T34	1	100Ω
169	PDL T35	PDL T35	1	100Ω
170	PDL T35	PDL T35	1	100Ω
171	PDL T35	PDL T35	1	100Ω
172	PDL T36	PDL T36	1	100Ω
173	PDL T36	PDL T36	1	100Ω
174	PDL T36	PDL T36	1	100Ω
175	PDL T37	PDL T37	1	100Ω
176	PDL T37	PDL T37	1	100Ω
177	PDL T37	PDL T37	1	100Ω
178	PDL T38	PDL T38	1	100Ω
179	PDL T38	PDL T38	1	100Ω
180	PDL T38	PDL T38	1	100Ω
181	PDL T39	PDL T39	1	100Ω
182	PDL T39	PDL T39	1	100Ω
183	PDL T39	PDL T39	1	100Ω
184	PDL T40	PDL T40	1	100Ω
185	PDL T40	PDL T40	1	100Ω
186	PDL T40	PDL T40	1	100Ω
187	PDL T41	PDL T41	1	100Ω
188	PDL T41	PDL T41	1	100Ω
189	PDL T41	PDL T41	1	100Ω
190	PDL T42	PDL T42	1	100Ω
191	PDL T42	PDL T42	1	100Ω
192	PDL T42	PDL T42	1	100Ω
193	PDL T43	PDL T43	1	100Ω
194	PDL T43	PDL T43	1	100Ω
195	PDL T43	PDL T43	1	100Ω
196	PDL T44	PDL T44	1	100Ω
197	PDL T44	PDL T44	1	100Ω
198	PDL T44	PDL T44	1	100Ω
199	PDL T45	PDL T45	1	100Ω
200	PDL T45	PDL T45	1	100Ω
201	PDL T45	PDL T45	1	100Ω
202	PDL T46	PDL T46	1	100Ω
203	PDL T46	PDL T46	1	100Ω
204	PDL T46	PDL T46	1	100Ω
205	PDL T47	PDL T47	1	100Ω
206	PDL T47	PDL T47	1	100Ω
207	PDL T47	PDL T47	1	100Ω
208	PDL T48	PDL T48	1	100Ω
209	PDL T48	PDL T48	1	100Ω
210	PDL T48	PDL T48	1	100Ω
211	PDL T49	PDL T49	1	100Ω
212	PDL T49	PDL T49	1	100Ω
213	PDL T49	PDL T49	1	100Ω
214	PDL T50	PDL T50	1	100Ω
215	PDL T50	PDL T50	1	100Ω
216	PDL T50	PDL T50	1	100Ω
217	PDL T51	PDL T51	1	100Ω
218	PDL T51	PDL T51	1	10

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	PCI Express Interface

NVIDIA CORPORATION	
2701 SAN TOMAS EXPRESSWAY	
SANTA CLARA, CA 95050, USA	
NV_PN	600-10690-BASE-000 A




ID		PAGE	
NAME		DATE	01-DEC-2008

Frame Buffer Interface



Net Name		DIFF_PAIR	CRITICAL	IMPEDANCE
0.0	OUT	FRA_CMS02_02	1	ACROSS
0.0	OUT	FRA_CMS02_01	1	ACROSS
0.0	OUT	FRA_CMS01_01	1	ACROSS
0.0	OUT	FRA_CMS01_02	1	ACROSS
0.0	OUT	FRA_CMS01_03	1	ACROSS
0.0	OUT	FRA_CMS01_04	1	ACROSS
0.0	OUT	FRA_CMS01_05	1	ACROSS
0.0	OUT	FRA_CMS01_06	1	ACROSS
0.0	OUT	FRA_CMS01_07	1	ACROSS
0.0	OUT	FRA_CMS01_08	1	ACROSS
0.0	OUT	FRA_CMS01_09	1	ACROSS
0.0	OUT	FRA_CMS01_10	1	ACROSS
0.0	OUT	FRA_CMS01_11	1	ACROSS
0.0	OUT	FRA_CMS01_12	1	ACROSS
0.0	OUT	FRA_CMS01_13	1	ACROSS
0.0	OUT	FRA_CMS01_14	1	ACROSS
0.0	OUT	FRA_CMS01_15	1	ACROSS
0.0	OUT	FRA_CMS01_16	1	ACROSS
0.0	OUT	FRA_CMS01_17	1	ACROSS
0.0	OUT	FRA_CMS01_18	1	ACROSS
0.0	OUT	FRA_CMS01_19	1	ACROSS
0.0	OUT	FRA_CMS01_20	1	ACROSS
0.0	OUT	FRA_CMS01_21	1	ACROSS
0.0	OUT	FRA_CMS01_22	1	ACROSS
0.0	OUT	FRA_CMS01_23	1	ACROSS
0.0	OUT	FRA_CMS01_24	1	ACROSS
0.0	OUT	FRA_CMS01_25	1	ACROSS
0.0	OUT	FRA_CMS01_26	1	ACROSS
0.0	OUT	FRA_CMS01_27	1	ACROSS
0.0	OUT	FRA_CMS01_28	1	ACROSS
0.0	OUT	FRA_CMS01_29	1	ACROSS
0.0	OUT	FRA_CMS01_30	1	ACROSS
0.0	OUT	FRA_CMS01_31	1	ACROSS
0.0	OUT	FRA_CMS01_32	1	ACROSS
0.0	OUT	FRA_CMS01_33	1	ACROSS
0.0	OUT	FRA_CMS01_34	1	ACROSS
0.0	OUT	FRA_CMS01_35	1	ACROSS
0.0	OUT	FRA_CMS01_36	1	ACROSS
0.0	OUT	FRA_CMS01_37	1	ACROSS
0.0	OUT	FRA_CMS01_38	1	ACROSS
0.0	OUT	FRA_CMS01_39	1	ACROSS
0.0	OUT	FRA_CMS01_40	1	ACROSS
0.0	OUT	FRA_CMS01_41	1	ACROSS
0.0	OUT	FRA_CMS01_42	1	ACROSS
0.0	OUT	FRA_CMS01_43	1	ACROSS
0.0	OUT	FRA_CMS01_44	1	ACROSS
0.0	OUT	FRA_CMS01_45	1	ACROSS
0.0	OUT	FRA_CMS01_46	1	ACROSS
0.0	OUT	FRA_CMS01_47	1	ACROSS
0.0	OUT	FRA_CMS01_48	1	ACROSS
0.0	OUT	FRA_CMS01_49	1	ACROSS
0.0	OUT	FRA_CMS01_50	1	ACROSS
0.0	OUT	FRA_CMS01_51	1	ACROSS
0.0	OUT	FRA_CMS01_52	1	ACROSS
0.0	OUT	FRA_CMS01_53	1	ACROSS
0.0	OUT	FRA_CMS01_54	1	ACROSS
0.0	OUT	FRA_CMS01_55	1	ACROSS
0.0	OUT	FRA_CMS01_56	1	ACROSS
0.0	OUT	FRA_CMS01_57	1	ACROSS
0.0	OUT	FRA_CMS01_58	1	ACROSS
0.0	OUT	FRA_CMS01_59	1	ACROSS
0.0	OUT	FRA_CMS01_60	1	ACROSS
0.0	OUT	FRA_CMS01_61	1	ACROSS
0.0	OUT	FRA_CMS01_62	1	ACROSS
0.0	OUT	FRA_CMS01_63	1	ACROSS
0.0	OUT	FRA_CMS01_64	1	ACROSS
0.0	OUT	FRA_CMS01_65	1	ACROSS
0.0	OUT	FRA_CMS01_66	1	ACROSS
0.0	OUT	FRA_CMS01_67	1	ACROSS
0.0	OUT	FRA_CMS01_68	1	ACROSS
0.0	OUT	FRA_CMS01_69	1	ACROSS
0.0	OUT	FRA_CMS01_70	1	ACROSS
0.0	OUT	FRA_CMS01_71	1	ACROSS
0.0	OUT	FRA_CMS01_72	1	ACROSS
0.0	OUT	FRA_CMS01_73	1	ACROSS
0.0	OUT	FRA_CMS01_74	1	ACROSS
0.0	OUT	FRA_CMS01_75	1	ACROSS
0.0	OUT	FRA_CMS01_76	1	ACROSS
0.0	OUT	FRA_CMS01_77	1	ACROSS
0.0	OUT	FRA_CMS01_78	1	ACROSS
0.0	OUT	FRA_CMS01_79	1	ACROSS
0.0	OUT	FRA_CMS01_80	1	ACROSS
0.0	OUT	FRA_CMS01_81	1	ACROSS
0.0	OUT	FRA_CMS01_82	1	ACROSS
0.0	OUT	FRA_CMS01_83	1	ACROSS
0.0	OUT	FRA_CMS01_84	1	ACROSS
0.0	OUT	FRA_CMS01_85	1	ACROSS
0.0	OUT	FRA_CMS01_86	1	ACROSS
0.0	OUT	FRA_CMS01_87	1	ACROSS
0.0	OUT	FRA_CMS01_88	1	ACROSS
0.0	OUT	FRA_CMS01_89	1	ACROSS
0.0	OUT	FRA_CMS01_90	1	ACROSS
0.0	OUT	FRA_CMS01_91	1	ACROSS
0.0	OUT	FRA_CMS01_92	1	ACROSS
0.0	OUT	FRA_CMS01_93	1	ACROSS
0.0	OUT	FRA_CMS01_94	1	ACROSS
0.0	OUT	FRA_CMS01_95	1	ACROSS
0.0	OUT	FRA_CMS01_96	1	ACROSS
0.0	OUT	FRA_CMS01_97	1	ACROSS
0.0	OUT	FRA_CMS01_98	1	ACROSS
0.0	OUT	FRA_CMS01_99	1	ACROSS
0.0	OUT	FRA_CMS01_100	1	ACROSS
0.0	OUT	FRA_CMS01_101	1	ACROSS
0.0	OUT	FRA_CMS01_102	1	ACROSS
0.0	OUT	FRA_CMS01_103	1	ACROSS
0.0	OUT	FRA_CMS01_104	1	ACROSS
0.0	OUT	FRA_CMS01_105	1	ACROSS
0.0	OUT	FRA_CMS01_106	1	ACROSS
0.0	OUT	FRA_CMS01_107	1	ACROSS
0.0	OUT	FRA_CMS01_108	1	ACROSS
0.0	OUT	FRA_CMS01_109	1	ACROSS
0.0	OUT	FRA_CMS01_110	1	ACROSS
0.0	OUT	FRA_CMS01_111	1	ACROSS
0.0	OUT	FRA_CMS01_112	1	ACROSS
0.0	OUT	FRA_CMS01_113	1	ACROSS
0.0	OUT	FRA_CMS01_114	1	ACROSS
0.0	OUT	FRA_CMS01_115	1	ACROSS
0.0	OUT	FRA_CMS01_116	1	ACROSS
0.0	OUT	FRA_CMS01_117	1	ACROSS
0.0	OUT	FRA_CMS01_118	1	ACROSS
0.0	OUT	FRA_CMS01_119	1	ACROSS
0.0	OUT	FRA_CMS01_120	1	ACROSS
0.0	OUT	FRA_CMS01_121	1	ACROSS
0.0	OUT	FRA_CMS01_122	1	ACROSS
0.0	OUT	FRA_CMS01_123	1	ACROSS
0.0	OUT	FRA_CMS01_124	1	ACROSS
0.0	OUT	FRA_CMS01_125	1	ACROSS
0.0	OUT	FRA_CMS01_126	1	ACROSS
0.0	OUT	FRA_CMS01_127	1	ACROSS
0.0	OUT	FRA_CMS01_128	1	ACROSS
0.0	OUT	FRA_CMS01_129	1	ACROSS
0.0	OUT	FRA_CMS01_130	1	ACROSS
0.0	OUT	FRA_CMS01_131	1	ACROSS
0.0	OUT	FRA_CMS01_132	1	ACROSS
0.0	OUT	FRA_CMS01_133	1	ACROSS
0.0	OUT	FRA_CMS01_134	1	ACROSS
0.0	OUT	FRA_CMS01_135	1	ACROSS
0.0	OUT	FRA_CMS01_136	1	ACROSS
0.0	OUT	FRA_CMS01_137	1	ACROSS
0.0	OUT	FRA_CMS01_138	1	ACROSS
0.0	OUT	FRA_CMS01_139	1	ACROSS
0.0	OUT	FRA_CMS01_140	1	ACROSS
0.0	OUT	FRA_CMS01_141	1	ACROSS
0.0	OUT	FRA_CMS01_142	1	ACROSS
0.0	OUT	FRA_CMS01_143	1	ACROSS
0.0	OUT	FRA_CMS01_144	1	ACROSS
0.0	OUT	FRA_CMS01_145	1	ACROSS
0.0	OUT	FRA_CMS01_146	1	ACROSS
0.0	OUT	FRA_CMS01_147	1	ACROSS
0.0	OUT	FRA_CMS01_148	1	ACROSS
0.0	OUT	FRA_CMS01_149	1	ACROSS
0.0	OUT	FRA_CMS01_150	1	ACROSS
0.0	OUT	FRA_CMS01_151	1	ACROSS
0.0	OUT	FRA_CMS01_152	1	ACROSS
0.0	OUT	FRA_CMS01_153	1	ACROSS
0.0	OUT	FRA_CMS01_154	1	ACROSS
0.0	OUT	FRA_CMS01_155	1	ACROSS
0.0	OUT	FRA_CMS01_156	1	ACROSS
0.0	OUT	FRA_CMS01_157	1	ACROSS
0.0	OUT	FRA_CMS01_158	1	ACROSS
0.0	OUT	FRA_CMS01_159	1	ACROSS
0.0	OUT	FRA_CMS01_160	1	ACROSS
0.0	OUT	FRA_CMS01_161	1	ACROSS
0.0	OUT	FRA_CMS01_162	1	ACROSS
0.0	OUT	FRA_CMS01_163	1	ACROSS
0.0	OUT	FRA_CMS01_164	1	ACROSS
0.0	OUT	FRA_CMS01_165	1	ACROSS
0.0	OUT	FRA_CMS01_166	1	ACROSS
0.0	OUT	FRA_CMS01_167	1	ACROSS
0.0	OUT	FRA_CMS01_168	1	ACROSS
0.0	OUT	FRA_CMS01_169	1	ACROSS
0.0	OUT	FRA_CMS01_170	1	ACROSS
0.0	OUT	FRA_CMS01_171	1	ACROSS
0.0	OUT	FRA_CMS01_172	1	ACROSS
0.0	OUT	FRA_CMS01_173	1	ACROSS
0.0	OUT	FRA_CMS01_174	1	ACROSS
0.0	OUT	FRA_CMS01_175	1	ACROSS
0.0	OUT	FRA_CMS01_176	1	ACROSS
0.0	OUT	FRA_CMS01_177	1	ACROSS
0.0	OUT	FRA_CMS01_178	1	ACROSS
0.0	OUT	FRA_CMS01_179	1	ACROSS
0.0	OUT	FRA_CMS01_180	1	ACROSS
0.0	OUT	FRA_CMS01_181	1	ACROSS
0.0	OUT	FRA_CMS01_182	1	ACROSS
0.0	OUT	FRA_CMS01_183	1	ACROSS
0.0	OUT	FRA_CMS01_184	1	ACROSS
0.0	OUT	FRA_CMS01_185	1	ACROSS
0.0	OUT	FRA_CMS01_186	1	ACROSS
0.0	OUT	FRA_CMS01_187	1	ACROSS
0.0	OUT	FRA_CMS01_188	1	ACROSS
0.0	OUT	FRA_CMS01_189	1	ACROSS
0.0	OUT	FRA_CMS01_190	1	ACROSS
0.0	OUT	FRA_CMS01_191	1	ACROSS
0.0	OUT	FRA_CMS01_192	1	ACROSS
0.0	OUT	FRA_CMS01_193	1	ACROSS
0.0	OUT	FRA_CMS01_194	1	ACROSS
0.0	OUT	FRA_CMS01_195	1	ACROSS
0.0	OUT	FRA_CMS01_196	1	ACROSS
0.0	OUT	FRA_CMS01_197	1	ACROSS
0.0	OUT	FRA_CMS01_198	1	ACROSS
0.0	OUT	FRA_CMS01_199	1	ACROSS
0.0	OUT	FRA_CMS01_200	1	ACROSS
0.0	OUT	FRA_CMS01_201	1	ACROSS
0.0	OUT	FRA_CMS01_202	1	ACROSS
0.0	OUT	FRA_CMS01_203	1	ACROSS
0.0	OUT	FRA_CMS01_204	1	ACROSS
0.0	OUT	FRA_CMS01_205	1	ACROSS
0.0	OUT	FRA_CMS01_206	1	ACROSS
0.0	OUT	FRA_CMS01_207	1	ACROSS
0.0	OUT	FRA_CMS01_208	1	ACROSS
0.0	OUT	FRA_CMS01_209	1	ACROSS
0.0	OUT	FRA_CMS01_210	1	ACROSS
0.0	OUT	FRA_CMS01_211	1	ACROSS
0.0	OUT	FRA_CMS01_212	1	ACROSS
0.0	OUT	FRA_CMS01_213	1	ACROSS
0.0	OUT	FRA_CMS01_214	1	ACROSS
0.0	OUT	FRA_CMS01_215	1	ACROSS
0.0	OUT	FRA_CMS01_216	1	ACROSS
0.0	OUT	FRA_CMS01_217	1	ACROSS
0.0	OUT	FRA_CMS01_218	1	ACROSS
0.0	OUT	FRA_CMS01_219	1	ACROSS
0.0	OUT	FRA_CMS01_220	1	ACROSS
0.0	OUT	FRA_CMS01_221	1	ACROSS
0.0	OUT	FRA_CMS01_222	1	ACROSS
0.0	OUT	FRA_CMS01_223	1	ACROSS
0.0	OUT	FRA_CMS01_224	1	ACROSS
0.0	OUT	FRA_CMS01_225	1	ACROSS
0.0	OUT	FRA_CMS01_226	1	ACROSS
0.0	OUT	FRA_CMS01_227	1	ACROSS
0.0	OUT	FRA_CMS01_228	1	ACROSS
0.0	OUT	FRA_CMS01_229	1	ACROSS
0.0	OUT	FRA_CMS01_230	1	ACROSS
0.0	OUT	FRA_CMS01_231	1	ACROSS
0.0	OUT	FRA_CMS01_232	1	ACROSS
0.0	OUT	FRA_CMS01_233	1	ACROSS
0.0	OUT	FRA_CMS01_234	1	ACROSS
0.0	OUT	FRA_CMS01_235	1	ACROSS
0.0	OUT	FRA_CMS01_236	1	ACROSS
0.0	OUT	FRA_CMS01_237	1	ACROSS
0.0	OUT	FRA_CMS01_238	1	ACROSS
0.0	OUT	FRA_CMS01_239	1	ACROSS
0.0	OUT	FRA_CMS01_240	1	ACROSS
0.0	OUT	FRA_CMS01_241	1	ACROSS
0.0	OUT	FRA_CMS01_242	1	ACROSS
0.0	OUT	FRA_CMS01_243	1	ACROSS
0.0	OUT	FRA_CMS01_244	1	ACROSS
0.0	OUT	FRA_CMS01_245	1	ACROSS
0.0	OUT	FRA_CMS01_246	1	ACROSS
0.0	OUT	FRA_CMS01_247	1	ACROSS
0.0	OUT	FRA_CMS01_248	1	ACROSS
0.0	OUT	FRA_CMS01_249	1	ACROSS
0.0	OUT	FRA_CMS01_250	1	ACROSS
0.0	OUT	FRA_CMS01_251	1	ACROSS
0.0	OUT	FRA_CMS01_252	1	ACROSS
0.0	OUT	FRA_CMS01_253	1	ACROSS
0.0	OUT	FRA_CMS01_254	1	ACROSS
0.0	OUT	FRA_CMS01_255	1	ACROSS
0.0	OUT	FRA_CMS01_256	1	ACROSS
0.0	OUT	FRA_CMS01_257	1	ACROSS
0.0	OUT	FRA_CMS01_258	1	ACROSS
0.0	OUT	FRA_CMS01_259	1	ACROSS
0.0	OUT	FRA_CMS01_260	1	ACROSS
0.0	OUT	FRA_CMS01_261	1	ACROSS
0.0	OUT	FRA_CMS01_262	1	ACROSS
0.0	OUT	FRA_CMS01_263	1	ACROSS
0.0	OUT	FRA_CMS01_264	1	ACROSS
0.0	OUT	FRA_CMS01_265	1	ACROSS
0.0	OUT	FRA_CMS01_266	1	ACROSS
0.0	OUT	FRA_CMS01_267	1	ACROSS
0.0	OUT	FRA_CMS01_268	1	ACROSS
0.0	OUT	FRA_CMS01_269	1	ACROSS
0.0	OUT	FRA_CMS01_270	1	ACROSS
0.0	OUT	FRA_CMS01_271	1	ACROSS
0.0	OUT	FRA_CMS01_272	1	ACROSS
0.0	OUT	FRA_CMS01_273	1	ACROSS
0.0	OUT	FRA_CMS01_274	1	ACROSS
0.0	OUT	FRA_CMS01_275		




NVIDIA CORPORATION 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA	
NV_PN	600-10690-BASE-000 A




NV_PN	600-10690-BASE-000 A		
ID		PAGE	
NAME		DATE	01-DEC-2008

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


DDR3 Memories



NVIDIA CORPORATION 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA			
NV_PN	600-10690-BASE-000 A		
ID		PAGE	
NAME		DATE	01-DEC-2008


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

DAC A Slim VGA



Net Name			CRITICAL	IMPEDANCE
13	DACA_RED	1	1	50Ω
14	DACA_GREEN	1	1	50Ω
15	DACA_BLUE	1	1	50Ω
16	DACA_VREF	1	1	50Ω
17	DACA_VSYNC	1	1	50Ω
18	DACA_HSYNC	1	1	50Ω
19	DACA_I2C_SCL	1	1	50Ω
20	DACA_I2C_SDA	1	1	50Ω
21	DACA_VDD	1	1	50Ω
22	DACA_VSET	1	1	50Ω
23	DACA_VREF	1	1	50Ω
24	DACA_VSYNC	1	1	50Ω
25	DACA_HSYNC	1	1	50Ω
26	DACA_I2C_SCL	1	1	50Ω
27	DACA_I2C_SDA	1	1	50Ω
28	DACA_VDD	1	1	50Ω
29	DACA_VSET	1	1	50Ω
30	DACA_VREF	1	1	50Ω
31	DACA_VSYNC	1	1	50Ω
32	DACA_HSYNC	1	1	50Ω
33	DACA_I2C_SCL	1	1	50Ω
34	DACA_I2C_SDA	1	1	50Ω
35	DACA_VDD	1	1	50Ω
36	DACA_VSET	1	1	50Ω
37	DACA_VREF	1	1	50Ω
38	DACA_VSYNC	1	1	50Ω
39	DACA_HSYNC	1	1	50Ω
40	DACA_I2C_SCL	1	1	50Ω
41	DACA_I2C_SDA	1	1	50Ω
42	DACA_VDD	1	1	50Ω
43	DACA_VSET	1	1	50Ω
44	DACA_VREF	1	1	50Ω
45	DACA_VSYNC	1	1	50Ω
46	DACA_HSYNC	1	1	50Ω
47	DACA_I2C_SCL	1	1	50Ω
48	DACA_I2C_SDA	1	1	50Ω
49	DACA_VDD	1	1	50Ω
50	DACA_VSET	1	1	50Ω
51	DACA_VREF	1	1	50Ω
52	DACA_VSYNC	1	1	50Ω
53	DACA_HSYNC	1	1	50Ω
54	DACA_I2C_SCL	1	1	50Ω
55	DACA_I2C_SDA	1	1	50Ω
56	DACA_VDD	1	1	50Ω
57	DACA_VSET	1	1	50Ω
58	DACA_VREF	1	1	50Ω
59	DACA_VSYNC	1	1	50Ω
60	DACA_HSYNC	1	1	50Ω
61	DACA_I2C_SCL	1	1	50Ω
62	DACA_I2C_SDA	1	1	50Ω
63	DACA_VDD	1	1	50Ω
64	DACA_VSET	1	1	50Ω
65	DACA_VREF	1	1	50Ω
66	DACA_VSYNC	1	1	50Ω
67	DACA_HSYNC	1	1	50Ω
68	DACA_I2C_SCL	1	1	50Ω
69	DACA_I2C_SDA	1	1	50Ω
70	DACA_VDD	1	1	50Ω
71	DACA_VSET	1	1	50Ω
72	DACA_VREF	1	1	50Ω
73	DACA_VSYNC	1	1	50Ω
74	DACA_HSYNC	1	1	50Ω
75	DACA_I2C_SCL	1	1	50Ω
76	DACA_I2C_SDA	1	1	50Ω
77	DACA_VDD	1	1	50Ω
78	DACA_VSET	1	1	50Ω
79	DACA_VREF	1	1	50Ω
80	DACA_VSYNC	1	1	50Ω
81	DACA_HSYNC	1	1	50Ω
82	DACA_I2C_SCL	1	1	50Ω
83	DACA_I2C_SDA	1	1	50Ω
84	DACA_VDD	1	1	50Ω
85	DACA_VSET	1	1	50Ω
86	DACA_VREF	1	1	50Ω
87	DACA_VSYNC	1	1	50Ω
88	DACA_HSYNC	1	1	50Ω
89	DACA_I2C_SCL	1	1	50Ω
90	DACA_I2C_SDA	1	1	50Ω
91	DACA_VDD	1	1	50Ω
92	DACA_VSET	1	1	50Ω
93	DACA_VREF	1	1	50Ω
94	DACA_VSYNC	1	1	50Ω
95	DACA_HSYNC	1	1	50Ω
96	DACA_I2C_SCL	1	1	50Ω
97	DACA_I2C_SDA	1	1	50Ω
98	DACA_VDD	1	1	50Ω
99	DACA_VSET	1	1	50Ω
100	DACA_VREF	1	1	50Ω
101	DACA_VSYNC	1	1	50Ω
102	DACA_HSYNC	1	1	50Ω
103	DACA_I2C_SCL	1	1	50Ω
104	DACA_I2C_SDA	1	1	50Ω
105	DACA_VDD	1	1	50Ω
106	DACA_VSET	1	1	50Ω
107	DACA_VREF	1	1	50Ω
108	DACA_VSYNC	1	1	50Ω
109	DACA_HSYNC	1	1	50Ω
110	DACA_I2C_SCL	1	1	50Ω
111	DACA_I2C_SDA	1	1	50Ω
112	DACA_VDD	1	1	50Ω
113	DACA_VSET	1	1	50Ω
114	DACA_VREF	1	1	50Ω
115	DACA_VSYNC	1	1	50Ω
116	DACA_HSYNC	1	1	50Ω
117	DACA_I2C_SCL	1	1	50Ω
118	DACA_I2C_SDA	1	1	50Ω
119	DACA_VDD	1	1	50Ω
120	DACA_VSET	1	1	50Ω
121	DACA_VREF	1	1	50Ω
122	DACA_VSYNC	1	1	50Ω
123	DACA_HSYNC	1	1	50Ω
124	DACA_I2C_SCL	1	1	50Ω
125	DACA_I2C_SDA	1	1	50Ω
126	DACA_VDD	1	1	50Ω
127	DACA_VSET	1	1	50Ω
128	DACA_VREF	1	1	50Ω
129	DACA_VSYNC	1	1	50Ω
130	DACA_HSYNC	1	1	50Ω
131	DACA_I2C_SCL	1	1	50Ω
132	DACA_I2C_SDA	1	1	50Ω
133	DACA_VDD	1	1	50Ω
134	DACA_VSET	1	1	50Ω
135	DACA_VREF	1	1	50Ω
136	DACA_VSYNC	1	1	50Ω
137	DACA_HSYNC	1	1	50Ω
138	DACA_I2C_SCL	1	1	50Ω
139	DACA_I2C_SDA	1	1	50Ω
140	DACA_VDD	1	1	50Ω
141	DACA_VSET	1	1	50Ω
142	DACA_VREF	1	1	50Ω
143	DACA_VSYNC	1	1	50Ω
144	DACA_HSYNC	1	1	50Ω
145	DACA_I2C_SCL	1	1	50Ω
146	DACA_I2C_SDA	1	1	50Ω
147	DACA_VDD	1	1	50Ω
148	DACA_VSET	1	1	50Ω
149	DACA_VREF	1	1	50Ω
150	DACA_VSYNC	1	1	50Ω
151	DACA_HSYNC	1	1	50Ω
152	DACA_I2C_SCL	1	1	50Ω
153	DACA_I2C_SDA	1	1	50Ω
154	DACA_VDD	1	1	50Ω
155	DACA_VSET	1	1	50Ω
156	DACA_VREF	1	1	50Ω
157	DACA_VSYNC	1	1	50Ω
158	DACA_HSYNC	1	1	50Ω
159	DACA_I2C_SCL	1	1	50Ω
160	DACA_I2C_SDA	1	1	50Ω
161	DACA_VDD	1	1	50Ω
162	DACA_VSET	1	1	50Ω
163	DACA_VREF	1	1	50Ω
164	DACA_VSYNC	1	1	50Ω
165	DACA_HSYNC	1	1	50Ω
166	DACA_I2C_SCL	1	1	50Ω
167	DACA_I2C_SDA	1	1	50Ω
168	DACA_VDD	1	1	50Ω
169	DACA_VSET	1	1	50Ω
170	DACA_VREF	1	1	50Ω
171	DACA_VSYNC	1	1	50Ω
172	DACA_HSYNC	1	1	50Ω
173	DACA_I2C_SCL	1	1	50Ω
174	DACA_I2C_SDA	1	1	50Ω
175	DACA_VDD	1	1	50Ω
176	DACA_VSET	1	1	50Ω
177	DACA_VREF	1	1	50Ω
178	DACA_VSYNC	1	1	50Ω
179	DACA_HSYNC	1	1	50Ω
180	DACA_I2C_SCL	1	1	50Ω
181	DACA_I2C_SDA	1	1	50Ω
182	DACA_VDD	1	1	50Ω
183	DACA_VSET	1	1	50Ω
184	DACA_VREF	1	1	50Ω
185	DACA_VSYNC	1	1	50Ω
186	DACA_HSYNC	1	1	50Ω
187	DACA_I2C_SCL	1	1	50Ω
188	DACA_I2C_SDA	1	1	50Ω
189	DACA_VDD	1	1	50Ω
190	DACA_VSET	1	1	50Ω
191	DACA_VREF	1	1	50Ω
192	DACA_VSYNC	1	1	50Ω
193	DACA_HSYNC	1	1	50Ω
194	DACA_I2C_SCL	1	1	50Ω
195	DACA_I2C_SDA	1	1	50Ω
196	DACA_VDD	1	1	50Ω
197	DACA_VSET	1	1	50Ω
198	DACA_VREF	1	1	50Ω
199	DACA_VSYNC	1	1	50Ω
200	DACA_HSYNC	1	1	50Ω
201	DACA_I2C_SCL	1	1	50Ω
202	DACA_I2C_SDA	1	1	50Ω
203	DACA_VDD	1	1	50Ω
204	DACA_VSET	1	1	50Ω
205	DACA_VREF	1	1	50Ω
206	DACA_VSYNC	1	1	50Ω
207	DACA_HSYNC	1	1	50Ω
208	DACA_I2C_SCL	1	1	50Ω
209	DACA_I2C_SDA	1	1	50Ω
210	DACA_VDD	1	1	50Ω
211	DACA_VSET	1	1	50Ω
212	DACA_VREF	1	1	50Ω
213	DACA_VSYNC	1	1	50Ω
214	DACA_HSYNC	1	1	50Ω
215	DACA_I2C_SCL	1	1	50Ω
216	DACA_I2C_SDA	1	1	50Ω
217	DACA_VDD	1	1	50Ω
218	DACA_VSET	1	1	50Ω
219	DACA_VREF	1	1	50Ω
220	DACA_VSYNC	1	1	50Ω
221	DACA_HSYNC	1	1	50Ω
222	DACA_I2C_SCL	1	1	50Ω
223	DACA_I2C_SDA	1	1	50Ω
224	DACA_VDD	1	1	50Ω
225	DACA_VSET	1	1	50Ω
226	DACA_VREF	1	1	50Ω
227	DACA_VSYNC	1	1	50Ω
228	DACA_HSYNC	1	1	50Ω
229	DACA_I2C_SCL	1	1	50Ω
230	DACA_I2C_SDA	1	1	50Ω
231	DACA_VDD	1	1	50Ω
232	DACA_VSET	1	1	50Ω
233	DACA_VREF	1	1	50Ω
234	DACA_VSYNC	1	1	50Ω
235	DACA_HSYNC	1	1	50Ω
236	DACA_I2C_SCL	1	1	50Ω
237	DACA_I2C_SDA	1	1	50Ω
238	DACA_VDD	1	1	50Ω
239	DACA_VSET	1	1	50Ω
240	DACA_VREF	1	1	50Ω
241	DACA_VSYNC	1	1	50Ω
242	DACA_HSYNC	1	1	50Ω
243	DACA_I2C_SCL	1	1	50Ω
244	DACA_I2C_SDA	1	1	50Ω
245	DACA_VDD	1	1	50Ω
246	DACA_VSET	1	1	50Ω
247	DACA_VREF	1	1	50Ω
248	DACA_VSYNC	1	1	50Ω
249	DACA_HSYNC	1	1	50Ω
250	DACA_I2C_SCL	1	1	50Ω
251	DACA_I2C_SDA	1	1	50Ω
252	DACA_VDD	1	1	50Ω
253	DACA_VSET	1	1	50Ω
254	DACA_VREF	1	1	50Ω
255	DACA_VSYNC	1	1	50Ω
256	DACA_HSYNC	1	1	50Ω
257	DACA_I2C_SCL	1	1	50Ω
258	DACA_I2C_SDA	1	1	50Ω
259	DACA_VDD	1	1	50Ω
260	DACA_VSET	1	1	50Ω
261	DACA_VREF	1	1	50Ω
262	DACA_VSYNC	1	1	50Ω
263	DACA_HSYNC	1	1	50Ω
264	DACA_I2C_SCL	1	1	50Ω
265	DACA_I2C_SDA	1	1	50Ω
266	DACA_VDD	1	1	50Ω
267	DACA_VSET	1	1	50Ω
268	DACA_VREF	1	1	50Ω
269	DACA_VSYNC	1	1	50Ω
270	DACA_HSYNC	1	1	50Ω
271	DACA_I2C_SCL	1	1	50Ω
272	DACA_I2C_SDA	1	1	50Ω
273	DACA_VDD	1	1	50Ω
274	DACA_VSET	1	1	50Ω
275	DACA_VREF	1	1	50Ω
276	DACA_VSYNC	1	1	50Ω
277	DACA_HSYNC	1	1	50Ω
278	DACA_I2C_SCL	1	1	50Ω
279	DACA_I2C_SDA	1	1	50Ω
280	DACA_VDD	1	1	50Ω
281	DACA_VSET	1	1	50Ω
282	DACA_VREF	1	1	50Ω
283	DACA_VSYNC	1	1	50Ω
284	DACA_HSYNC	1	1	50Ω
285	DACA_I2C_SCL	1	1	50Ω
286	DACA_I2C_SDA	1	1	50Ω
287	DACA_VDD	1	1	50Ω
288	DACA_VSET	1	1	50Ω
289	DACA_VREF	1	1	50Ω
290	DACA_VSYNC	1	1	50Ω
291	DACA_HSYNC	1	1	50Ω
292	DACA_I2C_SCL	1	1	50Ω
293	DACA_I2C_SDA	1	1	50Ω
294	DACA_VDD	1	1	50Ω
295	DACA_VSET	1	1	50Ω
296	DACA_VREF	1	1	50Ω
297	DACA_VSYNC	1	1	50Ω
298	DACA_HSYNC	1	1	50Ω
299	DACA_I2C_SCL	1	1	50Ω
300	DACA_I2C_SDA	1	1	50Ω
301	DACA_VDD	1	1	50Ω
302	DACA_VSET	1	1	50Ω
303	DACA_VREF	1	1	50Ω
304	DACA_VSYNC	1	1	50Ω
305	DACA_HSYNC	1	1	50Ω
306	DACA_I2C_SCL	1	1	50Ω
307	DACA_I2C_SDA	1	1	50Ω
308	DACA_VDD	1	1	50Ω
309	DACA_VSET	1	1	50Ω
310	DACA_VREF	1	1	50Ω
311	DACA_VSYNC	1		


DAC B VGA Header



Net Name		CRITICAL	IMPEDANCE
IN	DACR_NEO	1	50ΩIN
IN	DACR_GREEN	1	50ΩIN
IN	DACR_BLUE	1	50ΩIN
IN	DACR_NEO_C	1	50ΩIN
IN	DACR_GREEN_C	1	50ΩIN
IN	DACR_BLUE_C	1	50ΩIN
IN	DACR_TVINIC	2	50ΩIN
IN	DACR_TVINIC_C	2	50ΩIN
IN	DACR_TVINIC_C	2	50ΩIN
IN	DACR_TVINIC_C	2	50ΩIN
IN	DACR_HS_BUF	2	50ΩIN
IN	DACR_VS_BUF	2	50ΩIN


Net Name		MIN_WIDTH	MAX_WIDTH
6.10	UCB_SCL		
6.10	IN		
	UCB_SDA		
	BI		
	UCB_SCL_C		
	IN		
	UCB_SDA_C		
	IN		

Net Name	VOLTAGE	MAX_CURRENT
IN	DACB_VREF	1.2V
IN	DACB_ISET	125mA

NVIDIA CORPORATION 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA			
NV_PN		600-10690-BASE-000 A	
ID		PAGE	
NAME		DATE	01-DEC-2008

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VARIATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

TMDS Interface




Net Name	DIFF_PAIR	CRITICAL	IMPEDANCE
IFPAB_TXD0 ⁺	IFPAB_TXD0 ⁻	1	100Ω
IFPAB_TXD1 ⁺	IFPAB_TXD1 ⁻	1	100Ω
IFPAB_TXD2 ⁺	IFPAB_TXD2 ⁻	1	100Ω
IFPAB_TXD3 ⁺	IFPAB_TXD3 ⁻	1	100Ω
IFPAB_TXD4 ⁺	IFPAB_TXD4 ⁻	1	100Ω
IFPAB_TXD5 ⁺	IFPAB_TXD5 ⁻	1	100Ω
IFPAB_TXD6 ⁺	IFPAB_TXD6 ⁻	1	100Ω
IFPAB_TXD7 ⁺	IFPAB_TXD7 ⁻	1	100Ω
IFPAB_TXD8 ⁺	IFPAB_TXD8 ⁻	1	100Ω
IFPAB_TXD9 ⁺	IFPAB_TXD9 ⁻	1	100Ω
IFPAB_TXD10 ⁺	IFPAB_TXD10 ⁻	1	100Ω
IFPAB_TXD11 ⁺	IFPAB_TXD11 ⁻	1	100Ω
IFPAB_TXD12 ⁺	IFPAB_TXD12 ⁻	1	100Ω
IFPAB_TXD13 ⁺	IFPAB_TXD13 ⁻	1	100Ω
IFPAB_TXD14 ⁺	IFPAB_TXD14 ⁻	1	100Ω
IFPAB_TXD15 ⁺	IFPAB_TXD15 ⁻	1	100Ω

Net Name	MIN_WIDTH	MAX_WIDTH
GP00_S1.A_HPD		
GP00_S1.A_HPD_B		
GP00_S1.A_HPD_C		


Net Name	VOLTAGE	MAX_CURRENT
IFPAB_PLVDD	1.8V	0.85A
IFPAB_PVDD	3.3V	0.85A
IFPAB_VSBT		1.0A

Link C

[illegible]

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN OR NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.




IFPC, IFPE Interface, Fan, Mechanical



NVIDIA CORPORATION	
2701 SAN TOMAS EXPRESSWAY	
SANTA CLARA, CA 95050, USA	
NV_PN	600-10690-BASE-000 A
TD	PAGE
NAME	DATE 01-DEC-2008

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

Thermal Protection, IFP_IOVDD, Straps



Bit Signal		Values	
03	RAMCFG1	0000	Empty
		0001	Swapping Memory
04	RAMCFG2	0000	Onwards
		0011	None
01	RAMCFG3	0000	None
04	RAMCFG5		
02	ICLK_A_H7	0	777 (Default)
02	FREEI	0	200M (Default)
01	DAB_A1_A2OR	0	0
		1	0000
04	VISA_DEVICE	0	Cable (empty 300)
		1	Cable (code 300)
01	PCL_DEVIO_EXT	0	03200-000-A1
02	SW_VENDOR	0	NO BIOS
		1	BIOS
01	SLOT_CSK_CPS	0	Disable
		1	Enable
00	PEX_PLL_EN_TERM100	0	Disable
		1	Enable
03	PCL_DEVIO3	0000	03200-000-A1
04	PCL_DEVIO2		
01	PCL_DEVIO1		
04	PCL_DEVIO5		
03	SSIO_PACIO3_LUT_ADDR5	0000	EXTOP3_DEFAULT
		0001	MOBILE_DEFAULT
04	SSIO_PACIO3_LUT_ADDR6	0000	MOBILE_WIRELESS_LAMP
		0001	MOBILE_WIRELESS_LAMP
01	SSIO_PACIO3_LUT_ADDR7	0010	MOBILE_WIRELESS_LAMP
		0011	MOBILE_WIRELESS_LAMP
04	SSIO_PACIO3_LUT_ADDR8	0010	MOBILE_WIRELESS_LAMP
		0011	MOBILE_WIRELESS_LAMP
03	USER1E	0000	Default
04	USER2E		
01	USER1E		

GT218 Straps	
BU Mode	
Bit Signal	Values
POLARIS_A17	0 0710 30A1
WOLK_A17	0 377 (Status)
SGSO_PACDGS_LUT_ADRES	0000 GSOXTOP_DEFAULT 0001 MOBILE_DEFAULT 0009 MOBILE_HTTES_LAMP 0011 MOBILE_HTTES_LAMP 0050 MOBILE_HTTES_LAMP 0021 MOBILE_HTTES_LAMP 0103 MOBILE_HTTES_HOVRAMP 0110 MOBILE_HTTES_HOVRAMP 0111 MOBILE_HTTES_HOVRAMP 0300 GSOXTOP_HTTES 1001 MOBILE_HTTES_LAMP 1002 MOBILE_HTTES_LAMP 1003 MOBILE_HTTES_LAMP 1004 MOBILE_HTTES_LAMP 1103 MOBILE_HTTES_HOVRAMP 1110 MOBILE_HTTES_HOVRAMP 1111 MOBILE_HTTES_HOVRAMP
SGSO_PACDGS_LUT_ADRES1	
SGSO_PACDGS_LUT_ADRES2	

GT218 Pins									
Bit Signal	Values								
POL_DEVID_EXT	0 GT218-900-A1								
WCLK_417	0 272227 OR 417x747								
POL_DEVICE	0 GT218-900-A1								
RAMCFG[2]	0000 E8vide 0001 Samsung Motion 0010 Geminde 0011 Hynde 0100 Nampg								
RAMCFG[1]	0000 SLL 0001 Staff 0010 No staff 0011 Staff one								
RAMCFG[0]	<table border="1"> <thead> <tr> <th>Mode</th> <th>REF0REF1</th> </tr> </thead> <tbody> <tr> <td>SLL</td> <td>Staff</td> </tr> <tr> <td>BL</td> <td>No staff</td> </tr> <tr> <td>FW</td> <td>Staff one</td> </tr> </tbody> </table>	Mode	REF0REF1	SLL	Staff	BL	No staff	FW	Staff one
Mode	REF0REF1								
SLL	Staff								
BL	No staff								
FW	Staff one								

NetNet

	VOLTAGE	MAX_CURRENT
IN	FPG_A01	
2.11	FPG_A02	
IN	FPG_A03	
IN	CHOR_THERM_DIV2	
IN	THERM_XL_B	
IN	THERM_P_25	
IN	THERM_P	
IN	THERM_N	
11.8	THERM_SHADOWN	


NetNet2

	VOLTAGE	MAX_CURRENT
IN	FPG_A01	
IN	FPG_A02	
IN	FPG_A03	
IN	STRAP0	
IN	STRAP1	
IN	STRAP2	

NetNet


	VOLTAGE	MAX_CURRENT
3V3_PROT	2V3_PROT	3.3V
		0.22A
		100mA

Power Supply I: FBVDD/Q, PEX_VDD, 5V, 3V3_F



	Net Name	MIN_WIDTH	MAX_WIDTH
PS	PS_0_0_A00	1	1
PS	PS_FLEX_00_0	1	1
PS	PS_FLEX_01_0	1	1
PS	PS_FLEX_02_0	1	1
PS	PS_FLEX_03_0	1	1
PS	PS_FLEX_04_0	1	1
PS	PS_FLEX_05_0	1	1
PS	PS_FLEX_06_0	1	1
PS	PS_FLEX_07_0	1	1
PS	PS_FLEX_08_0	1	1
PS	PS_FLEX_09_0	1	1
PS	PS_FLEX_10_0	1	1
PS	PS_FLEX_11_0	1	1
PS	PS_FLEX_12_0	1	1
PS	PS_FLEX_13_0	1	1
PS	PS_FLEX_14_0	1	1
PS	PS_FLEX_15_0	1	1
PS	PS_FLEX_16_0	1	1
PS	PS_FLEX_17_0	1	1
PS	PS_FLEX_18_0	1	1
PS	PS_FLEX_19_0	1	1
PS	PS_FLEX_20_0	1	1
PS	PS_FLEX_21_0	1	1
PS	PS_FLEX_22_0	1	1
PS	PS_FLEX_23_0	1	1
PS	PS_FLEX_24_0	1	1
PS	PS_FLEX_25_0	1	1
PS	PS_FLEX_26_0	1	1
PS	PS_FLEX_27_0	1	1
PS	PS_FLEX_28_0	1	1
PS	PS_FLEX_29_0	1	1
PS	PS_FLEX_30_0	1	1
PS	PS_FLEX_31_0	1	1
PS	PS_FLEX_32_0	1	1
PS	PS_FLEX_33_0	1	1
PS	PS_FLEX_34_0	1	1
PS	PS_FLEX_35_0	1	1
PS	PS_FLEX_36_0	1	1
PS	PS_FLEX_37_0	1	1
PS	PS_FLEX_38_0	1	1
PS	PS_FLEX_39_0	1	1
PS	PS_FLEX_40_0	1	1
PS	PS_FLEX_41_0	1	1
PS	PS_FLEX_42_0	1	1
PS	PS_FLEX_43_0	1	1
PS	PS_FLEX_44_0	1	1
PS	PS_FLEX_45_0	1	1
PS	PS_FLEX_46_0	1	1
PS	PS_FLEX_47_0	1	1
PS	PS_FLEX_48_0	1	1
PS	PS_FLEX_49_0	1	1
PS	PS_FLEX_50_0	1	1
PS	PS_FLEX_51_0	1	1
PS	PS_FLEX_52_0	1	1
PS	PS_FLEX_53_0	1	1
PS	PS_FLEX_54_0	1	1
PS	PS_FLEX_55_0	1	1
PS	PS_FLEX_56_0	1	1
PS	PS_FLEX_57_0	1	1
PS	PS_FLEX_58_0	1	1
PS	PS_FLEX_59_0	1	1
PS	PS_FLEX_60_0	1	1
PS	PS_FLEX_61_0	1	1
PS	PS_FLEX_62_0	1	1
PS	PS_FLEX_63_0	1	1
PS	PS_FLEX_64_0	1	1
PS	PS_FLEX_65_0	1	1
PS	PS_FLEX_66_0	1	1
PS	PS_FLEX_67_0	1	1
PS	PS_FLEX_68_0	1	1
PS	PS_FLEX_69_0	1	1
PS	PS_FLEX_70_0	1	1
PS	PS_FLEX_71_0	1	1
PS	PS_FLEX_72_0	1	1
PS	PS_FLEX_73_0	1	1
PS	PS_FLEX_74_0	1	1
PS	PS_FLEX_75_0	1	1
PS	PS_FLEX_76_0	1	1
PS	PS_FLEX_77_0	1	1
PS	PS_FLEX_78_0	1	1
PS	PS_FLEX_79_0	1	1
PS	PS_FLEX_80_0	1	1
PS	PS_FLEX_81_0	1	1
PS	PS_FLEX_82_0	1	1
PS	PS_FLEX_83_0	1	1
PS	PS_FLEX_84_0	1	1
PS	PS_FLEX_85_0	1	1
PS	PS_FLEX_86_0	1	1
PS	PS_FLEX_87_0	1	1
PS	PS_FLEX_88_0	1	1
PS	PS_FLEX_89_0	1	1
PS	PS_FLEX_90_0	1	1
PS	PS_FLEX_91_0	1	1
PS	PS_FLEX_92_0	1	1
PS	PS_FLEX_93_0	1	1
PS	PS_FLEX_94_0	1	1
PS	PS_FLEX_95_0	1	1
PS	PS_FLEX_96_0	1	1
PS	PS_FLEX_97_0	1	1
PS	PS_FLEX_98_0	1	1
PS	PS_FLEX_99_0	1	1
PS	PS_FLEX_100_0	1	1
PS	PS_FLEX_101_0	1	1
PS	PS_FLEX_102_0	1	1
PS	PS_FLEX_103_0	1	1
PS	PS_FLEX_104_0	1	1
PS	PS_FLEX_105_0	1	1
PS	PS_FLEX_106_0	1	1
PS	PS_FLEX_107_0	1	1
PS	PS_FLEX_108_0	1	1
PS	PS_FLEX_109_0	1	1
PS	PS_FLEX_110_0	1	1
PS	PS_FLEX_111_0	1	1
PS	PS_FLEX_112_0	1	1
PS	PS_FLEX_113_0	1	1
PS	PS_FLEX_114_0	1	1
PS	PS_FLEX_115_0	1	1
PS	PS_FLEX_116_0	1	1
PS	PS_FLEX_117_0	1	1
PS	PS_FLEX_118_0	1	1
PS	PS_FLEX_119_0	1	1
PS	PS_FLEX_120_0	1	1
PS	PS_FLEX_121_0	1	1
PS	PS_FLEX_122_0	1	1
PS	PS_FLEX_123_0	1	1
PS	PS_FLEX_124_0	1	1
PS	PS_FLEX_125_0	1	1
PS	PS_FLEX_126_0	1	1
PS	PS_FLEX_127_0	1	1
PS	PS_FLEX_128_0	1	1
PS	PS_FLEX_129_0	1	1
PS	PS_FLEX_130_0	1	1
PS	PS_FLEX_131_0	1	1
PS	PS_FLEX_132_0	1	1
PS	PS_FLEX_133_0	1	1
PS	PS_FLEX_134_0	1	1
PS	PS_FLEX_135_0	1	1
PS	PS_FLEX_136_0	1	1
PS	PS_FLEX_137_0	1	1
PS	PS_FLEX_138_0	1	1
PS	PS_FLEX_139_0	1	1
PS	PS_FLEX_140_0	1	1
PS	PS_FLEX_141_0	1	1
PS	PS_FLEX_142_0	1	1
PS	PS_FLEX_143_0	1	1
PS	PS_FLEX_144_0	1	1
PS	PS_FLEX_145_0	1	1
PS	PS_FLEX_146_0	1	1
PS	PS_FLEX_147_0	1	1
PS	PS_FLEX_148_0	1	1
PS	PS_FLEX_149_0	1	1
PS	PS_FLEX_150_0	1	1
PS	PS_FLEX_151_0	1	1
PS	PS_FLEX_152_0	1	1
PS	PS_FLEX_153_0	1	1
PS	PS_FLEX_154_0	1	1
PS	PS_FLEX_155_0	1	1
PS	PS_FLEX_156_0	1	1
PS	PS_FLEX_157_0	1	1
PS	PS_FLEX_158_0	1	1
PS	PS_FLEX_159_0	1	1
PS	PS_FLEX_160_0	1	1
PS	PS_FLEX_161_0	1	1
PS	PS_FLEX_162_0	1	1
PS	PS_FLEX_163_0	1	1
PS	PS_FLEX_164_0	1	1
PS	PS_FLEX_165_0	1	1
PS	PS_FLEX_166_0	1	1
PS	PS_FLEX_167_0	1	1
PS	PS_FLEX_168_0	1	1
PS	PS_FLEX_169_0	1	1
PS	PS_FLEX_170_0	1	1
PS	PS_FLEX_171_0	1	1
PS	PS_FLEX_172_0	1	1
PS	PS_FLEX_173_0	1	1
PS	PS_FLEX_174_0	1	1
PS	PS_FLEX_175_0	1	1
PS	PS_FLEX_176_0	1	1
PS	PS_FLEX_177_0	1	1
PS	PS_FLEX_178_0	1	1
PS	PS_FLEX_179_0	1	1
PS	PS_FLEX_180_0	1	1
PS	PS_FLEX_181_0	1	1
PS	PS_FLEX_182_0	1	1
PS	PS_FLEX_183_0	1	1
PS	PS_FLEX_184_0	1	1
PS	PS_FLEX_185_0	1	1
PS	PS_FLEX_186_0	1	1
PS	PS_FLEX_187_0	1	1
PS	PS_FLEX_188_0	1	1
PS	PS_FLEX_189_0	1	1
PS	PS_FLEX_190_0	1	1
PS	PS_FLEX_191_0	1	1
PS	PS_FLEX_192_0	1	1
PS	PS_FLEX_193_0	1	1
PS	PS_FLEX_194_0	1	1
PS	PS_FLEX_195_0	1	1
PS	PS_FLEX_196_0	1	1
PS	PS_FLEX_197_0	1	1
PS	PS_FLEX_198_0	1	1
PS	PS_FLEX_199_0	1	1
PS	PS_FLEX_200_0	1	1
PS	PS_FLEX_201_0	1	1
PS	PS_FLEX_202_0	1	1
PS	PS_FLEX_203_0	1	1
PS	PS_FLEX_204_0	1	1
PS	PS_FLEX_205_0	1	1
PS	PS_FLEX_206_0	1	1
PS	PS_FLEX_207_0	1	1
PS	PS_FLEX_208_0	1	1
PS	PS_FLEX_209_0	1	1
PS	PS_FLEX_210_0	1	1
PS	PS_FLEX_211_0	1	1
PS	PS_FLEX_212_0	1	1
PS	PS_FLEX_213_0	1	1
PS	PS_FLEX_214_0	1	1
PS	PS_FLEX_215_0	1	1
PS	PS_FLEX_216_0	1	1
PS	PS_FLEX_217_0	1	1
PS	PS_FLEX_218_0	1	1
PS	PS_FLEX_219_0	1	1
PS	PS_FLEX_220_0	1	1
PS	PS_FLEX_221_0	1	1
PS	PS_FLEX_222_0	1	1
PS	PS_FLEX_223_0	1	1
PS	PS_FLEX_224_0	1	1
PS	PS_FLEX_225_0	1	1
PS	PS_FLEX_226_0	1	1
PS	PS_FLEX_227_0	1	1
PS	PS_FLEX_228_0	1	1
PS	PS_FLEX_229_0	1	1
PS	PS_FLEX_230_0	1	1
PS	PS_FLEX_231_0	1	1
PS	PS_FLEX_232_0	1	1
PS	PS_FLEX_233_0	1	1
PS	PS_FLEX_234_0	1	1
PS	PS_FLEX_235_0	1	1
PS	PS_FLEX_236_0	1	1
PS	PS_FLEX_237_0	1	1
PS	PS_FLEX_238_0	1	1
PS	PS_FLEX_239_0	1	1
PS	PS_FLEX_240_0	1	1
PS	PS_FLEX_241_0	1	1
PS	PS_FLEX_242_0	1	1
PS	PS_FLEX_243_0	1	1
PS	PS_FLEX_244_0	1	1
PS	PS_FLEX_245_0	1	1
PS	PS_FLEX_246_0	1	1
PS	PS_FLEX_247_0	1	1
PS	PS_FLEX_248_0	1	1
PS	PS_FLEX_249_0	1	1
PS	PS_FLEX_250_0	1	1
PS	PS_FLEX_251_0	1	1
PS	PS_FLEX_252_0	1	1
PS	PS_FLEX_253_0	1	1
PS	PS_FLEX_254_0	1	1
PS	PS_FLEX_255_0	1	1
PS	PS_FLEX_256_0	1	1
PS	PS_FLEX_257_0	1	1
PS	PS_FLEX_258_0	1	1
PS	PS_FLEX_259_0	1	1
PS	PS_FLEX_260_0	1	1
PS	PS_FLEX_261_0	1	1
PS	PS_FLEX_262_0	1	1
PS	PS_FLEX_263_0	1	1
PS	PS_FLEX_264_0	1	1
PS	PS_FLEX_265_0	1	1
PS	PS_FLEX_266_0	1	1
PS	PS_FLEX_267_0	1	1
PS	PS_FLEX_268_0	1	1
PS	PS_FLEX_269_0	1	1
PS	PS_FLEX_270_0	1	1
PS	PS_FLEX_271_0	1	1
PS	PS_FLEX_272_0	1	1
PS	PS_FLEX_273_0	1	1
PS	PS_FLEX_274_0	1	1
PS	PS_FLEX_275_0	1	1
PS	PS_FLEX_276_0	1	1
PS	PS_FLEX_277_0	1	1
PS	PS_FLEX_278_0	1	1
PS	PS_FLEX_279_0	1	1
PS	PS_FLEX_280_0	1	1
PS	PS_FLEX_281_0	1	1
PS	PS_FLEX_282_0	1	1
PS	PS_FLEX_283_0	1	1
PS	PS_FLEX_284_0	1	1
PS	PS_FLEX_285_0	1	1
PS	PS_FLEX_286_0	1	1
PS	PS_FLEX_287_0	1	1
PS	PS_FLEX_288_0	1	1
PS	PS_FLEX_289_0	1	1
PS	PS_FLEX_290_0	1	1
PS	PS_FLEX_291_0	1	1
PS	PS_FLEX_292_0	1	1
PS	PS_FLEX_293_0	1	1
PS	PS_FLEX_294_0	1	1
PS	PS_FLEX_295_0	1	1
PS	PS_FLEX_296_0	1	1
PS	PS_FLEX_297_0	1	1
PS	PS_FLEX_298_0	1	1
PS	PS_FLEX_299_0	1	1
PS	PS_FLEX_300_0	1	1
PS	PS_FLEX_301_0	1	1
PS	PS_FLEX_302_0	1	1
PS	PS_FLEX_303_0	1	1
PS	PS_FLEX_304_0	1	1
PS	PS_FLEX_305_0	1	1
PS	PS_FLEX_306_0	1	1
PS	PS_FLEX_307_0	1	1
PS	PS_FLEX_308_0	1	1
PS	PS_FLEX_309_0	1	1
PS	PS_FLEX_310_0	1	1
PS	PS_FLEX_311_0	1	1
PS	PS_FLEX_312_0	1	1
PS	PS_FLEX_313_0	1	1
PS	PS_FLEX_314_0	1	1
PS	PS_FLEX_315_0	1	1
PS	PS_FLEX_316_0	1	1
PS	PS_FLEX_317_0	1	1
PS	PS_FLEX_318_0	1	1
PS	PS_FLEX_319_0	1	1
PS	PS_FLEX_320_0	1	1
PS	PS_FLEX_321_0	1	1
PS	PS_FLEX_322_0	1	1
PS	PS_FLEX_323_0	1	1
PS	PS_FLEX_324_0	1	1
PS	PS_FLEX_325_0	1	1
PS	PS_FLEX_326_0	1	1
PS	PS_FLEX_327_0	1	1
PS	PS_FLEX_328_0	1	1
PS	PS_FLEX_329_0	1	1
PS	PS_FLEX_330_0	1	1
PS	PS_FLEX_331_0	1	1
PS	PS_FLEX_332_0	1	1
PS	PS_FLEX_333_0	1	1
PS	PS_FLEX_334_0	1	1
PS	PS_FLEX_335_0	1	1
PS	PS_FLEX_336_0	1	1
PS	PS_FLEX_337_0	1	1
PS	PS_FLEX_338_0	1	1
PS	PS_FLEX_339_0	1	1
PS	PS_FLEX_340_0	1	1
PS	PS_FLEX_341_0	1	1
PS	PS_FLEX_342_0	1	1
PS	PS_FLEX_343_0	1	1
PS	PS_FLEX_344_0	1	1

Net Name	VOLTAGE	MAX_CURRENT
5V	5V	0.310A
DDC_5V	DDC_5V	0.110A
3V3_F	3V3_F	2.0A
3V3_FUSE	3V3_FUSE	0.000A
PEX_VDD	PEX_VDD	2.7A
FBVDDQ	FBVDDQ	0.0A



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA




NV_PN	600-10690-BASE-000 A		
ID		PAGE	
NAME		DATE	01-DEC-2008

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	Power Supply I: FBVDDIQ, PEX_VDD, 5V, 3V3_F

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

Power Supply II: PLLVDD, NVVDD



	Net Name	MIN_WIDTH	MAX_WIDTH	CRITICAL
	PS_NW0D_RN	128bit		
	PS_NW0D_FE	128bit		
	PS_NW0D_V0D0	128bit		
	PS_NW0D_V0D5	128bit		
	PS_NW0D_P0D0E	128bit		
	PS_NW0D_B0D0T	128bit		
	PS_NW0D_L0D0	128bit		
	PS_NW0D_US	1024bit		
	PS_NW0D_US_R	1024bit		
	PS_NW0D_P0D0E0	1024bit		
	PS_NW0D_US	1024bit		
	PS_NW0D_US_D	1024bit		
	PS_NW0D_US_R	1024bit		
	PS_NW0D_RC	1024bit		
	PS_NW0D_FE	128bit		
	PS_NW0D_FE_RC	128bit		
	PS_NW0D_QP	128bit		
	PS_NW0D_QP_RC	128bit		
1.1.1	NW0D_SENDER			2
	NW0D_SENDER_R			2
	Q0D0_RECEIVER			2
1.1.2	PS_PEX_F0D0_A0D0			

Net Name	VOLTAGE	MAX_CURRENT	POWER_NET
12V_PEX	12V	5.5A	30MM
3V3_PEX	3.3V	3.0A	10MM
NVDD	1.1V	17.5A	30MM

