




TABLE OF CONTENTS


SHEET NO.	SHEET NAME	SHEET NO.	SHEET NAME
1	TOC	26	GFX PHASES 8&9
2	NAVI 21 - PCIe Interface	27	GFX PHASES 11
3	NAVI 21 - GPIOs	28	GFX PHASES 5&7
4	NAVI 21 XTAL	29	GFX PHASES 3&10
5	XGMI	30	SOC PHASE 1&2
6	NAVI 21 MEM CH AB	31	VDD_MEM & VDDCI CONTROLLER
7	NAVI 21 MEM CH CD	32	VDD_MEM PHASES 1&2
8	NAVI 21 MEM CH EF	33	VDDCI_MEM PHASE 1
9	NAVI 21 MEM CH GH	34	NAVI 21 DECAPS
10	GDDR6 MEM CH CD	35	NAVI 21 POWER
11	GDDR6 MEM CH EF	36	NAVI 21 POWER and GND
12	GDDR6 MEM CH GH	37	POWER_MANAGEMENT
13	GDDR6 MEM CH AB	38	ClampWA
14	NAVI21 TMDPA - USB-C	39	SVI2 & B&MACO
15	NAVI21 TMDPF - HDMI	40	THERMAL
16	NAVI21 TMDPC&E - DP	41	DPM_Status_LED & GDDR6_ITAG
17	NAVI21 TMDPA	42	PI Debug
18	NAVI21 USB	43	DEBUG
19	PD Controller	44	History
20	USB-C PORT 1		
21	USB_5V_1.8V_0.75V		
22	MODS CONTROL & POWER		
23	GFX & SOC CONTROLLER		
24	GFX PHASES 1&2		
25	GFX PHASES 4&6		






Note: Internal PUPD at GPIO pad is enough in 14nm design spec


User	Internal Default Value	Definition
BIF	0	STRAP_BIF_GEN4_DIS_A 0: PCLK GEN4 supported 1: PCLK GEN4 not supported
BIF	0	PINSTRAP_BIF_CLK_PM_EN 0: CLAREDC power management capability is disabled 1: CLAREDC power management capability is enabled
BIF	0	PINSTRAP_BIF_LC_TX_SWING
BIF	0	PINSTRAP_BIF_VGA_DIS 0: VGA controller capacity enabled 1: The device won't be recognized as the systems VGA controller
DCE	0	PINSTRAP_AUD_PORT_CONN[2:0] Number of audio-capable display outputs 0: All endpoints connected 1: 6 endpoints connected 2: 5 endpoints connected 3: 4 endpoints connected 4: 3 endpoints connected 5: 2 endpoints connected 6: 1 endpoint connected 7: 0 endpoints connected
DCE	0	PINSTRAP_AUD[1:0]
DCE	0	PINSTRAP_AUD[1:0]
Platform	0	PINSTRAP_BOARD_CONFIG[2:0] TBD
Platform	0	PINSTRAP_MVDD_BOOT_VID_CONFIG 0: Ratio=1 without feedback driver 1: Ratio=1.4 with feedback driver installed
SWU	1	PINSTRAP_ROM_CONFIG[2:0] 101
SWU	0	PINSTRAP_ROM_CONFIG[2:0] 101
SWU	1	PINSTRAP_ROM_CONFIG[2:0] 101
SWU	0	PINSTRAP_SMBUS_ADDR 0: 0x40 1: 0x41
SWU	1	PINSTRAP_BIOS_ROM_EN 0: Disable the external BIOS ROM device 1: Enable the external BIOS ROM device








S1GABYTE			
Title <Title>			
Size	Document Number	Rev	
Custom	GV-R69XTGAMING OC-16GD	1.0	
Date:	Friday, November 27, 2020	Sheet	4 of 46




























```
ASIC CH0 -> MEM CHB
ASIC CH1 -> MEM CHA
```



```
ASIC CH0 -> MEM CHB
ASIC CH1 -> MEM CHA
```








Gigabyte Confidential  
Do not Copy























(14) GFX & SOC CONTROLLER













Change input power to +12V\_EXT\_C




SIGABYTE		
Title		
<Title>		
Size	Document Number	Rev
Custm	OV-R69XGAMING OC-16GD	1.0
Date	Friday, November 27, 2020	Sheet 26 of 46


Change Input power to +12V\_EXT\_C










GIGABYTE		
Title		
<Title>		
Size	Document Number	Rev
Custom	GV-R68XTGAMING OC-16GD	1.0
Date:	Friday, November 27, 2020	Sheet 29 of 46














GIGABYTE		
Title		
<Title>		
Size	Document Number	Rev
Custom	GV-R68XTGAMING OC-16GD	1.0
Date:	Friday, November 27, 2020	Sheet 33 of 46






DNI these six caps to match SLT board and keep the design consistent across SKUs

- C1218
- C1208
- C1200
- C1436
- C1413
- C1384



SIGABYTE				
Title <Title>				
Size	Document Number			Rev
Custom	GV-R69XTGAMING OC-16GD			1.0
Notes	Edison, Monroeville, NY 10054	Microsoft	32	4 2.0








BIGABYTE			
Title			
<Title>			
Size	Document Number		Rev
Customer	GV-R69XTGAMING OC-16GD		1.0
Date:	Friday, November 27, 2020	Sheet	37 of 46











GFX/SOC and VPP enable

GFX/SOC EN in BAMACO






GIGABYTE		
Title	<Title>	
Size	Document Number	Rev
Custom	GV-R68XTGAMING OC-16GD	1.0
Date:	Friday, November 27, 2020	Sheet 38 of 46



















+3.3V\_ModS









DEVICE TWO-WIRE ADDRESS	A0 PIN CONNECTION
1001000	Ground
1001001	V+
1001010	SDA
1001011	SCI







**ADD +12V\_EXT\_C for GFX 6, 8, 9, 11**



ASSEMBLY	<ASSEMBLY_DESCRIPTION>
PAGE DETAIL	BLANK

**GIGABYTE**

Title			
GV-R69XTGAMING OC-16GD			
Size	Document Number		Rev
Custom	<Title>		1.0
Date:	Friday, November 27, 2020	Sheet	45 of 46

1	-00B	Nov 11 2019	Added MODS circuit
1	-00C	Jan 21 2020	Connected +1.8V_S5 to OSC_VDD18 Gated +VBUS_PWR_USBIC0 by M0B0A01_050C0 Power protection circuits

Gigabyte Confidential  
Do not Copy