





C11-105A312-M09 C11-105A312-M09 C11-105A312-M09 C11-105A312-M09  
C11-105A312-M09 C11-105A312-M09 C11-105A312-M09 C11-105A312-M09  
C11-105A312-M09 C11-105A312-M09 C11-105A312-M09 C11-105A312-M09  
C11-105A312-M09 C11-105A312-M09 C11-105A312-M09



<Title> MS-V307

Size	Document Number
Custom	<Doc>

(3) GDDR5 Memory Channel A&B



Micro-Star International Co., LTD.



<Title>	MS-V30
---------	--------

Size	Document Number
Custom	Doc

Custom	4500
--------	------

	Re
	1

[illegible]










**Micro-Star International Co., LTD.**



<Title>	MS-V307
---------	---------

Size	Document Number	Rev
Custom	Doc	1.1


Date:	Thursday, December 12, 2013	Sheet	4	of	31
-------	-----------------------------	-------	---	----	----











1































## 10/22: CHANGE HDMI/DP FOOTPRINT
















## POWER UP SEQUENCING



















## Power Supply: VDDC PHASE 1,~4




ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	Power Supply: NVDD PHASE 1, 2

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

Power Supply: VDDC PHASE 5-8




Power Supply: VDDC PHASE 9-12



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS AND OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY PAGE DETAIL BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO\_STUFF ASSEMBLY NOTES AND BOM NOT FINAL Power Supply: 2VS.5V, PEK\_VDD




Micro-Star International Co., LTD.

<Title> MS-V307



Size Custom Document Number <Doc> Rev 1.1

Date: Thursday, December 12, 2013 Sheet 23 of 31


Function	Mode	PWM Mode	Phase Mode
0	1	IR ATL	Dual
1	1	IR ATL	Doubler
0	0	tri-state	Dual
1	0	tri-state	Doubler



For DRIVER HVCC/LVCC set to 8V














11/5 remove NS702 and NS703



(26) FBVDDQ PHASE 1-3













10/22: remove J4003/J4005/J4004/J4000/J4002/SW4002 and LED circuit



(1) PCIe INTERFACE









ASSEMBLY  
PAGE DETAIL

BASE LEVEL GENERIC SCHEMATIC ONLY  
POWER BRAKE AND LED

MICRO-STAR INT'L CO.,LTD		
MS-V307		
Size	Document Description	Rev
Custom	<Title>	1.1
Date: Thursday, December 12, 2013		Sheet 29 of 31

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.



8		7		6		5		4		3		2		1	
AMD 		TITLE: Hawaii GD5 - DVI-DVI+HDMI-DP				DOCUMENT NUMBER: 105-C671XX-00			DATE: Wed Oct 16 20:41:25 2013			SHEET NUMBER: 26 OF 26		REV: 1.0	
REVISION HISTORY				ENGINEER: XXXX		NOTES: NOTE		<small>CONFIDENTIAL AND PROPRIETARY TO ADVANCED MICRO DEVICES INC. This AMD Board schematic and design is the exclusive property of AMD, and is provided only in written under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representation or warranty of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.</small>				AMD - GRAPHICS 1 COMMERCE VALLEY MARKHAM, ONTARIO, L3T 7X6			
SCH Rev	PCB Rev	Date	REVISION DESCRIPTION												
1															
2	A	FEB 6 2013													
	B	MAR 18 2013	REMOVED LOCAL ANALOG GROUND FOR U700 ADDED SELECTABLE REGULATION POINT AT THE LOAD CONNECTED VSEN (UVP AND OVP DETECT) THROUGH AN RC FILTER R727 C706 (DNI FOR THIS REVISION) MODIFIED PHASE LEAD ZERO POSITION BY CHANGING R723 FROM 590R TO 100R CHANGED C712 FROM DNI TO 820uF 2.5V , Remove C666 Added R363 , R364 , Q354 PCC CIRCUIT UPDATED WITH NON INVERTOR OPTION , RS31B , RS32B ADDED												
	C		Power Management (16) , VDD (19) , PCC (20) , +1.8V regulator changed to LDO												
	D		Fan supply changed from +12_BUS to +12_BUS_B , MC201 added , J201 removed												
	E		PCC Circuit page 20 udpated												
	-00		CF Connector removed,Replaced C1270-C1294 (25 caps) with 47uF Base on C67101 Page 1: Remove JTAG circuit Page 2~9 : modify memody net name Page 10 : change DUAL BIOS circuit Page 12 : change DP AND HDMI component footprint Page 13 : Add DVI-D ESD circuit Page 16 : A EXT-6 pin component circuit , Add memory input choke , remove co-lay circuit Page 17 : change 5V circuit Page 18 : change 0.95V PWM circuit Page 19 : change VDDC and VDDCI PWM control circuit Page 21~23 : VDDC phase circuit , add 5V_1 driver IC VCC 5V circuit Page 24 : VDDCI phase circuit and Add driver IC H/L DRVC power 8V circuit Page 25 : MVDD PWM control circuit Page 26 : MVDD phase circuit Page 27 : Add EXT POWER component LED circuit Page 28 : Add NCT7511circuit Page 29 : Add LED circuit												
8		7		6		5		4		3		2		1	
		<b>Micro-Star International Co., LTD.</b> <Title> Size 1 Document Number Custom <Doc> [Rev 1.1] Date: Thursday, December 12, 2013 Sheet 31 of 31													