





PCI-EXPRESS EDGE CONNECTOR




SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND













CHANNEL A: RANK 0 128MB DDR2









CORE REGULATOR +VDDC











$$V_{out} = 1.25V * [1 + (ER305/ER304)]$$

Shared Power Rails








Based on VESA Display Data Channel (DDC) Standard Ver. 3 Dec. 15, 1997


<p>ADVANCED MICRO DEVICES INC. 72507 Advanced Micro Devices Inc. The AMD Based schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD. This document and its contents are not to be distributed, copied, or otherwise made available to any other party without the express written consent of AMD. AMD makes no representation or warranty of any kind, expressed or implied, regarding the reliability or fitness for any particular purpose of the information received hereunder.</p>	<p>Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario</p>
<p>AMD</p>	<p>Date: Thursday, October 25, 2013 Sheet 1 of 1 Title: RH V620 25x128MB DDR2-BGA84 3216mx16 VO</p>


Place close to Connector
Pseudo differential RGB signals should be routed from the ASIC to the display connector without switching reference plane or running over split plane




Place close to Connector
SYNC and DDC should be routed from the ASIC to the display connector without switching reference plane or running over split plane

TMD5_1(Single_Link) + DAC_2-CRT









RV620 B350 DDR2-BGA84 LP 4-Layer

REV 01