P360-A00 Base Design

P360-A00, G92, 16Mx32 GDDR3 (900MHz),TV(OPTION) DVI-I-DL, DVI-I-DL

Table of Contents:

Page 1: Overview

Page 2: PCI Express

Page 3: MEMORY: GPU Partition A/B

Page 4: MEMORY: GPU Partition C/D

Page 5: FBA Partition

Page 6: FBB Partition

Page 7: FBC Partition

Page 8: FBD Partition

Page 9: FrameBuffer Net Rules

Page 10: DACA Interface

Page 11: DACC Interface

Page 12: IFP A/B and C/D Interface

Page 13: DACB Interface

Page 14: Multi-use IO(MIO) Interface

Page 15: MISC: GPIO, I2C, BIOS, PLL, and XTAL

Page 16: Thermal Control/Protection and SPDIF Input

Page 17: Power/GND and Decoupling

Page 18: Configuration Straps and Mechanical

Page 19: Power Supply:1V8,MIO_VDD,PEX_PLLVDD Option,DDC_5V

Page 20: Power Supply: FBVDD,PEX_VDD

Page 21: Power Supply: NVVDD

Page 22: Power Supply: Filter of 12V, 3V3

V186-1.0 Base on P360

1.PAGE11: ADD VGA display connector

2.PAGE12: Move IFP C/D HMDI to page 13

3.PAGE13: Unused DACB Interface, ADD IFP C/D HMDI interface

4.PAGE15: Use I2CC for HDMI control, add GPIO10/14 for HDMI control

5.PAGE18:Add FM1~FM6

V186-1.1 Base on V186-1.0

V186-1.1 Base on V186-1.0 remove the reference place of the 6.1 mil RGB signal.

1	PGJ	VARIANT	NVPN	ASSEMBLY	Н
\vdash	В	BASE	600-10360-base-000	P360 - BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL	П
	1	SKU0050	600-10360-0050-000	P360 G92-287 512MB GDDR3 16Mx32 DVI-I+DVI-I	П
	2	<undefined></undefined>	<undefined></undefined>	<undefined></undefined>	П
	3	<undefined></undefined>	<undefined></undefined>	<undefineds< th=""><th>П</th></undefineds<>	П
	4	<undefined></undefined>	<undefined></undefined>	<undefined></undefined>	П
	5	<undefined></undefined>	<undefined></undefined>	<undefineds< th=""><th>П</th></undefineds<>	П
	6	<undefined></undefined>	<undefined></undefined>	<undefineds< th=""><th>П</th></undefineds<>	П
	7	<undefined></undefined>	<undefined></undefined>	<undefined></undefined>	П
	8	<undefined></undefined>	<undefined></undefined>	<undefineds< th=""><th>П</th></undefineds<>	П
	9	<undefined></undefined>	<undefined></undefined>	<undefined></undefined>	П
1	10	<undefined></undefined>	<undefined></undefined>	<undefineds< th=""><th>П</th></undefineds<>	П
1	11	<undefined></undefined>	<undefined></undefined>	<undefineds< th=""><th>П</th></undefineds<>	П
1	12	<undefined></undefined>	<undefined></undefined>	<undefined></undefined>	П
1	13	<undefined></undefined>	<undefined></undefined>	<undefineds< th=""><th>П</th></undefineds<>	П
-[:	14	<undefined></undefined>	<undefined></undefined>	<undefined></undefined>	П
1	15	<undefined></undefined>	<undefined></undefined>	<undefineds< th=""><th>П</th></undefineds<>	П
	_				

								N. (15) A	0000000471011								
	NVIDIA	IVIDIA CORPORATION															
										2701 SAN TOMAS EXPRESSIVAY							
										SANTA CLARA, CA 95050, USA							
				GE DETAIL	Overview			NV_PN	600-10360-base-000 A								
ALL INVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE SOURCE, FLES, DRAININGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, MATERIALS) ARE BEING PROVIDED XS IS. THE MATERIALS MAY																	
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AN	IID	PAGE															
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF N	NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICUL	AR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PR	RACTICE, OR INDUSTRY STANDARDS.					NAME DATE 22-JAN-2009									
A B C					E	F	G		н								









































