

P363-A01 SKU00000


P363-A01, G92, 8Mx32/16Mx32 GDDR3 (800/1000 MHz),
DVI -I -DL, DVI -I -DL

Table of Contents:


- Page 1: Overview
- Page 2: PCI Express 1.0
- Page 3: MEMORY: GPU Partition A/B
- Page 4: MEMORY: GPU Partition C/D
- Page 5: FBA Partition
- Page 6: FBB Partition
- Page 7: FBC Partition
- Page 8: FBD Partition
- Page 9: FrameBuffer Net Rules
- Page 10: DACA Interface
- Page 11: DACC Interface
- Page 12: IFP A/B and C/D Interface
- Page 13: DACB Interface
- Page 14: Multi-use IO(MIO) Interface
- Page 15: MISC: GPIO, I2C, BIOS, PLL, and XTAL
- Page 16: Thermal Control/Protection and SPDIF Input
- Page 17: Power/GND and Decoupling
- Page 18: Configuration Straps and Mechanical
- Page 19: Power Supply: 5V, DDC_5V, 1V8, 2V5, PEX_PLLVDD option
- Page 20: Power Supply: FBVDD, PEX_VDD
- Page 21: Power Supply: NVVDD
- Page 22: Power Supply: Filter of 12V, 12V_PEX, 3V3


SKU	VARIANT	NVPN	ASSEMBLY
B	BASE	600-10363-base-100	P363 - BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
1	SKU0000	600-10363-0000-100	P363 G92-279 512MB GDDR3 16Mx32 DVI -I +DVI -I
2	SKU0050	600-10363-0050-100	P363 G92-289 512MB GDDR3 16Mx32 DVI -I +DVI -I
3	SKU0058	600-10363-0058-100	P363 G92-288 512MB GDDR3 16Mx32 DVI -I +DVI -I
4	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
5	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
6	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
7	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
8	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
9	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
10	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
11	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
12	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
13	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
14	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
15	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>

Page2: PCI Express 1.0




NET		NV_CRITICAL	NV_IMPEDANCE	DIFFPAIR	
PEX_REFCLK	1		90DI FF	PEX_REFCLK	001
PEX_REFCLK*	1		90DI FF	PEX_REFCLK	001
PEX_TX0_C	1		90DI FF	PEX_TX0_C	001
PEX_TX0_C*	1		90DI FF	PEX_TX0_C	001
PEX_TX1_C	1		90DI FF	PEX_TX1_C	001
PEX_TX1_C*	1		90DI FF	PEX_TX1_C	001
PEX_TX2_C	1		90DI FF	PEX_TX2_C	001
PEX_TX2_C*	1		90DI FF	PEX_TX2_C	001
PEX_TX3_C	1		90DI FF	PEX_TX3_C	001
PEX_TX3_C*	1		90DI FF	PEX_TX3_C	001
PEX_TX4_C	1		90DI FF	PEX_TX4_C	001
PEX_TX4_C*	1		90DI FF	PEX_TX4_C	001
PEX_TX5_C	1		90DI FF	PEX_TX5_C	001
PEX_TX5_C*	1		90DI FF	PEX_TX5_C	001
PEX_TX6_C	1		90DI FF	PEX_TX6_C	001
PEX_TX6_C*	1		90DI FF	PEX_TX6_C	001
PEX_TX7_C	1		90DI FF	PEX_TX7_C	001
PEX_TX7_C*	1		90DI FF	PEX_TX7_C	001
PEX_TX8_C	1		90DI FF	PEX_TX8_C	001
PEX_TX8_C*	1		90DI FF	PEX_TX8_C	001
PEX_TX9_C	1		90DI FF	PEX_TX9_C	001
PEX_TX9_C*	1		90DI FF	PEX_TX9_C	001
PEX_TX10_C	1		90DI FF	PEX_TX10_C	001
PEX_TX10_C*	1		90DI FF	PEX_TX10_C	001
PEX_TX11_C	1		90DI FF	PEX_TX11_C	001
PEX_TX11_C*	1		90DI FF	PEX_TX11_C	001
PEX_TX12_C	1		90DI FF	PEX_TX12_C	001
PEX_TX12_C*	1		90DI FF	PEX_TX12_C	001
PEX_TX13_C	1		90DI FF	PEX_TX13_C	001
PEX_TX13_C*	1		90DI FF	PEX_TX13_C	001
PEX_TX14_C	1		90DI FF	PEX_TX14_C	001
PEX_TX14_C*	1		90DI FF	PEX_TX14_C	001
PEX_TX15_C	1		90DI FF	PEX_TX15_C	001
PEX_TX15_C*	1		90DI FF	PEX_TX15_C	001
PEX_RX0	1		90DI FF	PEX_RX0	001
PEX_RX0*	1		90DI FF	PEX_RX0	001
PEX_RX1	1		90DI FF	PEX_RX1	001
PEX_RX1*	1		90DI FF	PEX_RX1	001
PEX_RX2	1		90DI FF	PEX_RX2	001
PEX_RX2*	1		90DI FF	PEX_RX2	001
PEX_RX3	1		90DI FF	PEX_RX3	001
PEX_RX3*	1		90DI FF	PEX_RX3	001
PEX_RX4	1		90DI FF	PEX_RX4	001
PEX_RX4*	1		90DI FF	PEX_RX4	001
PEX_RX5	1		90DI FF	PEX_RX5	001
PEX_RX5*	1		90DI FF	PEX_RX5	001
PEX_RX6	1		90DI FF	PEX_RX6	001
PEX_RX6*	1		90DI FF	PEX_RX6	001
PEX_RX7	1		90DI FF	PEX_RX7	001
PEX_RX7*	1		90DI FF	PEX_RX7	001
PEX_RX8	1		90DI FF	PEX_RX8	001
PEX_RX8*	1		90DI FF	PEX_RX8	001
PEX_RX9	1		90DI FF	PEX_RX9	001
PEX_RX9*	1		90DI FF	PEX_RX9	001
PEX_RX10	1		90DI FF	PEX_RX10	001
PEX_RX10*	1		90DI FF	PEX_RX10	001
PEX_RX11	1		90DI FF	PEX_RX11	001
PEX_RX11*	1		90DI FF	PEX_RX11	001
PEX_RX12	1		90DI FF	PEX_RX12	001
PEX_RX12*	1		90DI FF	PEX_RX12	001
PEX_RX13	1		90DI FF	PEX_RX13	001
PEX_RX13*	1		90DI FF	PEX_RX13	001
PEX_RX14	1		90DI FF	PEX_RX14	001
PEX_RX14*	1		90DI FF	PEX_RX14	001
PEX_RX15	1		90DI FF	PEX_RX15	001
PEX_RX15*	1		90DI FF	PEX_RX15	001
PEX_TX0	1		90DI FF	PEX_TX0	001
PEX_TX0*	1		90DI FF	PEX_TX0	001
PEX_TX1	1		90DI FF	PEX_TX1	001
PEX_TX1*	1		90DI FF	PEX_TX1	001
PEX_TX2	1		90DI FF	PEX_TX2	001
PEX_TX2*	1		90DI FF	PEX_TX2	001
PEX_TX3	1		90DI FF	PEX_TX3	001
PEX_TX3*	1		90DI FF	PEX_TX3	001
PEX_TX4	1		90DI FF	PEX_TX4	001
PEX_TX4*	1		90DI FF	PEX_TX4	001
PEX_TX5	1		90DI FF	PEX_TX5	001
PEX_TX5*	1		90DI FF	PEX_TX5	001
PEX_TX6	1		90DI FF	PEX_TX6	001
PEX_TX6*	1		90DI FF	PEX_TX6	001
PEX_TX7	1		90DI FF	PEX_TX7	001
PEX_TX7*	1		90DI FF	PEX_TX7	001
PEX_TX8	1		90DI FF	PEX_TX8	001
PEX_TX8*	1		90DI FF	PEX_TX8	001
PEX_TX9	1		90DI FF	PEX_TX9	001
PEX_TX9*	1		90DI FF	PEX_TX9	001
PEX_TX10	1		90DI FF	PEX_TX10	001
PEX_TX10*	1		90DI FF	PEX_TX10	001
PEX_TX11	1		90DI FF	PEX_TX11	001
PEX_TX11*	1		90DI FF	PEX_TX11	001
PEX_TX12	1		90DI FF	PEX_TX12	001
PEX_TX12*	1		90DI FF	PEX_TX12	001
PEX_TX13	1		90DI FF	PEX_TX13	001
PEX_TX13*	1		90DI FF	PEX_TX13	001
PEX_TX14	1		90DI FF	PEX_TX14	001
PEX_TX14*	1		90DI FF	PEX_TX14	001
PEX_TX15	1		90DI FF	PEX_TX15	001
PEX_TX15*	1		90DI FF	PEX_TX15	001
PEX_PLL_CLK_OUT	1		90DI FF	PEX_PLL_CLK_OUT	001
PEX_PLL_CLK_OUT*	1		90DI FF	PEX_PLL_CLK_OUT	001
PEX_RST*	3		50OHM		001
PEX_TRST*	3		50OHM		001
PEX_TCLK	3		50OHM		001
PEX_TDI	3		50OHM		001
PEX_TDO	3		50OHM		001
PEX_TMS	3		50OHM		001
JTAG_TCLK	3		50OHM		001
JTAG_TMS	3		50OHM		001
JTAG_TDI	3		50OHM		001
JTAG_TDO	3		50OHM		001
JTAG_TRST*	3		50OHM		001






Page5: FBA Parti ti on




Decoupling for FBA Lo

Decoupling for FBA Hi




Page6: FBB Parti ti on




Decoupling for FBB Lo



Decoupling for FBB Hi



Page7: FBC Parti ti on



Page8: FBD Parti ti on




NET RULES for FrameBuffer A/B				
NET		NV_CRI TI CAL	NV_I MPEDANCE	DI FFPAI R
5< 3>	OUT FBA_CLK0	1	80DI FF	FBA_CLK0
5< 3>	OUT FBA_CLK0*	1	80DI FF	FBA_CLK0
5< 3>	OUT FBA_CLK1	1	80DI FF	FBA_CLK1
5< 3>	OUT FBA_CLK1*	1	80DI FF	FBA_CLK1
5< 3>	OUT FBA_CMD<28..0>	1	40OHM	
5<> 3>	OUT FBA_DQS_WP<7..0>	1	40OHM	
5<> 3<	OUT FBA_DQS_RN<7..0>	1	40OHM	
5<> 3>	OUT FBA_DQM<7..0>	1	40OHM	
5<> 3<>	BI FBA_D<63..0>	1	40OHM	
NET		NV_CRI TI CAL	NV_I MPEDANCE	DI FFPAI R
6< 3>	OUT FBB_CLK0	1	80DI FF	FBB_CLK0
6< 3>	OUT FBB_CLK0*	1	80DI FF	FBB_CLK0
6< 3>	OUT FBB_CLK1	1	80DI FF	FBB_CLK1
6< 3>	OUT FBB_CLK1*	1	80DI FF	FBB_CLK1
6< 3>	OUT FBB_CMD<28..0>	1	40OHM	
6<> 3>	OUT FBB_DQS_WP<7..0>	1	40OHM	
6<> 3<	OUT FBB_DQS_RN<7..0>	1	40OHM	
6<> 3>	OUT FBB_DQM<7..0>	1	40OHM	
6<> 3<>	BI FBB_D<63..0>	1	40OHM	
3<>	BI FBA_DEBUG	1	45OHM	
3<>	BI FBB_DEBUG	1	40OHM	
NET		VOLTAGE	MAX_CURRENT	MI N_WI DTH
3<>	BI FBAB_PL LavDD	1.2V	0.02A	12MI L
5>	BI FBA_VREF0	1.40V	0.02A	12MI L
5>	BI FBA_VREF1	1.40V	0.02A	12MI L
5>	BI FBA_VREF2	1.40V	0.02A	12MI L
5>	BI FBA_VREF3	1.40V	0.02A	12MI L
5<	BI FBA_Z00	2.0V	0.02A	12MI L
5<	BI FBA_Z01	2.0V	0.02A	12MI L
6>	BI FBB_VREF0	1.40V	0.02A	12MI L
6>	BI FBB_VREF1	1.40V	0.02A	12MI L
6>	BI FBB_VREF2	1.40V	0.02A	12MI L
6>	BI FBB_VREF3	1.40V	0.02A	12MI L
6<	BI FBB_Z00	2.0V	0.02A	12MI L
6<	BI FBB_Z01	2.0V	0.02A	12MI L
3<>	BI FB_VREF1	1.40V	0.02A	12MI L
3<>	BI FB_VREF2	1.40V	0.02A	12MI L

NET RULES for FrameBuffer C/D				
NET		NV_CRI TI CAL	NV_I MPEDANCE	DI FFPAI R
7< 4>	OUT FBC_CLK0	1	80DI FF	FBC_CLK0
7< 4>	OUT FBC_CLK0*	1	80DI FF	FBC_CLK0
7< 4>	OUT FBC_CLK1	1	80DI FF	FBC_CLK1
7< 4>	OUT FBC_CLK1*	1	80DI FF	FBC_CLK1
7< 4>	OUT FBC_CMD<28..0>	1	40OHM	
7<> 4>	OUT FBC_DQS_WP<7..0>	1	40OHM	
7<> 4<	OUT FBC_DQS_RN<7..0>	1	40OHM	
7<> 4>	OUT FBC_DQM<7..0>	1	40OHM	
7<> 4<>	BI FBC_D<63..0>	1	40OHM	
NET		NV_CRI TI CAL	NV_I MPEDANCE	DI FFPAI R
8< 4>	OUT FBD_CLK0	1	80DI FF	FBD_CLK0
8< 4>	OUT FBD_CLK0*	1	80DI FF	FBD_CLK0
8< 4>	OUT FBD_CLK1	1	80DI FF	FBD_CLK1
8< 4>	OUT FBD_CLK1*	1	80DI FF	FBD_CLK1
8< 4>	OUT FBD_CMD<28..0>	1	40OHM	
8<> 4>	OUT FBD_DQS_WP<7..0>	1	40OHM	
8<> 4<	OUT FBD_DQS_RN<7..0>	1	40OHM	
8<> 4>	OUT FBD_DQM<7..0>	1	40OHM	
8<> 4<>	BI FBD_D<63..0>	1	40OHM	
4<>	BI FBC_DEBUG	1	40OHM	
4<>	BI FBD_DEBUG	1	40OHM	
NET		VOLTAGE	MAX_CURRENT	MI N_WI DTH
4<>	BI FB CD_PL LavDD	1.2V	0.02A	12MI L
7>	BI FBC_VREF0	1.40V	0.02A	12MI L
7>	BI FBC_VREF1	1.40V	0.02A	12MI L
7>	BI FBC_VREF2	1.40V	0.02A	12MI L
7>	BI FBC_VREF3	1.40V	0.02A	12MI L
7<	BI FBC_Z00	2.0V	0.02A	12MI L
7<	BI FBC_Z01	2.0V	0.02A	12MI L
8>	BI FBD_VREF0	1.40V	0.02A	12MI L
8>	BI FBD_VREF1	1.40V	0.02A	12MI L
8>	BI FBD_VREF2	1.40V	0.02A	12MI L
8>	BI FBD_VREF3	1.40V	0.02A	12MI L
8<	BI FBD_Z00	2.0V	0.02A	12MI L
8<	BI FBD_Z01	2.0V	0.02A	12MI L



Note: FB traces on top and bottom layers are routed with 45ohm impedance for increasing spacing.
Internal FB traces are routed with 40ohm impedance.

Page10: DACA Interface





DACA NET RULES

	NET	NV_CRITICAL	NV_IMPEDANCE	DIFFPAIR
1N	DACA_RED	1	750HM	
1N	DACA_GREEN	1	750HM	
1N	DACA_BLUE	1	750HM	

12<	10>		DACA_RED_DVI	1	750HM
12<	10>		DACA_GREEN_DVI	1	750HM
12<	10>		DACA_BLUE_DVI	1	750HM



1N	DACA_HS	2	500HMI
1N	DACA_VS	2	500HMI
1N	DACA_HS_BUF	2	500HMI
1N	DACA_VS_BUF	2	500HMI


1N	DACA HS BUF R	2	500HMI
1N	DACA VS BUF R	2	500HMI
1N	DACA HS DVI	2	500HMI
1N	DACA VS DVI	2	500HMI

12<	10>		DACA_HS_DVI	2	500HM
12<	10>		DACA_VS_DVI	2	500HM

IN	I2CA_SCL	3	500HM
IN	I2CA_SDA	3	500HM
IN	I2CA_SCL_R	3	500HM
IN	I2CA_SDA_R	3	500HM

12<	10>	IN	I2CA_SCL_DVI	3	500HM
12<	10>	IN	I2CA_SDA_DVI	3	500HM

	NET	VOLTAGE	MAX_CURRENT	MIN_WI_DTH
	DACA_VREF			12MIL
	DACA_RSET			12MIL
	DACA_VDD	3.3V	0.100A	16MIL



ASSEMBLY	P363 G92-279 512MB GDDR3 16Mx32 DVI-I+DVI-I
PAGE DETAIL L	DACA Interface

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA


NV_PN	600-10363-0000-100 A
-------	----------------------

ID	p363 a01	PAGE	10 OF 22
----	----------	------	----------

NAME	donchen	DATE	28-SEP-2008
------	---------	------	-------------



Page11: DACC Interface




DACC NET RULES

	NET	NV_CRITICAL	NV_IMPEDANCE	DIFFPAIR
IN	DACC_RED	1	75OHM	
IN	DACC_GREEN	1	75OHM	
IN	DACC_BLUE	1	75OHM	

12<	11>	IN	DACC_RED_DVI	1	750HM
12<	11>	IN	DACC_GREEN_DVI	1	750HM
12<	11>	IN	DACC_BLUE_DVI	1	750HM



IN	DACC_HS	2	500HM
IN	DACC_VS	2	500HM
IN	DACC_HS_BUF	2	500HM
IN	DACC_VS_BUF	2	500HM
IN	DACC_HS_BUF_R	2	500HM
IN	DACC_VS_BUF_R	2	500HM

12<	11>		DACC_HS_DVI	2	500HM
12<	11>		DACC_VS_DVI	2	500HM

TN	I2CB_SCL	3	500HM
TN	I2CB_SDA	3	500HM


IN	I2CB_SCL_R	3	500HM
IN	I2CB_SDA_R	3	500HM

12<	11>	IN	I2CB_SCL_DVI	3	500HM
12<	11>	IN	I2CB_SDA_DVI	3	500HM

	NET	VOLTAGE	MAX_CURRENT	MIN_WI_TH
	DACC_VREF			12MI L
	DACC_RSET			12MI L
	DACC_VDD	3.3V	0.100A	16MI L

ASSEMBLY	P363 G92-279 512MB GDDR3 16Mx32 DVI -I +DVI -I
PAGE DETAIL	DACC Interface

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVI DI A CORPORATION 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA			
NV_PN 600-10363-0000-100 A			
ID	p363_a01	PAGE	11 OF 22
NAME	donchen	DATE	28-SEP-2008

IFPABCD NET RULES

NET	NV_CRI TI CAL	NV_I MPEDANCE	DI FFPAI R
IFPAB_RSET			12M L
IFPCD_RSET			12M L
GPI00_DVIAB_HPD_F	3	50OHM	
GPI00_DVIAB_HPD_R	3	50OHM	
GPI01_DVICD_HPD_F	3	50OHM	
GPI01_DVICD_HPD_R	3	50OHM	

NET	VOLTAGE	MAX_CURRENT	MI N_WI DTH
IFPAB_PLLVDD	1.8V	0.03A	16M L
IFPAB_IOVDD	3.3V	0.09A	16M L
IFPCD_PLLVDD	1.8V	0.03A	16M L
IFPCD_IOVDD	3.3V	0.09A	16M L

NET RULES

NET	DI FFPAI R	NV_CRI TI CAL	NV_I MPEDANCE
-----	------------	---------------	---------------

IFPAB_TXC*	IFPAB_TXC	1	90DI FF
IFPAB_TXC	IFPAB_TXC	1	90DI FF
IFPAB_TXD0*	IFPAB_TXD0	1	90DI FF
IFPAB_TXD0	IFPAB_TXD0	1	90DI FF
IFPAB_TXD1*	IFPAB_TXD1	1	90DI FF
IFPAB_TXD1	IFPAB_TXD1	1	90DI FF
IFPAB_TXD2*	IFPAB_TXD2	1	90DI FF
IFPAB_TXD2	IFPAB_TXD2	1	90DI FF
SNN_IFPAB_TXD3*	SNN_IFPAB_TXD3		
SNN_IFPAB_TXD3	SNN_IFPAB_TXD3		
SNN_IFPB_TXC*	SNN_IFPB_TXC		
SNN_IFPB_TXC	SNN_IFPB_TXC		
IFPAB_TXD4*	IFPAB_TXD4	1	90DI FF
IFPAB_TXD4	IFPAB_TXD4	1	90DI FF
IFPAB_TXD5*	IFPAB_TXD5	1	90DI FF
IFPAB_TXD5	IFPAB_TXD5	1	90DI FF
IFPAB_TXD6*	IFPAB_TXD6	1	90DI FF
IFPAB_TXD6	IFPAB_TXD6	1	90DI FF
SNN_IFPAB_TXD7*	SNN_IFPAB_TXD7		
SNN_IFPAB_TXD7	SNN_IFPAB_TXD7		

NET RULES

NET	DI FFPAI R	NV_CRI TI CAL	NV_I MPEDANCE
-----	------------	---------------	---------------

IFPCD_TXC*	IFPCD_TXC	1	90DI FF
IFPCD_TXC	IFPCD_TXC	1	90DI FF
IFPCD_TXD0*	IFPCD_TXD0	1	90DI FF
IFPCD_TXD0	IFPCD_TXD0	1	90DI FF
IFPCD_TXD1*	IFPCD_TXD1	1	90DI FF
IFPCD_TXD1	IFPCD_TXD1	1	90DI FF
IFPCD_TXD2*	IFPCD_TXD2	1	90DI FF
IFPCD_TXD2	IFPCD_TXD2	1	90DI FF
SNN_IFPD_TXC*	SNN_IFPD_TXC		
SNN_IFPD_TXC	SNN_IFPD_TXC		
IFPCD_TXD4*	IFPCD_TXD4	1	90DI FF
IFPCD_TXD4	IFPCD_TXD4	1	90DI FF
IFPCD_TXD5*	IFPCD_TXD5	1	90DI FF
IFPCD_TXD5	IFPCD_TXD5	1	90DI FF
IFPCD_TXD6*	IFPCD_TXD6	1	90DI FF
IFPCD_TXD6	IFPCD_TXD6	1	90DI FF

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA



NV_PN 600-10363-0000-100 A

ID	p363_a01	PAGE	12 OF 22
NAME	donchen	DATE	28-SEP-2008


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

Page13: DACB Interface

DACB, STEREO, FL NET RULES

NET		NV_CRI TI CAL	NV_I MPEDANCE	DI FFPAI R
1N	DACB_PR	1	750HM	
1N	DACB_Y	1	750HM	
1N	DACB_PB	1	750HM	
1N	DACB_PR_F	1	750HM	
1N	DACB_Y_F	1	750HM	
1N	DACB_PB_F	1	750HM	

NET		VOLTAGE	MAX_CURRENT	MIN_WI_DTH
IN	TV_GND1	0. 0V		12MI L
IN	TV_GND2	0V		12MI L
IN	DACB_VDD	3. 3V	0. 2A	12MI L
IN	DACB_VREF			12MI L
IN	DACB_RSET			12MI L




Will be no stuff

NVI DIA CORPORATION 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA				
NV_PN		600-10363-0000-100 A		
ID	p363_a01	PAGE	13 OF 22	
NAME	donchen	DATE	28-SEP-2008	

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

MI O Feature Connector



MI O NET RULES

NET	NV_CRITICAL	NV_IMPEDANCE	DIFFPAIR
18> 14< MI OA D<14..0>	1	50OHM	
18> 14< MI OA_CLKOUT	1	50OHM	
18> 14< MI OA_DE	1	50OHM	
18> 14< MI OB D<12..0>	1	50OHM	
MI OB_CLKIN	1	50OHM	
GPU_EXT_REFCLK	1	50OHM	
NET	VOLTAGE	MAX_CURRENT	MIN_WIDTH
MI OA_VREF	1.25V		12MI L
MI OACAL_PD_VDDQ			12MI L
MI OACAL_PU_GND			12MI L
MI OB_VREF	1.25V		12MI L
MI OBCAL_PD_VDDQ			12MI L
MI OBCAL_PU_GND			12MI L

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA



NV_PN 600-10363-0000-100 A

ID p363_a01

NAME donchen

PAGE 14 OF 22


DATE 28-SEP-2008

ASSEMBLY P363 G92-279 512MB GDDR3 16Mx32 DVI-I+DVI-I


PAGE DETAIL Multi-use IO(MIO) Interface

Page15: MI SC: GPIO, I2C, BIOS, PLL, and XTAL

PLLVD D/VI D_PLLVD D



I2CC / I2CH(+ HDCP ROM) / I2CS




MI SC NET RULES


NET	NV_CRI TIC AL	NV_I MPEDANCE	DI FFPAI R
I2CH_SCL	3	500HM	
I2CH_SDA	3	500HM	
I2CS_SCL	3	500HM	
I2CS_SDA	3	500HM	
I2CS_SCL_R	3	500HM	
I2CS_SDA_R	3	500HM	
ROM_CS*	3	500HM	
ROM_SI	3	500HM	
ROM_SO	3	500HM	
ROM_SCLK	3	500HM	
GPU_SWAPRDY	3	500HM	
GPU_TESTMODE	3	500HM	
GPIO0_DVI_A_HPD	3	500HM	
GPIO1_DVI_C_HPD	3	500HM	
GPIO4_FAN_PWM	3	500HM	
GPIO5_VSELO	3	500HM	
GPIO6_VSELT	3	500HM	
GPIO7_FAN_TACH	3	500HM	
GPIO8_THERM_OVERT*	3	500HM	
GPIO11_RASTER_SYNC	3	500HM	
XTAL_SSIN	1	500HM	
XTAL_IN	1	500HM	
XTAL_OUT	1	500HM	
XTAL_OUTBUFF	1	500HM	
NET	VOLTAGE	MAX_CURRENT	MI N_WI DTH
GPU_VI D_PLLVD D	1.2V	0.05A	12MI L
GPU_VI D_PLLVD D	1.2V	0.05A	12MI L
GPU_PLLVD D	1.2V	0.05A	12MI L
GPU_PLLAVD D	1.2V	0.05A	12MI L
GPU_H_PLLAVD D	1.2V	0.05A	12MI L

ROM / MI SC

(BUFRST/STEREO/SWAPRDY/CLAMP/TESTMODE)



GPIO







GPIO	I/O	Function
0	I/N	DVI Hotplug Detect South
1	I/N	DVI Hotplug Detect North
2	N/A	Framelock Interrupt
3	OUT	Select Phase number of NVDD
4	OUT	Fan PWM Output
5	OUT	Voltage Select 0
6	OUT	Voltage Select 1
7	I/N	Fan Tach Input
8	OUT	THERM_OVERT*
9	N/A	Not used
10	N/A	Not used
11	OUT	RASTER (SLI) SYNC
12	N/A	Not used
13	N/A	Not used
14	N/A	Not used

NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA

NV_PN 600-10363-0000-100 A
ID p363_a01
NAME donchen

PAGE 15 OF 22
DATE 28-SEP-2008

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.




ASSEMBLY	P363 G92-279 512MB GDDR3 16Mx32 DVI-I+DVI-I
PAGE DETAIL	Thermal Control/Protection and SPDIF Input

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


NVIDIA CORPORATION	
2701 SAN TOMAS EXPRESSWAY	
SANTA CLARA, CA 95050, USA	
NV_PN	600-10363-0000-100 A
ID	p363_a01
NAME	donchen
PAGE	16 OF 22
DATE	28-SEP-2008

Page17: Power/GND and Decoupling


VDD33






FBVTT



FBVDDQ



NVVDD



NVI DI A CORPORATI ON

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA

NV_PN	600-10363-0000-100 A
-------	----------------------


ID	p363 a01	PAGE	17 OF 22
----	----------	------	----------

NAME	donchen	DATE	28-SEP-2008
------	---------	------	-------------


	H
--	---

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

STRAPS




MECHANICAL



5V REGULATOR


5V DDC



$$V_{out} = V_{ref} * (1 + (R_{bot}/R_{top})) + I_{adj} * R_{bot}$$
$$5.06V = 1.25 * (1 + (499/165)) + 60uA * 499$$


	NETNAME	MAX_CURRENT	MIN_LINE_WIDTH	VOLTAGE
DDC_5Vo	DDC_5V	0.1A	12MIL	5V
5Vo	5V	0.15A	12MIL	5V
PEX_PLLVDDo	PEX_PLLVDD	0.12A	12MIL	1.1V
1V8o	1V8	0.12A	12MIL	1.8V
2V5o	2V5	0.8A	12MIL	2.5V

IFP PLL Supply 1.8V




$$V_{out} = V_{adj} * (1 + R_{top}/R_{bot})$$
$$1.813V = 0.8V * (1 + 23.7K/18.7K)$$

PEX_PLLVDD Optional



$$V_{out} = V_{adj} * (1 + R_{top}/R_{bot})$$
$$1.1V = 0.8V * (1 + 1.1K/2.94K)$$

MI O_VDD 2.5V



$$V_{out} = V_{ref} * (1 + (R_{top}/R_{bot}))$$
$$2.5V = 0.8V * (1 + (22.6K/10.5K))$$

	NETNAME	MAX_CURRENT	MIN_LINE_WIDTH	VOLTAGE
FBVDD	FBVDD	15A	20MIL	1.9V
1V2	1V2	3A	16MIL	1.1V

PEXVDD Power Supply

PEXVDD = 1.2V @ 3A

FBVDD Power Supply

FBVDD = 1.8 - 2.0 V@ 15A

$FBVDDQ = VREF * (1 + (Rtop / Rbot))$
 $2.057V = 0.8V * (1 + (1.65K / 1.05K))$ FOR HYNIX MEMORY
 $1.899V = 0.8V * (1 + (1.58K / 1.15K))$ FOR SAMSUNG MEMORY

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



NV_PN	600-10363-0000-100 A		
ID	p363_a01	PAGE	20 OF 22
NAME	donchen	DATE	28-SEP-2008

ASSEMBLY	P363 G92-279 512MB GDDR3 16Mx32 DVI-I+DVI-I
PAGE DETAIL	Power Supply: FBVDD/Q, 8V5


Page21: POWER SUPPLY: NVVDD

Page21: POWER SUPPLY: NVVDD

Page21: POWER SUPPLY: NVVDD

Page21: POWER SUPPLY: NVVDD

Page21: POWER SUPPLY: NVVDD



Page21: POWER SUPPLY: NVVDD

Page21: POWER SUPPLY: NVVDD

NETNAME MAX_CURRENT MIN_L1NE_WIDTH VOLTAGE

12V_PEX6_F

I_{rms} = 11.4A @ 1.05V/60A/Two phase

NVVDD Power Supply

NVVDD = 1.05-1.1V @ 55-60A

300KHz per phase

Imax_total = 110A

NVVDD ENABLE

Therm Shutdown

NVVDD = 0.6 * (1 + R_{top}/R_{bot})

GPI06	GPI05	NVVDD
0	0	0.95V (Low perfmode)
1	0	1.05V (VB0)
1	1	1.10V (VB1)

ASSEMBLY P363 G92-279 512MB GDDR3 16Mx32 DVI -I+DVI -I

PAGE DETAIL Power Supply: NVVDD Regulator

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA

NV_PN 600-10363-0000-100 A



ID p363_a01

NAME donchen


PAGE 21 OF 22

DATE 28-SEP-2008

Page22: Power Supply: Filter of 12V, 12V_PEX6, 3V3



INPUT FROM EXTERNAL
75W PEX EXTENSION POWER



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



ASSEMBLY	P363 G92-279 512MB GDDR3 16Mx32 DVI-I DVI-I
PAGE DETAIL	Power Supply: Filter of 3V3, 12V, 12V_PEX6

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NV_PN	600-10363-0000-100 A		
ID	p363_a01	PAGE	22 OF 22
NAME	donchen	DATE	28-SEP-2008