



PCI-EXPRESS EDGE CONNECTOR



POWER SEQUENCING

Power Sequence Circuit to ensure SMPS_EN is released after +12V_BUS and +3.3V_BUS are both in regulation. Pull-up may or may not be required on SMPS_EN signal depending on SMPS design.

Node 1 When +12V ramps above min Vbe, SMPS_EN will be held low

Node 2 When +3.3V gets close to regulation, one of the two conditions of releasing SMPS_EN is active

Target ~ 900mV when +3.3 at min regulation (worse case)
Typical trigger when +3.3V ramps above 2.2V (650mV)

Node 3 When +12V gets close to regulation, one of the two conditions of releasing SMPS_EN is active

Target ~ 1.25V when +12 at min regulation (worse case)
Typical trigger when +12V ramps above 10V (1.1V)

SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND



ATI Technologies Inc.


1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title RH PCIE RV560 256MB GDDR3 DUAL DL-DVH VIVO 6L FH


Size C Document Number 105-A880xx-00E

Date: Friday, August 04, 2006 Sheet 1 of 22

NOTE: some of the PCIe testpoints will be available through via on traces.




Recommended caps:
(see BOM for qualified values/vendors)
10uF , X5R, 10%, 0805, 6.3V, 1.4MM MAX THICK
1uF, X6S, 10%, 0402, 6.3V
100nF, X7R, 10%, 0402
10nF , X7R, 10%, 0402



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831




Recommended caps:
(see BOM for qualified values/vendors)
10uF , X5R, 10%, 0805, 6.3V, 1.4MM MAX THICK
1uF, X6S, 10%, 0402, 6.3V
100nF, X7R, 10%, 0402
10nF , X7R, 10%, 0402



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title RH PCIE RV560 256MB GDDR3 DUAL DL-DVI-I VIVO 6L FH


Size C	Document Number 105-A880xx-00E
Date: Friday, August 04, 2006	Sheet 4 of 22




ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600


PCI-E RV560 256MB GDDR3 DUAL DL-DV-I VIVO 6L FH

Document Number	105-A880xx-00E	Rev 4
Issued: August 04, 2006	1 of 22	





GPIO	PIN STRAP	ALTERNATE USE
GPIO_0	YES	VIDB_0 (OUTPUT)
GPIO_1	YES	VIDB_1 (OUTPUT)
GPIO_2	YES	VIDB_2 (OUTPUT)
GPIO_3	YES	VIDB_3 (OUTPUT)
GPIO_4	YES	VIDB_4 (OUTPUT)
GPIO_5	YES	VIDB_5 (OUTPUT)
GPIO_6	YES	LDAC (OUTPUT)
GPIO_7	NO	PALNTSC_TV (INPUT)
GPIO_8	YES	
GPIO_9	YES	FLOW_CNTL_EN (OUTPUT)
GPIO_10	NO	TESTOUT(8) (OUTPUT)
GPIO_11	YES	TESTOUT(9) (OUTPUT)
GPIO_12	YES	TESTOUT(10) (OUTPUT)
GPIO_13	YES	TESTOUT(11) (OUTPUT)
GPIO_14	NO	HPD_DV11 (HPD2) (INPUT)
GPIO_15	NO	VID4B (OUTPUT)
GPIO_16	NO	12VEXT_DETECT (INPUT)
GPIO_17	NO	T_INT(HPD1) & 12VEXT_DETECT# (INPUT)



GPIO(0) - TX_PWRIS_ENB (Transmitter Power Savings Enable) TI PCIE FEATURE I
0: 50% Tx output swing for mobile mode
1: Full Tx output swing (Default setting for Desktop)

GPIO(1) - TX_DEEMPH_EN (Transmitter De-emphasis Enable) TI PCIE FEATURE II
0: Tx de-emphasis disabled for mobile mode
1: Tx de-emphasis enabled (Default setting for Desktop)

GPIO(3,2) - Miscellaneous PCI-Express Modes
00: Halt impedance calibration before transmitter is enabled and enable receiver detection (Default setting for Desktop)
01: Allow impedance calibration to continue on in the background AFTER transmitter has been enabled and enable receiver detection.
10: Bypass common-mode detection & receiver detection and halt impedance calibration before TX_EN.
11: Short-circuit internal loopback and halt impedance calibration before TX_EN and enable receiver detection.

GPIO(4) - DEBUG_ACCESS: 0 for normal operation, 1 for debug mode

GPIO(6,5) - PLL_IBIAS_RD (Reduced mirror bias setting for PHY PLL) ATI PCIE FEATURE III
Provide 4 different IBIAS settings - Set to 00 for R520

GPIO(8) - FORCE_COMPLIANCE: 0 for Normal operation, 1 for Force into Compliance Mode

GPIO(9,13,11) - ROMIDCFG_0
1001 - 1M AT25F1024 ROM (Ame) 1010 - 1M AT45DB011 ROM (Ame) 1011 - 1M M25P10 ROM (ST) 1100 - 512K M25P05 ROM (ST) (ATI default) 1101 - 1M SST45F010 ROM (SST) 1M W45B512 ROM (WinBond) 512K W45B012 ROM (WinBond) 1110 - 1M SST25VF010 ROM (SST) 512K SST25VF012 ROM (SST) 1111 - 1M NX25F011B ROM (NexFlash)

VSYNC - VIP_DEVICE
0: Slave VIP host port devices present (use if Theater is populated)
1: No slave VIP host port devices reporting presence during reset (use for configurations without video-in)

HSYNC - DWINGRD ATI Feature I
This straps allow a Workstation bonded part to be downgraded to a normal part on a board. This allow inventory management to better balance demand
0 - Device remain a Workstation grade part
1 - Part is downgraded to a Normal part


H2SYNC, V2SYNC, GENERICO - Star Memory System repair mode
000 - Default

MEMORY CONFIG ATI Board Feature I ATI Board Feature II
GPIO_15: 0 = 4 bank memory, 1 = 8 bank memory
DVPNTL_0: 0 = 1 rank of memory, 1 = 2 ranks of memory

VGA_DISABLE: 1 for disable (set to 0 for normal operation)

TV OUT STANDARD (Jumper position overwrite resistor settings)
0 - PAL TVO (Jumper position 2-3)
1 - NTSC TVO (Jumper position 1-2)


NOT USED.




ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600


Title RH PCIE RV560 256MB GDDR3 DUAL DL-DVH VIVO 6L FH

Size C	Document Number	105-A880xx-00E	Rev 4
Date:	Friday, August 04, 2006	Sheet 7 of 22	





Option for Dynamic VDDC




Regulator for +MVDDQ
(if total consumption on 3.3V PCIe allows)
 $V_{out} = 1.85V \sim 2.2V$
 $P_{QVDD} = (3.3V - 1.85V) \cdot 2.65A - 2.4W = 1.44W \text{ MAX}$

Must be adjusted per memory voltage & current requirement

Req = $2.4R/7 = 0.34R$
 $P_{Req} = 0.34R * 2.65^2 = 2.4W$
 $P_{Reach} = 2.4W/7 \approx 344mW < 500mW * 70\%$

2.4R each
1/2W, 1210


Place Big Copper Area Under QM added
pin 2 and 4 for Heat Dissipation.



Voltage Req.	Rm1	Rm2	
2.85V			
2.55V	22.1R	316022R100G 1.1K	3240110100G 2.5V Ref.
2.5V	0R	3150000000	DNI 2.5V Ref.
2.1V min	681R	3160681000G 953R	3240953000 1.24V Ref.
2.0V min	681R	3160681000G 1.1K	3240110100G 1.24V Ref.
1.9V min, 1.94V nom.	562R	3160562000G 1K	3160100100G 1.24V Ref.

Optional Regulator for +VDDCI

V_{out} = 1.2V ~ 1.4V



**Note: Alternate partnumbers are provided as possible choices only.
See BOM for qualified regulators/vendors. Not all combinations are tested.**



ATI Technologies Inc.

1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title RH PCIE RV560 256MB GDDR3 DUAL DL-DVI-I VIVO 6L FH


Size	Document Number	Rev
Custom	105-A880xx-00E	4
Date:	Friday, August 04, 2006	Sheet 11 of 22

The schematic shows three power planes connected to a common ground:

- +PCIE_SOURCE**: Connected to the input of U951 (NCP718).
- +5V**: Connected to the input of U951 (NCP718).
- +PCI_E**: Connected to the input of U951 (NCP718).

Capacitor values and types are specified at the bottom:

- CAP CER 10UF 10% 6.3V X5R (8085) 1.4MM MAX THICK
- CAP CER 10UF 10% 6.3V X5R (8085) 1.4MM MAX THICK





U951

1	VIN	NC#8	8
2	GND	NC#7	7
3	VREF	VCNTRL	6
4	VOUT	NC	5
		THM	9

APL5331

Supported footprint:
RT9173C/RT9199
APL5331





U951_VCNTRL

[illegible]


Schematic diagram of the power supply section of the U971 VONTL board. The circuit includes three main input rails: +3.3V, +5V, and +VDDC_CT. The +3.3V rail is filtered by capacitor C978 (10µF, 6.3V). The +5V rail is filtered by capacitors C977 (10µF) and C976 (10µF) and is labeled U971_VIN. The +VDDC_CT rail is filtered by capacitor C971 (10µF) and is labeled U971_VOUT. A reference voltage U971_REFEN is derived from the +5V rail through resistors R971 (4.75K) and R972 (6.34K), with capacitor C974 (6.3V) connected to ground. Resistor R973 (1K) connects the +VDDC_CT rail to the reference point.

CAP CER 10UF 10% 6.3V X5R
(0805) 1.4MM MAX THICK

CAP CER 10UF 10%
6.3V X5R (0805) 1.4MM
MAX THICK




Page 10 of 10




Size	Document Number	105-A880xx-00E	Rev
------	-----------------	----------------	-----






2	1
---	---





Alt regulator for +MPVDD
Vout = 1.2V (not tracking to VDDC)
Iout = 10mA MAX




	Rt1	Rt2
1.52V	432R 3240432000 3160432000	2.15K 3160215100
1.61V	432R 3240432000	1.5K 3230015200 1.5K 3160150100
1.69V	432R 3240432000	1.21K 3240121100
1.718V	562R 3240562000	1.5K 3230015200 1.5K 3160150100
1.75V	604R 3160604000	1.5K 3230015200 1.5K 3160150100
1.8V	604R 3160604000	1.37K 3160137100









RGB should be routed from the ASIC to the display connector without switching reference plane or running over split plane





SYNC and DDC should be routed from the ASIC to the display connector without switching reference plane or running over split plane




DB15 pin	Standard VGA	DDC1 Host	DDC2B or DDC2B Host	DDC2AB Host	DDC1/2 Display
11	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Optional
12	Monitor ID bit 1	Monitor ID bit 1	Monitor ID bit 1	Monitor ID bit 1	Optional
13	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Optional
14	Open	Open	Open	Open	Optional
15	Open	Open	Open	Open	Optional
9	N/C	+5V	+5V	+5V	Optional
Hardware Support	No	Yes	Yes	No	Yes




Based on VESA Display Data Channel (DDC) Standard Ver. 3 Dec. 15, 1997




ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600
Title RH PCIE RV560 256MB GDDR3 DUAL DL-DVI-I VIVO 6L FH
Size Custom Document Number 105-A880xx-00E Rev 4
Date Friday, August 04, 2006 Sheet 16 of 22




Regulator for +RTAVDD
Vout = 3.3V



Place near connector
OR leaves footprint for Ferrite
Beads if req'd for EMI






The 7-pin MiniDIN footprint allows one of the two MiniDINs:
- 7-pin Svideo/Composite MiniDIN P/N 6071001500G
- 4-pin Svideo MiniDIN P/N 6070001000G






ATI Technologies Inc.
 1 Commerce Valley Drive East
 Markham, Ontario
 Canada, L3T 7X6
 (905) 882-2600

Title		RH PCIE RV560 256MB GDDR3 DUAL DL-DVI-H VIVO 6L FH	
Size	Document Number	105-A880xx-00E	Rev
C			4
Date:	Friday, August 04, 2006	Sheet	18 of 22

CrossFire Card-Edge



Optional regulator for +1.8V
Vout = 1.8V
Iout = 1A MAX
P = 1W MAX



**Note: Alternate partnumbers are provided as possible choices only.
See BOM for qualified regulators/vendors. Not all combinations are tested.**



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title RH PCIE RV560 256MB GDDR3 DUAL DL-DVI-I VIVO 6L FH

Size	Document Number	Rev
Custom	105-A880xx-00E	4
Date:	Friday, August 04, 2006	Sheet 19 of 22

DVI/DVI SCREWS with top tab

- ASSY-SCREW1

SCREW

JACKPOST, HEX, 3/16 AF, 4-40

<3rd part field>
- ASSY-SCREW2

SCREW

JACKPOST, HEX, 3/16 AF, 4-40

<3rd part field>
- ASSY-SCREW5

SCREW

SCREW, PAN HD, PHILLIPS, 4-40 X 3/16L

<3rd part field>
- ASSY-SCREW3

SCREW

JACKPOST, HEX, 3/16 AF, 4-40

<3rd part field>
- ASSY-SCREW4

SCREW




JACKPOST, HEX, 3/16 AF, 4-40

<3rd part field>
- BKT1

BRACKET

8020042500G

INT/EXT



<Variant Name>



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title	RH PCIE RV560 256MB GDDR3 DUAL DL-DVI-I VIVO 6L FH		
Size	Document Number	105-A880xx-00E	Rev
C			4
Date:	Friday, August 04, 2006	Sheet	20 of 22



Title	Schematic No.	Date:
RH PCIE RV560 256MB GDDR3 DUAL DL-DVI-I VIVO 6L FH	105-A880xx-00E	Friday, August 04, 2006


REVISION HISTORY

NOTE: This schematic represents the PCB, it does not represent any specific SKU.
For Stuffing options (component values, DNI , ? please consult the product specific BOM.
Please contact ATI representative to obtain latest BOM closest to the application desired.

Rev

4

Sch Rev	PCB Rev	Date	REVISION DESCRIPTION
0	00A	06/02/27	Design based on 105/109-A671xx-20 (pg 03) Change TMDS power decouplings, change crystal/oscillator sharing circuit (pg 04) Change VDDR4/VDDR5 to have 1.8V/3.3V option , Separate VDDCI from VDDC option, add decoupling for VDDC and VDDCI (pg 07) Connect DVO to CrossFire Edge Connector, change pin straps matching RV570, remove PAL/NTSC header, H/W FPGA Crossfire (pg 08) New SMPS Tile (A800-00A-46) for RV560 VDDC 46A solution (pg 09) New SMPS Tile (A800-00A-30_VT) for RV560 VDDC 30A solution (pg 10) New SMPS Tile (A800-00A-8) for RV560 MVDD 8A solution (pg 11) Remove 1.8V regulator, LED for Dyn. VDDC, add VDDCI regulator (pg 12) Improve power sequencing and +5V sequencing from +5V_SMPS, add LDO new footprints, remove MVDD to 2.5V short (pg 13) Remove +5V_EN, change +5V to +5V_SMPS with current up to 115mA, add VDDC output current monitoring for debugging (pg 15) Remove H/W FPGA CrossFile options, change ESD protection to +5V_VESA (pg 16) Remove H/W FPGA CrossFile options and chnage ESD protetion to +5V_VESA2 (pg 17) Change RTAVDD regulator for power sequencing, add Dell specific TVO mapping (pg 18) Update fan control for other thermal monitoring IC options (pg 19) Add CrossFire Edge Connectors and 1.8V regulator
1	00B	06/03/06	Fix DFM issues on layout (pg 03/07) Add clock source to GenericA/B for ASIC debugging (pg 13) Add J601 for ease of bring up for VDDC current monitoring
2	00C	06/05/08	(pg 03) Add MR25 and C61 for VREFG (pg 03) Change GND_TXVSSR and GND_T2XVSSR directly to GND (pg 08) Remove VR650, VR663, MR676, MR677, MR673, MU678 and U678, modify BUSEN and share it to MU601 (pg 08) Remove redundant external detection circuits (pg 11) Replace RP801 with B801-B803 (pg 11) Add resistors to dissipate Q_MVDD, sourced from 3.3V_BUS (pg 12) Add RP952 for PCIE VDDC share, add 5V_EN, remove Q998 for RTAVDD_ENb (pg 13) Add Q922 for improved power dissipation, use series R926-R928 dissipation and add 5V_EN option (pg 17) Replace RTAVDD regulator with AP1118 (pg 19) Crossfire pin mapping change, 50R impedance matched (Layout) Power distribution layout change (Layout) TMDS1 and TMDS2 termination resistor changes
3	00D	06/06/20	(pg 08) Updating MU601 symbol to swap pin# 5 and 6 (pg 08) Adding inductors NL601, NL611, KL601 and KL611
3	00D	06/06/29	Title and text correction on multiple pages (but no net list or design change).
4	00E	06/07/17	(pg 08) Adding R660, MR660 and MR677 (pg 11) Updating symbol for MU801 (pg 12) Updating symbol for MU951, MU961, MU971 (pg 19) Updating symbol for MU8101 (pg 17) Updating symbol for REG3101 (Layout) Changing location of R25/MR25. (Layout) Routing of Y81 pin4 and removing extra stubs at CrossFire edge connector on L4 (pg 18) Updating H1 and H2 symbols (pg 49) Updating/Adding miscellaneous symbols (pg 08) Adding MC621, MC622, MC623, MC624, MC625, MC626, MC627, MC628, MC645, MC646, MC647, and MC648 (pg 09) Removing VC670 (pg 10) Adding MC715, MC716 and MC717 (pg 08) Changing C604 and C614 from 0402/X5R to 0603/X7R/16V, and changing R604 and R614 to 0603, 1/10W



**RH PCIE RV560 256MB GDDR3
DUAL DL-DVI-I VIVO 6L FH**

REV 4



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title	RH PCIE RV560 256MB GDDR3 DUAL DL-DVI-I VIVO 6L FH		
Size	Document Number	105-A880xx-00E	Rev 4
C	Date	Friday, August 04, 2006	Sheet 22 of 22