






**NOTE: THIS IS A DRAWING. THESE GROUNDS MUST BE MANUALLY CONNECTED TO THE GROUND PLANE**





SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND





**ATI Technologies Inc.**  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7X6  
(905) 882-2600

Title				PCIE RV370 64-bit 32/64MB BGA DI-VO-V LS			
Size	Document Number					105-A628XX-00A	Rev
C							0
Date:	Monday, May 02, 2005			Sheet	1	of	15





MEMORY CHANNEL A



MEMORY CHANNEL B


VDDR1	MEMVMODE_0	MEMVMODE_1
1.8V	GND	+VDDC_CT
2.5V	+VDDC_CT	GND
2.8V	+VDDC_CT	+VDDC_CT






ATI Technologies Inc.  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada L3T 7X6  
(905) 882-2600

Title	PCIE RV370 64-bit 32/64MB BGA DI-VQ-V LS	Rev
Size	Document Number	105-A628XX-00A
Custom	Date	Monday, May 02, 2005
Sheet	3	of 15







Part	Vout	R1	R2
0.8V Ref	1.2V	1.00K 1% ATI P/N 3240100100	2.00K 1% ATI P/N 3240200100
	1.25V	1.00K 1% ATI P/N 3240100100	1.78K 1% ATI P/N 3240178100
	1.3V	1.00K 1% ATI P/N 3240100100	1.6K 1% ATI P/N 3240162100




Note 3 When +5V (derived from +12V) gets closed to regulation, one of the two conditions of releasing SMPS\_EN is active

Target for 1.2V when +5 at min regulation (worse case)

Typical trigger when +5V ramps above 3.2V (850mV)



Title		PCIE RV370 64-bit 32/64MB BGA DI-VO-V LS	
Size	Document Number	105-A628XX-00A	
Custom			
Date:	Monday, May 02, 2005	Sheet	5 of




Voltage Req.	R1	R2
0.8V	150R P/N 3160150000	71.5R P/N 324075R500
1.25V	100R P/N 3160100000	100R P/N 3160100000
1.5V	100R P/N 3160100000	150R P/N 3160150000
1.8V	54.9R P/N 3240054900	140R P/N 3240140000
1.84V	49.9R P/N 3240049900	140R P/N 3240140000


Voltage Req.	Rx1 for 1.25V Ref	Rx2 for 1.25V Ref
1.5	432R P/N 3240432000	2.15K P/N 3240215100
1.55	475R (402, 1%) P/N 3160475000	2K (1%) P/N 3160200100 (402) P/N 3240200100 (603)
1.6V	432R P/N 3240432000	1.5K P/N 3240150100
1.7V	432R P/N 3240432000	1.21K P/N 3240121100
1.8175V	681R P/N 3240681000 P/N 3160681000	1.5K P/N 3240150100

Voltage Req.	Ry1 for 2.5V Ref	Ry2 for 2.5V Ref
3.3V	1.07K P/N 3240107100	3.32K P/N 3240332100
2.7V	301R (402, 1%) P/N 3160301000	3.32K P/N 3240332100
2.65V	301R (402, 1%) P/N 3160301000	4.99K (402, 1%) P/N 3160499100
2.61V	221R (402, 1%) P/N 3160221000	4.99K (402, 1%) P/N 3160499100
2.55V	22.1R P/N 316022100G	1.1K P/N 3240110100G
2.5V Ref	OR P/N 3220000000 P/N 3150000000	603 DNI
2.5V	OR P/N 3220000000 P/N 3150000000	603 DNI


**Alt. regulator for +PVDD**  
Vout = 1.8V  
Iout = 30mA MAX





**Alt. regulator for +MPVDD**  
Vout = 1.8V  
Iout = 10mA MAX




**Alt. regulator for +TPVDD**  
Vout = 1.65V ~ 1.85V  
Iout = 20mA MAX




**Alt. regulator for +VDDC\_CT**  
Vout = 1.5V ~ 1.55V  
Iout = 100mA MAX




**Alt. regulator for +A2VDD**  
Vout = 2.5V  
Iout = 120mA MAX





## CLOCK terminations



<Variant Name>



ATI Technologies Inc.  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7X6  
(905) 882-2600

Title	PCIE RV370 64-bit 32/64MB BGA DI-VO-V LS	Rev	0
Size	Document Number	105-A628XX-00A	
Date	Monday, May 02, 2005	Sheet	7 of 15






## OPTION STRAPS

The diagram illustrates the wiring for various option straps on the Raspberry Pi 4B. The straps are connected to a common +3.3V\_BUS line through resistors. The connections are as follows:


- GPIO0:** R201 (10K) to DESKTOP, R202 (10K) to MOBO.
- GPIO1:** R203 (10K) to DESKTOP, R204 (10K) to MOBO.
- GPIO2:** R205 (10K) to DNI, R206 (10K) to DNI.
- GPIO3:** R207 (10K) to Trumwater, R208 (10K) to Grantsdale.
- GPIO4:** R219 (10K) to DNI, R220 (10K) to DNI.
- GPIO5:** R221 (10K) to DNI, R222 (10K) to DNI.
- GPIO6:** R223 (10K) to DNI.
- GPIO11:** R209 (10K) to DNI, R210 (10K) to DNI.
- GPIO12:** R211 (10K) to DNI, R212 (10K) to DNI.
- GPIO13:** R213 (10K) to DNI, R214 (10K) to DNI.
- GPIO9:** R215 (10K) to DNI, R216 (10K) to DNI.
- GPIO8:** R217 (10K) to DNI, R218 (10K) to DNI.
- Mem\_Strap0:** R235 (10K) to DNI, R236 (10K) to DNI.
- Mem\_Strap1:** R237 (10K) to DNI, R238 (10K) to DNI.
- LCDDATA16:** R227 (10K) to DNI, R228 (10K) to DNI.
- LCDDATA17:** R229 (10K) to DNI, R230 (10K) to DNI.
- VHADO:** R231 (10K) to DNI, R232 (10K) to DNI.
- +VDDR4:** Connected to the bottom of the DNI straps.



STRAPS	PIN	DESCRIPTION	ASIC DEFAULT
STRAP_B_PTX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing	0
STRAP_B_PTX_DEEMPH_EN	GPIO1	Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled	0
PCIE_MODE(1:0)	GPIO(3:2)	00: PCI Express 1.0A mode (Grantsdale) 01: Kyrene-compatible mode 10: PCI Express 1.0 mode (Turnwater) 11: PCI Express 1.0A mode and short-circuit internal loopback mode (Rx connected directly to Tx of PHY)	00
STRAP_B_PTX_EXT	GPIO4	Transmitter Extra Current 0: normal mode 1: extra current in Tx output stage - potential power savings for mobile mode	0
STRAP_FORCE_COMPLIANCE	GPIO5	Force chip to go to Compliance state quickly for Tester purposes 0: normal operational mode 1: compliance mode	0
STRAP_B_PPLL_BW	GPIO6	PLL Bandwidth 0: full PLL Bandwidth 1: reduced PLL bandwidth	0
STRAP_DEBUG_ACCESS	GPIO8	Strap to set the debug muxes to bring out DEBUG signals even if registers are inaccessible.	0
ROMIDCFG(3:0)	GPIO(9,13:11)	If no ROM attached, controls chip IDIs. If rom attached identifies ROM type 0000 - No ROM, CHG_ID=0 0001 - No ROM, CHG_ID=1 0100 - reserved 0110 - reserved 1000 - Parallel ROM, chip IDIs from ROM 1001 - Serial AT72SF1024 ROM (Atmel), chip IDIs from ROM 1010 - Serial AT45DB011 ROM (Atmel), chip IDIs from ROM 1011 - Serial M25P16 ROM (ST), chip IDIs from ROM 1100 - Serial M25P05 ROM (ST), chip IDIs from ROM 1101 - Serial NX25F011B ROM (ISSI), chip IDIs from ROM	
VIP_DEVICE	DVPDATA_20 (VHADO net)	Indicates if any slave VIP host devices drove this in low during reset. 0 - Slave VIP host port devices present 1 - No slave VIP host port devices reporting presence during reset	


STRAP P	INTERRUPT
LOW	ENABLED (DEFAULT)
HIGH	DISABLED

MEMORY TYPE STRAPS		
	Mem_Strap0	Mem_Strap1
<b>SAM</b>	0	0
INF	1	0
HYN	0	1
ELPIDA	1	1



**ATI Technologies Inc.**  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7X6  
(905) 882-2600

Title				PCIE RV370 64-bit 32/64MB BGA DI-VO-V LS			
Size		Document Number				Rev	
Custom		105-A628XX-00A				0	
Date: Monday, May 02, 2005				Sheet 9 of 15			



DB15 pin	Standard VGA	DDC1 Host	DDC2B or DDC2B+ Host	DDC2AB Host	DDC1/2 Display
11	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Optional
12	Monitor ID bit 1	Monitor ID bit 1	Monitor ID bit 1	Monitor ID bit 1	Optional
4	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Optional
15	Monitor ID bit 3	Open	Open	Open	Optional
9	N/C	+5V 50mA min 1A max	+5V 50mA min 1A max	+5V 300mA min 1A max	Optional
Hardware Support	No	Yes	Yes	No	Yes



Based on VESA Display Data Channel (DDC) Standard Ver. 3 Dec. 15, 1997



ATI Technologies Inc.  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7X6  
(905) 882-2600

Title	PCIE RV370 64-bit 32/64MB BGA DI-VQ-V LS	Rev	0
Size	Document Number	105-A628XX-00A	
Custom	Date	Monday, May 02, 2005	Sheet 10 of 15

# OPTIONAL ESD/HOTPLUG PROTECTION DIODES



DB15 pin	Standard VGA	DDC1 Host	DDC2B or DDC2B+ Host	DDC2AB Host	DDC1/2 Display
11	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Optional
12	Monitor ID bit 1	Monitor ID bit 1	Monitor ID bit 1	Monitor ID bit 1	Optional
4	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Optional
15	Monitor ID bit 3	Monitor ID bit 3	Monitor ID bit 3	Monitor ID bit 3	Optional
9	NC	50mA min	50mA min	300mA min	Optional
Hardware Support	No	Yes	Yes	No	Yes

Based on VESA Display Data Channel (DDC) Standard Ver. 3 Dec. 15, 1997

Place close to CONNECTOR

Close to Connector

DDCCDATA\_DAC2\_R

DDCCCLK\_DAC2\_R

A\_HSYNC\_DAC2\_R

A\_VSYNC\_DAC2\_R

A\_R\_DVH4 (12)

A\_G\_DVH4 (12)

A\_B\_DVH4 (12)

A\_R\_DB15

A\_G\_DB15

A\_B\_DB15

DDCCDATA\_DAC2\_R

DDCCCLK\_DAC2\_R

A\_HSYNC\_DAC2\_R

A\_VSYNC\_DAC2\_R

A\_R\_DVH4 (12)

A\_G\_DVH4 (12)

A\_B\_DVH4 (12)

A\_R\_DB15

A\_G\_DB15

A\_B\_DB15

DDCCDATA\_DAC2\_R

DDCCCLK\_DAC2\_R

A\_HSYNC\_DAC2\_R

A\_VSYNC\_DAC2\_R

A\_R\_DVH4 (12)

A\_G\_DVH4 (12)

A\_B\_DVH4 (12)

A\_R\_DB15

A\_G\_DB15

A\_B\_DB15

DDCCDATA\_DAC2\_R

DDCCCLK\_DAC2\_R

A\_HSYNC\_DAC2\_R

A\_VSYNC\_DAC2\_R

A\_R\_DVH4 (12)

A\_G\_DVH4 (12)

A\_B\_DVH4 (12)

A\_R\_DB15

A\_G\_DB15

A\_B\_DB15

DDCCDATA\_DAC2\_R

DDCCCLK\_DAC2\_R

A\_HSYNC\_DAC2\_R

A\_VSYNC\_DAC2\_R

A\_R\_DVH4 (12)

A\_G\_DVH4 (12)

A\_B\_DVH4 (12)

A\_R\_DB15

A\_G\_DB15

A\_B\_DB15

DDCCDATA\_DAC2\_R

DDCCCLK\_DAC2\_R

A\_HSYNC\_DAC2\_R

A\_VSYNC\_DAC2\_R

A\_R\_DVH4 (12)

A\_G\_DVH4 (12)

A\_B\_DVH4 (12)

A\_R\_DB15

A\_G\_DB15

A\_B\_DB15

DDCCDATA\_DAC2\_R

DDCCCLK\_DAC2\_R

A\_HSYNC\_DAC2\_R

A\_VSYNC\_DAC2\_R

A\_R\_DVH4 (12)

A\_G\_DVH4 (12)

A\_B\_DVH4 (12)

A\_R\_DB15

A\_G\_DB15

A\_B\_DB15

DDCCDATA\_DAC2\_R

DDCCCLK\_DAC2\_R

A\_HSYNC\_DAC2\_R

A\_VSYNC\_DAC2\_R

A\_R\_DVH4 (12)

A\_G\_DVH4 (12)

A\_B\_DVH4 (12)

A\_R\_DB15

A\_G\_DB15

A\_B\_DB15

DDCCDATA\_DAC2\_R

DDCCCLK\_DAC2\_R

A\_HSYNC\_DAC2\_R

A\_VSYNC\_DAC2\_R

A\_R\_DVH4 (12)

A\_G\_DVH4 (12)

A\_B\_DVH4 (12)

A\_R\_DB15

A\_G\_DB15

A\_B\_DB15

DDCCDATA\_DAC2\_R

DDCCCLK\_DAC2\_R

A\_HSYNC\_DAC2\_R

A\_VSYNC\_DAC2\_R

A\_R\_DVH4 (12)

A\_G\_DVH4 (12)

A\_B\_DVH4 (12)

A\_R\_DB15

A\_G\_DB15

A\_B\_DB15

DDCCDATA\_DAC2\_R

DDCCCLK\_DAC2\_R

A\_HSYNC\_DAC2\_R

A\_VSYNC\_DAC2\_R

A\_R\_DVH4 (12)

A\_G\_DVH4 (12)

A\_B\_DVH4 (12)

A\_R\_DB15

A\_G\_DB15

A\_B\_DB15

DDCCDATA\_DAC2\_R

DDCCCLK\_DAC2\_R

A\_HSYNC\_DAC2\_R

A\_VSYNC\_DAC2\_R

A\_R\_DVH4 (12)

A\_G\_DVH4 (12)

A\_B\_DVH4 (12)

A\_R\_DB15

A\_G\_DB15

A\_B\_DB15

DDCCDATA\_DAC2\_R

DDCCCLK\_DAC2\_R

A\_HSYNC\_DAC2\_R

A\_VSYNC\_DAC2\_R

A\_R\_DVH4 (12)

A\_G\_DVH4 (12)

A\_B\_DVH4 (12)

A\_R\_DB15

A\_G\_DB15

A\_B\_DB15

DDCCDATA\_DAC2\_R

DDCCCLK\_DAC2\_R

A\_HSYNC\_DAC2\_R

A\_VSYNC\_DAC2\_R

A\_R\_DVH4 (12)

A\_G\_DVH4 (12)

A\_B\_DVH4 (12)

A\_R\_DB15

A\_G\_DB15

A\_B\_DB15

DDCCDATA\_DAC2\_R

DDCCCLK\_DAC2\_R

A\_HSYNC\_DAC2\_R

A\_VSYNC\_DAC2\_R

A\_R\_DVH4 (12)

A\_G\_DVH4 (12)

A\_B\_DVH4 (12)

A\_R\_DB15

A\_G\_DB15

A\_B\_DB15

DDCCDATA\_DAC2\_R

DDCCCLK\_DAC2\_R

A\_HSYNC\_DAC2\_R

A\_VSYNC\_DAC2\_R

A\_R\_DVH4 (12)

A\_G\_DVH4 (12)

A\_B\_DVH4 (12)

A\_R\_DB15

A\_G\_DB15

A\_B\_DB15

DDCCDATA\_DAC2\_R

DDCCCLK\_DAC2\_R

A\_HSYNC\_DAC2\_R

A\_VSYNC\_DAC2\_R

A\_R\_DVH4 (12)

A\_G\_DVH4 (12)

A\_B\_DVH4 (12)

A\_R\_DB15

A\_G\_DB15

A\_B\_DB15

DDCCDATA\_DAC2\_R

DDCCCLK\_DAC2\_R

A\_HSYNC\_DAC2\_R

A\_VSYNC\_DAC2\_R

A\_R\_DVH4 (12)

A\_G\_DVH4 (12)

A\_B\_DVH4 (12)

A\_R\_DB15

A\_G\_DB15

A\_B\_DB15

DDCCDATA\_DAC2\_R

DDCCCLK\_DAC2\_R

A\_HSYNC\_DAC2\_R

A\_VSYNC\_DAC2\_R

A\_R\_DVH4 (12)

A\_G\_DVH4 (12)

A\_B\_DVH4 (12)

A\_R\_DB15

A\_G\_DB15

A\_B\_DB15

DDCCDATA\_DAC2\_R

DDCCCLK\_DAC2\_R

A\_HSYNC\_DAC2\_R

A\_VSYNC\_DAC2\_R

A\_R\_DVH4 (12)

A\_G\_DVH4 (12)

A\_B\_DVH4 (12)

A\_R\_DB15

A\_G\_DB15

A\_B\_DB15

DDCCDATA\_DAC2\_R

DDCCCLK\_DAC2\_R

A\_HSYNC\_DAC2\_R

A\_VSYNC\_DAC2\_R

A\_R\_DVH4 (12)

A\_G\_DVH4 (12)

A\_B\_DVH4 (12)

A\_R\_DB15

A\_G\_DB15

A\_B\_DB15

DDCCDATA\_DAC2\_R

DDCCCLK\_DAC2\_R

A\_HSYNC\_DAC2\_R

A\_VSYNC\_DAC2\_R

A\_R\_DVH4 (12)

A\_G\_DVH4 (12)

A\_B\_DVH4 (12)

A\_R\_DB15

A\_G\_DB15

A\_B\_DB15

DDCCDATA\_DAC2\_R

DDCCCLK\_DAC2\_R

A\_HSYNC\_DAC2\_R

A\_VSYNC\_DAC2\_R

A\_R\_DVH4 (12)

A\_G\_DVH4 (12)

A\_B\_DVH4 (12)

A\_R\_DB15

A\_G\_DB15

A\_B\_DB15

DDCCDATA\_DAC2\_R

DDCCCLK\_DAC2\_R

A\_HSYNC\_DAC2\_R

A\_VSYNC\_DAC2\_R

A\_R\_DVH4 (12)

A\_G\_DVH4 (12)

A\_B\_DVH4 (12)

A\_R\_DB15

A\_G\_DB15

A\_B\_DB15

DDCCDATA\_DAC2\_R

DDCCCLK\_DAC2\_R

A\_HSYNC\_DAC2\_R

A\_VSYNC\_DAC2\_R

A\_R\_DVH4 (12)

A\_G\_DVH4 (12)

A\_B\_DVH4 (12)

A\_R\_DB15

A\_G\_DB15

A\_B\_DB15


DDCCDATA\_DAC2\_R

DDCCCLK\_DAC2\_R

A\_HSYNC\_DAC2\_R

A\_VSYNC\_DAC2\_R



A\_R\_DVH4 (12)




### STUFFING OPTIONS

Hot-Plug Detect Circuit	MUST INSTALL	MUST NOT INSTALL
Type A	Ra, Rb, Rc, Rd=0R, Qa, Qb	Re
Type B	Ra=0R, Rc, Rd=10K, Re, Qa	Rb, Qb


	HPD_ExtTMDs_DVI	HPD_ExtTMDs Type A	HPD_ExtTMDs Type B
NC	High Z	0 (0V)	0 (0V)
Connected	5V	1 (3.3V)	1 (3.3V)




Place Resistors close to ASIC.



Place near connector  
OR leaves footprint for Ferrite  
Beads if req'd for EMI



The 7-pin MiniDIN footprint allows one of the two MiniDINs:  
- 7-pin Svideo/Composite MiniDIN P/N 6071001500  
- 4-pin Svideo MiniDIN P/N 6070001000



ATI Technologies Inc.  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada L3T 7X6  
(905) 882-2600

Title	PCIE RV370 64-bit 32/64MB BGA DI-VO-V LS	Rev	0
Size	Custom	Document Number	105-A628XX-00A
Date	Monday, May 02, 2005	Sheet	19 of 15

DVI/VGA SCREWS





Bracket Screws



MISC. BOARD PARTS



ATX Brackets




Spring push-pin

ITW push-pin



ATI Technologies Inc.  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7X6  
(905) 882-2600

Title	PCIE RV370 64-bit 32/64MB BGA DI-VQ-V LS		
Size	Document Number	105-A628XX-00A	Rev
Custom			0
Date	Monday, May 02, 2005	Sheet	14 of 15



#### REFERENCE DESIGN

THESE SCHEMATICS ARE SUBJECT TO MODIFICATION AND DESIGN IMPROVEMENTS. PLEASE CONTACT ATI FIELD APPLICATION ENGINEERING BEFORE USING THE INFORMATION CONTAINED HEREIN.

#### RESTRICTION NOTICE

THESE SCHEMATICS CONTAIN INFORMATION WHICH IS PROPRIETARY TO AND IS THE PROPERTY OF ATI, AND MAY NOT BE USED, REPRODUCED OR DISCLOSED IN ANY MANNER WITHOUT EXPRESSED WRITTEN PERMISSION FROM ATI.



ATI Technologies Inc.  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7X6  
(905) 882-2600

Title		PCIE RV370 64-bit 32/64MB BGA DI-VO-V LS	
Size	Document Number	105-A628XX-00A	Rev
B			0
Date:	Monday, May 02, 2005	Sheet	15 of 15