


PG142-B00
DP + DP + DP + HDMI/DP


TABLE OF CONTENTS

Page	Description
1	Table of Contents
2	Block Diagram
3	PCI Express
4	PCIe GEN4 RC TERMINATIONS
5	MEMORY: GPU FB_AB
6	MEMORY: FBA[31:0]
7	MEMORY: FBA[63:32]
8	MEMORY: FBB[31:0]
9	MEMORY: FBB[63:32]
10	MEMORY: GPU FB_CD
11	MEMORY: FBC[31:0]
12	MEMORY: FBC[63:32]
13	MEMORY: FBD[31:0]
14	MEMORY: FBD[63:32]
15	GPU PWR & GND 1
16	GPU PWR & GND 2
17	GPU PWR & GND 3 (XVDD)
18	GPU DECOUPLING FBVDDQ
19	GPU DECOUPLING NVVDD
20	GPU DECOUPLING NVVDD
21	IO: IFPAB NC
22	IO: IFPF DP
23	IO: IFPE DP
24	IO: IFPD DP
25	IO: IFPC HDMI/DP

Page	Description
26	MISC1: ROM, XTAL, STRAPS
27	MISC2: JTAG, GPIO, ADC, I2C, FL, STEERO
28	MISC3: RGB
29	PS: 1V8
30	PS: 5V
31	PS: PEXVDD
32	PS: FBVDDQ
33	PS: FBVDDQ PH2
34	PS: NVVDD Controller
35	BLANK PAGE
36	PS: NVVDD PH4, PH6
37	PS: NVVDD PH1, PH3
38	PS: NVVDD PH2, PH5
39	PS: NVVDD PH9
40	PS: NVVDD PH7
41	PS: NVVDD PH10, PH8
42	PS: OVRS_INPUT POWER BALANCE
43	PS: RDT3_12V & 3V3_A Switcher
44	PS: INPUTS, FILTERING and MONITORING
45	PS: PEX_12V, PEX_3V3 AND A3V3_AUX
46	PS: STEERING, UPB, HOT UNPLUG
47	SEQ: 5V, 1V8, 3V3_SEQ
48	SEQ: NVVDD, PEX, FBVDDQ ENABLE
49	SEQ: MISC
50	SEQ: VOLTAGE MONITOR


Page	Description
51	FAN & LED
52	PS: OVRM_PWR_SENSE
53	MECH
54	PTC








MICRO-STAR INT'L CO.,LTD
MS-V390

Size Custom	Document Description 0003_PCI Express	Rev 1.0
Date: Wednesday, July 28, 2020	Sheet	3 of 54




```
//syseng/Projects/GA1xx/GA1XX_CMD-Mapping.xlsx
```







CLOSE OR UNDER DRAM






AROUND DRAM





CLOSE OR UNDER DRAM











C239
location ---- colse remote sense




























FBVDDQ


UNDER GPU: 24x 0402 1uF; 8x 0603 10uF





UNDER GPU

FBVDDQ


5x 0603 10uF; 9X 0603 22uF






CLOSE TO GPU




37 x 0402 1uF




UNDER GPU



UNDER GPU






H=High :Tied to 1.8V
M=Middle:Tied to 0.9V
L=Low :Tied to 0V


DEFAULT

H=High :Tied to 1.8V
M=Middle:Tied to 0.9V
L=Low :Tied to 0V

```
1:PCIE_CFG LOW POWER
0:PCIE_CFG HIGH POWER

1:VGA_DEVICE ENABLE
0:VGA_DEVICE DISABLE
```





Remove RGB LED

WHITE DRIVE

LOGO LED WHITE

LOGO LED RED

RED DRIVE


GREEN DRIVE

BLUE DRIVE



MICRO-STAR INT'L CO.,LTD		
MS-V390		
Size	Document Description	Rev
Custom	0028_MISC3_RGB	1.0
Date: Wednesday, July 29, 2020		Sheet 28 of 54

1v8 Switcher







Change L36


Remove co-layout


$$0.8V \cdot (1 + 40.2K / 7.68K) = 4.9875V$$




PEX Switcher













00205363 MSI CONFIDENTIAL
RD(C) 200101201 Weistang (唐浩健)
劉魏 (30001789) RMA工程課

BLANK PAGE

	MICRO-STAR INT'L CO.,LTD		
	MS-V390		
	Size	Document Description	Rev
	Custom	0035_BLANK PAGE	1.0
Date: Wednesday, July 29, 2020		Sheet 35 of 54	

[illegible]

colayout only no self standing mlccs





MS-V390




10

Sheet 37 of 64


NVVDD PH2(PWM2)







NVVDD PH5(PWM5)





NVVDD PH9(PWM3)




DEL C143 C134 C130 C168








NVVDD PH8(PWM8)




MICRO-STAR INT'L CO.,LTD
MS-V390

Size Custom	Document Description 0041_PS_NVDD PH10, PH8	Rev 1.0
Date: Wednesday, July 29, 2020	Sheet 41 of 54	




AND GATE LOGIC				SWITCH		VOUT
GPIO1	GPIO29	SWITCH	VOUT	SWITCH		VOUT
0	0	0	12V	0	VOUT = VIN1	
0	1	0	12V	1	VOUT = VIN2	
1	0	0	12V			
1	1	1	3V3A			




Remove 12 PIN Power connector's CURRENT SENSEING

one 12pin EXT power conn. change to two reverse 8pin conn.


PEX8 INPUT 2/B - 2x4 PCIE CON 150W




PEX8 INPUT 1/A - 2x4 PCIE CON 150W



PEX 8 Input Present 1/A




PEX 8 Input Present 2/B




PEX 8 Input Present 1/A



PEX 8 Input Present 2/B




PEX Input - Under Power Boot Control



Remove RS24

one 12pin EXT power conn. change to two reverse 8pin conn.



POWER CONNECTOR HOT-UNPLUG DETECT



Remove power connector HOT-UNPLUG


one 12pin EXT power conn. change to two reverse 8pin conn.

12V CURRENT STEERING (UNDER POWER BOOT):

GUIDES CURRENT FROM PEX EDGE TO PEX 8 PIN INPUT AREA


Remove 12V CURRENT STEERING






MICRO-STAR INT'L CO.,LTD
MS-V390

Size Custom	Document Description 0048_SEQ_NVDD, PEX, FBVDDQ EN	Rev 1.0
Date: Wednesday, July 28, 2020	Sheet 48 of 54	





BOM Configuration


OPTIONS	PEX3V3_SENSE	PEX12V_SENSE	OTHER_12V_SENSE
Use Pre-Filter	Pre-Filter	Pre-Filter	Pre-Filter
NO Pre-Filter	Voltage_Monitor	Voltage_Monitor	N/A

Signal	Direction	Function
3V3	INPUT	Sense the 3V3 Voltage from PCIe golden finger
12V	INPUT	Sense the 12V Voltage from PCIe golden finger
PS_VMON_PG0OD	OPEN-DRAIN	Floating(H) once both 3V3 and 12V reach Vth
GC8_FB_EN	INPUT	Indicator for RTD3/GC8 resistance, Use to Mask the VMON_PG0OD
PS_PF_SKIP	INPUT	From INA3221(VPU) or Pre-filter(SKIP)
PS_PF_BSC0K	INPUT	From INA3221(PV) or Pre-filter(BS_OK)

2-PIN LED HEADER

Remove 2-PIN LED function

Add Fan tach buffer circuit



DUAL FAN 4-PIN HEADERS

change to D01-AT54C49-LA9

R_1 rename to RS106


R_3 rename to RS101


change J15 footprint

Remove J502

change J16 footprint

Remove J501







MODE PIN STATUS	MULTIPLEXER OPERATION
LOW	DEVICE A
TRI-STATE(FLOATING)	STAND-ALONE
HIGH	DEVICE B

ENABLE PIN STATUS	MULTIPLEXER OPERATION
LOW	FULLY FUNCTIONAL
TRI-STATE(FLOATING)	LIMITED FUNCTION
HIGH	STANDBY


Bracket:

Add MEC (from V388 10)





ADD MEC

Remove CLP1 / CLP2 / CLP3



Bracket Screw



MICRO-STAR INT'L CO.,LTD			
MS-V390			
Size	Document Description	Rev	
Custom	0053_MECH	1.0	
Date: Wednesday, July 29, 2020		Sheet 83 of 84	

