```
PRIMARY ** VGA1 DAC A ** LFH1 TMDS A I2C1.
SECONDARY ** S-VIDEO/TV-OUT DAC B ** LFH2 VGA2 TMDS B I2C0
VIDCAP ** VIP 7113 I2C2.
```

## P78, NV17, 4Mx32 DDR, 64MB, RGB, TV-out, video capture, AGP4X

PCI DEVICE ID = 0X171 FOR NV17-128D.



X01: P78-A00 New file Created P71-X39+memory of P75 and new Mem PS

X02: P78-A00 Memory Address bus termination removed

X03: P78-A00 Cleanup- Design Review updates X04: P78-A00 Mem Data/DQM bus Swapped on 11/14/01

X05: P78-A00 IFP PLLVDD REGULATOR ADDED FBBCLK0 and 1 interchanged

X06tr Member U201/U203

Mem clock Pullups not required-R243 to R250 removed.

MVREF res package changed from 0603 to 0402 for R219,R220 to R222, R239 to R242
U201- nets FBD19,20,21 swapped

X07: P78-A00 For I2C-2 Pull up/Protection R1033 to 1036( 4 pcs), 0603 addeded L602, L603 (2pcs), 0805 added. C883,C884 (2pcs), 0603 added D505, D506 (2pcs), sot23 added.

X08: P78-A00 Changed the power for GPU Frame buffer decaps. Should be FBVDDQ/FBVDD.

Deleted C868, C846 - TH part no space. L602, L603- Package changed from 0805 to 0603. GPU VDDDVO, C529, C530 AND DVOVREF TO 3.3V instead of

x09: NB-AU0

ADDED ONE MORE REGULATOR FOR IFP PLLVDD
C885, C886 -0805 ADDED
R1038,R1039-0402 ADDED
U825 ADDED
R1028, R1029, R1031, R1032 PACKAGE
CHANGED TO 0402.

X10: P78-A00-Final Review
C419, C886 removed.-Not required

X11: P78-A00

R1040 Pull Down for Hotswap input added

R616 added in series to Core switcher 12V input

X13: P78-A00

R201 AND C293 to be on FBVDD/Q instead of 3.3V

X14: P78-A00-PCB X-Released Moved C618 CAP from 12V to 12V\_IN

X15: P78-A00 -SCH X-Released
Memory Power R69 to support 2.8V or 2.5V Sku.
R69 CHANGED TO 154R FROM 150R FOR 2.8V
Bracket component added to SCH

NVVDD more comments added in PS sheet Mem PScomments edited in PS sheet

## PAGE OVERVIEW

- 1 top (this) page
- 2 1. AGP interface, core decoupling
- 3 2.a NV17 Frame Buffer
- 4 2.b Frame Buffer 0..63
- 5 2.c Frame Buffer 64...127
- 6 3.a Dual DAC, 1st VGA
- 7 3.b Dual DAC, 2nd LFH
- 8 4. LFH/Panel
- 9 5. TV-out, video capture, stereo
- 10 6. Power supply
- 11 6a. Memory Linear Regulator
- 12 7. BIOS, Strapping

X17: P78-A00 Y300 Should be 18pF XTAL

C320,C321- New tuned values are 18pF New Discrete VGA filter component values changed to 10pF-68nH-No cap- 68nH-10pF. NO\_STUFF Integrated filter components.

U511 memory regulator o/p current spec lowerd to 2.0A and Added new NVPN for 2.5V. C145 No\_stuff
U701-More substitute added

P300-DB15 and Bracket replaced with new PN.

X18: P78-A00
 VGA Filter 10pF to be stuffed, missed in X17

X19: P78-A00


Add note in SCH that SAA7113 is not supported in this design Heat sink M2 changed from 45x45mm to 53x64mm


| Stuff Option | Meaning   |
|--------------|---|
| COMMON       | Common to all assemblies                              |
| NO STUFF     | Not present in any assembly                           |
| VIDCAP       | Video In - Video Out, or Video Capture                |
| LFH          | LFH BOTH CHANNELS, NO TV, NO VIDCAP                   |
| TV           | Second DAC channel goes to Svideo connector as TV Out |
| TVO          | 4pin DIN for TV Only                                  |
| 1117         | Fixed 1117 linear regulator for A3.3V                 |
| 1117_ADJ     | Adjustable 1117 linear regulator for A3.3V            |
| NO_1117      | Connect A3.3V to 3.3V. No 1117 regulator.             |
| IFPREG0      | 2.8V FOR IFP0PLLVD FOR LFH                            |
| IFPREG1      | 2.8V FOR IFP1PLLVD FOR LFH                            |
| IFPREG3V     | IFP PLLVDD REGULATORS INPUT 3.3V                      |
| IFPREG5V     | IFP PLLVDD REGULATORS INPUT 5V                        |
| ONE_IFPREG   | COMMON 2.8V REGULATOR FOR IFP0PLLVD AND IFP1PLLVDD    |
| IFP03V       | A3.3V FOR IFP0PLLVD, DON'T USE IFPREG0, FOR TV        |
| IFP13V       | A3.3V FOR IFP1PLLVD, DON'T USE IFPREG1, FOR TV        |
| NV17-128D    | STRAP OPTION 0X171                                    |
| CLAMP1       | VGA1 Sync/I2C Clamping diodes                         |
| RGB_PROT     | RGB Protection diodes on primary DAC outputs          |
| CLAMP2       | VGA2 Sync/I2C Clamping diodes                         |
| RGB2_PROT    | RGB Protection diodes on secondary DAC outputs        |
| CLAMP3       | VIDCAP I2C/Video In Clamping diodes                   |
| TVCLAMP      | TV Red/Green Clamping diodes                          |
| GPU          | GPU ONLY  |
| NV17-128D    | IDSTRAP OPTION-171H                                   |
| MEMORY       | Memory only   |
| M2-8V        | Memory & PS output 2.8V                               |
| M2-5V        | Memory & PS output 2.5V                               |
|              |   |


140-10078-0000-A00 602-10078-0000-A00


| <b>6</b>                 | NVIDIA Corporation<br>3535 Monroe St<br>Santa Clara, CA 95051, USA |           |  |        |       |   |    |    |           |
|--------------------------|--|-----------|--|--------|-------|---|----|----|-----------|
|                          | P78, NV17, 4MX32 DDR, 64MB, LFH/RGB, TV-out, Video Capture, AGP4X  |           |  |        |       |   |    |    |           |
| NVIDIA                   |  |           |  |        |       |   |    |    |           |
|                          | Size<br>Custor   | CAGE Code |  | DWG NO |       |   |    |    | Rev<br>17 |
| Monday, January 14, 2002 | Scale  | -         |  | 1      | Sheet | 1 | of | 12 |           |


| lem:lem:lem:lem:lem:lem:lem:lem:lem:lem:   |
|--|
| Item\tQuantity\tReference\tValue\tAssembly\tMAIN\tNVPN\tSource Package\tAVL1\tAVL2\tAVL3\tAVL4\tAVL5 |
































COMMON 110-00018-0000-000 HEATSINK, PASSIVE, MECH HOLD DOWN, 53mm X 64mm



- 9 DVOHSYNC >> DVOHSYNC
- VIPHAD0 >> VIPHAD0
- 9 VIPHAD1 >> VIPHAD1

M401 BRACKET VGA\_DIN\_STD:VGA\_DIN\_LP:VGA\_STD:VGA\_LP

## 7. BIOS, Strapping

