

P402-A02 DESI GN -- G84/G86, 600/700 128/256 MB DDR3, VGA, DVI -I , SD/HDTV

SKU	VARI ANT	NVPN	ASSEMBLY
B	BASE	600-10402-base-sch	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO STUFF ASSEMBLY NOTES AND BOM NOT FINAL
1	SKU0000	600-10402-0000-200	G84-300, 600/700MHz 256MB 16Mx32 BGA135 GDDR3 DVI+DVI+HDTV-Out
2	SKU0010	600-10402-0010-200	G86-400-500/700MHz 256/128 MB 16Mx32 BGA135 GDDR3 DVI+VGA+HDTV-Out
3	SKU0500	600-50402-0500-200	G84-875, 600/700MHz 256MB 16Mx32 BGA135 GDDR3 DVI+DVI+HDTV-Out
4	SKU9100	600-10402-9100-200	G84-300, 600/700MHz 256MB 16Mx32 BGA135 GDDR3 DVI+DVI+HDTV-Out
5	<UNDEFI NED>	<UNDEFI NED>	<UNDEFI NED>
6	<UNDEFI NED>	<UNDEFI NED>	<UNDEFI NED>
7	<UNDEFI NED>	<UNDEFI NED>	<UNDEFI NED>
8	<UNDEFI NED>	<UNDEFI NED>	<UNDEFI NED>
9	<UNDEFI NED>	<UNDEFI NED>	<UNDEFI NED>
10	<UNDEFI NED>	<UNDEFI NED>	<UNDEFI NED>
11	<UNDEFI NED>	<UNDEFI NED>	<UNDEFI NED>
12	<UNDEFI NED>	<UNDEFI NED>	<UNDEFI NED>
13	<UNDEFI NED>	<UNDEFI NED>	<UNDEFI NED>
14	<UNDEFI NED>	<UNDEFI NED>	<UNDEFI NED>
15	<UNDEFI NED>	<UNDEFI NED>	<UNDEFI NED>

PAGE SUMMARY:

- Page 1: TABLE OF CONTENTS & REVISION HISTORY
- Page 2: PCI EXPRESS 16X, NVVDD DECOUPLING CAPS, PEX IOVDD/Q DECOUPLING CAPS
- Page 3: FBA MEMORY INTERFACE, GPU FBVDD/Q DECOUPLING CAPS
- Page 4: FBA 8Mx32 DDR3 MEMORIES, FBA COMMAND BUS PU'S, FBA CLK TERMS
- Page 5: FBA MEMORY FBVDD/Q DECOUPLING CAPS
- Page 6: FBC MEMORY INTERFACE, GPU FBVTT
- Page 7: FBC 8MX32 DDR3 MEMORIES, FBC CMD BUS PU'S, FBC CLK TERMS
- Page 8: FBC MEMORY FBVDD/Q DECOUPLING CAPS, GPU GND CONNECTIONS
- Page 9: DACA FILTERS, DACA SYNC BUFFERS & DB15 SOUTH
- Page 10: DACC FILTERS, DACC SYNC BUFFERS & DB15 MID
- Page 11: TMDS LINK A/B & PU'S, TMDS IO BACKDRIVE PREVENTION, DVI CONNECTOR SOUTH
- Page 12: TMDS LINK C/D & PU'S, DVI CONNECTOR MID
- Page 13: MIOA & MIOB, SLI CONNECTOR
- Page 14: DACB FILTERS, MINIDIN CONNECTOR NORTH, COMPONENT VIDEO OUTPUT CONNECTOR
- Page 15: SPDIF-IN HEADER, XTAL
- Page 16: EXTERNAL THERMAL SENSOR, 2PIN / 4PIN FAN CONTROL, GPIO
- Page 17: BIOS ROM, HDCP ROM
- Page 18: BIOS STRAPS & MECHANICALS
- Page 19: POWER SUPPLY LINEARS: DDC5V, TMDS PLLVDD, DACB VDD, MIOA\_VDDQ
- Page 20: POWER SUPPLY: 5V, TMDSIOVDD, PEX1V2 AND FBVDDQ SWITCHER
- Page 21: POWER SUPPLY: SINGLE PHASE NVVDD, NVVDD SET CONTROL

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NV I D I A CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA

ASSEMBLY

G84-300, 600/700MHz 256MB 16Mx32 BGA135 GDDR3 DVI+DVI+HDTV-Out

PAGE DETAIL

TABLE OF CONTENTS & REVISION HISTORY

NV\_PN

600-10402-0000-200 C

ID

p402

PAGE


1 OF 21

NAME

broth


DATE

22-FEB-2007





FrameBuffer: Partition A 8Mx32 BGA136 DDR3



ASSEMBLY	G84-300, 600/700MHz 256MB 16Mx32 BGA135 GDDR3 DVI +DVI +HDTV-Out
PAGE DETAIL	FBA 8Mx32 DDR3 MEMORIES, FBA COMMAND BUS PU'S, FBA CLK TERMS

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY  
SANTA CLARA, CA 95050, USA




NV_PN	600-10402-0000-200 C
-------	----------------------

ID	p402	PAGE	4 OF 21
----	------	------	---------


NAME	broth	DATE	22-FEB-2007
------	-------	------	-------------

FRAME BUFFER: PARTITION A DECOUPLING


Decoupling for FBA 0..31



Decoupling for FBA 32..63




ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

FRAMEBUFFER: PARTITION C 8Mx32 BGA136 DDR3






FRAMEBUFFER: PARTITION C DECOUPLING

14

Decoupling for FBC 0..31


Decoupling for FBC 32..63




ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.



BT	DACA_RED	1	750HM
BT	DACA_GREEN	1	750HM
BT	DACA_BLUE	1	750HM
BT	DACA_RED_C	1	750HM
BT	DACA_GREEN_C	1	750HM
BT	DACA_BLUE_C	1	750HM
BT	DACA_HSYNC	1	500HM
BT	DACA_VSYNC	1	500HM
BT	AHB	1	500HM
BT	AHB	1	500HM
BT	DACA_VSYNC_BUF	1	500HM
BT	DACA_HSYNC_BUF	1	500HM
BT	DACA_VSYNC_C	1	500HM
BT	DACA_HSYNC_C	1	500HM




<b>NVI D I A C O R P O R A T I O N</b> 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA			
<b>NV_PN</b> 600-10402-0000-200 C			
<b>ID</b>	p402	<b>PAGE</b>	9 OF 21
<b>NAME</b>	broth	<b>DATE</b>	22-FEB-2007

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

Secondary Display (DACC), Slim DB15

DACC RGB-FILTER

NET_NAME	NV_CRI TI CAL_NET	IMPEDANCE	MIN LINE WIDTH
DACC_VDD		12M L	
DACC_VREF		12M L	
DACC_RSET		12M L	
DACC_RED	1	75OHM	
DACC_GREEN	1	75OHM	
DACC_BLUE	1	75OHM	
DACC_RED_C	1	75OHM	
DACC_GREEN_C	1	75OHM	
DACC_BLUE_C	1	75OHM	
DACC_HSYNC	1	50OHM	
DACC_VSYNC	1	50OHM	
CVB	1	50OHM	
CHB	1	50OHM	
DACC_VSYNC_BUF	1	50OHM	
DACC_HSYNC_BUF	1	50OHM	
DACC_VSYNC_C	1	50OHM	
DACC_HSYNC_C	1	50OHM	



6

MIDDLE

Place 0ohm Resistor Incident with Common Mode Choke

FOR ESD DIODES

Place in output filter section!

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


ASSEMBLY	G84-300, 600/700MHz, 256MB, 16Mx32, BGA135, GDDR3, DVI+DVI+HDTV-Out
PAGE DETAIL	DACC FILTERS, DACC SYNC BUFFERS & DB15 MID

NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	600-10402-0000-200 C		
ID	p402	PAGE	10 OF 21
NAME	broth	DATE	22-FEB-2007


INTERNAL TMDS . . LINK A & B

NOTE: GPU HAS ON DIE PULL UPS ON TMDS LINES . . EXTERNAL PULLUPS ADDED (FOR CYA) IN CASE ON-DIE CURRENT DRAW IS EXCESSIVE

7



Hotplug Detection




NETNAME	MIN_LENGTH	VOLTAGE
I FPAB_PLLVDD	12MI L	1.8V
TMDS_I_OVDD	12MI L	3.3V
I FPAB_I_OVDD	12MI L	3.3V
I FPABRSET	12MI L	
TMDS_I_OBACK	12MI L	

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	600-10402-0000-200 C		
ID	p402	PAGE	11 OF 21
NAME	broth	DATE	22-FEB-2007

## INTERNAL TMDS .. LINK C &amp; D



NETNAME		MIN_L1 NE_W DTH	VOLTAGE
BI	IFPCD_RSET	12MI L	
BI	IFPCD_PLLVDD	12MI L	1.8V
BI	IFPCD_IOVDD	12MI L	3.3V

## Hotplug Detection



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA

NIV. BN	600-10403-0000-300 C
---------	----------------------



NV_PN	600-10402-0000-200 C		
LD	2403	PAGE	12 OF 21

ID	p402	PAGE	12 OF 21
NAME	broth	DATE	22-FEB-2007



NAME	DOETH	DATE	22-FEB-2007

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

G3 VI P/MI OB






G3 MI OA




## DACB . . Mini DIN VIDEO OUT CONNECTOR

NET_NAME	MIN_LENGTH	IMPEDANCE	NCriticalNet
OUT DACB_C_OUT		75ohm	1
OUT DACB_CVBS_OUT		75ohm	1
OUT DACB_PB_OUT		75ohm	1
BI MDIN_PbOut_C		75ohm	1
BI MDIN_Cout_C		75ohm	1
BI MDIN_Yout_C		75ohm	1
IN DACB_VDD	12mIL		
IN DACB_VREF	12mIL		
IN DACB_RSET	12mIL		




XTAL/PLLVDD/SPDIF IN

SPDIF IN



XTAL/PLLVDD

13



NETNAME		MIN_LINE_WIDTH	
1N	XTALIN	10MIL	L
1N	XTALOUT	10MIL	L
1N	PLLVD_R	12MIL	L
1N	PLLVD	12MIL	L
1N	VID_PLLVD	12MIL	L
1N	XTALSSIN	10MIL	L
1N	XTALOUTBUFF	10MIL	L
1N	SPDIFIN	560HM	2
1N	SPDIFIN_C	560HM	2
1N	SPDIFIN_C2	560HM	2
1N	SPDIFIN_COMP	560HM	2
1N	SPDIFIN_COMP_R	560HM	2
1N	SPDIFIN_COMP_R1	560HM	2
1N	SPDIFIN_C3	560HM	2
1N	SPDIFIN_COMP2	560HM	2
1N	SPDIFIN_COMP2_O	560HM	2
1N	F_SPDIFIN	560HM	2

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION


2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA




NV\_PN 600-10402-0000-200 C

ID	p402	PAGE	15 OF 21
NAME	broth	DATE	22-FEB-2007







Thermal Protection



HDCP ROM (serial)




BIOS ROM(serial)



BIOS ROM Mapping



ROM	NV4x/G73
SI	ROM_SI
SO	ROM_SO
SCK	ROM_SCK
CS*	ROM_CS*



BI OS, Straps, Mi sc

STRAPS

Assembly: BIOS



STUFF 2.0K  
BOND OPTION 0 = DISCRETE

STRAP BIT

LOGIC 0

LOGIC 1

REG: NV\_STRAP\_0

RAM\_CFG\_0

RAM\_CFG\_1

RAM\_CFG\_2

RAM\_CFG\_3

PCI\_DEVICE\_0

PCI\_DEVICE\_1

PCI\_DEVICE\_2


PCI\_DEVICE\_3

PCI\_DEVICE\_EXT (4)


PEX\_PLL\_EN\_TERM100

MI\_O\_EN\_33V\_0

Slot Clock Configuration



MECHANICALS & THERMALS



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY  
SANTA CLARA, CA 95050, USA




NV\_PN 600-10402-0000-200 C

ID	p402	PAGE	18 OF 21
NAME	broth	DATE	22-FEB-2007


Power Supply . . . TMD5, MI OA\_VDDQ, DDC5V

	NETNAME	MAX_CURRENT	MIN_LINE_WIDTH	VOLTAGE
BI	5V_FUSED	1A	12MIL	5V
	DDC_5V	DDC_5V	12MIL	5V
BI	5V	1A	10MIL	5V
	TMD5ABPLL_ADJ	TMD5_PLLVDD	12MIL	3.3V
TMD5_PLLVDD	TMD5_PLLVDD		12MIL	1.8V
	MI OA_2V5	1A	12MIL	2.5V
GND	GND		16MIL	0V
	GND		16MIL	0V

DDC 5V




TMD5 AB/CD PLL Supply



$$V_{out} = V_{Ref} * (1 + (R_{bot}/R_{top}))$$
$$1.8V = 1.25V * (1 + (442/1000))$$

MI OA\_VDDQ



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA






NV\_PN 600-10402-0000-200 C


ID	p402	PAGE	19 OF 21
NAME	broth	DATE	22-FEB-2007

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

## POWER SUPPLY .. FBVDDQ, PEX1V2




# NVVDD POWER SUPPLY




## NVVDD Voltage Selection

Place close to NVVDD feedback loop!



NVVDD = 1.0-1.325V@30A


$$1.2 = 0.8\text{v} * (1 + 1\text{K}/2\text{K})$$

NV_PN	600-10402-0000-200 C		
ID	p402	PAGE	21 OF 21
NAME	broth	DATE	22-FEB-2007