




(1) PCI-EXPRESS EDGE CONNECTOR







<div>AMD - PLATFORM HARDWARE ENG</div> <div>#48, No.1387, ZHANGDONG ROAD</div> <div>SHANGHAI, CHINA 201203</div>		<div>AMD</div> <div>2014</div> <div>Advanced Micro Devices</div>	
SHEET: PCIEEXPRESS EDGE CONNECTOR		TITLE: TOBAGO GDDR5 X32	
DATE: Thu Apr 23 05:56:02 2015		REV: 1.0	
SHEET NUMBER: 1 OF 19			
DOCUMENT NUMBER: 105_C913w_00			
NOTES: NOTE			

(2) TOBAGO PCIE INTERFACE



<div>AMD - PLATFORM HARDWARE ENG #48, NO.1387, CHANGDONG ROAD SHANGHAI, CHINA 201203</div>		<div></div>	<div>CONFIDENTIAL AND PROPRIETARY TO TOSHIBA ELECTRONIC COMPONENTS CO., LTD. © 2014 Advanced Micro Devices</div> <div>This AMD Board schematic and design is the exclusive property of AMD, and is provided only to you under a non-disclosure agreement with AMD for the hardware program. Further distribution or disclosure is strictly prohibited. Use of the schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD cannot be responsible for construction of a product requiring the schematic and design, including, but not limited to, any required security of manufacturability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.</div>
--	--	--	--

SHEET: TOBAGO PCE		
DATE: Thu Apr 23 05:54:17 2015	REV: 1.0	
SHEET NUMBER: 2 OF 19	TITLE: TOBAGO GDDR5 X32	
DOCUMENT NUMBER: 105_C913ex_00		
NOTES: NOTE		



AMD - PLATFORM HARDWARE ENG
#48, No.1387, ZHANGDONG ROAD
SHANGHAI CHINA 201203

CONFIDENTIAL AND PROPRIETARY TO ADVANCED MICRODEVICES, INC.
© 2016 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD

SHEET: GDDR5 x32 CHAB

DATE: Thu Apr 23 05:54:19 2015


SHEET NUMBER: 4 OF 11

DOCUMENT NUMBER: 100-881082-1

--	--

REV: 1.0

TORACO GDDDF5 X32






D






1


(7) TOBAGO TMDPAB dDVI





<p>AMD - PLATFORM HARDWARE ENG #48-NO.1387, ZHANGDONG ROAD SHANGHAI, CHINA 201203</p>	<div style="text-align: center;">  </div> <p>CONFIDENTIAL, AND PROPRIETARY TO ADVANCED MICRODEVICES INC. <small>© 2014 Advanced Micro Devices</small></p> <p>The AMD Board schematic and design is the exclusive property of AMD, and is provided only to fulfill under a non-disclosure agreement with AMD, the customer's request. Customer distribution or disclosure in any form, publication, via email, schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representation or warranty of any kind regarding this schematic and design, including, but not limited to, any implied warranty of merchantability or fitness for customer purpose. AMD disclaims responsibility for any consequences resulting from the use of the customer's evaluated board.</p>
<p>SHEET: TOBAGO TMDP48 SDV4 TOP</p>	<p>REV: 1.0</p>
<p>DATE: Thu Apr 23 05:54:20 2015</p>	<p>TITLE: TOBAGO GDDR5 X32</p>
<p>SHEET NUMBER: 7 OF 19</p>	
<p>DOCUMENT NUMBER: 105_C913xx_00</p>	
<p>NOTES: NOTE</p>	


(8) TOBAGO TMDPCD DP HDMI






<p>AMD - PLATFORM HARDWARE ENG #48, No.1387, ZHANGDONG ROAD SHANGHAI CHINA 201203</p>	
<p>SHEET: TOBAGO TMDPCD DP HDMI</p>	
<p>DATE: Thu Apr 23 09:54:21 2015</p>	<p>REV: 1.0</p>
<p>SHEET NUMBER: 8 OF 10</p>	
<p>DOCUMENT NUMBER: 105_C913xx_00</p>	
<p>NOTES: NOTE</p>	




<p>CONFIDENTIAL AND PROPRIETARY TO ADVANCED MICRO DEVICES INC.  2010 Advanced Micro Devices This and related information and design is the exclusive property of AMD and is provided only to certain users on a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this information and design for any purposes other than evaluation requires a Broad Technology Customer Agreement with AMD. All rights are reserved. All information is provided "as is" without any warranties, and design, including, but not limited to, any implied warranty of fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of this information included herein.</p>	<p>TITLE:</p> <p style="text-align: center;">TOBAGO GDDR5 X32</p>
--	---








AMD - PLATFORM HARDWARE ENG #48, NO.1387, ZHANGDONG ROAD SHANGHAI, CHINA 201203				CONFIDENTIAL AND PROPRIETARY TO ADVANCED MICRODEVICES INC. © 1994 Advanced Micro Devices This document contains and design the trade secret property of AMD, and is printed only for review under a non-disclosure agreement with AMD. For evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this information and design for any purpose other than evaluation requires a Signed Technology License Agreement with AMD. AMD makes no representation or warranties of any kind regarding this information and design, including, but not limited to, any implied warranty of non-infringement or fitness for a particular purpose, and disclaims responsibility for any consequences resulting there and of the information included herein.	
SHEET: VDDC_VDDCI_I					
DATE: Thu Apr 23 08:54:23 2015		REV: 1.0			
SHEET NUMBER: 11 OF 19				TITLE: TOBAGO GDDR5 X32	
DOCUMENT NUMBER: 105_C013m_00					
NOTES: NOTE					





AMD - PLATFORM HARDWARE ENG #48, No.1387, ZHANGDONG ROAD SHANGHAI, CHINA 201203		CONFIDENTIAL AND PROPRIETARY TO ADVANCED MICRODEVICES INC. 2014 Advanced Micro Devices This AMD Board schematic and design is the exclusive property of AMD, and is provided only under a non-disclosure agreement with AMD. AMD makes no representations or warranties of any kind regarding the schematic and design, including, but not limited to, any copyright, patent, or trademark rights. AMD makes no representations or warranties of any kind regarding the schematic and design, including, but not limited to, any copyright, patent, or trademark rights.	
SHEET: VDDCI_VDDCI_LI	DATE: Thu Apr 23 05:54:23 2015	REV: 1.0	TITLE: TOBAGO GDDR5 X32
SHEET NUMBER: 12 OF 19	DOCUMENT NUMBER: 105_C913w_00	NOTES: NOTE	

1.8V REGULATOR



0.95V REGULATOR



AMD - PLATFORM HARDWARE ENG
#48, No.1387, ZHANGDONG ROAD
SHANGHAI, CHINA 201203

SHEET: SMALL RAIL REGULATORS

DATE: Thu Apr 23 05:54:24 2015

SHEET NUMBER: 14 OF 19

DOCUMENT NUMBER: 105_C913xx_00



NOTES:	NOTE
--------	------

CONFIDENTIAL AND PROPRIETARY TO ADVANCED MICRO-DEVICES, INC.

 2014 Advanced Micro Devices

This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.





TITLE: TOBAGO GDDR5 X32



POWER UP SEQUENCE

BUS RAILS (3.3V/1.2V UP) → +1.8V → 0.95V	→ VDDC/VDD → MVDD
--	-------------------

ENABLE THRESHOLD
+1.8V: +1.4V
+0.95V: FLOAT
VDDC+VDD: +2.0V
MVDD: FLOAT



S1V2 POWER UP VOLTAGE (VDDC/VDDCI)

SVC	SVD	VOLTAGE
0	0	1.1V
0	1	1.0V
1	0	0.9V
1	1	0.8V

+MVDD OUTPUT VOLTAGE
 $V_{OUT} = V_{REF} * (1 + R_{FB1}/R_{FB2})$
 $R_{FB2} = (V_{REF} * V_{REF}) / (V_{OUT} - V_{REF})$
 $V_{REF} = 0.8V$

AMD - PLATFORM HARDWARE ENG
#48, No.1387, ZHANGDONG ROAD
SHANGHAI, CHINA 201203

SHEET: POWER MANAGEMENT

DATE: Thu Apr 23 05:54:25 2015 REV: 1.0

SHEET NUMBER: 15 OF 19

DOCUMENT NUMBER: 105_C913w_00

NOTES: NOTE

CONFIDENTIAL AND PROPRIETARY TO ADVANCED MICRODEVICES INC.
2014 Advanced Micro Devices
This AMD based schematic and design is the exclusive property of AMD, and is provided only to the customer under a non-disclosure agreement with AMD. No reproduction, modification, or distribution of this schematic is permitted. Use of this schematic and design for any purpose other than evaluation requires a written Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding the schematic and design, including, but not limited to, any copyright, patent, or trademark rights. AMD is not responsible for any consequences resulting from use of the information included herein.

TITLE: TOBAGO GDDR5 X32

