



<div>AMD</div>			Title RV630 DDR2-REVISION HISTORY		Schematic No. 105-B281xx-00A		Date: Friday, May 04, 2007	
			REVISION HISTORY		NOTE: This schematic represents the PCB, it does not represent any specific SKU. For Stuffing options (component values, DNI's, ...) please consult the product specific BOM. Please contact AMD representative to obtain latest BOM closest to the application desired.			
Sch Rev	PCB Rev	Date	REVISION DESCRIPTION					
0	00A	07/04/20	Initial design for RV630 DDR2 AGP, BASES ON B236					




4X/8X AGP BUS

Use 47uF Tant. 16V 20% D size (P/N 4230047600),
800mR Max. ESR and Max. ripple 430mA @ 100kHz
or
508 100uF, Alum. 6.3V 20% 6.3mm dia (P/N 4261017700),
DuF_6.3V 440mR Max. ESR and Max. ripple 230mA @ 100kHz
or
47uF, Alum. 6.3V 20% 5mm dia (P/N 4262047600),
760mR Max. ESR and Max. ripple 150mA @ 100kHz


Place C2 on left side of AGP connector



Title		Doc No.	
RH AGP RV560 256MB GDDR3 DUAL DL-DVI-I VIVO		105-B281xx-00A	




Rialto ASIC p/n is: 218BAPAGA11F





CONFIDENTIAL AND PROPRIETARY TO ADVANCED MICRO DEVICES INC.
©2007 Advanced Micro Devices, Inc.
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Title **RH AGP RV560 256MB GDDR3**

Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario		AMD 	
Date: Friday, May 04, 2007		Rev 0	
Sheet 4 of 23		Doc No. 105-B281xx-00A	

OPTION STRAPS

Overlap pads to save space and to prevent assembly of both resistors.



PCI_E_AGP_Bridge Shared Straps

STRAPS	PIN	DESCRIPTION	DEFAULT
PCI_E_PTX_PWRS_ENB	GPIO(0)	PCI Express transmitter power-saving enable bar 0 - 50% Tx output swing for mobile applications 1 - Full output swing	1
PCI_E_PTX_DEEMPH_EN	GPIO(1)	PCI Express transmitter de-emphasis enable 0 - de-emphasis disable 1 - de-emphasis enable	1
PCI_E_ICP (1:0)	GPIO(3:2)	Charge pump current setting 00 - 5.0uA 01 - 10.0uA 10 - 15.0uA 11 - 20.0uA	01
PCI_E_PTX_IEXT	GPIO(4)	PCI Express transmitter extra output current 0 - no extra current 1 - extra current in output stage	0
DEBUG_ACCESS	GPIO(5)	1 - Set the debug bus muxes to bring out debug signals even if registers are inaccessible	0
PCI_E_PPLL_BW	GPIO(6)	PCI Express PLL bandwidth setting 0 - Full PLL bandwidth 1 - Reduces PLL bandwidth	0
PCI_E_REVERSE_ALL	GPIO(7)	0 - Don't reverse physical PCIe lanes 1 - Reverse physical PCIe lanes	0
ROMIDCFQ(1:0)	GPIO(12:11)	If no ROM attached, controls chip IDs. If rom attached identifies ROM type 00 - No ROM, CHS_ID=0 01 - 512Kb Serial AT25FS12 ROM (Atmel) or AT24F1024 ROM (Atmel) 10 - 512K Serial M25P06A ROM (ST) or PM25LV512 (PMC) 11 - 1M Serial M25P10A ROM (ST) or PM25LV010 (PMC)	10
PCI_RETRY_Enb	GPIO(13)	0 - Enable all PCI read/write retry, retry cycle 0x3 1 - Disable PCI read/write retry	0
VGA_MONO_MODE(1:0)	GPIO(24, 14)	00 - only VGA controller 01 - only MONO controller 10 - neither VGAMONO controller 11 - both VGAMONO controller	00
REFCLK_LINK_CONFIG	GPIO(15)	One of the strap bit to encode the combination of: SEND_LINK_TRAINING_IMMEDIATELY MOBILE_EN AGP_ONLY ... etc.	0
MULTIFUNC	GPIO(16)	For MULTIFUNC, when TESTEN(pin)=0, 0 = 00 - Single function device 1 = 01 - Two function device. No AGP in either function	0
PCI_E_FORCE_COMPLIANCE		For PCI_E_FORCE_COMPLIANCE, when TESTEN(pin)=1, 0 - Normal operation 1 - Force LC into compliance mode	0
AGPFBSKEW(1:0)	GPIO(18:17)	AGP t1ack feedback phase adjustment wrt refclk(cpuclk) 00 - refclk slightly earlier than feedback 01 - refclk 1 tap later than feedback 10 - refclk 1 tap earlier than feedback 11 - refclk 2 tap earlier than feedback clock	00 Internal pulldown
X1CLK_SKEW(1:0)	GPIO(20:19)	Clock phase adjustment between x1clk and x2clk 00 - 0 tap delay 01 - 1 tap delay 10 - 2 tap delay 11 - 3 tap delay	00 Internal pulldown
BUSCFG	GPIO(21)	Control BUS type, CLK PLL select	0 Internal pulldown
AGP_ONLY	GPIO(22)	0 - normal operation, assume VPU is working 1 - for debugging, shut off VPU so the bridge is working in AGP only mode	0
PCI_E_LINK_TIMEOUT_OVERRIDE	GPIO(23)	0 - Timeout is active 1 - Timeout is disabled	0
MOBILE_EN	REFCLKBYP		0
BUS_PCI_CFG_RETRY_Enb	STP_AGPB	when internal MOBILE_EN=0 STRAP_BUS_PCI_CFG_RETRY_Enb	1


CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
©2007 Advanced Micro Devices
The AMD Brand element and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding the schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario

Date: Friday, May 04, 2007
Sheet 6 of 23

Doc No. 105-B281xx-00A

NOTE: some of the PCIe testpoints will be available through via on traces.



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario




Date: Friday, May 04, 2007 Rev 0
Sheet 7 of 23

RV630 DDR2-ASIC PCIe I/F

Doc No. 105-B281xx-00A

Recommended caps:
(see BOM for qualified values/vendors)
10uF , X6S, 10%, 0805, 6.3V, 1.4MM MAX THICK
1uF, X6S, 10%, 0402, 6.3V
100nF, X7R, 10%, 0402
10nF , X7R, 10%, 0402



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario

AMD


Date: Friday, May 04, 2007


Rev


Sheet 8 of 23

Doc No. 105-B281xx-00A







Recommended caps:
(see BOM for qualified values/vendors)
10uF , X6S, 10%, 0805, 6.3V, 1.4MM MAX THICK
1uF , X6S, 10%, 0402, 6.3V
100nF, X7R, 10%, 0402
10nF , X7R, 10%, 0402







CHANNEL A: 128MB/256MB DDR2



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
 This Advanced Micro Devices (AMD) Board Schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires an Advanced Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Title **RV630 DDR2- MEM CH. A**

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario



Date: Friday, May 04, 2007













Sheet 13 of 23

	Rev 0
--	-------

Title RV630 DDR2- MEM CH. A


Doc No. 105-B281xx-00A



CHANNEL B: 128MB/256MB DDR2



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This document and schematic design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.


Title RV630 DDR2- MEM CH. B

C.	Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario		
	Date: Friday, May 04, 2007 Sheet 14 of 23		
		Rev 0	Doc No. 105-B281xx-00A



	VDDC	RS1	
0.6V Ref	1.2V	10K, 1% ATI # 31600100200G	10K, 1% ATI # 31600100200

	Nominal Value	Tolerance	Adjustable range / Notes
Vin (power stage)	12V	+/-8% PCIe	ATX12V ver. 2.2 +/-5%
Vout	2V	+28/-2%	1.8V ~ 2.85V
Vout ripple (DC)	50mVpp		
Iout	6Aavg, 8Adc max		
Step load	15max		
Vout ripple (AC)	+/-10% or 200mVpp @ 3A step load		
Switching Freq.	-300kHz		THD
Protections			



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This document and its contents are the exclusive property of AMD, and are provided only to licensees under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Title TR RV630 - M/VD SPMS02

INC.	Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario
------	---



Date: Friday, May 04, 2007
Sheet 15 of 23



	Re
--	----

Title TR RV630 - MVDD SMPS02

Doc No.	105-B281xy-00A
---------	----------------



SMPS02- Regulator for MVDD


Vout = 1.8V ~ 2.85V

Part	Vout	RFB1	RFB2
0.6V Ref	1.8V (1.98V~2.08V)	10K p/n 3160100200G	4.99K p/n 3160499100G


SMPS02 Specifications

	Nominal Value	Tolerance	Adjustable range / Notes
Vin (power stage)	12V	+/-8% PCIe	ATX12V ver. 2.2 +/-5%
Vout	2V	+2V/-2%	1.8V ~ 2.85V
Vout ripple (DC)	500uV		
Iout	6Aavg, 8Adc max		
Step load	3Amax		
Vout ripple (AC)	+/-10% or 200mVpp @ 3A step load		
Switching Freq.	~300kHz		TBD
Protections			


COMPENSATION CIRCUIT



FILTERED SMPS VCC



BOOT CIRCUIT



Layout guideline for Nexxus NX2114/2107


- 1-Position the controller (U703) such that Lgate(pin6) is the closest to gate of the MOSFETs. You can place the gate resistors R721 and R722 next to the gate of the MOSFETs. Make the gate drive traces(+PW_MVDDC_LGD and +PW_MVDDC_HGD) as short and as wide as possible to reduce the trace inductance.
- 2-Place the bypass capacitors for Vcc as well as Boot caps as close to the controller as possible. They are as follows;
Vcc bypass cap is C703, and Boot cap is C705.
- 3-Voltage amplifier compensation network. Place C714 close to the pin 7. Place the rest of the compensation network close to the pins 7 and 6. These are R710, R711, R713, C713 and R712, C711 and C712.

CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
©2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to affiliates under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, but not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.


Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario
Date: Friday, May 04, 2007
Sheet 16 of 23
Rev 0
Doc No. 105-B281xx-00A

Title TR RV630 - MVDD SMPS02

Power up/down Sequencing




LDO #1: Vin = 2.1V to 3.6V MAX Vout = +1.8V +/- 2% Iout = 0.8A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling



DELETE LDO2



LDO #3: Vin = +1.45V to 2.1VMAX Vout = +1.1V +/- 2% Iout = 1.1A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling



Shared Power Rails



+B_VDDC_CT = +1.5V @ 80 mA



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 1997 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a written Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Title TR RV630 - Linear Regulators





Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario

Date: Friday, May 04, 2007

Sheet 17 of 23

Title **TR RV630 - Linear Regulators**

Doc No.	105-B281xx-00A
---------	----------------



DB15 pin	Standard VGA	DDC1 Host	DDC2B or DDC2B+ Host	DDC2AB Host	DDC1/2 Display
11	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Optional
12	Monitor ID bit 1	Monitor ID bit 1	Monitor ID bit 1	Monitor ID bit 1	Optional
4	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Optional
15	Monitor ID bit 3	Open	Open	Open	Optional
9	N/C	+5V	+5V	+5V	Optional
Hardware Support	No	Yes	Yes	No	Yes

Based on VESA Display Data Channel (DDC) Standard Ver. 3 Dec. 15, 1997






Figure 10 is a schematic diagram of the DAC2 circuit, showing six signal paths labeled (1) through (6). Each path includes a resistor (R2001-R2006), a capacitor (C2004-C2006), an inductor (L2004-L2006), and a diode (D2004-D2006). The components are connected in a specific configuration to the DAC2_M and DAC2_BB pins.

- (1) A_DAC2_R: Resistor R2001 (75R, 402), Capacitor C2004 (8.0pF, 402), Inductor L2004 (36nH), Diode D2004 (68nH_300mA, 0R).
- (2) A_DAC2_RB: Resistor R2007 (37.4R), Capacitor C2001 (12pF_50V), Inductor L2002 (36nH), Diode D2005 (68nH_300mA, 0R).
- (3) A_DAC2_G: Resistor R2002 (75R, 402), Capacitor C2005 (8.0pF, 402), Inductor L2002 (36nH), Diode D2005 (68nH_300mA, 0R).
- (4) A_DAC2_GB: Resistor R2008 (37.4R), Capacitor C2002 (12pF_50V), Inductor L2002 (36nH), Diode D2005 (68nH_300mA, 0R).
- (5) A_DAC2_B: Resistor R2003 (75R, 402), Capacitor C2006 (8.0pF, 402), Inductor L2003 (36nH), Diode D2006 (68nH_300mA, 0R).
- (6) A_DAC2_BB: Resistor R2009 (37.4R), Capacitor C2003 (12pF_50V), Inductor L2006 (36nH), Diode D2006 (68nH_300mA, 0R).

+5V_BUS
 10 nF
 1
 2
 3
 4
 5
 6
 7
 8
 9
 10
 11
 12
 13
 14
 15
 16
 17
 GND

MJ2001
 R
 G
 B
 MS0
 MS1
 MS2
 MS3
 NC
 HS
 S
 VSS
 VSS#0
 S#7
 VSS#8
 CASE
 CASE#17
 GS179C219-005

DDC2_MONID0
 DDC2_MONID1(SDA)
 DDC2_MONID2
 DDC2_MONID3(SCL)



55mA current limited for +5v rail

Place C2012 close to J2001

HPD_DV11

N2001

DDCDATA DAC2 R

DDCLK DAC2 R

(8) T1XCP >>

(8) T1XOM >>

(8) T1XP0 >>

(8) T1X1M >>

(8) T1X1P >>

(8) T1X2M >>

(8) T1X2P >>


GND#23

GND#22

GND#21

GND#20

LONG_TYPE2_HDM



Based on VESA Display Data Channel (DDC) Standard Ver. 3 Dec. 15, 1997

CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a valid Advanced Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Title **RV630 DDR2-DAC2/TMDS1**

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario

Date: Friday, May 04, 2007

Sheet 19 of 23





Rev 0

	0

Doc No. 105-5001-301

105-B281xx-00A





The 7-pin MiniDIN footprint allows one of the two MiniDINs:
 - 7-pin Svideo/Composite MiniDIN P/N 6071001500G
 - 4-pin Svideo MiniDIN P/N 6070001000G

CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
 © 2007 Advanced Micro Devices
 This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario			
Date: Friday, May 04, 2007	Rev	0	
Sheet 20	of 23	Doc No. 105-B281xx-00A	

Title RV630 DDR2 - TVO



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
 © 2007 Advanced Micro Devices
 This AMD Board schematic and design is the exclusive property of AMD,
 and is provided only to entities under a non-disclosure agreement
 with AMD for evaluation purposes. Further distribution or disclosure
 is strictly prohibited. Use of this schematic and design for any purpose
 other than evaluation requires a Board Technology License Agreement
 with AMD. AMD makes no representations or warranties of any kind
 regarding this schematic and design, including, not limited to,
 any implied warranty of merchantability or fitness for a particular
 purpose, and disclaims responsibility for any consequences resulting
 from use of the information included herein.

Advanced Micro Devices Inc.
 1 Commerce Valley Drive East
 Markham, Ontario



Date: Friday, May 04, 2007 Rev 0
 Sheet 21 of 23

Title: RV630 DDR2-THERMAL MANAGEMENT Doc No: 105-B281xx-00A

DVIDM1 SCREWS with top tab

ASSY-SCREW1
SCREW
JACKPOST, HEX, 3/16 AF, 4-40 INT/EXT




ASSY-SCREW2
SCREW
JACKPOST, HEX, 3/16 AF, 4-40 INT/EXT

ASSY-SCREW3
SCREW
JACKPOST, HEX, 3/16 AF, 4-40 INT/EXT

ASSY-SCREW4
SCREW
JACKPOST, HEX, 3/16 AF, 4-40 INT/EXT
ASSY-SCREW

ASSY1
ANTISTATIC
BAG
8_X_11


ASSY2
BRACKET
8020038600G



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD,
and is provided only to entities under a non-disclosure agreement
with AMD for evaluation purposes. Further distribution or disclosure
is strictly prohibited. Use of this schematic and design for any purpose
other than evaluation requires a Board Technology License Agreement
with AMD. AMD makes no representations or warranties of any kind
regarding this schematic and design, including, not limited to,
any implied warranty of merchantability or fitness for a particular
purpose, and disclaims responsibility for any consequences resulting
from use of the information included herein.

Title: RV630 DDR2-MECHANICAL.

Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario		
Date: Friday, May 04, 2007	Rev 0	
Sheet 22 of 23	Doc No. 105-B281xx-00A	



RH RV630 DDR2 Sefadu AGP

P/N 109-B28131-00A
April 30, 2007
Subcontractor

ASSEMBLY TOP
SHEET 1 OF 2

RESTRICTION NOTICE

THIS PCB ARTWORK CONTAINS INFORMATION WHICH IS PROPRIETARY TO AND IS THE PROPERTY OF AMD, AND MAY NOT BE USED, REPRODUCED OR DISCLOSED IN ANY MANNER WITHOUT EXPRESS WRITTEN PERMISSION FROM AMD.

©2007 Advanced Micro Devices



<p>©2007 Advanced Micro Devices</p> <p>IN ANY MANNER WITHOUT EXPRESS WRITTEN PERMISSION FROM AMD, THE PROPERTY OF AMD, AND MAY NOT BE USED, REPRODUCED OR DISCLOSED THIS PCB ARTWORK CONTAINS INFORMATION WHICH IS PROPRIETARY TO AMD IS</p> <p>RESTRICTION NOTICE</p>	<p>AMD</p> <p>PCB/CAD GROUP ADVANCED MICRO DEVICES</p> <p>Subcontractor April 30, 2007 P/N 108-B58131-00A RH RV830 DDRS 2efda w AGP</p>
--	--