



PCI-EXPRESS EDGE CONNECTOR



Power Sequence Circuit to ensure SMPS_EN is released after +12V_BUS and +3.3V_BUS are both in regulation. Pull-up may or may not be required on SMPS_EN signal depending on SMPS design.

Node 1 When +12V ramps above min Vbe, SMPS_EN will be held low

Node 2 When +3.3V gets close to regulation, one of the two conditions of releasing SMPS_EN is active

Target ~ 900mV when +3.3 at min regulation (worse case)

Typical trigger when +3.3V ramps above 2.2V (650mV)

Node 3 When +12V gets close to regulation, one of the two conditions of releasing SMPS_EN is active

Target ~ 1.25V when +12 at min regulation (worse case)

Typical trigger when +12V ramps above 10V (1.1V)


SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND




ATI Technologies Inc.


1 Commerce Valley Drive East
Markham, Ontario
Canada L3T 7X6
(905) 882-2600

File		RV530/RV515 256MB DDR3-136 Dual 2x DVI VIVO FH	
Size	Document Number	105-A671xx-00B	Rev
C			1
Date:	Wednesday, November 30, 2005	Sheet	1 of 18





ATI Technologies Inc.
 1 Commerce Valley Drive East
 Markham, Ontario
 Canada, L3T 7X6
 (905) 882-2600






PIN BASED STRAPS



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title				RV530/RV515 256MB DDR3-136 Dual 2xDVI VIVO F			
Size		Document Number				Rev	
C		105-A671xx-00B				1	
Date:				Wednesday, November 30, 2005		Sheet 7 of 18	

[illegible]

CORE REGULATOR VDDC

Lower MOSFET should be surrounded by
a lot of copper for heat dissipation

POWER SEQUENCING CIRCUIT:	DESIGN NOTES:
	<p>Compensation Circuit</p>
<p>FOR ALTERNATE #1</p> <p>Remove R374, R375, R371, C168 and U32</p> <p>Install R370, R112, R954, R305-R308, C160, C159 and MU32</p>	<p>FOR ALTERNATE #2</p> <p>Change C157 for 10 uF and C121 for 1 uF</p> <p>Replace C764 by 0 Ohm resistor</p> <p>Replace R314 with a bead</p> <p>Remove R954, R370, R305-R308, C159, R112, C160 and MU32</p> <p>Install R374, R375, R371, C168 and U32</p> <p>Compensation circuit</p> <p>Rc1 = 10K, Rc2 = 8.06K</p> <p>R313 = 93.1K, C171 = 3.9 nF, C170 = 10 pF</p>

ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title: RV530/RV515 256MB DDR3-136 Dual 2x-DVI VIVO FHD

Doc Number: 105-A671xx-00B

Date: Wednesday, December 07, 2005 Sheet 8 of 18

Rev: 0

[illegible]

CORE REGULATOR VDDC


RV530XT : VDDC=1.37V

Lower MOSFET should be surrounded by
a lot of copper for heat dissipation

POWER SEQUENCING CIRCUIT:	DESIGN NOTES:
	<p>Compensation Circuit</p>
<p>FOR ALTERNATE #1</p> <p>Remove R374, R375, R371, C168 and U32 Install R370, R112, R954, R305-R308, C160, C159 and MU32</p>	<p>FOR ALTERNATE #2</p> <p>Change C157 for 10 uF and C121 for 1 uF Replace C764 by 0 Ohm resistor Replace R314 with a bead Remove R954, R370, R305-R308, C159, R112, C160 and MU32 Install R374, R375, R371, C168 and U32</p> <p>Compensation circuit</p> <p>Rc1 = 10K, Rc2 = 8.06K R313 = 93.1K, C171 = 3.9 nF, C170 = 10 pF</p>

ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title	RV530/RV515 256MB DDR3-136 Dual 2x-DVI VIVO FHD		
Size	Document Number	105-A671xx-00B	Rev
Date	Wednesday, December 07, 2005	Sheet	8 of 18



CORE REGULATOR VDDC

RV530XT : VDDC=1.37V

Lower MOSFET should be surrounded by
a lot of copper for heat dissipation

POWER SEQUENCING CIRCUIT:	DESIGN NOTES:
	Compensation Circuit
FOR ALTERNATE #1 Remove R374, R375, R371, C168 and U32 Install R370, R112, R954, R305-R308, C160, C159 and MU32	FOR ALTERNATE #2 Change C157 for 10 uF and C121 for 1 uF Replace C764 by 0 Ohm resistor Replace R314 with a bead Remove R954, R370, R305-R308, C159, R112, C160 and MU32 Install R374, R375, R371, C168 and U32 Compensation circuit Rc1 = 10K, Rc2 = 8.06K R313 = 93.1K, C171 = 3.9 nF, C170 = 10 pF

ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title: RV530/RV515 256MB DDR3-136 Dual 2x DVI VIVO FH
Doc Number: 105-A671xx-00B
Date: Wednesday, December 07, 2005 Sheet 8 of 18 Rev 0

CORE REGULATOR VDDC


RV530XT : VDDC=1.37V

Lower MOSFET should be surrounded by
a lot of copper for heat dissipation

POWER SEQUENCING CIRCUIT:	DESIGN NOTES:
	<p>Compensation Circuit</p>
<p>FOR ALTERNATE #1</p> <p>Remove R374, R375, R371, C168 and U32 Install R370, R112, R954, R305-R308, C160, C159 and MU32</p>	<p>FOR ALTERNATE #2</p> <p>Change C157 for 10 uF and C121 for 1 uF Replace C764 by 0 Ohm resistor Replace R314 with a bead Remove R954, R370, R305-R308, C159, R112, C160 and MU32 Install R374, R375, R371, C168 and U32</p> <p>Compensation circuit</p> <p>Rc1 = 10K, Rc2 = 8.06K R313 = 93.1K, C171 = 3.9 nF, C170 = 10 pF</p>


ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600


Title: RV530/RV515 256MB DDR3-136 Dual 2x DVI VIVO F.H.	
Size: Document Number	Rev: 0
Date: Wednesday, December 07, 2005	Sheet: 8 of 18




ATI Technologies Inc.
 1 Commerce Valley Drive East
 Markham, Ontario
 Canada, L3T 7X6
 (905) 882-2600

Title	RV530/RV515 256MB DDR3-136 Dual 2xDVI VIVO F
Size	Document Number
Customer	105-A671xx-00A
Date	Wednesday, December 07, 2005
Sheet	9 of 18
Rev	0







[3] A_R_DAC2
[3] A_G_DAC2
[3] A_B_DAC2



RGB should be routed from the ASIC to the display connector without switching reference plane or running over split plane

[3] CRT2DDCCDATA

[3] CRT2DDCLK

[3.7] A_HSYNC_DAC2




[3.7] A_VSYNC_DAC2



SYNC and DDC should be routed from the ASIC to the display connector without switching reference plane or running over split plane

[7] HPD2

HPD2



[3] T2X2M

[3] T2X2P

[3] T2X4M

[3] T2X4P

[3] T2X1M

[3] T2X1P

[3] T2X3M

[3] T2X3P

[3] T2X0M


[3] T2X0P

[3] T2X5M

[3] T2X5P

[3] T2XCP

[3] T2XCM







ATI Technologies Inc.

1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2800

Title	RV530/RV515 256MB DDR3-136 Dual 2xDVI VIVO F
Size	Document Number
Customer	105-A671xx-00B
Date	Wednesday, November 30, 2005
Sheet	13 of 18
Rev	1

+RTAVDD
Vout = 3.3V
Iout = 125mA MAX, 80mA RMS











ATI Technologies Inc.

1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

File	RV530/RV515 256MB DDR3-136 Dual 2xDVI VIVO FH
Size	Document Number
C	105-A671xx-00B
Date	Wednesday, November 30, 2005
Sheet	14 of 18
Rev	1

DVI/VGA SCREWS




<Variant Name>



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title		RV530/RV515 256MB DDR3-136 Dual 2xDVI VIVO FH	
Size	Document Number	105-A671xx-00B	Rev
C			1
Date:		Thursday, December 08, 2005	Sheet 15 of 18




<Variant Name>



ATI Technologies Inc.

1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title	RV530/RV515 256MB DDR3-136 Dual 2xDVI VIVO FH
Doc Number	105-A671xx-00A
Sheet	16 of 18
Date	Monday, December 05, 2005
Rev	0



RV5XX DDR3-136 FH 6-Layer
REV 0



Title	Schematic No.	Date:
RV530/RV515 256MB DDR3-136 Dual 2xDVI VIVO FH	105-A671xx-00B	Wednesday, November 30, 2005

REVISION HISTORY

Rev 1

Sch Rev	PCB Rev	Date	REVISION DESCRIPTION
A	00A	05/07/20	Design based on A676-00B and memory of A675-00B (pg 01) Delete redundant SMPS_EN circuits (pg 03) Remove TMDS joins and add TMDS2 terminations (pg 04) Add 1.8V option for VDDR4 and VDDR5 (pg 05) Add additional separate MVREF, QS# and address; remove ODT for DDR2 (pg 07) Add DVO port and GPIO7 for ext TMDS reset (pg 11) Change power sequence circuit for +5V and add 1.8V power supply (pg 12) Add memory based on A675-00B (pg 13) Add ext TMDS HDCP support (pg 14) Remove HPD2 option (pg 15) Add 2nd DVI connector (pg 16) Remove C3241, C3242, C3243, C3244 and C3245. Remove +MVDDC/+MVDDQ reference, use only +MVDD
B	00B	09/14/05	Added crossfire slave requirements