

PCI-EXPRESS EDGE CONNECTOR





Table 1: Connection for JTAG

Production (No JTAG)	Install R1, R2 & Don't Install TSW1
Internal Use Only	Install TSW1 & Don't Install R1 & R2
JTAG	TSW1 Switch #1, 2, 3, 4, 5 and 6 closed (ON) #8 and 7 open
NO JTAG	TSW1 Switch #1, 2, 3, 4, 5 and 6 open #8 & 7 closed (ON)

TSW1, R1 & R2 are located on the bottom side of the board close to PCIe connector.


SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND
BUO	BRING UP ONLY

CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
7207 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic or design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.


Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario

Date: Saturday, July 19, 2008
Sheet 1 of 10
Rev 1


(2) RV730 PCIe Interface





(3) RV730 MEM Interface Ch A&B



(4) GDDR3 Memory Channel A&B Bank 0




(06) RV730 GPIOs Strap CF XTAL



CrossFire Card-Edge


Lower Cable Card Edge

Upper Cable Card Edge




or Bundle B




or Bundle A (closer to the bracket)






(07) RV730 DAC1 and DAC2/TV




(08) RV730 TMD5 A&B




(09) RV730 Display Port C&D



(10) No Connect E&F



(11) RV730 Power & GND







(12) VDDC

Choosing Different Gate Drive

Gate Drive	Populate	Do Not Populate
5V Gate Drive	R631, R632	R630, R670, C660, R661, Q661
8V Gate Drive	R630, C660, R661, Q661	R631, R632, R670
12V Gate Drive	R630, C660, R670	R631, R632, R661, Q661


Assume VCC consumes 200mA total including 5VCC providing buffered output sourcing a minimum 20mA requirement

$$P(Q_RVCC)_{max} = (12V-8V) \times 0.2A = 800mW$$



5VCC applied externally or generated internally from the IC, must be in regulation before IC start soft-start sequence.



- For 5V Gate Drive application:
External Filtered +5V_EXT is applied to this pin.
- For 8V or 12V Gate Drive application:
+5VCC is generated internally and this is an output with 20mA minimum current capability




RC snubber values shown are for reference only, tuning is required

RC snubber values shown are for reference only, tuning is required


(13) MVDD




CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC. 7207 Advanced Micro Devices This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, but not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims all responsibility for consequences resulting from use of the information included herein.	Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario L3R 9V5 
Title RH RV730 GDDR3 DVII-TV-DV11	Date: Saturday, July 19, 2008 Rev 1
Doc No. 102-B70901-10	Sheet 13 of 19

(14) Linear Regulators



LDO #1: Vin = 3.0V to 3.6V MAX Vout = +1.8V +/- 2% Iout = 1.0A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling



LDO #2: Vin = +1.5V to 2.0VMAX Vout = +1.1V +/- 2% Iout = 1.7A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling




Regulators for +5V, +5V_VESA and +5V_VESA2




(15) Power Management

Power up Sequencing



VDDC Enable Circuit



3.3V Enable Circuit

Power Play

VDDC Voltage Settings Using GPIOs (for VDDC1 Dual Phase)


		Output Voltage (V)			
PMSNTL_1 QF10_20	PMSNTL_0 QF10_15	Rf1=42.2K Rf2=20.5K	Rf1= Rf2=		
0	0	0.90V			
0	1	1.00V			
1	0	1.15V			
1	1	1.25V			Power-up Default

$$V_{out} = V_{ref} * (1 + R_t/R_b)$$


```
VDDC1 (Dual Phase):      Vref = 0.6V, Rt = 5.11K
VDDC2 (Single Phase):    Vref = 0.8V, Rt = 10K
```

```
VDDC2 (Single Phase):  Vref = 0.8V, Rt = 10K
M0VDDC (Single Phase):  Vref = 0.8V, Rt = 10K
```


MVDDC (Single Phase): Vref = 0.8V, Rt = 10K








Resistors to set the output voltages for +VDDC and +MVDDC



(16) Mechanical and Thermal Management



(17) Debug Circuits



<div>AMD</div>			Title		Schematic No.		Date:	
			RH RV730 GDDR3 DVII-TVO-DVII		102-B70901-10		Saturday, July 19, 2008	
REVISION HISTORY			NOTE: This schematic represents the PCB, it does not represent any specific SKU. For Stuffing options (component values, DNI , ? please consult the product specific BOM. Please contact AMD representative to obtain latest BOM closest to the application desired.					Rev 1
Sch Rev	PCB Rev	Date	REVISION DESCRIPTION					
0	00A	08/06/25	Initial design for RV730 GDDR3 DVII TVO DVII					
1	00	08/06/26	Based from B667 and B666					
2	10	08/07/11	Removed VID chip and some powergood circuitry. Deleted R900 from HPD3 pin					