


Vin = 3.3V AGP Vout = 1.5V

lout = 5A MAX (load consumption)

Iout = 2560mA MAX (Power rail consumption)



Cout1 470uF thru hole capacitor (P/N 4051047700) has 30mR ESR where as 470uF SMT (P/N 4262047700) capacitor has 150mR ESR. For current below 4.5A, 1 thru 470uF is enough.

R260
Do Not Stuff
VDDC\_ISL Rc5

Circuit 1 has no requirements for the divider circuit.

Indicates number of vias required for the connection

Part	INSTALL	Compensation Circuit	DO NOT INSTALL
IRU3037 IRU3037A	Alternative1	Common, and Either Alt. Compensation 1, or Alt. Compensation 2	Cc4, Rc6 Alternative 2
ISL6522CB	Alternative2	Common and Alt. Compensation 2	Alternative1

#### Table for IRU3037 and IRU3037A with Alt. Compensation Circuit 1

Part		Rc1	Rc2	Rc3
IRU3037	0.9V	887R 1%	DNI	1.40K 1%
	1.2V	110R 1%	DNI	1.21K 1%
	1.25V	1.00K 1%	DNI	DNI
	1.4V	511R 1%	6.49K 1%	DNI
	1.5V	1.33K 1% 511R 1%	6.49k 1% 2.43K 1%	DNI DNI
IRU3037A	0.9V	1.00K 1%	8.06K 1%	DNI
	1.2V	1.00K 1%	2.00K 1%	DNI
	1.25V	976R 1% 1.00K 1%	1.62K 1% 1.78K 1%	DNI DNI
	1.5V	1.00K 1%	1.15k 1%	DNI

#### Table for IRU3037, IRU3037A and ISL6522 with Alt. Compensation Circuit 2

Part		Rc1	Rc2	Rc3
IRU3037	0.9V	1.00K 1%	DNI	1.56K 1%
	1.2V	1.00K 1%	DNI	11K 1%
	1.25V	1.00K 1%	DNI	DNI
	1.5V	1.00K 1%	4.99K 1%	DNI
IRU3037A	0.9V	1.00K 1%	8.06K 1%	DNI
ISL6522C	1.2V	1.00K 1%	2.00K 1%	DNI
	1.25V	1.00K 1%	1.78K 1%	DNI
	1.5V	1.00K 1%	1.15k 1%	DNI

ATI Technologies Inc.

33 Commerce Valley Drive East Thornhill, Ontario Canada, L3T 7N6 (905) 882-2600

AGP LC DDR TSOP RV200/RV250 VGA VO


105-988xx-00\_1

#### Regulator for MVDDQ (MEM IO) Regulator for VDD CORE/VDDC Vin = 3.3VVin = 5VThese dummy resistors are placed under the diodes to void PCB heat **Vout = 3.3V 2A MAX Vout = 2.5V 1A MAX** damage due to hot diodes. +3.3V\_BUS R1261 0R R1262 R1263 0R R1264 B73 Electrolytic caps for +MVDDQ low frequencies between regulator Q25 MTD3055V 2021305500 +MVDDC Q34 MTD3055V 1N5400 + C127 470uF63V ЪĪ C132 1.0uF C130 +L C1034 470uF63V C1033 + C1036 + C1035 100uF16V 100uF16V 100nF +12V\_BUS C136 C1037 100nF R277 470R /.25W R958 4.32K 1% R949 470R /.25W R279 1.10K 1% REG23 AS432S MRG23 4 Do Not Stuff MREG5 AS432S 2480009800 ATI REG18 Do Not Stuff R281 2K R283 1.02K 1% R959 2K 1%

### Regulator for VDDC\_CT (Core Transform) and AVDD/A2VDDQ/AVDDDI/A2VDDDI TXVDDR, LVDDRx

Vin = 3.3V

**Vout = 1.85V 0.8A MAX** 




# AVDD/A2VDDQ (1st DAC & 2nd DAC Band Gap)




# Regulator for PVDD (R200 PLLs) and optional TPVDD (TMDS PLLs)

Vin = 3.3V Vout = 1.8V 75mA MAX



### Regulator For A2VDD (2nd DACs)

Vin = 3.3V Vout = 2.5V lout = 120mA MAX



A2VDD and A2VSSN routed with at least 15 mil trace and not longer than 1.5 inch. A2VSSN with single via to GND at the regulator




ATI Technologies Inc. 33 Commerce Valley Drive East Thornhill, Ontario Canada, L3T 7N6 (905) 882-2600


AGP LC DDR TSOP RV200/RV250 VGA VO


Size Document Number 105-988xx-00\_1

ate: Friday, June 14, 2002

Sheet 3 o







## **OPTION STRAPS**

(4,8) GPIO[13..0] > GPIO[13..0] +3.3V\_BUS GPI00 STRAPG R201 Do N@Nuff GPIO1 STRAPH R203 Do N@Nuff NOTE: THE RV250 SUPPORTS THE USE OF STRAP RESISTORS STRAPJ R205 Do N@Shuff (AS AN ALTERNATIVE TO CUSTOMIZED BIOS)
TO CONFIGURE CERTAIN ASPECTS OF THE GRAPHICS IO CONFIGURE CERTAIN ASPECTS OF THE GRAPHICS SUBSYSTEM. THE USE OF EXTERNAL STRAPS PROVIDES ADDED FLEXIBILITY AND EASE OF FUTURE UPGRADE. STRAPPED VALUES ARE LOADED INTO INTERNAL REGISTERS ON THE FIRST PCI GPIO3 STRAPK R207 Do N@Nuff COMMAND AFTER RESET# IS INACTIVE. GPIO11 STRAP L R209 \_\_\_\_\_ 10K ATI R211 V 10K ATI GPIO12 STRAP M GPIO13 STRAPN R213 Do N@Shuff GPIO8 STRAP A R217 Do N@Nuff GPIO4 STRAP D R219 10K GPIO5 STRAP E R221 Do N@Nuff GPIO6 STRAP F R223 Do N@Nuff STRAP B R225 Do N@Nuff GPI07 STRAP R R228 10K (4) LCDDATA16 >>-STRAP S R229 10K (4) LCDDATA17 >>-R230 \_\_\_\_\_\_10K SW1B 30 02 DIP\_SWX2 STRAPT R231 10K (4) VHAD0 R232 Do N@SNuff STRAP P R233 Do N@Shuff (4) STEREOSYNC >>-R234 10K R235 Do N@Nuff (4) MEM\_STRAP2 >> R236 \_\_\_\_\_\_10K R237 Do N@Nuff (4) MEM\_STRAP1 >>-R238 10K R239 10K (4) MEM\_STRAP0 >>-R240 \_\_\_\_\_\_10K

NOTE:

THE I/O BUFFERS HAVE WEAK PULLDOWN RESISTORS, IT IS RECOMMENDED TO RE-INFORCE THESE PULLDOWNS WITH STRAPS TO GROUND VIA 10K RESISTORS
THIS DICTATES THE FOLLOWING STRAP

CONFIGURATION: STRAP TO VCC VIA 10K RESISTOR. STRAP TO GROUND VIA 10K RESISTOR. THIS PROVIDES THE LOGIC LEVELS SHOWN: "VI WHEN 10K RESISTOR TO GROUND INSTALLED "I" WHEN 10K RESISTOR TO +3.3V\_BUS INSTALLED.

# TO BE CHECKED

STRAPS	PIN	DESCRIPTION	DEFAULT
AGPFBSKEW(1:0)	GPIO(1:0)	AGP 1x clock feedback phase adjustment wrt refclk(cpuclk) 00 - refclk slightly earlier then feedback 01 - refclk 1 tap earlier then feedback 10 - refclk 1 tap later then feedback 11 - refclk 2 taps earlier then feedback	00 (internal pull-down)
X1CLK_SKWE(1:0)	GPIO(3:2)	Clock phase adjustment between x1 clik and x2clik 00 - 0 tap delay 01 - 1 tap delay 10 - 2 taps delay 11 - 3 taps delay	00 (internal pull-down)
ROMIDCFG(3:0)	GPIO(9,13:11)	If no ROM attached, comtrols chip IDis. If rom attached identifies ROM type 0000 - No ROM, CHG_ID=0 0001 - No ROM, CHG_ID=1 0100 - Reserved 0110 - reserved 01100 - Parallel ROM, chip IDis from ROM 1000 - Parallel ROM, chip IDis from ROM 1011 - Serial AT25F1024 ROM (Atmel), chip IDis from ROM 1011 - Serial AT45D8011 ROM (Atmel), chip IDis from ROM 1011 - Serial MZ5P0 ROM (ST), chip IDis from ROM 1011 - Serial MZ5P0 ROM (ST), chip IDis from ROM 1100 - Serial MZ5P0 ROM (ST), chip IDis from ROM 1100 - Serial MZ5P0 ROM (ST), chip IDis from ROM	1001
ID_DISABLE	GPIO(8)	Normal operation     Shults the chip down by not responding to any config cycles     In a system with two graphics chips, one on the motherboard,     the other on add-in card, the strap can be used to disable one of the two throught a jumper.	0 (internal pull-down)
BUSCFG(2:0)	GPIO(6:4)	Controls bus type, CLK PLL select, and IDSEL  000 - 1.5V BUS -> AGP 4x, PLL cik, IDSEL=AD16  000 - 3.3V BUS -> AGP 4x, PLL cik, IDSEL=AD16  001 - 1.5V BUS -> AGP 4x, PLL cik, IDSEL=AD16  001 - 1.5V BUS -> AGP 4x, PLL cik, IDSEL=AD17  010 - 1.5V BUS -> AGP 1x/2x, PLL cik, IDSEL=AD17  010 - 1.5V BUS -> AGP 1x/2x, PLL cik, IDSEL=AD16  011 - 1.5V BUS -> AGP 1x/2x, PLL cik, IDSEL=AD16  011 - 1.5V BUS -> AGP 1x/2x, PLL cik, IDSEL=AD16  011 - 1.5V BUS -> AGP 1x/2x, PLL cik, IDSEL=AD17  110 - PCI 66MHz, PLL cik  110 - SV BUS -> AGP 1x/2x, PLL cik, IDSEL=AD17  111 - 3.3V BUS -> AGP 1x, REF cik, IDSEL=AD16  111 - 1.5V BUS -> AGP 1x, REF cik, IDSEL=AD16  111 - 1.5V BUS -> AGP 1x, REF cik, IDSEL=AD16  111 - 1.5V BUS -> AGP 1x, REF cik, IDSEL=AD16  111 - 1.5V BUS -> AGP 1x, REF cik, IDSEL=AD17  111 - 3.3V BUS -> AGP 1x, REF cik, IDSEL=AD17  111 - 3.3V BUS -> AGP 1x, REF cik, IDSEL=AD17  111 - 3.5V BUS -> AGP 1x, REF cik, IDSEL=AD17  111 - 3.5V BUS -> AGP 1x, REF cik, IDSEL=AD17  111 - 3.5V BUS -> AGP 1x, REF cik, IDSEL=AD17  111 - 3.5V BUS -> AGP 1x, REF cik, IDSEL=AD17  111 - 3.5V BUS -> AGP 1x, REF cik, IDSEL=AD17  111 - 3.5V BUS -> AGP 1x, REF cik, IDSEL=AD17  112 - 3V BUS -> AGP 1x, REF cik, IDSEL=AD17  113 - 3V BUS -> AGP 1x, REF cik, IDSEL=AD17  114 - 3.5V BUS -> AGP 1x, REF cik, IDSEL=AD17  115 - 3V BUS -> AGP 1x, REF cik, IDSEL=AD17  116 - 5V BUS -> AGP 1x, REF cik, IDSEL=AD17  117 - 5V BUS -> AGP 1x, REF cik, IDSEL=AD17  118 - 5V BUS -> AGP 1x, REF cik, IDSEL=AD17  119 - 5V BUS -> AGP 1x, REF cik, IDSEL=AD17  110 - 5V BUS -> AGP 1x, REF cik, IDSEL=AD17  111 - 5V BUS -> AGP 1x, REF cik, IDSEL=AD17  112 - 5V BUS -> AGP 1x, REF cik, IDSEL=AD17  113 - 5V BUS -> AGP 1x, REF cik, IDSEL=AD17  114 - 5V BUS -> AGP 1x, REF cik, IDSEL=AD17  115 - 5V BUS -> AGP 1x, REF cik, IDSEL=AD17  116 - 5V BUS -> AGP 1x, REF cik, IDSEL=AD17  117 - 5V BUS -> AGP 1x, REF cik, IDSEL=AD17  118 - 5V BUS -> AGP 1x, REF cik, IDSEL=AD17  119 - 5V BUS -> AGP 1x, REF cik, IDSEL=AD17  111 - 5V BUS -> AGP 1x, REF cik, IDSEL=AD17  111 - 5V BUS -> AGP	000 (internal pull-down)
VGA_DISABLE	GPIO(7)	VGA controller capability enableed.     The device will not be recognized as the systemis VGA controller.	0
MULTIFUNC(1:0)	LCDDATA(17:16)	Multi-function device select  00 - single function device. 01 - two function device. No AGP in either function 10 - two function device. AGP only in function 0 11 - two function device. AGP in both functions 11 - two function device. AGP in both functions If BUSCFG pin based straps are set to PCI, then AGP will not be enabled in any function. See AGP function table below for detail on AGP ability claims.	00
VIP_DEVICE	LCDDATA(20) STRAP T	Indicates if any slave VIP host devices drove this in low during reset.  0 - Slave VIP host port devices present  1 - No slave VIP host port devices reporting presence during reset	0

STRAP P	INTERRUPT	
LOW	ENABLED (DEFAULT)	
HIGH	DISABLED	

### ATI Technologies Inc.


33 Commerce Valley Drive East Thornhill, Ontario Canada, L3T 7N6 (905) 882-2600


AGP LC DDR TSOP RV200/RV250 VGA VO

Document Number 105-988xx-00\_1

R

Date: Friday, June 14, 2002 Sheet 7 of 14





TERMINATION FOR

MEMORY CHANNEL A Differential CLOCK termination

Change from 1:1 spacing to at least a 2.5:1 spacing between the pair

CLOCK These resistors and caps must be placed to minimize any stubs. These must also be placed close to the memory terminations


M. CLKAIO

R797
56.3R

C778
10.4F

R798

M. CLKAIIO



Clocks can be terminated in several ways. This circuitry shows complementary termination for Differential Clocks in conjunction with standard memory interface terminations (Series or Parallel). If Series termination is used, 121 Ohms Resistance between the differential lines is recommended (eg: R1168=121 Ohms, R1169=0 Ohms, C1221 DNI).


ATI Technologies Inc.

33 Commerce Valley Drive East Thornhill, Ontario Canada, L3T 7N6

AGP LC DDR TSOP RV200/RV250 VGA VO

Document Number 105-988xx-00\_1

ry, June 14, 2002 Sheet 9 of 14



#### 64MBvtes DDR SDRAM 64Mbit 1Mx16x4

