




AMD Date: Monday, July 14, 2008 No. 105-B754XX-00

RH LP RV710 DDR3 VGA (header) TVO DVI








#### LVTMDP INTERFACE 002996 U1G Part 7 of 10 DPF RSVD#6 RSVD#4 AG19 NC DPF PVDD T2X5P DPF0P T2X5M\_DPF0N T2X4P\_DPF1P AH22 T2X4M\_DPF1N AJ21 ->>T2X4P (19) ->>T2X4M (19) NC\_DPF\_PVSS T2X3P\_DPF2P T2X3M\_DPF2N AK20 AG17 DPF\_VDD18#2 DPF\_VDD18#1 T2XCFP\_DPF3P AH20 T2XCFM\_DPF3N AJ19 DPF\_VSSR#4 DPF\_VSSR#5 DPF\_VSSR#2 DPF\_VSSR#1 DPF\_VSSR#3 AM22 AM22 AG23 AF23 AM20 DPF\_VDD10#2 DPF\_VDD10#1 AL19 AK18 DPE RSVD#7 RSVD#5 T2X2P\_DPE0P AH18 ->>T2X2P (19) ->>T2X2M (19) T2X2M\_DPE0N AJ17 T2X1P\_DPE1P AL17\_ T2X1M\_DPE1N AK16\_ DPE\_PVDD B1500 \_\_\_\_ BLM15BD121SN1 T2X1P (19) T2X1M (19) DPE\_PVDD C1500 C1501+ C1509 C1502 4.7uF\_6.3V 1uF\_6.3V 1uF 6.3V 100nF T2X0P\_DPE2P AH16. T2X0M\_DPE2N AJ15. T2X0P (19) T2X0M (19) AF19 DPE\_PVSS T2XCEP\_DPE3P T2XCEM\_DPE3N AK14 +1.8V AG16 AG16 DPE\_VDD18#2 DPE\_VDD18#1 DPE\_VSSR#3 DPE\_VSSR#3 DPE\_VSSR#2 DPE\_VSSR#1 DPE\_VSSR#4 DPE\_VSSR#4 DPE\_VSSR#5 B1501 \_\_\_\_ BLM15BD121SN1 +DPE\_VDD18 C1503 C1504 C1510-C1505 4.7uF\_6.3V 1uF\_6.3V 1uF\_6.3V 100nF +1<u>.1</u>V CALIBRATION AG21 DPE\_VDD10#2 DPE\_VDD10#1 DPEF\_CALR R1500 B1502 ~ 30R\_1A DPE\_VDD10 DPEF CALR RV710\_03\_20\_FINAL1 C1506 C1507 C1508 1uF\_6.3V 4.7uF\_6.3V 1uF\_6.3V CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC. © 2007 Advanced Micro Devices This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement Advanced Micro Devices Inc. 1 Commerce Valley Drive East and is provided only to entities under is non-disclosure agreement with AMD for evaluation purposes. First destibilition or disclosure is strictly prohibited. Use of this schematic and design for iary purpose other than evaluation requires all Beard Technology Lorense Agreement with AMD. AMD makes no expresentations or warranties of any kindrogentity if the schematic and design, including, not limited, and implication and provided warranty of merchanticity or filmess for a particular purpose, and delations responsibility formy connexpersions resulting Markham, Ontario Date: Monday, July 14, 2008 Fitte RH LP RV710 DDR3 VGA (header) TVO DVI 105-B754XX-00

## **MEMORY INTERFACE**



DIVIDER RESISTORS	DDR3
MVREF TO 1.8V	100R
MVREF TO GND	100R


CONCERNIAL & PROPRIETATO TO ADVANCED MATIO DEVICES INC.


2021 Manual cost to inchession give the water opening of Administration
and is provided only to entities under a non-disclassion agreement with AMD or administration programs. Failer and feature or disclassions are considerable to administration of the contraction of the contraction of the AMD. AMD analysis of these to the contraction of the AMD. AMD analysis or disclassions are propriet warrange of manufacturing of the administration of the AMD. AMD analysis of these to be produced by the AMD. AMD analysis of the AMD. AMD analysis of the AMD. AMD and a second propriets are disclassed in the AMD. AMD and analysis of the AMD. AMD and a second produced to the AMD.


Title R HLP RV710 DDR3 VGA (header) TVO DVI

The Commerce May Diverse Inc.

| Commerce May Diverse Inc.
| Markham, Ortanio | Rev 1
| Sheet / of 25
| TVO DVI | Doc No. 105-8754XX-00










Fitte RH LP RV710 DDR3 VGA (header) TVO DVI


105-B754XX-00















### **Power Play**


#### VDDC Voltage Settings Using GPIOs

				Output Voltage (V)		
PWRCNTL_1 GPIO_20	PWRCNTL_0 GPIO 15	Rf1= Rf2=		Rf1= Rf2=	Rf1= Rf2=	
0	0	NLL-		ALL-		
0	1					
1	0					
1	1	1	0	1		Power-up Default



#### MVDD Voltage Settings Using GPIOs


	Output Voltage (V)						
PWRCNTL_2 GPIO_6	Rf1= Rf2=		Rf1= Rf2=	Rf1= Rf2=			
0							
1	1	0	1		Power-up Default		




CORPORTINA, A PROPRIETANT Y DALVANCED MICHO DEVICES MC THE AND THE AND

Title RH LP RV710 DDR3 VGA (header) TVO DVI


Doc No. 105-B754XX-00




# **DAC 1 OUTPUT**










## **DPE / DPF OUTPUT**







CORFORMAL A PRICHEDAY TO ADVANCED MICHO DENICES INC.
This AND heart schemate and design in the exclusion properly of AND, and to proceed on the control of the schemate and except in the control of the schemate and except in the control of the schemate and except in the control of the schemate and design in the control of the schemate and design in the property of the schemate and except in the sc














AMDI ADVANCED MICRO DEVICES PCBCAD GROUP HR RV710 DDR3 512 MB 64MX16 DDVI VO VGA HEADER No DC


PN 109-B75431-00B JUNE 23, 2008 SVETLANÁ OSTROVSKY

ASSEMBLY TOP SHEET 1 OF 2

### RESTRICTION NOTICE

THIS PCB ARTWORK CONTAINS INFORMATION WHICH IS PROPRIETARY TO AND IS THE PROPERTY OF AMD, AND MAY NOT BE USED, REPRODUCED OR DISCLOSED IN ANY MANNER WITHOUT EXPRESS WRITTEN PERMISSION FROM AMD.

© 2008 Advanced Micro Devices



AMDZI
ADVANCED MICRO DEVICES
PCBCAD GROUP

HR RV710 DDR3 512 MB 64MX16 DDV1 VO VGA HEADER No DC

PN 109-B75431-00B JUNE 23, 2008 SVETLANÁ OSTROVSKY

# RESTRICTION NOTICE

THIS PCB ARTWORK CONTAINS INFORMATION WHICH IS PROPRIETARY TO AND IS THE PROPERTY OF AMD, AND MAY NOT BE USED, REPRODUCED OR DISCLOSED IN ANY MANNER WITHOUT EXPRESS WRITTEN PERMISSION FROM AMD.

©2008 Advanced Micro Devices