








PCI-EXPRESS EDGE CONNECTOR




NOTE: Some of the PCIE testpoints will be available through vias on traces.










CAICOS/CEDAR Display Port C (Unused)



CAICOS/CEDAR Power & GND








Memory Power Seq


Regulators for +5V, +5V_VESA and +5V_VESA2

<p>LD0 #1:</p> <p>$V_{in} = 3.00V \text{ to } 3.60V \text{ (3.3V } \pm 5\%)$</p> <p>$V_{out} = +1.8V \text{ } \pm 2\%$</p> <p>$I_{out} = 1.6A \text{ (RMS) MAX}$</p> <p>PCB: 50 to 70mm sq. copper area for cooling</p>
--



$$V_{out}=0.8V * (1+ R_{957} / R_{955})$$

1.8V WORST-CASE REQUIREMENT	
Display Config	St. Current
DVI+HDMI+DP	1300mA




$$V_{out} = 1.25V * [1 + (R_{305}/R_{304})]$$



LDO I2: $V_{in} = +1.32V$ to $1.84V_{MAX}$ $V_{out} = +1.01V$ $\pm 2\%$ $I_{out} = 1.7A$ (TbV) RMS MAX



PCB: 50 to 70mm sq. copper area for cooling

1.0V WORST-CASE REQUIREMENT	
Display Config	Est. Current
DVDD=IDMS=DP	1000mA




$$V_{out} = 0.8V * (1 + R_{956} / R_{954})$$







TOP
Single end
Address branch
50 ohm +/- 5 ohm
3.82 mils



Bottom
Single end
Memory data
45 ohm +/- 5 ohm
4.724 mils








TOP
Different
TMDs
85 ohm +/- 10 %
4.33 mils / 5.511 mils




Bottom
Different
PEX_PCIE
85 ohm +/- 10 %
4.921 mils / 6.889 mils

QFN	Pin	Connection	Notes
ASSEMBLY	ASSEMBLY	ASSEMBLY	Pin 10
ASSEMBLY CONNECTION	ASSEMBLY	ASSEMBLY	Pin 10
ASSEMBLY CONNECTION	ASSEMBLY	ASSEMBLY	Pin 10
ASSEMBLY	ASSEMBLY	ASSEMBLY	Pin 10
ASSEMBLY	ASSEMBLY	ASSEMBLY	Pin 10
ASSEMBLY	ASSEMBLY	ASSEMBLY	Pin 10
ASSEMBLY	ASSEMBLY	ASSEMBLY	Pin 10
ASSEMBLY	ASSEMBLY	ASSEMBLY	Pin 10
ASSEMBLY	ASSEMBLY	ASSEMBLY	Pin 10







Title
HF CAICOS/CEDAR DDR3 1GB HDMI/DP dDVI/sVGA

Schematic No.
105-C264XX-00A

Date:
Thursday, October 28, 2010

REVISION HISTORY

NOTE: This schematic represents the PCB, it does not represent any specific SKU.
For Stuffing options (component values, DNI , ? please consult the product specific BOM.
Please contact AMD representative to obtain latest BOM closest to the application desired.

Rev P00

Sch Rev	PCB Rev	Date	REVISION DESCRIPTION
00	00A	2010/03/31	Initial Caicos Schematic, based on C026XX-10
		

MSI CONFIDENTIAL
00029980 顏鑫 RD(C)20110519001
FOR MB維修課(丁德基) ONLY