PG301 A02 Comanche 192b GDDR5, <150W, 2-way SLI Tall DVI-I + DP + DP + DP/HDMI + DP TABLE OF CONTENTS Page Description Page Description Table of Contents PS: NVVDD Phase 1.2 Block Diagram 27 PS: NVVDD Phase 3,4 2 PCI Express 28 [RESERVED] MEMORY: GPU Partition A/B 29 PS: NVVDD OVR2+1 option MEMORY: FBA[31:0] 30 PS: Inputs, Filtering, and Monitoring MEMORY: FBA[63:32] 31 PS: Sequence and Shutdown MEMORY: FBB[31:0] 32 MEMORY: FBB[63:32] PS: IOVDD Regulator MEMORY: GPU Partition C 34 MECH: Bracket/Thermal 9 10 MEMORY: FBC[31:0] V320-2.0 change item: 11 MEMORY: FBC[63:32] GPU PWR and GND 12 Page15:DVI add esd 13 **GPU Decoupling** Page18:remove DP colay 14 DACA Interface Page20:HDMI add esd IFPAB DVI-I-DL Page21:4pin housing colay 6pin housing IFPEF with IFPE DP Page25:NVVDD enable phase4

17 IFPF DP 18 IFPC HDMI/DP

19 IFPD DP 20 MIOA

MISC1: Fan, Thermal, JTAG, GPIO 21

MISC2: ROM, XTAL, Straps 22

23 PS: 5V, PEX_VDD, VID_PLL

24 PS: FBVDD/Q

PS: NVVDD Controller OVR4 option 25

Page27:Add phase4

Page29:remove colay NVVDD power solution

Page30: 12V input bead change to choke 6pin power con colay 8pin con remove 0603 MLCC colay

Page32:stuff logo LED

MICRO-STAR INT'L CO.,LTD MS-V320 ate: Tuesday, November 18, 2014 Sheet 1 of 34

ALL WIDA DESGNI SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FLES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, MATERIALS) ARE BEING PROVIDED AS IS: THE MATERIALS ON CONTAIN MOIN AND LINKONIN WILL DATE OF THE MATERIALS ON CONTROL OF THE MATERIALS ON

































































