

P584-A01: MXM-I , G86M, 256/128MB, 64-bi t
32M16 or 16M16(4 pcs) DDR2
LVDS, DVI_A, TV_OUT, VGA, HDMI /HDCP

Table of Contents

Page 1: PAGE OVERVIEW
Page 2: PCI EXPRESS INTERFACE
Page 3: GPU MEMORY INTERFACE
Page 4: FRAME BUFFER PARTITION A
Page 5: MEMORY DECOUPLING CAPS
Page 6: DAC A/B/C
Page 7: LVDS(LINK A/B), TMDS(LINK C/D)
Page 8: MXM CONNECTOR
Page 9: GPIO, JTAG, TEMP SENSOR, SPDIF
Page 10: MIOB, VBIOS, HDCP ROM
Page 11: SPREAD SPECTURM, MIOA
Page 12: NVVDD POWER SUPPLY
Page 13: FBVDDQ POWER SUPPLY
Page 14: STRAPS
Page 15: FBVDDQ POWER SUPPLY
Page 16: STRAPS

SKU	VARIANT	NVPN	ASSEMBLY
B	BASE	600-10584-0000-000	BASE LEVEL GENERIC SCHEMATIC ONLY; COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
1	SKU0001	600-10584-0001-000	G86M ??? 256MB(64bit) DDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA
2	SKU0002	600-10584-0002-000	G86M ??? 128MB(64bit) DDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA
3	SKU0003	600-10584-0003-000	G86M ??? 256MB(64bit) DDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA
4	SKU0004	600-10584-0004-000	G86M ??? 128MB(64bit) DDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA
5	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
6	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
7	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
8	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
9	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
10	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
11	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
12	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
13	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
14	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
15	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>

ASSEMBLY	G86M ??? 256MB(64bit) DDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA
PAGE DETAIL	PAGE OVERVIEW

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION


2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



NV_PN 600-10584-0002-100


ID	p584	PAGE	1 OF 16
NAME	Joe Kwon	DATE	14-DEC-2006

PAGE 2) PCI -EXPRESS




ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

PAGE 3) FBA I N T E R F A C E



PAGE 4) MEMORY PARTITION A



		NET	MIN_LI_NE_WIDTH	VOLTAGE
		FBAVREF1	16.00	0.9V
		FBAVREF2	16.00	0.9V
		NET	DIFFPAIR	CRITICAL
		FBA_CLK0	FBA_CLK0	1000IEFF
4<	3>	FBA_CLK0*	FBA_CLK0	1000IEFF
4<	3>	FBA_CLK1	FBA_CLK1	1000IEFF
4<	3>	FBA_CLK1*	FBA_CLK1	1000IEFF
3<	3>	FBA0S0	FBA0S0	1000IEFF
3<	3>	FBA0S0*	FBA0S0	1000IEFF
3<	3>	FBA0S1	FBA0S1	1000IEFF
3<	3>	FBA0S1*	FBA0S1	1000IEFF
3<	3>	FBA0S2	FBA0S2	1000IEFF
3<	3>	FBA0S2*	FBA0S2	1000IEFF
3<	3>	FBA0S3	FBA0S3	1000IEFF
3<	3>	FBA0S3*	FBA0S3	1000IEFF
3<	3>	FBA0S4	FBA0S4	1000IEFF
3<	3>	FBA0S4*	FBA0S4	1000IEFF
3<	3>	FBA0S5	FBA0S5	1000IEFF
3<	3>	FBA0S5*	FBA0S5	1000IEFF
3<	3>	FBA0S6	FBA0S6	1000IEFF
3<	3>	FBA0S6*	FBA0S6	1000IEFF
3<	3>	FBA0S7	FBA0S7	1000IEFF
3<	3>	FBA0S7*	FBA0S7	1000IEFF
4<	3>	FBA_A<12>_0>	2	500HM
4<	3>	FBA_A<5>_2>	2	500HM
4<	3>	FBA_BA0	2	500HM
4<	3>	FBA_BA1	2	500HM
4<	3>	FBA_CK0	2	500HM
4<	3>	FBA_BA2	2	500HM
4<	3>	FBA_RAS*	2	500HM
4<	3>	FBA_CAS*	2	500HM
4<	3>	FBA_WE*	2	500HM
4<	3>	FBA_CS0*	2	500HM
4<	3>	FBA_CS1*	2	500HM
4<	3>	FBA<63>_0>	2	500HM
4<	3>	FBA<63>_0>	2	500HM
		FBA_DEBUG	2	500HM
4<	3>	FBA_ODT	2	500HM
		FBA_ODT_GPU	2	500HM

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA


NV_PN	600-10584-0002-100
-------	--------------------

ID	p584	PAGE	4 OF 16
----	------	------	---------

NAME	Joe Kwon	DATE	14-DEC-2006
------	----------	------	-------------




ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

PAGE 5) Memory Decoupling Caps



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

PAGE 6) DAC_A, DAC_B, DAC_C



ASSEMBLY	
PAGE DETAIL	DAC A/B


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVI DIA CORPORATION 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA			
NV_PN 600-10584-0002-100			
ID p584	PAGE 6 OF 16		
NAME Joe Kwon	DATE 14-DEC-2006		

PAGE 7) LVDS / TMDS Interface

Loading options for IFPAB outputs

Option #1) IFPAB outputs to LVDS only.
Option #2) IFPAB outputs to DVI-C only.
Option #3) Controlled with GPIO9, IFPAB dynamically outputs to LVDS or DVI-C.




1




1



PAGE 10) MI OB, VBI OS, HDCP BI OS




PAGE 11) SPREAD SPECTRUM, MI OA




I 2C ADDRESS: 0xD4H

MI OA




PAGE 12: NVVDD



1. $V_{out} = ((R_t + R_b) / R_b) \times 0.6$

VOLTAGE NODE PROPERTIES

	VOLTAGE	SOURCE POWER NET	MIN LINE WIDTH	MAX CURRENT	
3V3RUN	3.3V	TRUE	12.00	1.5A	3V3RUN
1V8RUN	1.8V	TRUE	16.00	3.5A	1V8RUN
2V5RUN	2.5V	TRUE	12.00	0.5A	2V5RUN
5V3RUN	5.0V	TRUE	12.00	0.5A	5V3RUN
PWR_SRC	22V	TRUE	30.00	4A	PWR_SRC
NVVDD	1.2V		16.00	11A	NVVDD
PEX1V2	1.2V		12.00	2A	PEX1V2
FBVDDQ	1.8V		12.00	6A	FBVDDQ



NVVDD=1.15V or 1.2V

ASSEMBLY	G86M ?/? 256MB(64bit) DDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA
PAGE DETAIL	NVVDD POWER SUPPLY

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION


2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA




NV_PN 600-10584-0002-100

ID	p584	PAGE	12 OF 16
NAME	Joe Kwon	DATE	14-DEC-2006



PEX1V2 LINEAR SUPPLY

FBVDDQ SWI TCHER




FBVDDQ=1.8V
Approx. 5A @ 600MHz
Input Ripple approx 2.2A

ASSEMBLY	G86M 7/? 256MB(64bit) DDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA
PAGE DETAIL	FBVDDO POWER SUPPLY

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

PAGE 14) STRAPS



A		B		C		D		E		F		G		H							
1	Title: Basenet Report Desi gn: p419 Date: Dec 12 17:33:02 2006			FBADQM<1> 3.3C 4.4C FBADQM<2> 3.3C 4.4D FBADQM<3> 3.3C 4.4D FBADQM<4> 3.3C 4.5B FBADQM<5> 3.3C 4.5C FBADQM<6> 3.3C 4.5D FBADQM<7> 3.3C 4.5D FBADQ50 3.3C<> 4.4B 4.4F<> FBADQ50* 3.4C<> 4.4B 4.4F<> FBADQ51 3.3C<> 4.4C 4.4F<> FBADQ51* 3.4C<> 4.4C 4.4F<> FBADQ52 3.4C<> 4.4D 4.4F<> FBADQ52* 3.4C<> 4.4D 4.4F<> FBADQ53 3.4C<> 4.4D 4.4F<> FBADQ53* 3.4C<> 4.4D 4.4F<> FBADQ54 3.4C<> 4.4F<> 4.5B FBADQ54* 3.4C<> 4.4F<> 4.5B FBADQ55 3.4C<> 4.4F<> 4.5C FBADQ55* 3.4C<> 4.4F<> 4.5C FBADQ56 3.4C<> 4.4F<> 4.5D FBADQ56* 3.4C<> 4.4F<> 4.5D FBADQ57 3.4C<> 4.4F<> 4.5D FBADQ57* 3.4C<> 4.4F<> 4.5D FBAVREF1 4.2B 4.3F<> FBAVREF2 4.2F 4.3F<> FBAVREF3 4.2D FBAVREF4 4.3H FBA_A<0> 3.3D 4.1A 4.1C 4.1E 4.1G			AC_BATT* 8.4B> 9.3F< BXTALOUT 6.4D CLK_VDD 11.2C DACA_BLUE 6.2H> 8.3A< DACA_GREEN 6.1H> 8.3A< DACA_HSYNC 6.1H> 8.3A< DACA_RED 6.1H> 8.3A< DACA_RSET 6.1C DACA_VDD 6.1C DACA_VREF 6.1C DACA_VSYNC 6.1H> 8.3A< DACB_BLUE 6.3F> 8.3A< DACB_GREEN 6.3F> 8.2A< DACB_RED 6.3F> 8.3A< DACB_RSET 6.3C DACB_VDD 6.3C DACB_VREF 6.3C DVI_A_HPD 8.2A> 9.3H< DVI_B_HPD 8.2A> 9.3H< FBACLK_CO 3.3G FBACLK_C1 3.4G			FB_DL 13.4D FB_FB 13.4D FB_FCCM 13.4C FB_FSET 13.4B FB_I_SEN 13.4C FB_PHASE 13.4D FB_PLAVDD 3.4D FB_PWRGOOD 7.2A< 13.2A 13.4A> FB_SNUBBER 13.4E FB_VCC 7.1A< 13.4B> GPI00_DVI_A_HPD 9.3D GPI01_DVI_B_HPD 9.3D GPI02_BL_PWM 8.4A< 9.3F> GPI03_PPEN 8.3A< 9.3F> GPI03_PPEN_GPU 9.3D GPI04_BLEN 8.3A< 9.3F> GPI04_BLEN_GPU 9.3D GPI05_NVVDDCTL0 9.3F> 12.4A< GPI06_NVVDDCTL1 9.3F> 12.4A< GPI08_THERM_ALERT* 9.3D GPI09_LVDS_SYS* 7.2A< 9.3F> GPI012_AC_DET 9.3D I2CA_SCL 6.1D I2CA_SCL_R 6.1H> 8.3A< I2CA_SDA 6.1D I2CA_SDA_R 6.1H<> 8.3A<> I2CB_SCL 6.3D I2CB_SCL_R 6.3H> 8.2A< I2CB_SDA 6.3D I2CB_SDA_R 6.3H<> 8.2A<> I2CC_SCL 9.3D I2CC_SCL_R 8.4A< 9.2A< 9.3H> 11.2B< I2CC_SDA 9.3D I2CC_SDA_R 8.4A<> 9.2A<> 9.3H<> 11.2B<> I2CH_SCL 10.4C I2CH_SDA 10.4C I2CS_SCL 9.4C I2CS_SDA 9.4C I2FABPLLVD0 7.2E I2FABRSET 7.2E I2FABVPROBE 7.2E I2FPAI_OVDD 7.2E I2FPATXC 7.3H> 8.4G< I2FPATXC* 7.3H> 8.4G< I2FPATXD0 7.2H> 8.4G< I2FPATXD0* 7.2H> 8.4G< I2FPATXD1 7.2H> 8.4G< I2FPATXD1* 7.2H> 8.4G< I2FPATXD2 7.2H> 8.4G< I2FPATXD2* 7.2H> 8.4G< I2FPATXD3 7.2H> 8.4G< I2FPATXD3* 7.2H> 8.4G< I2FPBTXC 7.3H> 8.4G< I2FPBTXC* 7.3H> 8.4G< I2FPBTD4 7.2H> 8.3G< I2FPBTD4* 7.2H> 8.3G< I2FPBTD5 7.2H> 8.4G< I2FPBTD5* 7.2H> 8.4G< I2FPBTD6 7.3H> 8.4G< I2FPBTD6* 7.2H> 8.4G< I2FPBTD7 7.3H> 8.4G< I2FPBTD7* 7.3H> 8.4G< I2FPCBRSET 7.4E I2FPCPLLVD0 7.4E I2FPCTXC 7.4H> 8.2G< I2FPCTXC* 7.4H> 8.2G< I2FPCTXD0 7.3H> 8.2G< I2FPCTXD0* 7.3H> 8.2G< I2FPCTXD1 7.4H> 8.2G< I2FPCTXD1* 7.4H> 8.2G< I2FPCTXD2 7.4H> 8.2G< I2FPCTXD2* 7.4H> 8.2G< I2FPCVPROBE 7.3E I2FPCI_OVDD 7.4E JTAG_TCLK 9.3C JTAG_TCLK_C 8.3G< 9.3A< JTAG_TDI 9.3C JTAG_TDI_C 8.3G> 9.3A< JTAG_TDO 9.3C JTAG_TDO_C 8.3G< 9.3A> JTAG_TMS 9.3C JTAG_TMS_C 8.3G< 9.3A< JTAG_TRST 9.3C JTAG_TRST_C 8.3G< 9.3A< LVDSI_OVDD_I_SOL 7.2B MI_OAD<6> 11.4E< 14.3A> 14.3C MI_OAD<8> 11.4E< 14.3A> 14.3C MI_OAD<9> 11.4E< 14.3A> 14.3C MI_OB_CLKI_N 10.2C MI_OB_HSYNC 10.2D> 14.3A> 14.3C M_GPI_OB_SLOWDOWN* 9.2D M_THERM_ALERT* 9.2D NVCTLO_R 12.4C NVCTL1_R 12.4C			NVVDD 2.4F 12.2F NVVDDCTL0 12.4C NVVDDCTL1 12.4C NV_BOOT 12.2C NV_BOOTC 12.2C NV_COMP 12.3B NV_COMP1 12.3B NV_COMP2 12.3D NV_DH 12.2C NV_DL 12.2C NV_FB 12.4D NV_FCCM 12.2B NV_FSET 12.3B NV_I_SEN 12.2C NV_PHASE 12.2C NV_PWRGOOD 9.2F< 12.2A> 13.4A< NV_SNUBBER 12.3E NV_VCC 12.2B PCI_DEVI_D3 10.1D> 14.2A> 14.2C PCI_DEVI_D4 10.2D> 14.2A> 14.3C PEXTV2_FB 13.2C PEX_CLK_CFG 11.4E< 14.3A> 14.3C PEX_PLL_DVDD 2.4G PEX_PLL_EN 11.3E< 14.3A> 14.3C PEX_RST 2.2D PEX_RX0 2.2E PEX_RX0* 2.2E PEX_RX1 2.2E PEX_RX1* 2.2E PEX_RX2 2.2E PEX_RX2* 2.2E PEX_RX3 2.3E PEX_RX3* 2.3E PEX_RX4 2.3E PEX_RX4* 2.3E PEX_RX5 2.3E PEX_RX5* 2.3E PEX_RX6 2.3E PEX_RX6* 2.3E PEX_RX7 2.3E PEX_RX7* 2.3E PEX_RX8 2.4E PEX_RX8* 2.4E PEX_RX9 2.4E PEX_RX9* 2.4E PEX_RX10 2.4E PEX_RX10* 2.4E PEX_RX11 2.4E PEX_RX11* 2.4E PEX_RX12 2.4E PEX_RX12* 2.4E PEX_RX13 2.5E PEX_RX13* 2.5E PEX_RX14 2.5E PEX_RX14* 2.5E PEX_RX15 2.5E PEX_RX15* 2.5E PEX_TSTCLK 2.2E PEX_TSTCLK* 2.2E PEX_TX0 2.2E PEX_TX0* 2.2E PEX_TX0_C 2.2C PEX_TX0_C* 2.2C PEX_TX1 2.2E PEX_TX1* 2.2E PEX_TX1_C 2.2C PEX_TX1_C* 2.2C PEX_TX2 2.2E PEX_TX2* 2.2E PEX_TX2_C 2.2C PEX_TX2_C* 2.2C PEX_TX3 2.2E PEX_TX3* 2.2E PEX_TX3_C 2.2C PEX_TX3_C* 2.2C PEX_TX4 2.3E PEX_TX4* 2.3E PEX_TX4_C 2.3C PEX_TX4_C* 2.3C PEX_TX5 2.3E PEX_TX5* 2.3E PEX_TX5_C 2.3C PEX_TX5_C* 2.3C PEX_TX6 2.3E PEX_TX6* 2.3E PEX_TX6_C 2.3C PEX_TX6_C* 2.3C PEX_TX7 2.3E PEX_TX7* 2.3E PEX_TX7_C 2.3C PEX_TX7_C* 2.3C PEX_TX8 2.3E PEX_TX8* 2.3E PEX_TX8_C 2.3C PEX_TX8_C* 2.3C PEX_TX9 2.4E			PEX_TX9* 2.4E PEX_TX9_C 2.4C PEX_TX9_C* 2.4C PEX_TX10 2.4E PEX_TX10* 2.4E PEX_TX10_C 2.4C PEX_TX10_C* 2.4C PEX_TX11 2.4E PEX_TX11* 2.4E PEX_TX11_C 2.4C PEX_TX11_C* 2.4C PEX_TX12 2.4E PEX_TX12* 2.4E PEX_TX12_C 2.4C PEX_TX12_C* 2.4C PEX_TX13 2.4E PEX_TX13* 2.4E PEX_TX13_C 2.4C PEX_TX13_C* 2.4C PEX_TX14 2.5E PEX_TX14* 2.5E PEX_TX14_C 2.5C PEX_TX14_C* 2.5C PEX_TX15 2.5E PEX_TX15* 2.5E PEX_TX15_C 2.5C PEX_TX15_C* 2.5C PLLVD0 6.4C PRCNT2_C 2.5B RAMCFG0 10.1D> 14.1C 14.2A> RAMCFG1 10.1D> 14.2A> 14.2C RAMCFG2 10.1D> 14.2A> 14.2C RAMCFG3 10.1D> 14.2A> 14.2C REFCLK 2.2E REFCLK* 2.2E ROMCS* 10.3C 10.3E ROM_SCLK 10.4C 10.4E ROM_SI 10.4C 10.4E ROM_SO 10.4C 10.4E RUNPWOK 7.5A< 8.4A> 11.2B< 12.3A< 13.2B< RUNPWOK_I_N 8.4B SMB_CLK 8.4A> 9.4B< SMB_DAT 8.4A<> 9.4B<> SNN_SV_CLAMP 9.3D SNN_A2_M1 4.2A SNN_A2_M2 4.2C SNN_A2_M3 4.2E SNN_A2_M4 4.2G SNN_BUFIRST* 10.4C SNN_DACB_CSYN0 6.3D SNN_DACB_HSYN0 6.3D SNN_DACB_VSYN0 6.3D SNN_DVI_B_CLK 8.3E SNN_DVI_B_CLK* 8.3E SNN_DVI_B_TX0 8.2E SNN_DVI_B_TX0* 8.2E SNN_DVI_B_TX1 8.2E SNN_DVI_B_TX1* 8.2E SNN_DVI_B_TX2 8.2E SNN_DVI_B_TX2* 8.2E SNN_E2_M1 4.2A SNN_E2_M2 4.2C SNN_E2_M3 4.2E SNN_E2_M4 4.2G SNN_FBA_A13 3.3D SNN_FBA_A14 3.4D SNN_FBA_A15 3.4D SNN_FB_VREF 3.5C SNN_GPI_07 9.3D SNN_GPI_010 9.3D SNN_GPI_011 9.3D SNN_GPI_013 9.3D SNN_GPI_014 9.4D SNN_HDCP_ROM 10.4D SNN_I_GP1 8.3E SNN_I_GP2 8.3E SNN_I_GP159 8.3E SNN_I_GP185 8.3E SNN_I_GP195 8.3E SNN_I_GP197 8.3E SNN_I_GP_LVDS_UTX1 8.3E SNN_I_GP_LVDS_UTX1* 8.3E SNN_MI_OAD<1> 11.3E SNN_MI_OAD<2> 11.3E SNN_MI_OAD<3> 11.3E SNN_MI_OAD<4> 11.3E SNN_MI_OAD<5> 11.3E SNN_MI_OAD<7> 11.4E SNN_MI_OAD<10> 11.4E SNN_MI_OBD<2> 10.1C SNN_MI_OBD<3> 10.1C SNN_MI_OBD<4> 10.1C SNN_MI_OBD<5> 10.1C SNN_MI_OBD<6> 10.1C SNN_MI_OB_CAL_PD_VD 10.2A			DQ SNN_MI_OB_CAL_PD_VD 10.2A DQ SNN_MI_OB_CLKOUT 10.2C SNN_MI_OB_CLKOUT* 10.2C SNN_MI_OB_DE 10.2C SNN_MI_OB_VREF 10.2A SNN_MI_OB_VSYNC 10.2C SNN_MOBI_LE_BI_T 10.1C SNN_MXM183 8.3E SNN_R3_M1 4.2A SNN_R3_M2 4.2C SNN_R3_M3 4.2E SNN_R3_M4 4.2G SNN_R7_M1 4.2A SNN_R7_M2 4.2C SNN_R7_M3 4.2E SNN_R7_M4 4.2G SNN_R8_M1 4.2A SNN_R8_M2 4.2C SNN_R8_M3 4.2E SNN_R8_M4 4.2G SNN_ROM_TYPE_0 10.1C SNN_RSVD1 8.3E SNN_RSVD2 8.3E SNN_RSVD3 8.3E SPDI_F 8.4B> 9.3B> SPDI_F_MXM 8.4C SSFOUT 6.4C< 11.2D> SS_OUT 11.2C SS_REF 11.2C SWAPRDY_A 10.4C TESTMODE 10.4C THERM 9.3C THERM* 9.3C THERM_ALERT* 8.4A< 9.2H> THERM_SCL 9.2C THERM_SDA 9.2C THERM_VDD 9.2D TMDSI_OVDD_AB_EN* 7.3B TMDSI_OVDD_C 7.5C TMDSI_OVDD_C_EN* 7.4B TMDS_LVDS_I_OVDD 7.2C XTALI_N 6.4C XTALOUT 6.4D XTALOUTBUFF 6.4F> 11.2B<		
2	FBAD<0> 3.1C 4.4B FBAD<63...0> 3.1B<> 4.4A<> 4.5F<> FBAD<1> 3.1C 4.4B FBAD<2> 3.1C 4.4B FBAD<3> 3.1C 4.4B FBAD<4> 3.1C 4.4B FBAD<5> 3.1C 4.4B FBAD<6> 3.1C 4.4B FBAD<7> 3.1C 4.4B FBAD<8> 3.1C 4.4C FBAD<9> 3.1C 4.4C FBAD<10> 3.1C 4.4C FBAD<11> 3.1C 4.4C FBAD<12> 3.1C 4.4C FBAD<13> 3.1C 4.4C FBAD<14> 3.1C 4.4C FBAD<15> 3.1C 4.4C FBAD<16> 3.1C 4.4D FBAD<17> 3.1C 4.4D FBAD<18> 3.1C 4.4D FBAD<19> 3.2C 4.4D FBAD<20> 3.2C 4.4D FBAD<21> 3.2C 4.4D FBAD<22> 3.2C 4.4D FBAD<23> 3.2C 4.4D FBAD<24> 3.2C 4.4D FBAD<25> 3.2C 4.4D FBAD<26> 3.2C 4.4D FBAD<27> 3.2C 4.4D FBAD<28> 3.2C 4.4D FBAD<29> 3.2C 4.4D FBAD<30> 3.2C 4.4D FBAD<31> 3.2C 4.4D FBAD<32> 3.2C 4.4B FBAD<33> 3.2C 4.4B FBAD<34> 3.2C 4.4B FBAD<35> 3.2C 4.5B FBAD<36> 3.2C 4.5B FBAD<37> 3.2C 4.5B FBAD<38> 3.2C 4.5B FBAD<39> 3.2C 4.5B FBAD<40> 3.2C 4.4C FBAD<41> 3.2C 4.4C FBAD<42> 3.2C 4.4C FBAD<43> 3.2C 4.5C FBAD<44> 3.2C 4.5C FBAD<45> 3.2C 4.5C FBAD<46> 3.2C 4.5C FBAD<47> 3.2C 4.5C FBAD<48> 3.2C 4.4D FBAD<49> 3.3C 4.4D FBAD<50> 3.3C 4.4D FBAD<51> 3.3C 4.5D FBAD<52> 3.3C 4.5D FBAD<53> 3.3C 4.5D FBAD<54> 3.3C 4.5D FBAD<55> 3.3C 4.5D FBAD<56> 3.3C 4.4D FBAD<57> 3.3C 4.4D FBAD<58> 3.3C 4.4D FBAD<59> 3.3C 4.5D FBAD<60> 3.3C 4.5D FBAD<61> 3.3C 4.5D FBAD<62> 3.3C 4.5D FBAD<63> 3.3C 4.5D FBADQM<0> 3.3C 4.4B FBADQM<7...0> 3.3B> 4.4A<> 4.5F<>			FBA_A<12...0> 3.3E> 4.4F< 4.1A< 4.1C 4.1E 4.1G FBA_A<13...0> 4.1A< 4.1C 4.1E 4.1G FBA_A<1> 3.3D 4.1A 4.1C 4.1E 4.1G FBA_A<2> 3.3D 4.1A 4.1C FBA_A<3> 3.3D 4.1A 4.1C FBA_A<4> 3.3D 4.1A 4.1C FBA_A<5> 3.3D 4.1A 4.1C FBA_A<6> 4.1G FBA_A<7> 3.3D 4.1A 4.1C 4.1E 4.1G FBA_A<8> 3.3D 4.1A 4.1C 4.1E 4.1G FBA_A<9> 3.3D 4.1A 4.1C 4.1E 4.1G FBA_A<10> 3.3D 4.1A 4.1C 4.1E 4.2G FBA_A<11> 3.3D 4.1A 4.1C 4.1E 4.2G FBA_A<12>																	

--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--