

PCI-EXPRESS EDGE CONNECTOR







Table 1: Connection for JTAG


Production (No JTAG)	Install R1 & R2 .Don't Install TSW1	
Internal Use Only	Install TSW1 & Don't Install R2	
	JTAG	TSW1 Switch #1, 2, 3, 4, 5 and 6 closed (ON) #7,8 open
	NO JTAG	TSW1 Switch #1, 2, 3, 4, 5 and 6 open #7,8 closed (ON)

TSW1 & R2 are located on the bottom side of the board close to PCIE connector.


SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND
BUO	BRING UP ONLY

CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices, Inc.
This AMD Board schematic and design is the exclusive property of AMD,
and is provided only to entities under a non-disclosure agreement
with AMD for evaluation purposes. Further distribution or disclosure
is strictly prohibited. Use of this schematic and design for any purpose
other than evaluation requires a Board Technology License Agreement
with AMD. AMD makes no representations or warranties of any kind
regarding this schematic and design, including, not limited to,
any implied warranty of merchantability or fitness for a particular
purpose. The exclusive responsibility for any consequences resulting
from use of the information included herein.


Title RV635 DDR2 - PCI-E Edge Connect

Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario			
Date: Thursday, January 24, 2008		Rev 13	
Sheet 1 of 20		Doc No. 102-B38101-00	

NOTE: some of the PCIe testpoints will be available through via on traces.



Recommended caps:
(see BOM for qualified values/vendors)
10uF , X6S, 0805, 6.3V, 1.4MM MAX THICK
1uF, X6S, 0402, 6.3V
100nF, X7R, 0402
10nF , X7R, 0402



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

C. Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario




Date: Thursday, January 24, 2008	Rev 13
----------------------------------	--------

Title RV635 DDR2 - ASIC MAIN

Doc No. 102-B38101-00

Recommended caps:
(see BOM for qualified values/vendors)
10uF , X6S, 0805, 6.3V, 1.4MM MAX THICK
1uF, X6S, 0402, 6.3V
100nF, X7R, 0402
10nF , X7R, 0402



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic or design for any purpose other than evaluation requires AMD Technologies License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information disclosed herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario





Date: Thursday, January 24, 2008	Rev 13
----------------------------------	--------

Sheet 4 of 20

Title RV635 DDR2 - ASIC Power

Doc No.	102-B38101-00
---------	---------------





CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representation or warranty of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Title RV635 DDR2 - ASIC Grounds

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario




Date: Thursday, January 24, 2008


Rev 13

Sheet 6 of 20


Doc No. 102-B38101-00











CHANNEL A: 128MB/256MB DDR2





CHANNEL B: 128MB/256MB DDR2




Gate Drive	Populate	Do Not Populate
5V Gate Drive	R631, R632	R630, R670, C660, R661, Q661
8V Gate Drive	R630, C660, R661, Q661	R631, R632, R670
12V Gate Drive	R630, C660, R670	R631, R632, R661, Q661







Power up Sequencing



VDDC Enable Circuit





Power Play

VDDC Voltage Settings Using GPIOs (for VDDC1 Dual Phase)


PWR_CNTL_1 GPIO_20	PWR_CNTL_0 GPIO_15	Output Voltage (V)		RE1=	RE2=
		RE1=42.2K	RE2=20.5K		
0	0	0.9V			
0	1	1.00V			
1	0	1.15V			
1	1	1.25V			Power-up Default

$V_{out} = V_{ref} * (1 + R_t/R_b)$
 VDDC1 (Dual Phase): $V_{ref} = 0.6V$, $R_t = 5.11K$
 VDDC2 (Single Phase): $V_{ref} = 0.8V$, $R_t = 10K$
 MVDDC (Single Phase): $V_{ref} = 0.8V$, $R_t = 10K$




132-
 For Testing purposes only



LDO #1: Vin = 2.1V to 3.6V MAX Vout = +1.8V +/- 2% Iout = 0.8A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling



LDO #3: Vin = +1.45V to 2.0V MAX Vout = +1.1V +/- 2% Iout = 1.4A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling



Regulators for +5V, +5V_VESA and +5V_VESA2



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board Schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information indicated herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario





Date: Thursday, January 24, 2008




Sheet 14 of 20

Rev 13

Title RV635 DDR2 - Linear Regulators


Doc No. 102-B38101-00





DB15 pin	Standard VGA	DDC1 Host	DDC2B or DDC2B+ Host	DDC2AB Host	DDC1/2 Display
11	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Optional
12	Monitor ID bit 1	Data from display	SDA	SDA	Optional
4	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Optional
15	Monitor ID bit 3	Open	SCL	SCL	Optional
9	N/C	+5V	+5V	+5V	Optional
Hardware Support	No	Yes	Yes	No	Yes

Based on VESA Display Data Channel (DDC) Standard Ver. 3 Dec. 15, 1997



May be able to use just one Fuse for both connectors.

CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
 © 2007 Advanced Micro Devices Inc.
 This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.


Advanced Micro Devices Inc.
 1 Commerce Valley Drive East
 Markham, Ontario


Date: Thursday, January 24, 2008
 Sheet 16 of 20


Rev 13

Title RV635 DDR2 - DAC2/TMDS1

Doc No. 102-B38101-00







<div>AMD</div>			Title		Schematic No.		Date:				
			RH PCIE RV635 2x256MB DDR2 DUAL DL-DVI-I DL-DVI-I VO FH		102-B38101-00		Thursday, January 24, 2008				
			REVISION HISTORY						NOTE: This schematic represents the PCB, it does not represent any specific SKU. For Stuffing options (component values, DNI's, ...) please consult the product specific BOM. Please contact AMD representative to obtain latest BOM closest to the application desired.		Rev 13
Sch Rev	PCB Rev	Date	REVISION DESCRIPTION								
0	00A	11/02/07	Initial design for RV635 GDDR3								
1	00B	11/15/07	<div>Page 4 - Added B993 and C733 for DPLL_PVDD filtering improvement</div> <div>Page 10 - Changed the VDDC CTLR U1303 from APW7065 to uP6101BU8-A with heatpad Added one low MOSFET Q1303 BSC119N03SG and MQ1303 FDS7096N3</div> <div>Page 11 - Added R635 10k pull-down DNI on POK of U601 PWR CTLR Added 2 CAP C605 and C615 after inductors</div> <div>Page 12 - Added THT Inductor PL701 Changed the MVDD CTLR U703 from APW7065 to uP6101BU8-A with heatpad Removed MC723 to avoid mecanical conflict with fansink</div> <div>Page 13 - PowerPlay table has changed from 1.03V to 0.9V min and Rf1 and Rf2 were adjusted</div> <div>Page 16 - Added R141 and R142 100k pull-up to 3.3V for DP detection and latest change from Apple. Only one will be installed Changed R125-126 value from 1M to 10K Added ESD Protection RCLAMP0524P REG1132 REG1133 on DPA</div> <div>Page 17 - Added R138 and R140 100k pull-up to 3.3V for DP detection and latest change from Apple. Only one will be installed Changed R135-136 value from 1M to 10K Added ESD Protection RCLAMP0524P REG1130 REG1131 on DPB</div> <div>Page 18 - Added 3 BJT stages for the 2-WIRE FAN CTLR Q4004, Q4002 and Q4003.</div>								