# NV25, P80, DUAL DAC/TMDS, 128MB 4MX32 BGA DDR, TV IN/OUT, GOGGLES, AGP

### P80-A03: Re-spin

# P80-A00: Based on P53-A00. 300-V00 Populate R1034 with 0.01 Ohm A00-X01: Lostated GND, AGND and Chassis GND corrected Multichip Strap Changed sync buffers inputs from pin 2 to pin 1 for easy probing. Corrected PWRGD\_PBVDD on memory PS A00-X02: Combined CX and SA power filters. Combined memory PS pootstrap to 12V. COMBINED TO THE STATE OF THE -X03 Changed both TMDS digital powers from 3.3V to 3.3VL. Added a resistor to base transistor PLL\_VDD sequencer. Added 2nd fan connector. Added various placement and routing notes.

```
P80-A01:
                  00-X01

Moved SKOM to new Sheet 5.2

Moved Skom to No. Sheet 6.5

Moved Sk
     A02-X02
Design file under Perforce Control.
Changed DACA IDUMP resistor to 0402pkg
  A02-X03
Turned DACA SYN buffars into "analog" to ease the AGND antietch.
Added 5 case on VDDDVO pins.
Added 5 case of 5 case o
                         recommendation.
       A02-X04
Combined FCCDDCPWRVGA and DDC+5V nets (del. L711
                         and C1116) for ease of routing.
       A02-X05
Changed R1115 and R1116 back to SMD0603
  A02-X06
Isolate SC1175 and SC1102 AGNDs per Semtech recommendations.
Removed 5V power option from SC1102.
Changed crystal loading caps to 10pF and have them reference to digitial GND.
                         12-X07
Changed snubber resistors to 0805 pkgs
Added RC to SC1102 VREF pin (NO_STUFF)
Removed extra X elements.
Removed extra X elements.
A02-X10
Added a 2A fuse on 12V input due to SC1102 current limit bug.
A02-X10
Added ICT to MCHIP_RST (GPU_AK5)
Added ICT to MCHIP_RST (GPU_AK5)
Removed SMD0805_SBORT symbols from PS pages (nets merged to GND)
```

```
Add two 5-3.0 VR for DVOA and B BUS power supply and
change Flash Rom power to DVOA_PWR (3.0V) on Page
Shange riash Roll power to DVOA_FWR (3.07) on Page
Shange the decoupling cap. C1349,C1350,C1351,C1362,C907
connect to DVOA PWR from 3.3V on page 5.1
Change the decoupling cap. C1443,C1444,C1445,C1446,C920
connect to DVOA PWR from 3.3V on page 5.1
Change series P-ROM U505 power to DVOA_PWR (3.0V) on page 5.2
Change GPII pin AH1. AD1. AC7 connect to DVOA PWR and change GPII
pin AH15,AP8,AP12 connect to DVOB_PWR on Page 6.0.
Connection AGND to GND on page 3.1
Remove R1179.R1180.R1183.R1184.R1198.R1199.C1447
Change R1196,R1197 to "NO STUFF" on page 3.2
```

```
P80-A04: Schematics For P Release
   Put NO_STUUF for C1123, C1126, C1129, C304, C307, C310
   Penlace C303 C306 C309 C1122 C1125 C1128 with
   CAP NPO 0603 15PF 16V 5% (035-20150-0006-000
   Replace L715, L717, L719, L300, L305, L309 with IND 0805 MTLR 5% 0.068UH (130-30680-0006-000)
   Replace I.716, I.718, I.720, I.302, I.306, I.310 with
  Change C29, C30 value from 33PF to 27PF to improve the color burst stability for conexent and philips TV chip
  Change R23 to 12 Ohm from 1K Ohm
  A04-Y02
  Clean up the page number
 Clean up the Sch part description dismatch with the BOM
 MS-8875-00A:
  200-200
   *based on P80-A04-X03.
   *I/O function modify (Dual D-sub.TV-out.Video capture.
   1. .from 3.1 DAC-I2C0--Pri(page7) change to MS-8863 3.c DAC_A.
   2. 3.2 VGA CON, BRACKET(page 8) remove P300.
  3. remove page
      a. 5.2 S-ROM(page 16)
      b. 6.1 DVOA EXT. TMDSA PRI(page 18)
c. 6.2 DVOA EXT. TMDSA I/O PRI(page 19)
      d. 6.3 DVOB EXT. TMSB SEC(page 20)
      e 6 5 DVOR/DACA CONNECTOR(Dage 22)
       f. 7.1 TV-CX ENCODER(page 23)
   4. 6.0 DVOA/B(page 17)
      a. remove U822,R1174,R1175.
b. DVOCLKOUT add cap pulldown 10PF/C1175 for
   5. 7.2 TV-PH CODEC(page 24)
      a. COUT and YOUT and CVBSOUT add D2,D4,D6
           2.7UH indutor
       b. ADD 3.3V to VAAD3.3 and 3.3V to AA3.3V
          transducer from 7.1 TV-CX ENCODER(page 23).
       c. ADD R701 ENC_DVO_CLKO form (page 23)
       d. DVOCLK_IN add cap pulldown 10PF/C1174 for
           EMI.
   *POWER function cahnge list
   1. 5.1 P-ROM(page 15) from U824&U825(FAN2500S) change to (AMS1117).
   2. 8.1 NVVDD POWER SUPPLY(page 26)& 8.2 MEM POWER SUPPLY
       = TRUSON7 to supersede UR13/SC1175\&UR16/SC1102\&UR19/SC1565\
        b.cahnge all power SMT check by DIP one.
        c. remove U815(US1150)
   A00-X01
   1. page 10.11.12.13
        R425-R428 & R453-R456 from 10K cahnge to 1K.

    page 7, modify some References.
    page 20 a. add HIP6019 dual-lay circuit.

              b. add IRU3007 preserve "FBVDDQ" circuit.
              c. modify some References.
   4. page 2 add RE1 & CE1 by pass for EMI(close GPU).
```

5 page 8 add CE2=CE17 for EMI 6. page 4 Remove J202 & J201 7. page 20 "FBVDD" & "FBVDDQ" swap.

1. page 2 add "PCIRST" not gate(7414). 2 page 20 add nower seguence 3. page 8 add "EMI" cap.

COMMON - ALL
MONETHEF NOT STUPFED
NOT STUPFED
NOT STUPFED
FRI JVGA - Primary VVGA Support
PRI\_DVI - Primary DVI-1 (Digital & Analog) Support
PRI\_DVI - Primary DVI-1 (Digital & Analog) Support
PRI\_DVI - Primary DVI-1 (Digital & Analog) Support
STC\_PROT - Secondary DVI-1 protection diodes
NOT\_PROT - Secondary DVI-1 protection diodes
NOT\_PROT - Secondary DVI-1 protection diodes

STEREO - USED FOR STEREO GOOGLES
STERROSYNC1 - USED FOR STEREO GOOGLES
STERROSYNC2 - USED FOR STEREO GOOGLES
STERROSYNCS - USED FOR STEREO SYNC BUFFERS
SAA8 - PHILIPS ENCODER/DECODER SAA7108
SAA2 - PHILIPS ENCODER SAA7102
CX - COMEMENT ENCODER CX25871


NO\_STUFF FOR FIRST BUILD E21586 - USED TO REGULATE FBVDDQ FROM FBVDD - LINEAR SC1102 - USED TO REGULATE FBVDD FROM 12V - SWITCHER SC1565 - USED TO REGULATE 3.3VL FROM 3.3V - LINEAR SC1175 - USED TO REGULATE NVVDD FROM 3.3V AND 5V - SWITCHER


PS SEO - USED FOR POWER SUPPLY SEQUENCE PROTECTION


VGA-TV-DVI - Used for Primary VGA / TV / Secondary DVI VGA-DVI - Used for Primary VGA / Secodary DVI only VGA-TV Used for Primary VGA / TV / Secondary DVI only VGA-TV Used for Primary VGA / TV / Secondary DVI DVI-TV-USVE - Used for Primary DVI / TV / Secondary DVI DVI-TV - Used for Primary DVI / TV / Secondary DVI DVI-TV - Used for Primary DVI / TV / Secondary DVI DVI-TV - Used for Primary DVI / TV / Secondary DVI DVI-TV - Used for Primary DVI / TV / Secondary DVI /


### 0. TOP PAGE
















NV25 BOOT STRAP REGISTER

[1..0] - TVMODE

Enabled

BOOT 0 STRAP DVOD12 R929 1 2 10k 5% PCI\_AD\_SNAP 0 = REVERSED 1 NORMAI. 16 DVOD12 <<---1 **~**— RAM\_CFG\_0 [3..0] - RAM\_CFG - Frame buffer RAM
RAM\_CFG\_1 type configuration 2 16 DVOD22 RAW\_CFG\_2 1101 = SS 4MX32 BGA DQS PER BYTE. RAM CFG 3 16,18 DVOD9 

R938 1

NO\_STUFF

SM00402 R939 1 2 10k 5% SMD0402 R940 1 2 10k 5% DVOD10 R941 1 2 10k 5% SMD0402 NO\_STUFF SMD0402 16 18 DVOD10 22 0 = Enabled 1 = Disabled R950 1 1 10k 5% VIP VID8 R951 1 2 10k 5% AGP\_SBA NO\_STUFF SMD0402 AGP\_SBA 10 15,16 VIP\_VID8 0 = Enabled 1 = Disabled 11 VIP\_VID12 R955 1 2 10k 5% AGP COMMON SMD0402 14 

		Ů
12 13 20 21	15,16 VIP_VID10	No. Stuff
16 17	15,16 VIP_VID14	Section   1.05 55   VP_VID14   Side   2.10 55   STRAP_USER_0   [10] - STRAP_USER - USER_STRAP_ID CODE
23 24	16 VIP_HAD1	R872
15	15,16 VIP_VID13 <<	R978
25	15,16 VIP_HAD6	R878 1 2 10k 5% VP_HAD6 R879 1 2 10k 5% SMD402 NO_STUFF 2 10k 5% SMD402 SMD402 NO_STUFF SMD1042 SMD1042 O 1 - Enabled
26	15,16 VIP_HAD7	R880 1
27	16 DVOBD0	R882
28	16 DVOBD11	R884   1
29 30	16 DVDD14	R886

15,16,18 DVOD[23:0] > DVOD[23:0] 16 DVOBD[23:0] >> DVOBD[23:0] 15,16,18 VIP\_VID[15:0] >> VIP\_VID[15:0]


— GÑD


3.0 NV STRAP


NYZ 5. 404(32 BOA DOR 64/12898, ROB, DVI-I, TV-DOINI, MOPAX

Micro-Star International Co., LTD. Micro-Star Internacion

MS-8875 based on P80-A04 Monday, March 25, 2002 Sheet









## 4.1 NV FBA/B/C/D











4.3 FBB DDR 4MX32 SDRAM

A	Micro-Star International Co., LTD.									
MSI	MS-8875 based on P80-A04									
7	Size Document Number	Rev 00A								























7.3 tv-out/video capture CON

2	W25,	4MX32	BGA	DDR	64/	128MB,	RGB,	DVI-I,	TV-DOM	N, AG	P4X			
	Α				Micro-Star International Co., LTD.									
		MS-8875 based on P80-A04									$\neg$			
ŀ	< MSI >													
	7	17	3	Size		Docum	nent N	umber						Rev 00A
		V		Date			londor	March:	25 2002		Sheet	10	of	20
				I Dale	_	- "	rus day	nnafch .	20, 2002		Tolleet	19	ur	

