




PCI-EXPRESS EDGE CONNECTOR



POWER SEQUENCING

Power Sequence Circuit to ensure SMPS_EN is released after +12V_BUS and +3.3V_BUS are both in regulation. Pull-up may or may not be required on SMPS_EN signal depending on SMPS design.

Node 1 When +12V ramps above min Vbe, SMPS_EN will be held low

Node 2 When +3.3V gets close to regulation, one of the two conditions of releasing SMPS_EN is active

Target ~ 900mV when +3.3 at min regulation (worse case)
Typical trigger when +3.3V ramps above 2.2V (650mV)

Node 3 When +12V gets close to regulation, one of the two conditions of releasing SMPS_EN is active

Target ~ 1.25V when +12 at min regulation (worse case)
Typical trigger when +12V ramps above 10V (1.1V)

| SYMBOL LEGEND | |
|---------------|----------------|
| DNI | DO NOT INSTALL |
| # | ACTIVE LOW |
| | DIGITAL GROUND |
| | ANALOG GROUND |




ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada L3T 7X6
(905) 882-2600

Title RH PCIE RV560 512MB DDR2 DUAL DL-DVH VIVO 6L FH

Size C Document Number 105-B067xx-00

Date: Friday, November 24, 2006 Sheet 1 of 22




ATI Technologies Inc.

1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title RH PCIE RV560 512MB DDR2 DUAL DL-DVH VIVO 6L FH


Size C Document Number 105-B067xx-00 Rev 2
Date: Friday, November 24, 2006 Sheet 2 of 22

Recommended caps:
(see BOM for qualified values/vendors)
10uF , X5R, 10%, 0805, 6.3V, 1.4MM MAX THICK
1uF, X6S, 10%, 0402, 6.3V
100nF, X7R, 10%, 0402
10nF , X7R, 10%, 0402






ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600


Recommended caps:
(see BOM for qualified values/vendors)
10uF , X5R, 10%, 0805, 6.3V, 1.4MM MAX THICK
1uF, X6S, 10%, 0402, 6.3V
100nF, X7R, 10%, 0402
10nF , X7R, 10%, 0402



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600



Part 6 of 7






CORE GND



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title RH PCIE RV560 512MB DDR2 DUAL DL-DVH VIVO 6L FH


| | | |
|------------------------------------|----------------------------------|----------|
| Size C | Document Number 105-B067xx-00 | Rev 2 |
| Date: Friday, November 24, 2006 | Sheet 8 of 22 | |




ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title RH PCIE RV560 512MB DDR2 DUAL DL-DVI-I VIVO 6L FH


| | | |
|-----------|----------------------------------|---------------|
| Size C | Document Number 105-B067xx-00 | Rev 2 |
| Date: | Friday, November 24, 2006 | Sheet 7 of 22 |







List of supported footprint
The following ICs are not necessarily evaluated by ATI, please refer to BOM for evaluation status

- ANPEC APW7074 (12V)
- CAT CAT7522/CAT7523
- INTERSIL ISL6522/ISL6535
- RICHTEK RT9232/RT9232A/RT9232B




List of supported footprint
The following ICs are not necessarily evaluated by ATI, please refer to BOM for evaluation status

- ANPEC APW7120/APW7065 (12V)
- CAT CAT7583 (12V)
- INTERSIL ISL6545
- NEXSEM NX2114/2307
- RICHTEK RT9214/RT8101
- OnSemi ON1582



RC snubber values shown are for reference only, tuning is required



SMPS02- Regulator for MVDD


Vout = 1.8V ~ 2.85V

| Part | Vout | RFB1 | RFB2 |
|----------|------------------------|--------------------------|--------------------------|
| 0.8V Ref | 2.03V (1.98V~2.08V) | 4.99K p/n 3160499100G | 3.24K p/n 3160324100G |
| | | | |
| | | | |

SMPS02 Specifications

| | Nominal Value | Tolerance | Adjustable range / Notes |
|-------------------|----------------------------------|------------|--------------------------|
| Vin (power stage) | 12V | +/-8% PCIe | ATX12V ver. 3.2 +/-5% |
| Vout | 2V | +24/-2% | 1.8V ~ 2.85V |
| Vout ripple (DC) | 50mVpp | | |
| Iout | 6Aavg, 8Adc max | | |
| Step load | 3Amax | | |
| Vout ripple (AC) | +/-10% or 200mVpp @ 3A step load | | |
| Switching Freq. | ~300kHz | | TBD |
| Protections | | | |

This symbol is used for 132 SMPS p/n.




ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Rev 2


Document Number 105-B067xx-00

Date: Friday, November 24, 2006 Sheet 10 of 22


Option for Dynamic VDDC



Optional Regulator for +VDDCI Vout = 1.2V ~ 1.4V



Note: Alternate part numbers are provided as possible choices only.
See BOM for qualified regulators/vendors. Not all combinations are tested.




ATI Technologies Inc.

1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600


Title RH PCIE RV560 512MB DDR2 DUAL DL-DVH VIVO 6L FH

| | | |
|----------|---------------------------|----------------|
| Size | Document Number | Rev |
| Customer | 105-B067xx-00 | 2 |
| Date | Friday, November 24, 2006 | Sheet 11 of 22 |



Optional regulator for +PCIE Vout = 1.2V ~1.25V



Optional regulator for +2.5V Vout = 2.5V



Optional Regulator for +VDDC_CT Vout = 2.5V ~ 2.85V




ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600


Part Number: RH PCIE RV560 512MB DDR2 DUAL DL-DVH VIVO 6L FH

Size: C Document Number: 105-B067xx-00 Rev: 2





Date: Friday, November 24, 2006 Sheet: 12 of 22



Alt regulator for +MPVDD
Vout = 1.2V (not tracking to VDDC)
Iout = 10mA MAX



| | Rt1 | Rt2 |
|--------|-------------------------------|------------------------------------|
| 1.52V | 432R 3240432000 3160432000 | 2.15K 3160215100 |
| 1.61V | 432R 3240432000 | 1.5K 3230015200 1.5K 3160150100 |
| 1.69V | 432R 3240432000 | 1.21K 3240121100 |
| 1.718V | 562R 3240562000 | 1.5K 3230015200 1.5K 3160150100 |
| 1.75V | 604R 3160604000 | 1.5K 3230015200 1.5K 3160150100 |
| 1.8V | 604R 3160604000 | 1.37K 3160137100 |




(5) M_DOMA[7..0]

M_DOMA#0
M_DOMA#1
M_DOMA#2
M_DOMA#3
M_DOMA#4
M_DOMA#5
M_DOMA#6
M_DOMA#7

(5) M_OSA[7..0]


M_OSA0
M_OSA1
M_OSA2
M_OSA3
M_OSA4
M_OSA5
M_OSA6
M_OSA7



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

| | | | | | |
|------|---|--------|----|----|-------|
| File | RH PCIE RV560 512MB DDR2 DUAL DL-DVI-I VIVO 6L FH | | | | |
| Size | Document Number 105-B067xx-00 | | | | |
| Date | Friday, November 24, 2006 | ISheet | 14 | of | 22 |
| Page | | | | | Rev 2 |

CHANNEL B: 128MB/256MB DDR2




ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

| | | | |
|-------|---------------------------|---|----------|
| Title | | RH PCIE RV560 512MB DDR2 DUAL DL-DVI-I VIVO 6L FH | |
| Size | Document Number | 105-B067xx-00 | |
| C | | | Rev 2 |
| Date: | Friday, November 24, 2006 | Sheet | 15 of 22 |

(3) A_R_DAC1
(3) A_G_DAC1
(3) A_B_DAC1







RGB should be routed from the ASIC to the display connector without switching reference plane or running over split plane




SYNC and DDC should be routed from the ASIC to the display connector without switching reference plane or running over split plane

(3) HPD1 <<



| DB15 pin | Standard VGA | DDC1 Host | DDC2B or DDC2B+ Host | DDC2AB Host | DDC1/2 Display |
|------------------|------------------|-----------------------|----------------------|---------------------|----------------|
| 11 | Monitor ID bit 0 | Monitor ID bit 0 | Monitor ID bit 0 | Optional | |
| 12 | Monitor ID bit 1 | Data from display SDA | SDA | SDA | Optional |
| 4 | Monitor ID bit 2 | Monitor ID bit 2 | Monitor ID bit 2 | Optional | |
| 15 | Monitor ID bit 3 | Open | SCL | SCL | Optional |
| 9 | N/C | +5V | +5V | +5V | Optional |
| | Mechanical Key | 50mA min 1A max | 50mA min 1A max | 300mA min 1A max | |
| Hardware Support | No | Yes | Yes | No | Yes |

Based on VESA Display Data Channel (DDC) Standard Ver. 3 Dec. 15, 1997




ATI Technologies Inc.

1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600


ATI RH PCIE RV560 512MB DDR2 DUAL DL-DVI-H VIVO 6L FH

| | | |
|--------|---------------------------|----------------|
| Size | Document Number | Rev |
| Custom | 105-B067xx-00 | 2 |
| Date: | Friday, November 24, 2006 | Sheet 16 of 22 |







(3) A_R_DAC2_F
(3) A_G_DAC2_F
(3) A_B_DAC2_F



RGB should be routed from the ASIC to the display connector without switching reference plane or running over split plane



SYNC and DDC should be routed from the ASIC to the display connector without switching reference plane or running over split plane



| DB15 pin | Standard VGA | DDC1 Host | DDC2B or DDC2B Host | DDC2AB Host | DDC1/2 Display |
|------------------|------------------|------------------|---------------------|------------------|----------------|
| 11 | Monitor ID bit 0 | Monitor ID bit 0 | Monitor ID bit 0 | Monitor ID bit 0 | Optional |
| 12 | Monitor ID bit 1 | Monitor ID bit 1 | Monitor ID bit 1 | Monitor ID bit 1 | Optional |
| 4 | Monitor ID bit 2 | Monitor ID bit 2 | Monitor ID bit 2 | Monitor ID bit 2 | Optional |
| 15 | Monitor ID bit 3 | Open | Open | Open | Optional |
| 9 | N/C | +5V | +5V | +5V | Optional |
| Hardware Support | No | Yes | Yes | No | Yes |


Based on VESA Display Data Channel (DDC) Standard Ver. 3 Dec. 15, 1997







ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Rev 2

Size: 105-B067xx-00
Date: Friday, November 24, 2006
Sheet: 17 of 22



DVI/DVI SCREWS with top tab



<Variant Name>



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

| | | | |
|-------|---|---------------|----------|
| Title | RH PCIE RV560 512MB DDR2 DUAL DL-DVH VIVO SL FH | | |
| Size | Document Number | 105-B067xx-00 | Rev |
| C | | | 2 |
| Date: | Friday, November 24, 2006 | Sheet | 20 of 22 |



| | | |
|---|---------------|---------------------------|
| Title | Schematic No. | Date: |
| RH PCIE RV560 512MB DDR2 DUAL DL-DVI-I VIVO 6L FH | 105-B067xx-00 | Friday, November 24, 2006 |


REVISION HISTORY

NOTE: This schematic represents the PCB, it does not represent any specific SKU.
For Stuffing options (component values, DNI , ? please consult the product specific BOM.
Please contact ATI representative to obtain latest BOM closest to the application desired.

Rev

2

| Sch Rev | PCB Rev | Date | REVISION DESCRIPTION |
|---------|---------|----------|--|
| 0 | 00A | 06/07/25 | Design based on 105/109-A880xx-00E Replacing GDDR3 memory config to DDR2 (pg 19) Removing +1.8V regulator - not required (pg 11) Removing linear regulator for +MVDD (not used) to facilitate PCB design |
| 1 | 00B | 06/08/11 | Remove CrossFire support (pg 08) Renaming net label BUSEN to ENBUS |
| 2 | 00 | 06/09/20 | (pg 19) Updating H1 symbols (Layout) Addressing DFM issues (pg 08) Changing MQ601, MQ602, MQ603, MQ604, MQ611, MQ612, MQ613, MQ614 from p-tdson-8 to SO8_PowerPak (dual footprint) (pg 10) Changing Q701 and Q702 from p-tdson-8 to SO8_PowerPak (dual footprint) |



**RH PCIE RV560 512MB DDR2
DUAL DL-DVI-I VIVO 6L FH**

REV 2



ATI Technologies Inc.

1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

| | | | |
|-------|---|----------------|-------|
| Title | RH PCIE RV560 512MB DDR2 DUAL DL-DVI-I VIVO 6L FH | | |
| Size | Document Number | 105-B067xx-00 | Rev 2 |
| Date: | Friday, November 24, 2006 | Sheet 22 of 22 | |