

P615-A01, G96-GB1-128, MXM-III, 512/256MB GDDR3(32/16Mx32), LVDS, HDMI, DP, VGA, HD AUDIO

MXM 2.1A SPECIFICATION COMPLIANT

Table of Contents

Page 1: PAGE OVERVIEW
Page 2: PCI EXPRESS INTERFACE, PEX_VDD DECOUPLING CAPS
Page 3: FBA MEMORY INTERFACE FBVDDQ DECOUPLING CAPS
Page 4: FRAME BUFFER A MEMORIES
Page 5: FBA MEMORY FBVDDQ DECOUPLING CAPS
Page 6: FBC MEMORY INTERFACE
Page 7: FRAME BUFFER C MEMORIES
Page 8: FBC MEMORY FBVDDQ DECOUPLING CAPS, GPU GND CONNECTIONS
Page 9: DAC A/B
Page 10: LVDS/TMDS OPTION (LINK A/B)
Page 11: DISPLAY PORT (LINK C)
Page 12: HDMI/DP OPTION (LINK E), TMDS (LINK F)
Page 13: MXM CONNECTOR
Page 14: GPIO, JTAG, TEMP SENSOR
Page 15: MIO A/B SLI, STRAPPING OPTIONS
Page 16: VBIOS, HDCP/I2C ROM, XTAL, SPREAD SPECTRUM, HD AUDIO
Page 17: NVVDD POWER SUPPLY
Page 18: FBVDDQ AND PEX_VDD POWER SUPPLY
Page 19: PEX SWING LEVEL, MECHANICAL

SKU	VARIANT	NVPN	ASSEMBLY
B	Base	600-10615-BASE-SCH	BASE LEVEL GENERIC SCHEMATIC ONLY
1	SKU0001	600-10615-0001-000	NB9E-GE G96 650MHz, 512MB(128bit) GDDR3 32Mx32, LVDS, HDMI, TV, DP, HD_AUDIO
2	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
3	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
4	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
5	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
6	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
7	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
8	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
9	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
10	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
11	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
12	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
13	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
14	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
15	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>

PCI EXPRESS

1

2

3

4

5


1

2


3

4

5



GPU MEMORY INTERFACE: PARTITION A



	NET	MIN_LENGTH	WIDTH	VOLTAGE
3.4F+ 6.5G+	BI FB_PLLAVDD	10MIL		1.1V
	RI FB_VREF1	12MIL		1.26V

NVIDIA CORPORATION




2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA





NV_PN	602-10615-0001-100 A		
ID	desl gn	PAGE	3 OF 19
NAME	dhao	DATE	18-SEP-2007






ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.







FRAME BUFFER PARTITION A



NET RULES for FrameBuffer A


NET		NV_CRTI CAL	NV_I MPEDANCE	DI FFPAI R
4. 2A< 3. 4E>	 FBA_CLK0	1	80DI FF	FBA_CLK0
4. 2A< 3. 4E>	 FBA_CLK0*	1	80DI FF	FBA_CLK0
4. 2B< 3. 4E>	 FBA_CLK1	1	80DI FF	FBA_CLK1
4. 2B< 3. 4E>	 FBA_CLK1*	1	80DI FF	FBA_CLK1

4. 5A< 3. 3C>	 FBA_DOS_WP<7_ D<	1	50OHM	
4. 4A< 3. 4C>	 FBA_DOS_RN<7_ D<	1	50OHM	
4. 4A< 3. 3C>	 FBA_DOM<7_ D<	1	50OHM	
4. 4A< 3. 1C>	 FBA_D<63_ D<	1	50OHM	
4. 1A< 3. 2F>	 FBA_CMD<27_ D>	1	50OHM	

NET		VOLTAGE	MAX_CURRENT	MI N_WI DTH
4. 3D<>	 FBA_VREF0	1. 26V	0. 02A	12MI L
4. 3G<>	 FBA_VREF1	1. 26V	0. 02A	12MI L
4. 3E<>	 FBA_VREF2	1. 26V	0. 02A	12MI L
4. 3H<>	 FBA_VREF3	1. 26V	0. 02A	12MI L
	 FBA_Z00	1. 26V	0. 02A	12MI L
	 FBA_Z01	1. 26V	0. 02A	12MI L





FRAME BUFFER: PARTITION A DECOUPLING



Decoupling for M3

Decoupling for M4

NVVDD POWER AND DECOUPLING



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY


SANTA CLARA, CA 95050, USA



NV_PN 602-10615-0001-100 A

ID	dest gn	PAGE	5 OF 19
NAME	dhao	DATE	18-SEP-2007

GPU MEMORY INTERFACE: PARTITION C



ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY
PAGE DETAIL	FBC MEMORY INTERFACE

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY


SANTA CLARA, CA 95050, USA

NV_PN	602-10615-0001-100 A
-------	----------------------

ID	desi gn	PAGE	6 OF 19
----	---------	------	---------

NAME	dhao	DATE	18-SEP-2007
------	------	------	-------------


FRAME BUFFER PARTITION C




NET RULES for FrameBuffer C

	NET	NV_CRI TI CAL	NV_I MPEDANCE	DI FFPAI R
7. 2A< 6. 4F>		FBC_CLK0	1	800I FF
7. 2A< 6. 4F>		FBC_CLK0*	1	800I FF
7. 2D< 6. 4F>		FBC_CLK1	1	800I FF
7. 2D< 6. 4F>		FBC_CLK1*	1	800I FF
7. 5A<> 6. 4C<>		FBC_DQS_WP<7_ 0>	1	500HM
7. 4A<> 6. 4C<>		FBC_DQS_RN<7_ 0>	1	500HM
7. 4A<> 6. 3C<>		FBC_D<24-7_ 0>	1	500HM
9. 1E<> 7. 4A<>		FBC_D<63_ 0>	1	500HM
6. 3G<>		FBC_CMD<-27_ 0>	1	500HM
	NET	VOLTAGE	MAX_CURRENT	MI N_WI DTH
7. 3D<>		FBC_VREF0	1. 26V	0. 02A
7. 3E<>		FBC_VREF1	1. 26V	0. 02A
7. 3E<>		FBC_VREF2	1. 26V	0. 02A
7. 3H<>		FBC_VREF3	1. 26V	0. 02A
		FBC_Z00	1. 26V	0. 02A
		FBC_Z01	1. 26V	0. 02A

FRAMEBUFFER: PARTITION C DECOUPLING




NVVDD GROUND




ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

DAC_A





Place close to GPU


DAC_B



DAC_C




DAC ESD PROTECTION


NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	602-10615-0001-100 A		
ID	desi gn	PAGE	9 OF 19
NAME	dhao	DATE	18-SEP-2007

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

Option #1) IFPAB outputs to LVDS only.
 Option #2) IFPAB outputs to DVI-C only.
 Option #3) Controlled with GPIO9, IFPAB dynamically outputs to LVDS or DVI-C.




NET NAME	DI_FPAI R	NV_CRI TI CAL_NET	NV_I MPEDANCE	
I FPA_TXD0*	I FPA TXD0	1	100DI FF	BI 10, 2b
I FPA_TXD0	I FPA TXD0	1	100DI FF	BI 13, 4c
I FPA_TXD1*	I FPA TXD1	1	100DI FF	BI 10, 2b
I FPA_TXD1	I FPA TXD1	1	100DI FF	BI 13, 4c
I FPA_TXD2*	I FPA TXD2	1	100DI FF	BI 10, 2b
I FPA_TXD2	I FPA TXD2	1	100DI FF	BI 13, 4c
I FPA_TXD3*	I FPA TXD3	1	100DI FF	BI 10, 2b
I FPA_TXD3	I FPA TXD3	1	100DI FF	BI 13, 4c
I FPB_TXD4*	I FPB TXD4	1	100DI FF	BI 13, 3c
I FPB_TXD4	I FPB TXD4	1	100DI FF	BI 10, 2b
I FPB_TXD5*	I FPB TXD5	1	100DI FF	BI 10, 2b
I FPB_TXD5	I FPB TXD5	1	100DI FF	BI 13, 3c
I FPB_TXD6*	I FPB TXD6	1	100DI FF	BI 13, 4c
I FPB_TXD6	I FPB TXD6	1	100DI FF	BI 10, 2b
I FPB_TXD7*	I FPB TXD7	1	100DI FF	BI 13, 4c
I FPB_TXD7	I FPB TXD7	1	100DI FF	BI 10, 2b
I FPA_TXC*	I FPA TXC	1	100DI FF	BI 10, 3b
I FPA_TXC	I FPA TXC	1	100DI FF	BI 13, 4c
I FPB_TXC*	I FPB TXC	1	100DI FF	BI 10, 1b
I FPB_TXC	I FPB TXC	1	100DI FF	BI 10, 1b
				BI 13, 4c
				BI 10, 2b
				BI 13, 4c


NVIDIA CORPORATION				
2701 SAN TOMAS EXPRESSWAY				
SANTA CLARA, CA 95050, USA				
NV_PN		602-10615-0001-100 A		
ID	desl gn	PAGE	10 OF 19	
NAME	dhao	DATE	18-SEP-2007	

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.



NVI DI A CORPORATION 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA				
NV_PN		602-10615-0001-100 A		
ID	desl gn	PAGE	11 OF 19	
NAME	dhao	DATE	18-SEP-2007	

HDMI /DP OPTI ON (LINK E)



TMDS (LINK F)


(TMDS/HDMI /DP OPTI ON CONSTRAI NTS)

NET NAME	DI FFPAI R	NV_CRI TI CAL_NET	NV_I MPEDANCE	NET NAME	DI FFPAI R	NV_CRI TI CAL_NET	NV_I MPEDANCE	NET NAME	DI FFPAI R	NV_CRI TI CAL_NET	NV_I MPEDANCE
IFPE_L3*	IFPE_L3	1	100D1FF	IFPF_L3*	IFPF_L3	1	100D1FF	IFPE_AUX*	IFPE_AUX	1	100D1FF
IFPE_L3	IFPE_L3	1	100D1FF	IFPF_L3	IFPF_L3	1	100D1FF	IFPE_AUX	IFPE_AUX	1	100D1FF
IFPE_L2*	IFPE_L2	1	100D1FF	IFPF_L2*	IFPF_L2	1	100D1FF	IFPE_AUX_R*	IFPE_AUX_R	1	100D1FF
IFPE_L2	IFPE_L2	1	100D1FF	IFPF_L2	IFPF_L2	1	100D1FF	IFPE_AUX_R	IFPE_AUX_R	1	100D1FF
IFPE_L1*	IFPE_L1	1	100D1FF	IFPF_L1*	IFPF_L1	1	100D1FF	IFPE_TERM	IFPE_TERM	1	100D1FF
IFPE_L1	IFPE_L1	1	100D1FF	IFPF_L1	IFPF_L1	1	100D1FF	IFPE_TERM	IFPE_TERM	1	100D1FF
IFPE_LO*	IFPE_LO	1	100D1FF	IFPF_LO*	IFPF_LO	1	100D1FF	IFPE_TERM	IFPE_TERM	1	100D1FF
IFPE_LO	IFPE_LO	1	100D1FF	IFPF_LO	IFPF_LO	1	100D1FF	IFPE_TERM	IFPE_TERM	1	100D1FF
IFPE_TXC*	IFPETXC	1	100D1FF	IFPF_TXC*	IFPFTXC	1	100D1FF	IFPE_TERM	IFPE_TERM	1	100D1FF
IFPE_TXC	IFPETXC	1	100D1FF	IFPF_TXC	IFPFTXC	1	100D1FF	IFPE_TERM	IFPE_TERM	1	100D1FF
IFPE_TXD0*	IFPETXD0	1	100D1FF	IFPF_TXD0*	IFPFTXD0	1	100D1FF	IFPE_TERM	IFPE_TERM	1	100D1FF
IFPE_TXD0	IFPETXD0	1	100D1FF	IFPF_TXD0	IFPFTXD0	1	100D1FF	IFPE_TERM	IFPE_TERM	1	100D1FF
IFPE_TXD1*	IFPETXD1	1	100D1FF	IFPF_TXD1*	IFPFTXD1	1	100D1FF	IFPE_TERM	IFPE_TERM	1	100D1FF
IFPE_TXD1	IFPETXD1	1	100D1FF	IFPF_TXD1	IFPFTXD1	1	100D1FF	IFPE_TERM	IFPE_TERM	1	100D1FF
IFPE_TXD2*	IFPETXD2	1	100D1FF	IFPF_TXD2*	IFPFTXD2	1	100D1FF	IFPE_TERM	IFPE_TERM	1	100D1FF
IFPE_TXD2	IFPETXD2	1	100D1FF	IFPF_TXD2	IFPFTXD2	1	100D1FF	IFPE_TERM	IFPE_TERM	1	100D1FF


ASSEMBLY
PAGE DETAIL

BASE LEVEL GENERIC SCHEMATIC ONLY
HDMI /DP OPTION (LINK E), TMDS (LINK F)

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.



Li nkE/F BI AS





NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



NV_PN	602-10615-0001-100 A		
ID	dest gn	PAGE	12 OF 19
NAME	dhao	DATE	18-SEP-2007

CN1
CON_MXM_HE_EDGE
(NON)PHY(-X16, -HE)
NONPHY-HE
COMMON



NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	602-10615-0001-100 A		
ID	dest gn	PAGE	13 OF 19
NAME	dhao	DATE	18-SEP-2007

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

The image shows a detailed PCB layout for the ADT7461ARMZ. The central component is the ADT7461ARMZ, with its I2C address 0x4CH and the note "NOSTUFF for internal sensor" displayed prominently. The layout includes various components and their values:

- Resistors:** R603 (200 5% 0402 NO STUFF), R609 (5k 0402 5% NO STUFF), R60B (5k 0402 5% NO STUFF), R602 (5k 0402 5% NO STUFF), and R60D (5k 0402 5% NO STUFF).
- Capacitors:** C693 (1uF 10% 0402 NO STUFF).
- Connectors:** 3V3_RUN and 12ml I.
- Labels:** "Stuff for connecting ExtThermal Sensor to DDCC" and "NOSTUFF for internal sensor".
- Pin Connections:** The ADT7461ARMZ is connected to VDD, GND, THERM_ALERT, and THERM_ALERT* (GP1 OS_SLOWDOWNM*).

NOSTUFF for internal sensor





MI OA/B

NETNAME MI N_LI NE_WI DTH

MI OB_VDDO 12MI L 3.3V

(MI OB CONSTRAI NTS)



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA





NV_PN 602-10615-0001-100 A

ID dest gn PAGE 15 OF 19

NAME dhao DATE 18-SEP-2007

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.



ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY
PAGE DETAIL	VBIOS, HDCP/12C ROM, XTAL, SPREAD SPECTRUM, HD AUDIO

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVI DI A CORPORATI ON

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA


NV_PN	602-10615-0001-100 A
-------	----------------------

ID	design	PAGE	16 OF 19
----	--------	------	----------


NAME	dhao	DATE	18-SEP-20
------	------	------	-----------

NVVDD POWER SUPPLY

NET	VOLTAGE	CURRENT	LI NE_WI DTH
NVVD O	NVVD O	1.00V	30A
			20M L
PS_P HASE1_N V		15A	16M L
PS_P HASE2_N V		15A	16M L
PS_U GATE1_N V			20M L
PS_B OOT1_N V			20M L
PS_L GATE1_N V			20M L
PS_C SP1			16M L
PS_C SN1			16M L
PS_U GATE2_N V			20M L
PS_B OOT2_N V			20M L
PS_L GATE2_N V			20M L
PS_C SP2			16M L
PS_C SN2			16M L
PS_D ROOP_N V			16M L
PS_V D O_C RE F_N V			16M L
PS_V D O_D ROOP_N V			16M L
PS_V D O_I SLEW_N V			20M L
PS_V D O_V5FILT			20M L



FBVDDQ AND PEX_VDD POWER SUPPLY




	NET	VOLTAGE	MIN_WIDTH_L1_NE	NV_NET_MAX_CURRENT
PEX_VDD0	PEX_VDD	1.1V	12MIL	2.1A
DP_PWR_VDD0	DP_PWR_VDD	1.1V	12MIL	1.2A
FBVDD00	FBVDD0	1.8V	20MIL	8A

$$FBVDD = (1 + R_t/R_b) \times 0.75$$


FBVDD	RTop	RBot	GPI O6	Actual Vol tage
1.55V	7k5	6k98	Low	1.55V
1.8V	7k5	6K98 22k6	Hi gn	1.805V

PEXVDD Regul ator




$$PEXVDD = 0.8 * [1 + (RT_{pex} / RB_{pex})]$$

DP_I OVDD Regul ator



$$DP_I\ OVDD = 0.8 * [1 + (RT_{pex} / RB_{pex})]$$

STRAPPING OPTIONS



	3V3	GND
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111

STRAP0

USER_BIT0 0xF: 45K PU (unused)
USER_BIT1
USER_BIT2
USER_BIT3

STRAP1

3GIO_PADCFG_LUT_ADR0
3GIO_PADCFG_LUT_ADR1 0x0: Desktop default (normal swing) - 5k PD
3GIO_PADCFG_LUT_ADR2 0x1: Mobile default (low swing) - 10k PD
3GIO_PADCFG_LUT_ADR3 acc. to //hw/tesla_g98b/manuals/dev_ext_devices.ref

STRAP2

PCI_DEVID_0 all 4 bits set by HW strapping
PCI_DEVID_1 0x064A: 15K PU (NB9E-GE)
PCI_DEVID_2
PCI_DEVID_3

ROM_SO

TV_MODE_BIT0 0x0: NTSC-M
TV_MODE_BIT1 5K PU
TV_MODE_BIT2

ROM_SI


XCLK_277 1: PCI-E GEN2

RAM_CFG_0	256 MB (4pcs. 16Mx32)	512 MB (4pcs. 32Mx32)
RAM_CFG_1	RAM_CFG[3:0] Definitions	RAM_CFG[3:0] Definitions
RAM_CFG_2	0000 Reserved 0001 Qimonda 0010 Hynix 0011 Samsung	0100 25k PD Reserved 0101 30k PD Qimonda 0110 35k PD Hynix 0111 45k PD Samsung
RAM_CFG_3		

ROM_SCLK


PCI_DEVID_EXT 0:
SUB_VENDOR 1: SUB_VENDOR BIOS 30K PD
SLOT_CLK_CONFIG 1:
PEX_PLL_EN_TERM100 1: TERM100 ENABLED

PEX SWING LEVEL



PEX_PRST2_R	R_STRAP1	3_GIO_PADCFG_LUT<3..0>
GND	10k	0x1 MOBILE_DEFAULT
FLOAT	5k (10k 10k)	0x0 DESKTOP_DEFAULT

MECHANICAL



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



NV_PN	602-10615-0001-100 A		
ID	design	PAGE	19 OF 19
NAME	dhao	DATE	18-SEP-2007

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.