

P691: G98/GT218, DDR2 MEMORY 64MX16/32MX16

Page 1: P691 Overview

Page 2: PCI Express Interface

Page 3: Frame Buffer Interface

Page 4: DDR2 Memories

Page 5: DAC A Slim VGA

Page 6: DAC B VGA Header

Page 7: TMDS Interface

Page 8: DisplayPort Connector

Page 9: IFPC, IFPE Interface, Mechanical, SPDIF

Page 10: XTAL, ROM, JTAG

Page 11: Thermal Protection, Protected 3V3, Straps

Page 12: Power Supply I: FBVDD/Q, PEX_VDD, 5V, 3V3_F

Page 13: Power Supply II: PEX_PLLVDD, NVVDD

REV	VARIANT	NVPN	ASSEMBLY
B	BASE	600-10691-BASE-100	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
1	SKU0001	600-10691-0001-100	GT218-300, 550/1375/500, 256MB/44x, 32Mx16 DDR2, DVI-DL+DP+VGA, DT
2	SKU0002	600-10691-0002-100	GT218-300, 550/1375/500, 512MB/64x, 64Mx16 DDR2, DVI-DL+DP+VGA, DT
3	SKU0010	600-10691-0010-100	G98-400, 550/1375/500, 256MB/44x, 32Mx16 DDR2, DVI-DL+DP+VGA, DT
4	SKU0011	600-10691-0011-100	G98-400, 550/1375/500, 512MB/64x, 64Mx16 DDR2, DVI-DL+DP+VGA, DT
5	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
6	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
7	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
8	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
9	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
10	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
11	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
12	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
13	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
14	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
15	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	P691 Overview

NVIDIA CORPORATION


2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA




NV_PN	600-10691-BASE-100 A		
ID		PAGE	
NAME		DATE	05-FEB-2009

PCI Express Interface



Net Name		DIFF_PAIR	CRITICAL	IMPEDANCE
IN	PEX_750	PEX_750	1	50OHM
IN	PEX_751	PEX_750	1	50OHM
IN	PEX_752	PEX_751	1	50OHM
IN	PEX_753	PEX_752	1	50OHM
IN	PEX_754	PEX_753	1	50OHM
IN	PEX_755	PEX_754	1	50OHM
IN	PEX_756	PEX_755	1	50OHM
IN	PEX_757	PEX_756	1	50OHM
IN	PEX_758	PEX_757	1	50OHM
IN	PEX_759	PEX_758	1	50OHM
IN	PEX_760	PEX_759	1	50OHM
IN	PEX_761	PEX_760	1	50OHM
IN	PEX_762	PEX_761	1	50OHM
IN	PEX_763	PEX_762	1	50OHM
IN	PEX_764	PEX_763	1	50OHM
IN	PEX_765	PEX_764	1	50OHM
IN	PEX_766	PEX_765	1	50OHM
IN	PEX_767	PEX_766	1	50OHM
IN	PEX_768	PEX_767	1	50OHM
IN	PEX_769	PEX_768	1	50OHM
IN	PEX_770	PEX_769	1	50OHM
IN	PEX_771	PEX_770	1	50OHM
IN	PEX_772	PEX_771	1	50OHM
IN	PEX_773	PEX_772	1	50OHM
IN	PEX_774	PEX_773	1	50OHM
IN	PEX_775	PEX_774	1	50OHM
IN	PEX_776	PEX_775	1	50OHM
IN	PEX_777	PEX_776	1	50OHM
IN	PEX_778	PEX_777	1	50OHM
IN	PEX_779	PEX_778	1	50OHM
IN	PEX_780	PEX_779	1	50OHM
IN	PEX_781	PEX_780	1	50OHM
IN	PEX_782	PEX_781	1	50OHM
IN	PEX_783	PEX_782	1	50OHM
IN	PEX_784	PEX_783	1	50OHM
IN	PEX_785	PEX_784	1	50OHM
IN	PEX_786	PEX_785	1	50OHM
IN	PEX_787	PEX_786	1	50OHM
IN	PEX_788	PEX_787	1	50OHM
IN	PEX_789	PEX_788	1	50OHM
IN	PEX_790	PEX_789	1	50OHM
IN	PEX_791	PEX_790	1	50OHM
IN	PEX_792	PEX_791	1	50OHM
IN	PEX_793	PEX_792	1	50OHM
IN	PEX_794	PEX_793	1	50OHM
IN	PEX_795	PEX_794	1	50OHM
IN	PEX_796	PEX_795	1	50OHM
IN	PEX_797	PEX_796	1	50OHM
IN	PEX_798	PEX_797	1	50OHM
IN	PEX_799	PEX_798	1	50OHM
IN	PEX_800	PEX_799	1	50OHM
IN	PEX_801	PEX_800	1	50OHM
IN	PEX_802	PEX_801	1	50OHM
IN	PEX_803	PEX_802	1	50OHM
IN	PEX_804	PEX_803	1	50OHM
IN	PEX_805	PEX_804	1	50OHM
IN	PEX_806	PEX_805	1	50OHM
IN	PEX_807	PEX_806	1	50OHM
IN	PEX_808	PEX_807	1	50OHM
IN	PEX_809	PEX_808	1	50OHM
IN	PEX_810	PEX_809	1	50OHM
IN	PEX_811	PEX_810	1	50OHM
IN	PEX_812	PEX_811	1	50OHM
IN	PEX_813	PEX_812	1	50OHM
IN	PEX_814	PEX_813	1	50OHM
IN	PEX_815	PEX_814	1	50OHM
IN	PEX_816	PEX_815	1	50OHM
IN	PEX_817	PEX_816	1	50OHM
IN	PEX_818	PEX_817	1	50OHM
IN	PEX_819	PEX_818	1	50OHM
IN	PEX_820	PEX_819	1	50OHM
IN	PEX_820A	PEX_820B	1	50OHM
IN	PEX_820C	PEX_820D	1	50OHM
IN	PEX_820E	PEX_820F	1	50OHM
IN	PEX_820G	PEX_820H	1	50OHM







Net Name	MIN_WIDTH	MAX_WIDTH
IN PEX_PSRST		
IN PEX_CLKREQ2		
IN PEX_TERMPP	120MIL	

Net Name	VOLTAGE	MAX_CURRENT
IN PEX_PLVDD0_GPU	1.05V	0.125A 120MIL

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.




Frame Buffer Interface



CMD7,28,30: C51* not used
CMD7,18: CKE termination not needed
CMD15,28: COT termination not needed


ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	Frame Buffer Interface

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	600-10691-BASE-100 A		
ID		PAGE	
NAME		DATE	05-FEB-2009



DDR2 Memories



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



NV_PN	600-10691-BASE-100 A
-------	----------------------

ID		PAGE	
NAME		DATE	05-FEB-2009


		H	
--	--	---	--

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	DDR2 Memories

DAC A Slim VGA

Net Name	CRITICAL	IMPEDANCE
IN	DACA_RED	1
IN	DACA_GREEN	1
IN	DACA_BLUE	1
OUT	DACA_GREEN_C	1
OUT	DACA_BLUE_C	1
OUT	DACA_RED_C	1
IN	DACA_HSYNC	2
IN	DACA_VSYNC	2
IN	DACA_HS_BUF	2
IN	DACA_VS_BUF	2
OUT	DACA_HSYNC_C	2
OUT	DACA_VSYNC_C	2
Net Name	MIN_WIDTH	MAX_WIDTH
IN	DACA_SCL	
IN	DACA_SDP	
OUT	DACA_SDP_C	
OUT	DACA_SCL_C	
IN	DACA_VREF	1200M
IN	DACA_VREF	1200M




DAC B VGA Header



Net Name		CRITICAL	IMPEDANCE
15	DACK_RED	1	50OHM
15	DACK_GREEN	1	50OHM
15	DACK_BLUE	1	50OHM
15	DACK_RED_0	1	50OHM
15	DACK_GREEN_0	1	50OHM
15	DACK_BLUE_0	1	50OHM
15	DACK_VHNC	2	50OHM
15	DACK_VHNC0	2	50OHM
15	DACK_VHNC_0	2	50OHM
15	DACK_VH_0_BUF	2	50OHM
15	DACK_VH_BUF	2	50OHM
15	DACK_VH_0_BUF	2	50OHM





Net Name		MIN_WIDTH	MAX_WIDTH
0.10	HCB_SCL		
0.10	HCB_SDA		
0.10	HCB_SCL_0		
0.10	HCB_SDA_0		
0.10	HCB_VDDP	120MIL	
0.10	HCB_RESET	120MIL	

2X7 HEADER FOR VGA RIBBON CONNECTOR

NVIDIA CORPORATION 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA			
NV_PN 600-10691-BASE-100 A			
ID		PAGE	
NAME		DATE	05-FEB-2009

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

IFPC, IFPE Interface, Mechanical, SPDIF

[illegible]

GT1

MSA_0031_P000_230K030_C01_00408

CONSUMER

12112 GND_NC

AC11	GND	NC	C15	SWR_GRP1_C15
AC12	GND	NC	C15	SWR_GRP1_C15
AC13	GND	NC	C15	SWR_GRP1_C15
AC14	GND	NC	C15	SWR_GRP1_C15
AC15	GND	NC	C15	SWR_GRP1_C15
AC21	GND	NC	C15	SWR_GRP1_C15
AC22	GND	NC	C15	SWR_GRP1_C15
AC23	GND	NC	C15	SWR_GRP1_C15
AC24	GND	NC	C15	SWR_GRP1_C15
AC25	GND	NC	C15	SWR_GRP1_C15
AF11	GND	NC	C15	SWR_GRP1_C15
AF12	GND	NC	C15	SWR_GRP1_C15
AF13	GND	NC	C15	SWR_GRP1_C15
AF14	GND	NC	C15	SWR_GRP1_C15
AF15	GND	NC	C15	SWR_GRP1_C15
AF21	GND	NC	C15	SWR_GRP1_C15
AF22	GND	NC	C15	SWR_GRP1_C15
AF23	GND	NC	C15	SWR_GRP1_C15
AF24	GND	NC	C15	SWR_GRP1_C15
AF25	GND	NC	C15	SWR_GRP1_C15
AF31	GND	NC	C15	SWR_GRP1_C15
AF32	GND	NC	C15	SWR_GRP1_C15
AF33	GND	NC	C15	SWR_GRP1_C15
AF34	GND	NC	C15	SWR_GRP1_C15
AF35	GND	NC	C15	SWR_GRP1_C15
AF41	GND	NC	C15	SWR_GRP1_C15
AF42	GND	NC	C15	SWR_GRP1_C15
AF43	GND	NC	C15	SWR_GRP1_C15
AF44	GND	NC	C15	SWR_GRP1_C15
AF45	GND	NC	C15	SWR_GRP1_C15
AF51	GND	NC	C15	SWR_GRP1_C15
AF52	GND	NC	C15	SWR_GRP1_C15
AF53	GND	NC	C15	SWR_GRP1_C15
AF54	GND	NC	C15	SWR_GRP1_C15
AF55	GND	NC	C15	SWR_GRP1_C15
AF61	GND	NC	C15	SWR_GRP1_C15
AF62	GND	NC	C15	SWR_GRP1_C15
AF63	GND	NC	C15	SWR_GRP1_C15
AF64	GND	NC	C15	SWR_GRP1_C15
AF65	GND	NC	C15	SWR_GRP1_C15
AF71	GND	NC	C15	SWR_GRP1_C15
AF72	GND	NC	C15	SWR_GRP1_C15
AF73	GND	NC	C15	SWR_GRP1_C15
AF74	GND	NC	C15	SWR_GRP1_C15
AF75	GND	NC	C15	SWR_GRP1_C15
AF81	GND	NC	C15	SWR_GRP1_C15
AF82	GND	NC	C15	SWR_GRP1_C15
AF83	GND	NC	C15	SWR_GRP1_C15
AF84	GND	NC	C15	SWR_GRP1_C15
AF85	GND	NC	C15	SWR_GRP1_C15
AF91	GND	NC	C15	SWR_GRP1_C15
AF92	GND	NC	C15	SWR_GRP1_C15
AF93	GND	NC	C15	SWR_GRP1_C15
AF94	GND	NC	C15	SWR_GRP1_C15
AF95	GND	NC	C15	SWR_GRP1_C15
AF101	GND	NC	C15	SWR_GRP1_C15
AF102	GND	NC	C15	SWR_GRP1_C15
AF103	GND	NC	C15	SWR_GRP1_C15
AF104	GND	NC	C15	SWR_GRP1_C15
AF105	GND	NC	C15	SWR_GRP1_C15
AF111	GND	NC	C15	SWR_GRP1_C15
AF112	GND	NC	C15	SWR_GRP1_C15
AF113	GND	NC	C15	SWR_GRP1_C15
AF114	GND	NC	C15	SWR_GRP1_C15
AF115	GND	NC	C15	SWR_GRP1_C15
AF121	GND	NC	C15	SWR_GRP1_C15
AF122	GND	NC	C15	SWR_GRP1_C15
AF123	GND	NC	C15	SWR_GRP1_C15
AF124	GND	NC	C15	SWR_GRP1_C15
AF125	GND	NC	C15	SWR_GRP1_C15
AF131	GND	NC	C15	SWR_GRP1_C15
AF132	GND	NC	C15	SWR_GRP1_C15
AF133	GND	NC	C15	SWR_GRP1_C15
AF134	GND	NC	C15	SWR_GRP1_C15
AF135	GND	NC	C15	SWR_GRP1_C15
AF141	GND	NC	C15	SWR_GRP1_C15
AF142	GND	NC	C15	SWR_GRP1_C15
AF143	GND	NC	C15	SWR_GRP1_C15
AF144	GND	NC	C15	SWR_GRP1_C15
AF145	GND	NC	C15	SWR_GRP1_C15
AF151	GND	NC	C15	SWR_GRP1_C15
AF152	GND	NC	C15	SWR_GRP1_C15
AF153	GND	NC	C15	SWR_GRP1_C15
AF154	GND	NC	C15	SWR_GRP1_C15
AF155	GND	NC	C15	SWR_GRP1_C15
AF161	GND	NC	C15	SWR_GRP1_C15
AF162	GND	NC	C15	SWR_GRP1_C15
AF163	GND	NC	C15	SWR_GRP1_C15
AF164	GND	NC	C15	SWR_GRP1_C15
AF165	GND	NC	C15	SWR_GRP1_C15
AF171	GND	NC	C15	SWR_GRP1_C15
AF172	GND	NC	C15	SWR_GRP1_C15
AF173	GND	NC	C15	SWR_GRP1_C15
AF174	GND	NC	C15	SWR_GRP1_C15
AF175	GND	NC	C15	SWR_GRP1_C15
AF181	GND	NC	C15	SWR_GRP1_C15
AF182	GND	NC	C15	SWR_GRP1_C15
AF183	GND	NC	C15	SWR_GRP1_C15
AF184	GND	NC	C15	SWR_GRP1_C15
AF185	GND	NC	C15	SWR_GRP1_C15
AF191	GND	NC	C15	SWR_GRP1_C15
AF192	GND	NC	C15	SWR_GRP1_C15
AF193	GND	NC	C15	SWR_GRP1_C15
AF194	GND	NC	C15	SWR_GRP1_C15
AF195	GND	NC	C15	SWR_GRP1_C15
AF201	GND	NC	C15	SWR_GRP1_C15
AF202	GND	NC	C15	SWR_GRP1_C15
AF203	GND	NC	C15	SWR_GRP1_C15
AF204	GND	NC	C15	SWR_GRP1_C15
AF205	GND	NC	C15	SWR_GRP1_C15
AF211	GND	NC	C15	SWR_GRP1_C15
AF212	GND	NC	C15	SWR_GRP1_C15
AF213	GND	NC	C15	SWR_GRP1_C15
AF214	GND	NC	C15	SWR_GRP1_C15
AF215	GND	NC	C15	SWR_GRP1_C15
AF221	GND	NC	C15	SWR_GRP1_C15
AF222	GND	NC	C15	SWR_GRP1_C15
AF223	GND	NC	C15	SWR_GRP1_C15
AF224	GND	NC	C15	SWR_GRP1_C15
AF225	GND	NC	C15	SWR_GRP1_C15
AF231	GND	NC	C15	SWR_GRP1_C15
AF232	GND	NC	C15	SWR_GRP1_C15
AF233	GND	NC	C15	SWR_GRP1_C15
AF234	GND	NC	C15	SWR_GRP1_C15
AF235	GND	NC	C15	SWR_GRP1_C15
AF241	GND	NC	C15	SWR_GRP1_C15
AF242	GND	NC	C15	SWR_GRP1_C15
AF243	GND	NC	C15	SWR_GRP1_C15
AF244	GND	NC	C15	SWR_GRP1_C15
AF245	GND	NC	C15	SWR_GRP1_C15
AF251	GND	NC	C15	SWR_GRP1_C15
AF252	GND	NC	C15	SWR_GRP1_C15
AF253	GND	NC	C15	SWR_GRP1_C15
AF254	GND	NC	C15	SWR_GRP1_C15
AF255	GND	NC	C15	SWR_GRP1_C15
AF261	GND	NC	C15	SWR_GRP1_C15
AF262	GND	NC	C15	SWR_GRP1_C15
AF263	GND	NC	C15	SWR_GRP1_C15
AF264	GND	NC	C15	SWR_GRP1_C15
AF265	GND	NC	C15	SWR_GRP1_C15
AF271	GND	NC	C15	SWR_GRP1_C15
AF272	GND	NC	C15	SWR_GRP1_C15
AF273	GND	NC	C15	SWR_GRP1_C15
AF274	GND	NC	C15	SWR_GRP1_C15
AF275	GND	NC	C15	SWR_GRP1_C15
AF281	GND	NC	C15	SWR_GRP1_C15
AF282	GND	NC	C15	SWR_GRP1_C15
AF283	GND	NC	C15	SWR_GRP1_C15
AF284	GND	NC	C15	SWR_GRP1_C15
AF285	GND	NC	C15	SWR_GRP1_C15
AF291	GND	NC	C15	SWR_GRP1_C15
AF292	GND	NC	C15	SWR_GRP1_C15
AF293	GND	NC	C15	SWR_GRP1_C15
AF294	GND	NC	C15	SWR_GRP1_C15
AF295	GND	NC	C15	SWR_GRP1_C15
AF301	GND	NC	C15	SWR_GRP1_C15
AF302	GND	NC	C15	SWR_GRP1_C15
AF303	GND	NC	C15	SWR_GRP1_C15
AF304	GND	NC	C15	SWR_GRP1_C15
AF305	GND	NC	C15	SWR_GRP1_C15
AF311	GND	NC	C15	SWR_GRP1_C15
AF312	GND	NC	C15	SWR_GRP1_C15
AF313	GND	NC	C15	SWR_GRP1_C15
AF314	GND	NC	C15	SWR_GRP1_C15
AF315	GND	NC	C15	SWR_GRP1_C15
AF321	GND	NC	C15	SWR_GRP1_C15
AF322	GND	NC	C15	SWR_GRP1_C15
AF323	GND	NC	C15	SWR_GRP1_C15
AF324	GND	NC	C15	SWR_GRP1_C15
AF325	GND	NC	C15	SWR_GRP1_C15
AF331	GND	NC	C15	SWR_GRP1_C15
AF332	GND	NC	C15	SWR_GRP1_C15
AF333	GND	NC	C15	SWR_GRP1_C15
AF334	GND	NC	C15	SWR_GRP1_C15
AF335	GND	NC	C15	SWR_GRP1_C15
AF341	GND	NC	C15	SWR_GRP1_C15
AF342	GND	NC	C15	SWR_GRP1_C15
AF343	GND	NC	C15	SWR_GRP1_C15
AF344	GND	NC	C15	SWR_GRP1_C15
AF345	GND	NC	C15	SWR_GRP1_C15
AF351	GND	NC	C15	SWR_GRP1_C15
AF352	GND	NC	C15	SWR_GRP1_C15
AF353	GND	NC	C15	SWR_GRP1_C15
AF354	GND	NC	C15	SWR_GRP1_C15
AF355	GND	NC	C15	SWR_GRP1_C15
AF361	GND	NC	C15	SWR_GRP1_C15
AF362	GND	NC	C15	SWR_GRP1_C15
AF363	GND	NC	C15	SWR_GRP1_C15
AF364	GND	NC	C15	SWR_GRP1_C15
AF365	GND	NC	C15	SWR_GRP1_C15
AF371	GND	NC	C15	SWR_GRP1_C15
AF372	GND	NC	C15	SWR_GRP1_C15
AF373	GND	NC	C15	SWR_GRP1_C15
AF374	GND	NC	C15	SWR_GRP1_C15
AF375	GND	NC	C15	SWR_GRP1_C15
AF381	GND	NC	C15	SWR_GRP1_C15
AF382	GND	NC	C15	SWR_GRP1_C15
AF383	GND	NC	C15	SWR_GRP1_C15
AF384	GND	NC	C15	SWR_GRP1_C15
AF385	GND	NC	C15	SWR_GRP1_C15
AF391	GND	NC	C15	SWR_GRP1_C15
AF392	GND	NC	C15	SWR_GRP1_C15
AF393	GND	NC	C15	SWR_GRP1_C15
AF394	GND	NC	C15	SWR_GRP1_C15
AF395	GND	NC	C15	SWR_GRP1_C15
AF401	GND	NC	C15	SWR_GRP1_C15
AF402	GND	NC	C15	SWR_GRP1_C15
AF403	GND	NC	C15	SWR_GRP1_C15
AF404	GND	NC	C15	SWR_GRP1_C15
AF405	GND	NC	C15	SWR_GRP1_C15
AF411	GND	NC	C15	SWR_GRP1_C15
AF412	GND	NC	C15	SWR_GRP1_C15
AF413	GND	NC	C15	SWR_GRP1_C15
AF414	GND	NC	C15	SWR_GRP1_C15
AF415	GND	NC	C15	SWR_GRP1_C15
AF421	GND	NC	C15	SWR_GRP1_C15
AF422	GND	NC	C15	SWR_GRP1_C15
AF423	GND	NC	C15	SWR_GRP1_C15
AF424	GND	NC	C15	SWR_GRP1_C15
AF425	GND	NC	C15	SWR_GRP1_C15
AF431	GND	NC	C15	SWR_GRP1_C15
AF432	GND	NC	C15	SWR_GRP1_C15
AF433	GND	NC	C15	SWR_GRP1_C15
AF434	GND	NC	C15	SWR_GRP1_C15
AF435	GND	NC	C15	SWR_GRP1_C15
AF441	GND	NC	C15	SWR_GRP1_C15
AF442	GND	NC	C15	SWR_GRP1_C15
AF443	GND	NC	C15	SWR_GRP1_C15
AF444	GND	NC	C15	SWR_GRP1_C15
AF445	GND	NC	C15	SWR_GRP1_C15
AF451	GND	NC	C15	SWR_GRP1_C15
AF452	GND	NC	C15	SWR_GRP1_C15
AF453	GND	NC	C15	SWR_GRP1_C15
AF454	GND	NC	C15	SWR_GRP1_C15
AF455	GND	NC	C15	SWR_GRP1_C15
AF461	GND	NC	C15	SWR_GRP1_C15
AF462	GND	NC	C15	SWR_GRP1_C15
AF463	GND	NC	C15	SWR_GRP1_C15
AF464	GND	NC	C15	SWR_GRP1_C15
AF465	GND	NC	C15	SWR_GRP1_C15
AF471	GND	NC	C15	SWR_GRP1_C15
AF472	GND	NC	C15	SWR_GRP1_C15
AF473	GND	NC	C15	SWR_GRP1_C15
AF474	GND	NC	C15	SWR_GRP1_C15
AF475	GND	NC	C15	SWR_GRP1_C15
AF481	GND	NC	C15	SWR_GRP1_C15
AF482	GND	NC	C15	SWR_GRP1_C15
AF483	GND	NC	C15	SWR_GRP1_C15
AF484	GND	NC	C15	SWR_GRP1_C15
AF485	GND	NC	C15	SWR_GRP1_C15
AF491	GND	NC	C15	SWR_GRP1_C15
AF492	GND	NC	C15	SWR_GRP1_C15
AF493	GND	NC	C15	SWR_GRP1_C15
AF494	GND	NC	C15	SWR_GRP1_C15
AF495	GND	NC	C15	SWR_GRP1_C15
AF501	GND	NC	C15	SWR_GRP1_C15
AF502	GND	NC	C15	SWR_GRP1_C15
AF503	GND	NC	C15	SWR_GRP1_C15
AF504	GND	NC	C15	SWR_GRP1_C15
AF505	GND	NC	C15	SWR_GRP1_C15
AF511	GND	NC	C15	SWR_GRP1_C15
AF512	GND	NC	C15	SWR_GRP1_C15
AF513	GND	NC	C15	SWR_GRP1_C15
AF514	GND	NC	C15	SWR_GRP1_C15
AF515	GND	NC	C15	SWR_GRP1_C15
AF521	GND	NC	C15	SWR_GRP1_C15
AF522	GND	NC	C15	SWR_GRP1_C15
AF523	GND	NC	C15	SWR_GRP1_C15
AF524	GND	NC	C15	SWR_GRP1_C15
AF525	GND	NC	C15	SWR_GRP1_C15
AF531	GND	NC	C15	SWR_GRP1_C15
AF532	GND	NC	C15	SWR_GRP1_C15
AF533	GND	NC	C15	SWR_GRP1_C15
AF534	GND	NC	C15	SWR_GRP1_C15
AF535	GND	NC	C15	SWR_GRP1_C15
AF541	GND	NC	C15	SWR_GRP1_C15
AF542	GND	NC	C15	SWR_GRP1_C15
AF543	GND	NC	C15	SWR_GRP1_C15
AF544	GND	NC	C15	SWR_GRP1_C15
AF545	GND	NC	C15	SWR_GRP1_C15
AF551	GND	NC	C15	SWR_GRP1_C15
AF552				

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA




NV_PN	600-10691-BASE-100 A
-------	----------------------



ID		PAGE	
NAME		DATE	05-FEB-2009

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

XTAL, ROM, JTAG



	Net Name	CRITICAL	IMPEDANCE	Net Name	MIN_WIDTH	MAX_WIDTH
	IN	INPA_OUT	1	SOIWM		
	IN	INPA_IN	1	SOIWM		
	Net Name	VOLTAGE	MAX_CURRENT			
	IN	GNP_PUVID	1.65V	0.05A	100M	
	Net Name	MIN_WIDTH	MAX_WIDTH			
0.10	IN	PEX_SINCLA		ROCK_CS1		
0.10	IN	PEX_SINCAT		SOI_THERMODE		
0.10	IN	PEX_TCLK		ROCK_TCLK		
0.10	IN	PEX_TSD0		THERRD0C	100M	
0.10	IN	PEX_TSD1		THERRD0A	100M	
0.10	IN	PEX_TSD2				
0.10	OUT	PEX_TSD3				
0.10	IN					
0.10	IN	GPION_PARK_TCLK		/TAG_TCLK		
0.10	IN	GPION_PARK_P000		/TAG_P00		
0.10	IN	GPION_PARK_P001		/TAG_P01		
0.10	IN	GPION_PARK_P002		/TAG_P02		
0.10	IN					



ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY; COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	XTAL, ROM, JTAG

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA







NV_PN	600-10691-BASE-100 A
-------	----------------------

ID	PAGE
NAME	DATE 05-FEB-2009

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

Thermal Protection, Protected 3V3, Straps



G718 Straps			GLTS Mode		
Bit Signal			Values		
03	RAMCFG1	0000	Enable		
		0001	Demultiplex Memory		
		0010	Overwrite		
01	RAMCFG2	0001	Hydra		
		0000	None		
03	ACCEL_XYZ	0	277 (Default)		
03	FREQ	0	250M (Default)		
01	SMB_ALT_ADDR	0	Local		
		1	Remote		
01	VGA_DEVICE	0	Class code 000		
		1	Class code 300		
03	PCI_DEVICE_EXT	0	GT218-B00-A1		
		1	None		
03	SUB_VENDOR	0	No BIOS		
		1	BIOS		
01	SLOT_CFG_CFG0	0	Disable		
		1	Enable		
03	PEK_LIN_EN_TERMINIO	0	Disable		
		1	Enable		
03	PCI_DEVICE1	0000	GT218-B00-A1		
03	PCI_DEVICE2				
01	PCI_DEVICE3				
03	PCI_DEVICE4				
03	SGSC_PADCFG_LUT_ADDR0	0000	DISPORT_DEFAULT	1000	DISPORT_0THSHS
		0001	MOBILE_DEFAULT	1001	MOBILE_0THSHS_NAMP
		0010	MOBILE_0THSHS_LAMP	1002	MOBILE_0THSHS_LAMP
		0011	MOBILE_0THSHS_LAMP	1001	MOBILE_0THSHS_LAMP
		0100	MOBILE_0THSHS_LAMP	1100	MOBILE_0THSHS_LAMP
		0101	MOBILE_0THSHS_LAMP	1001	MOBILE_0THSHS_LAMP
		0110	MOBILE_0THSHS_LAMP	1110	MOBILE_0THSHS_LAMP
		0111	MOBILE_0THSHS_LAMP	1111	MOBILE_0THSHS_LAMP
01	USEIRQ0	0000	Default		
01	USEIRQ2				
01	USEIRQ1				
01	USEIRQ3				

BT18 Straps		BU Mode	
Bit Signal		Values	
POL_DEVICE_EXT	0	CT519-300-A1	
ICL4L_417	0	277 (Default)	
5050_PACCFG_LUT_A0[0]	0000	CSB*TOP_DEFAULT	
	0001	MOBLE_DEFAULT	
	0003	MOBLE_MTHRES_LAMP	
	0011	MOBLE_MTHRES_LAMP	
	0100	MOBLE_MTHRES_LAMP	
	0101	MOBLE_MTHRES_LAMP	
	0103	MOBLE_MTHRES_LAMP	
	0111	MOBLE_MTHRES_LAMP	
	1000	CSB*TOP_MTHRES	
	1001	MOBLE_MTHRES_LAMP	
	1010	MOBLE_MTHRES_LAMP	
	1011	MOBLE_MTHRES_LAMP	
5050_PACCFG_LUT_A0[2]	1100	MOBLE_MTHRES_LAMP	
	1101	MOBLE_MTHRES_LAMP	
	1103	MOBLE_MTHRES_LAMP	
	1111	MOBLE_MTHRES_LAMP	
5050_PACCFG_LUT_A0[1]			
5050_PACCFG_LUT_A0[2]			

GT218 Straps		
PM Mode		
Bit Signal	Values	
PC1_DEVICE_EXT	0	GT218-300-A1
ACSC_412	0	270227 QR-4574167
PC1_DEVICE2	0	GT218-300-A1
RANCFQ2	0000	Epistle
	0001	Samuelson Mirror
	0002	Omnicore
	0011	Hydra
	0100	Neptun
RANCFQ1		
RANCFQ3		
	Mode	REFOREF1
	ML5	Drift
	B2	No drift
	PM	Drift one

G98 Straps		MLS Mode	
Bit Signal		Values	
(0)	MMVC[02]	0000	Empty
(1)	MMVC[02]	0100	Normal
(2)	MMVC[02]	0101	Swarming
(3)	MMVC[02]	0110	Overload
(4)	MMVC[02]	0111	Ways
(5)	MMVC[02]		
(6)	ACCU_377	1	Enabled
(7)	TUMODE[02]	001	NTSC_J
(8)	TUMODE[02]		
(9)	TUMODE[02]		
(10)	TUMODE[02]		
(11)	PCU_DEVID_817	0	G98-403-U2
(12)	PCU_DEVID_817	0	G98-403-A2
(13)	PCU_DEVID_817	0	G98-403-U2
(14)	SUB_VENDOR	1	BOS
(15)	SUB_VENDOR		
(16)	SLOT_CXA_CFG	0	Disable
(17)	SLOT_CXA_CFG	1	Enable
(18)	PCU_FULL_SH_TERR100	0	Disable
(19)	PCU_FULL_SH_TERR100		
(20)	PCU_DEVID[05]	0000	RTU
(21)	PCU_DEVID[05]	0100	G98-403-U2
(22)	PCU_DEVID[05]	0101	G98-403-A2
(23)	PCU_DEVID[05]	0102	G98-403-U2
(24)	PCU_DEVID[05]		
(25)	SGDO_PINDC[05_LUT_ADR0]	0000	SG97TOP_020A1.1
(26)	SGDO_PINDC[05_LUT_ADR0]		
(27)	SGDO_PINDC[05_LUT_ADR0]		
(28)	SGDO_PINDC[05_LUT_ADR0]		
(29)	SGDO_PINDC[05_LUT_ADR0]		
(30)	SGDO_PINDC[05_LUT_ADR0]		
(31)	SGDO_PINDC[05_LUT_ADR0]		
(32)	USER[02]	0000	Default
(33)	USER[02]		
(34)	USER[02]		
(35)	USER[02]		
(36)	USER[02]		
(37)	USER[02]		
(38)	USER[02]		
(39)	USER[02]		
(40)	USER[02]		
(41)	USER[02]		
(42)	USER[02]		
(43)	USER[02]		
(44)	USER[02]		
(45)	USER[02]		
(46)	USER[02]		
(47)	USER[02]		
(48)	USER[02]		
(49)	USER[02]		
(50)	USER[02]		
(51)	USER[02]		
(52)	USER[02]		
(53)	USER[02]		
(54)	USER[02]		
(55)	USER[02]		
(56)	USER[02]		
(57)	USER[02]		
(58)	USER[02]		
(59)	USER[02]		
(60)	USER[02]		
(61)	USER[02]		
(62)	USER[02]		
(63)	USER[02]		
(64)	USER[02]		
(65)	USER[02]		
(66)	USER[02]		
(67)	USER[02]		
(68)	USER[02]		
(69)	USER[02]		
(70)	USER[02]		
(71)	USER[02]		
(72)	USER[02]		
(73)	USER[02]		
(74)	USER[02]		
(75)	USER[02]		
(76)	USER[02]		
(77)	USER[02]		
(78)	USER[02]		
(79)	USER[02]		
(80)	USER[02]		
(81)	USER[02]		
(82)	USER[02]		
(83)	USER[02]		
(84)	USER[02]		
(85)	USER[02]		
(86)	USER[02]		
(87)	USER[02]		
(88)	USER[02]		
(89)	USER[02]		
(90)	USER[02]		
(91)	USER[02]		
(92)	USER[02]		
(93)	USER[02]		
(94)	USER[02]		
(95)	USER[02]		
(96)	USER[02]		
(97)	USER[02]		
(98)	USER[02]		
(99)	USER[02]		

Multilevel	
Straps	
5K to GND	0000
10K to GND	0001
15K to GND	0010
20K to GND	0011
25K to GND	0100
30K to GND	0101
35K to GND	0110
45K to GND	0111
5K to VCC	1000
10K to VCC	1001
15K to VCC	1010
20K to VCC	1011
25K to VCC	1100
30K to VCC	1101
35K to VCC	1110
45K to VCC	1111






ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
Thermal Protection, Protected 3V3, Straps


NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA

NV_PN	600-10691-BASE-100 A		
ID		PAGE	
NAME		DATE	05-FEB-2009

Power Supply I: FBVDD/Q, PEX_VDD, 5V, 3V3_F


[illegible]

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	Power Supply I: FBVDDIQ, PEX_VDD, 5V, 3V3_F


NVIDIA CORPORATION 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA			
NV_PN 600-10691-BASE-100 A			
ID		PAGE	
NAME		DATE	05-FEB-2009

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR THEREUNDER, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

Power Supply II: PEX_PLLVDD, NVVDD

[illegible]

Net Name	VOLTAGE	MAX_CURRENT	POWER_NET
12V_PEX	12V	5.5A	TRUE
3V3_PEX	3.3V	3.5A	TRUE
NVDD	1.1V	11.7A	TRUE
PEX_PL1VDD	1.05V	0.17A	TRUE



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



NV_PN	600-10691-BASE-100 A		
ID		PAGE	
NAME		DATE	05-FEB-2009

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

[illegible]

Net Name	MIN_WIDTH	MAX_WIDTH
IN	12MIL	

