




Place the Test Points close to U1


ATI PN# 215RBKAGA11F












































ATI Technologies Inc.

Size Document Number 105-A49000-00A

R423 MEMORY CHANNELS A and B








ATI Technologies Inc.


1 Commerce Valley Drive East Markham, Ontario Canada, L3T 7X6 (905) 882-2600


AGP R480+Rialto 256MB BGA DVII DVII VIVO

R-420 MEMORY CHANNELS C and D











R423 Shared	Straps		REV. 0.
STRAPS	PIN	DESCRIPTION	DEFAULT
MOBILE_FEATURE0	GPIO(0)	Transmitter Power Savings Enable 0. 50% Tx output swing for mobile mode 1. full Tx output swing (Desktop must have an external pullup)	0
MOBILE_FEATURE1	GPIO(1)	Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Desktop must have an external pullup)	0
PCIE_MODE (ATI Internal)	GPIO(3:2)	PCIE mode: 00: PCI Express 1.0A mode 01: Kyrene-compatible mode 10: PCI Express 1.0A mode 10: PCI Express 1.0A mode 11: Short-incruit internal loopback and PCI Express 1.0A mode	00
TX_IEXT	GPIO(4)	Transmitter Extra Current 0: normal mode 1: extra current in Tx output stage - potential power savings for mobile mode	0
FORCE_COMPLIANCE	GPIO(5)	Force chip to get to compliance state quickly for Tester purposes 0: Normal operation 1: Force to compliance state	0
PLL_BW (ATI Internal)	GPIO(6)	0: Full PLL Bandwidth 1: Reduced PLL bandwidth	0
DEBUG_ACCESS	GPIO(8)	Strap to set the debug muxes to bring out DEBUG signals even if registers are inaccessible 0: Disable debug access 1: Enable debug access	0
ROMIDCFG(3:0)	GPIO(9,13:11)	If no ROM attached, controls chip IDis. If rom attached identifies ROM type. GPHO[9,13,12,11] 000x. No ROM,CHG, IDa-00 000x. No ROM,CHG, IDa-00 010x. No ROM, CHG, IDa-10 010x. No ROM, CHG, IDa-10 1001 - N Serial ATSEF101A ROM (Armel) 1001 - N Serial ATSEF510A ROM (Armel) 1001 - N Serial ATSEF510A ROM (ST) 1001 - N Serial ATSEF510A ROM (ST) 1101 - ST2 Serial RESYMS ROM (ST) 1101 - ST2 Serial RESYMS ROM (ST) 1101 - N Serial MSEPS10A ROM (ST) 1101 - N Serial MSEPS10A ROM (ST) 1101 - N Serial SST 25FFT0 ROM (ST) 1101 - N Serial SST 25FFT0 ROM (SST) 1111 - N Serial SST 25FFT0 ROM (SST) 1111 - N Serial SST 25FFT0 ROM (SST) 1111 - N Serial SST 25FFT0 ROM (SST) Chip IDs. Chip IDs. Chip IDs.	1100
MULTIFUNC(1:0)	H2SYNC, V2SYNC	C Multi-function device select 00 - single function device. 01 - two function device. 10 - two function device. 11 - two function device. 11 - two function device. 11 - two function device.	
VIP_DEVICE	VSYNC	Indicates if any slave VIP host devices drove this in low during reset. 0 - Slave VIP host port devices present. 1 - No slave VIP host port devices reporting presence during reset.	1
RFU	HSYNC	RFU 0 - Normal 1 - Not used	0

R423 Dedi	cated Stra	ps	REV. 0.0
ZV_VOLTAGE_SEL0	DVOVMODE_0	DVOVMODE_0 is for ZV_LCDCNTL and ZV_LCDDATA(11:0). 0 - 3.3 V signaling 1 - 1.8 V signaling	0
ZV_VOLTAGE_SEL1	DVOVMODE_1	DVOVMODE_1 is for ZV_LCDDATA(23:12) 0 - 3.3 V signaling 1 - 1.8 V signaling	0

Board Straps		REV. 0.0	
STRAPS	PIN	DESCRIPTION	DEFAULT
MEMTYPE(1:0)	DVALID, PSYNC.	Memory connected to R420 identification for BIOS 00 to 100	000
DC_Strap1	GPIO(10)	Internal TMDS Enabled 0 - Disabled 1 - Enabled	1
DC_Strap2	LCDDATA(13)	Video Capture Enabled 0 - Disabled 1 - Enabled	0
DC_Strap3	LCDDATA(14)	Not defined	0
DC_Strap4, DEMUX_SEL	LCDDATA(15,19)	Video capture enable 00 - DAC2 Off 01 - DAC2 On as CRT 10 - DAC2 On as TOOUT 11 - DAC2 On as TOOUT 11 - DAC2 On as TOOUT	01
PAL/NTSC	LCDDATA(18)	TVO Standard Default (Resistor pull-up and switch short to GND) 0 - PAL (on board resistor pull-down and switch closed) 1 - NTSC (on board resistor pull-up)	1
EXT_PWR	GPIO15	External power cable detect 0 - Cable is properly connected 1 - Cable is not propely connected 1 - Cable is not propely connected. Software should prevent the board from booting, should display a warning as store and should discrease engine and memory dock speed.	NA





TEMPERATURE SENSE AND SPEED CONTROLLED FAN




Change to Maxim part







PRIMARY DVI-I CONNECTOR (DVI-I1)





<Variant Name>


ATI Technologies Inc. 1 Commerce Valley Drive East Markham, Ontario Canada, L3T 7X6 (905) 882-2600


 Size C Date:
 Document Number Friday, January 28, 2005
 105-A49000-00A


AGP R480+Rialto 256MB BGA DVII DVII VIVO





















	Install	DNI
TV-OUT 7-PIN MiniDIN 102-00302-00 102-00305-00	A B E	©
VIVO 9-PIN MiniDIN 102-00303-00 102-00306-00	©	A B E
No Options (Just DB15)		ABCE
(A) (C) share the same	e footprint	












| ATI Technologies Inc. | 1 Commerce Valley Drive East | Markham, Ontario Canada, L3T 7/6 (905) 882-2500 | Tillie | AGP R480-R Rialto 256MB BGA DVII DVII VIVO | Size | Document Number | 105-A46000-00A | Rev | C | Date: Friday, January 28, 2005 | Sheet | 25 | of | 28



STRAPS	PIN	DESCRIPTION	DEFAULT
PCIE_PTX_PWRS_ENB	GPIO(0)	PCI Express transmitter power-saving enable bar 0 - 50% Tx output swing for mobile applications 1 - Full output swing	1
PCIE_PTX_DEEMPH_EN	GPIO(1)	PCI Express transmitter de-emphasis enable 0 - de-emphasis disenable 1 - de-emphasis enable	1
PCIE_ICP (1:0)	GPIO(3:2)	Charge pump current setting 00 50uA 10 - 10.0uA 10 - 15.0uA 11 - 20.0uA	01
PCIE_PTX_IEXT	GPIO(4)	PCI Express transmitter extra outptput current 0 - no extra current 1 - extra current in output stage	0
PCIE_PRX_IDLE_MODE	GPIO(5)	Controls sensitivity of the electrical idle detectors 0 - normal idle detect 1 - improve idle detect	0
PCIE_PPLL_BW	GPIO(6)	PCI Express PLL bandwidth setting 0 - Full PLL bandwidth 1 - Reduces PLL bandwidth	0
PCIE_REVERSE_ALL	GPIO(7)	O - Don't reverse physical PCIE lanes 1 - Reverse physical PCIE lanes	1
PCI_RETRY_ENb	GPIO(8)	0 - Enable all PCI read/write retry, retry cycle 0x3 1 - Disable PCI read/write retry	0
	GPIO(9)		0
DEBUG_ACCESS	GPIO(10)	Set the debug bus muxes to bring out debug signals even if registers are inaccessable	0
ROMIDCFG(2:0)	GPIO(13:11)	If no ROM attached, controls chip libs. If rom attached identifies ROM type 00 - No ROM, CHO, III - 00 001 - 51240; Serial AT25F512 ROM (Almei) 0101 - 1840 Serial M25F512 ROM (ST) 011 - 1840 Serial M25F614 ROM (ST) 101 - 1840 Serial SST4E-F010 ROM (SST) 114 Serial W45F012 ROM (WinSond) 5128 Serial W45F012 ROM (WinSond) 1101 - 1845 Serial SST25VF610 ROM (SST) 1101 Serial SST25VF610 ROM (SST) 111 - 1842 Serial SST25VF612 ROM (SST) 111 - 1842 Serial SST25VF612 ROM (SST) 111 - Reserved	100
VGA_MONO_MODE(1:0)	GPIO(24, 14)	00 - only VGA controller 01 - only MONO controller 10 - neither VGAMONO controller 11 - both VGAMONO controller	00
MEM_AP_SIZE	GPIO(15)	Used only there is no valid ROM 0 - 128Mb(z/x64Mb) 1 - 256Mb(z/x128Mb)	0
MULTIFUNC	GPIO(16)	For MULTIFUNC, when TESTEN(pin)=0, 0 = 00 - Single function device 1 = 01 - Two function device. No AGP in either function	0
PCIE_FORCE_ COMPLIANCE	2()	For PCIE_FORCE_COMPLIANCE, when TESTEN(pin)=1, 0 - Normal operation 1 - Force LC into compliance mode	0
AGPFBSKEW(1:0)	GPIO(18:17)	AGP 1xclock feedback phase adjustment wit refolk(cpucik) 00 -refock slightly earlier than feedback 10 -refock 1 tap earlier than feedback 10 -refock 1 tap earlier than feedback 11 -refock 1 tap earlier than feedback 11 -refock 2 tap earlier than feedback clock	00 internal pulldown
X1CLK_SKEW(1:0)	GPIO(20:19)	Clock phase adjustment between x1clk and x2clk 00 - 1 tap delay 10 - 1 tap delay 10 - 2 tap delay 11 - 3 tap delay 11 - 3 tap delay	00 internal pulldown
BUSCFG	GPIO(21)	Control BUS type, CLK PLL select	0 internal pulldown
AGP_ONLY	GPIO(22)	normal operation, assume VPU is working 1 - for debugging, shut off VPU so the bridge is working in AGP only mode	0
PCIE_LINK_TIMEOUT _OVERRIDE	GPIO(23)	0 - Timeout is active 1 - Timeout is disabled	0
MOBILE_EN	REFCLKBYP		0
BUS_PCI_CFG_ RETRY_Enb	STP_AGPB	when internal MOBILE_EN=0 STRAP_BUS_PCI_CFG_RETRY_Enb	1



ATI Technologies Inc.

1 Commerce Valley Drive East Markham, Ontario Canada, L3T 7X6 (905) 882-2600

AGP R480+Rialto 256MB BGA DVII DVII VIVO

ize Document Number 105-A49000-00A

