




#### ATI PN# 215RBKAGA11F



<Variant Name>




ATI Technologies Inc.


1 Commerce Valley Drive East Markham, Ontario Canada, L3T 7X6 (905) 882-2600


PCIe R480 GDDR3 256MB 8MX32 DVI-I DVI-I


Document Number 105-A474XX-10


te: Thursday, November 11, 2004 Sheet 3



















### R423 MEMORY CHANNELS A and B










### R-420 MEMORY CHANNELS C and D













R423 Shared Straps			
STRAPS	PIN	DESCRIPTION	DEFAULT
FEATURE0	GPIO(0)	Transmitter Power Savings Enable 0. 50% Tx output swing for mobile mode 1. full Tx output swing (Desktop must have an external pullup)	0
FEATURE1	GPIO(1)	Transmitter De-emphasis Enable  ©. Tx de-emphasis disabled for mobile mode  1. Tx de-emphasis enabled  (Desktop must have an external pullup)	0
PCIE_MODE (ATI Internal)	GPIO(3:2)	PCIE mode: 00: PCI Express 1.0 A mode 01: Kymen-cumpatible mode 10: PCI Express 1.0 mode 11: Short-irout Internal loopback and PCI Express 1.0 A mode	00
REVERSE_LANES	GPIO(4)	REVERSE_LANES 0: normal mode 1: reverse mode	0
FORCE_COMPLIANCE	GPIO(5)	Force chip to get to compliance state quickly for Tester purposes 0: Normal operation 1: Force to compliance state	0
PLL_BW (ATI Internal)	GPIO(6)	0: Full PLL Bandwidth 1: Reduced PLL bandwidth	0
DEBUG_ACCESS	GPIO(8)	Strap to set the debug muxes to bring out DEBUG signals even if registers are inaccessible 0: Disable debug access 1: Enable debug access	0
ROMIDCFG(3:0)	GPIO(9,13:11)	If no ROM attached, controls chip IDs. If rom attached identifies ROM type.  GPI0(3.13.12.11)  000c. No ROM.CHG.  D=00  001c. No ROM. CHG.  D=01  001c. No ROM. CHG.  D=01  001c. No ROM. CHG.  D=01  001c. No ROM. CHG.  D=10  101c. No ROM. CHG.  D=10  10	1100
MULTIFUNC(1:0)	H2SYNC, V2SYNC	Multi-function device select 00 - single function device. 01 - two function device. 10 - two function device. 10 - two function device. 11 - two function device.	10
VIP_DEVICE	VSYNC	Indicates if any slave VIP host devices drove this in low during reset.  0 - Slave VIP host port devices present.  1 - No slave VIP host port devices reporting presence during reset.	1
RFU	HSYNC	RFU 0 - Normal 1 - Not used	0


R423 Dedicated Straps				
ZV_VOLTAGE_SEL0	DVOVMODE_0	DVOVMODE_0 is for ZV_LCDCNTL and ZV_LCDDATA(11:0). 0 - 3.3 V signaling 1 - 1.8 V signaling	0	
ZV_VOLTAGE_SEL1	DVOVMODE_1	DVOVMODE_1 is for ZV_LCDDATA(23:12) 0 - 3.3 V signaling 1 - 1.8 V signaling	0	

Board Straps			REV. 0.0
STRAPS	PIN	DESCRIPTION	DEFAULT
MEMTYPE(1:0)	DVALID, PSYNC.	Memory connected to R420 identification for BIOS  00 - Samsung GDDR 3 memory 144 Ball BGA package  11 - TBD  11 - TBD	000
DC_Strap1	GPIO(10)	Internal TMDS Enabled 0 - Disabled 1 - Enabled	1
DC_Strap2	LCDDATA(13)	Video Capture Enabled 0 - Disabled 1 - Enabled	0
DC_Strap3	LCDDATA(14)	Not defined	0
DC_Strap4, DEMUX_SEL	LCDDATA(15,19)	Video capture enable 00 - DAG2 Off 10 - DAG2 Off 10 - DAG2 On as CRT 10 - DAG2 On as TVOUT 11 - DAG2 On as TVOUT 11 - DAG2 On as TVOUT 11 - DAG2 On as TVOUT and CRT	01
PAL/NTSC	LCDDATA(18)	TVO Standard Default (Resistor pul-up and switch short to GND) 0 - PAL (on board resistor pull-down and switch closed) 1 -NTSC (on board resistor pull-up)	1
EXT_PWR	GPIO15	External power cable detect  9 - Cable is properly connected.  1 - Cable is not properly connected. Software should prevent the board from booting, should display a warning at sortern and should decrease engine and memory clock speed.	NA NA



Some of those straps must be connected to +VDD\_1.8V if ZV\_LCDATA bus is set to 1.8 V.








ATI Technologies Inc. 1 Commerce Valley Drive East Markham, Ontario Canada, L31 7X6 (905) 882-2600

Title PCIe R480 GDDR3 256MB 8MX32 DVI-I DVI-I


Document Number 105-A474XX-10

# TEMPERATURE SENSE AND SPEED CONTROLLED FAN




Change to Maxim part











## PRIMARY DVI-I CONNECTOR (DVI-I1)





ATI Technologies Inc. 1 Commerce Valley Drive East Markham, Ontario Canada, L3T 7X6 (905) 882-2600


PCIe R480 GDDR3 256MB 8MX32 DVI-I DVI-I Document Number 105-A474XX-10





NOTE: **ITEMS ON THIS PAGE ARE ALL DNI** 4 + C1589 22uF\_16V L79 +3.3V\_BUS 3.3uH 22uF\_16V GND\_RT ∯ GND\_RT (21) CompR << L68 1 3.3uH 1.67 3.3uH R1690 75.0R VDDC#76 VDDC#99 SAD0 91 X SAD1 92 X SAD2 93 X SAD3 94 X SAD4 96 X SAD5 97 X SAD6 98 X L69 3.3uH VAGCVSS C1606 1.0uF +3.3V\_BUS R1693 75.0R GND\_RT SPDIE C1610 VIDEOGNDSENSE VCLAMPCAP CLKOUTO\_GPIO0 CLKOUT1\_GPIO1 CLKOUT2\_GPIO2 GPIO3 GPIO4 GPIO5 GPIO6 GND VIN C1612 2.2uF C1613 2.2uF (4) CLK\_RT\_XTALIN <<-PDATA: PDATA: PDATA: PDATA: (2,3,19) PERST#\_buf <<-PDATAS PDATAS PDATAS PDATAS R1703 4.7K RAGE\_THEATER >>> VID[7..0] (4) R1704 ~~~ CLK\_VIDCLK (4) C1614 \_\_+ GND\_RT IMPORTANT Layout Guide line of THEATER Put 2D line as close as possible to pin 56 of Rage Theater #1 : Ca1 and Ca2 have to be placed as close as possible to the respective pins of Rage THEATER #2 : GND\_VIN should be seperated from Digital or Chassis Ground and have no loops GND\_RT GND\_VIN #3 : GND\_VIN should be connected to Digital GND plane at one point as close as possible to pin 56 of THEATER ATI Technologies Inc. 1 Commerce Valley Drive East Markham, Ontario Canada, L3T 7X6 (905) 882-2600 PCIe R480 GDDR3 256MB 8MX32 DVI-I DVI-I 105-A474XX-10

















ATI Technologies Inc.

PCIe R480 GDDR3 256MB 8MX32 DVI-I DVI-I



PCIe R480 GDDR3 256MB 8MX32 DVI-I DVI-I

Document Number 105-A474XX-10
Thursday, November 11, 2004 | Sheet

