P392-B01 Board

P392-B01, G92, 16Mx32 GDDR3 (1200MHz), DVI-I-DL, DVI-I-DL, HDTVout, 3Way SLI

Table of Contents:

Page 1: Overview

Page 2: PCI Express 1.0

Page 3: MEMORY: GPU Partition A/B

Page 4: MEMORY: GPU Partition C/D

Page 5: FBA Partition

Page 6: FBB Partition

Page 7: FBC Partition

Page 8: FBD Partition

Page 9: FrameBuffer Net Rules

Page 10: DACA Interface

Page 11: DACC Interface

Page 12: IFP A/B and C/D Interface

Page 13: DACB HDTV Interface

Page 14: Multi-use IO(MIO) Interface

Page 15: MISC: GPIO, I2C, BIOS, PLL, and XTAL

Page 16: SPDIF, Thermal Control & TMDS Backdrive Protection

Page 17: Configuration Straps and Mechanical

Page 18: Power/GND and Decoupling

Page 19: Power Supply: 5V, 2V5

Page 20: Power Supply: 1V2, 1V8

Page 21: Power Supply: FBVDD, FBVDDQ, 8V5

Page 22: Power Supply: NVVDD Regulator

Page 23: Power Supply: NVVDD Phase 1, 2

Page 24: Power Supply: NVVDD Phase 3, 4

Page 25: Power Supply: Filter/Detection 12V & 12V_PEX

Page 26: Power Supply: Filter/Isolation of 3V3 & Hybird

REVISION HISTORY:

Dev Rel ease.

X-Rel ease.


SKU	VARI ANT	NVPN	ASSEMBLY	l
В	BASE	600-10392-base-200	P392 - BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL	1
1	SKU0001	600-10392-0001-200	P392 - SKU1	
2	<undefi ned=""></undefi>	<undef1 ned=""></undef1>	<undefi ned=""></undefi>	
3	<undefi ned=""></undefi>	<undef1 ned=""></undef1>	<undefi ned=""></undefi>	L
4	<undefi ned=""></undefi>	<undef1 ned=""></undef1>	<undefi ned=""></undefi>	ı
5	<undefi ned=""></undefi>	<undef1 ned=""></undef1>	<undefi ned=""></undefi>	L
6	<undefi ned=""></undefi>	<undef1 ned=""></undef1>	<undefi ned=""></undefi>	ı
7	<undefi ned=""></undefi>	<undef1 ned=""></undef1>	<undefi ned=""></undefi>	L
8	<undefi ned=""></undefi>	<undefi ned=""></undefi>	<undefi ned=""></undefi>	L
9	<undefi ned=""></undefi>	<undef1 ned=""></undef1>	<undefi ned=""></undefi>	L
10	<undefi ned=""></undefi>	<undef1 ned=""></undef1>	<undefi ned=""></undefi>	ı
11	<undefi ned=""></undefi>	<undef1 ned=""></undef1>	<undefi ned=""></undefi>	L
12	<undefi ned=""></undefi>	<undef1 ned=""></undef1>	<undefi ned=""></undefi>	ı
13	<undefi ned=""></undefi>	<undef1 ned=""></undef1>	<undefi ned=""></undefi>	ı
14	<undefi ned=""></undefi>	<undefi ned=""></undefi>	<undefi ned=""></undefi>	L
15	<undefi ned=""></undefi>	<undefi ned=""></undefi>	<undefi ned=""></undefi>	


NVIDIA CORPORATION


2701 SAN TOMAS EXPRESSWAY


SANTA CLARA CA 95050 LISA


NV_PN 600-10392-0001-200 A

















Page9: FrameBuffer Net Rules NET RULES for FrameBuffer A/B NET RULES for FrameBuffer C/D NV_CRI TI CAL NV_I MPEDANCE NV_CRI TI CAL NV_I MPEDANCE DI FFPAI R DI FFPAI R NV_I MPEDANCE DIFFPAIR DI FFPAI R NV_CRI TI CAL NV_CRI TI CAL NV_I MPEDANCE NV_I MPEDANCE NV_CRI TI CAL DIFFPALR MAX_CURRENT MI N_WI DTH VOLTAGE MAX_CURRENT MI N_WI DTH 3<> BI FBAB_PLLAVDD 4<> BI FBCD_PLLAVDD 0. 02A 12. OMI L FBB_VREF2 FBB_VREF3 3<> BI FB_VREF1
3<> FB_VREF2 0. 02A 0. 02A

> NVIDIA CORPORATION 2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA

NV_PN 600-10392-0001-200 A PAGE 9 0F 26 DATE 17-JAN-2008

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS

