



TABLE OF CONTENTS


Page	Description
	Base on V284-20
P15	1. Change DVI Footprint
	2. Add ESD ROTECTION DIODES
P16	Change DVI Footprint
P17	1. Add ESD ROTECTION DIODES in I2CW
	2. Add POSCAP in DP_PWR
P22	Add Dual BIOS Circuit
P24	Change L802/L803 Footprint
P25	Del C211
P26	1. Change EL4/EL7 Footprint
	2. Change C837/C839/C844/C845/C950 Footprint
P27	Change EL3/EL8 Footprint
P28	Change EL9 Footprint
P29	Co-lay 8-pin Power Connector
P32	Change GPU Screw holes & MEC26 Footprint


TABLE OF CONTENTS


Page	Description
	Base on V284-80
P17	Remove POSCAP and Add 5pcs 22uF MLCC in DP_PWR
P19	Add SLI_LED circuit
P21	Add GPIO5_SLI_LED_DIM
P22	Remove Dual-BIOS circuit
P29	1. Add GPIO12_PWR_LVL in U502
	2. C508/C509/C506 change footprint to 0805
P30	Add SLI LED circuit






















Based on GB2-X GDDR5 FBVDDQ Decap Guideline






NVVDD Decoupling caps. Place under GPU.





Size Custom	Document Description DACA Interface	Rev 8
Date: Monday, April 22, 2013	Sheet 14 of 32	







Two cases to be considered:



1. DP AUX to DP connector: AUX AC coupled
2. DP AUX to DP-DVI dongle: AUX pass through


* I2C to DDC level switching



Two cases to be considered:


1. DP AUX to DP connector: AUX AC coupled
2. DP AUX to DP-DVI dongle: AUX pass through





MSI CONFIDENTIAL
00017967 jonepei (裴亮樂)
RD(C)2013071601 RMA工程課
吳積源 (00011601)

MICRO-STAR INT'L CO.,LTD		
MS-V284		
Size	Document Description	Rev
Custom	STEREO CONNECTOR	6.1
Date: Monday, April 22, 2013		Sheet 20 of 32





STRAP0	USER_BIT [3:0]*	0000*	5K PD*
STRAP1	3GIO_PADCFG_LUT_ADR*	0000*	5K PD Desktop*
STRAP2	PCI_DEVID [3:0]*	1001 - (0x1189)*	10K PU -325 GPU*
STRAP3	SOR_EXPOSED [3:0]*	1111*	45K PU*
STRAP4	DP_PLL_VDD_33V*	1* FOR 3_3V*	
	PEX_MAX_SPEED*	1* FOR GEN2/3*	45K PD*
	PEX_SPD_CHANGE_GEN3*	1* ENABLED*	
	*		
ROM_SI	RAMCFG[0]*	0*	
	RAMCFG[1]*	1*	64Mx32 256-bit Hynix for SMD5 primary memory
	RAMCFG[2]*	1*	35K PD*
	RAMCFG[3]*	0*	
ROM_SO	VGA_DEVICE*	1*	
	SMB_ALT_ADDR*	0*	30k PD*
	FB[0]_APERTURE_SIZE*	1* For 128MB*	
	FB[1]_APERTURE_SIZE*	0* For 128MB*	
ROM_SCLK	PEX_PLL_EN_TERM100*	0* DISABLE*	
	PCI_DEVID_EXT[5]*	0* For 0x1189*	25K PD*
	SUB_VENDOR*	1* Dedicated BIOS*	
	PCI_DEVID_EXT[4]*	0* For 0x1189*	


	GND	3V3
5k	0000	1000
10k	0001	1001
15k	0010	1010
20k	0011	1011
25k	0100	1100
30k	0101	1101
35k	0110	1110
45k	0111	1111


CFG[3:0] Config Width	Vendor
0000	Reserved
0001	32Mx32 256-bit Elpida
0010	32Mx32 256-bit Hynix
0011	32Mx32 256-bit Samsung
0100	Reserved
0101	64Mx32 256-bit Elpida
0110	64Mx32 256-bit Hynix
0111	64Mx32 256-bit Samsung


	MULTI_STRAP_REF0_GND
BINARY PRODUCTION	NC
BINARY BRINGUP	NC
MULTI-LEVEL	40.3k 1% TO GND



remove XTALSSIN_GPU/GENERIC_SEZ1









MICRO-STAR INT'L CO.,LTD
MS-V284

Size Custom	Document Description NVDD Phase 1 & 3	Rev 8.1
Date: Monday, April 22, 2013		Sheet 26 of 32

