# P71, NV17, 4Mx16 SDR, 64MB, RGB, TV-out, video capture, AGP4X

PCLDEVICE ID 0X0=0X171 FOR NV17-128D



#### HISTORY:

- X00: Adapted from P70, with memory from P60
- X24: 1) Added FB clock terminators.
- X26: 1) Changed LFH to new pinout.
- X30: 1) Removed cap on FBACKE. 2) Changed FB clock terminators to 0402 packages.
- X42: 1) Swapped power supply FETs
- X45: 1) Added R606 in 12V supply to U600
- X46: 1) Changed AGPSTOP pullup to 3.3V 2) Added linear regulator (U602) for frame buffer rail
- X50: 1) Changed from integrated to discrete video filters
- X51: 1) Removed linear regulator (U602) for frame buffer rail 2) Many BOM edits to reflect new BOM generation scheme
- X52: 1) New heatsink part number. 2) Change all FB clock terminators to 200 ohms (R210-R217)
- X54: 1) NVPN edits to synchronize schematic with Agile BOM.

This schematic is not the source for the netlist - the A01 netlist was used for the A04 PCB. This schematic should be used to go forward if A05 is necessary. It has the correct AGPSTOP pullup voltage, as well as many BOM edits for the new BOM generation

### MS-8873 BASE ON P71-A04 Modify

- 1. Page 1 add RE1 and CE1 for EMI function.
- 2. Page 6 L301~L304 and L319~L321 pad size change to 0603 type. Change P300 VGA conector to stand D-SUB.
- 3. Remove original P71-A04 page 7 Dual DAC, 2nd VGA.
- 4. Page 7 remove DVI location and net function.remove U823.R1030.C885.R1031.R1032 and C419. L400.1,L403.1,L405.1,L406.1,L409.1 connect to A3.3V.
- 5. Page 8 add Ul00.AG3,Ul00.AG2 and Ul00.AG5 bypass cap. (for EMI function).

Remove SAA7113 function.

Remove U100.A7.U100.C2.U100.C4.U100.B4 net.

Add AV-out & S-out function and remove P500,D505,D506,C883,C884,L602,L603

Remove Decoupling U500 parts and I2C( R1033~R1036 ) function.

- 6. Page 9 L600 & L601 SMD type change to Dip type.
- Location 01 vendor change to AOS4800 and Add C623 & C607 1000u Dip(C623 & C607 no stuff).
- 7. Page 10 R704~R719 & R726~R733 pad size change to 0603 type.

Add PLCC32 bios ( Location U1000,R1000,C1000 ),

Change default ROMTYPE from 01 to 00

Remove C700 & R748 ( follow P70 original design)

- 8. Page 6 P300.16 & P300.17 connect to GND.
- U300.1.U300.2.U300.9.U300.10 pin connect to GND.
- L305,L307 and L308 0805 size change to 0603. 9. Page 8 AV OUT and S OUT GND change to CGND.
- MS-8873 Ver:100 base on MS-8873 Ver:00A Modify

## ( EMI solution)

- 1. Short CGND and GND by copper plan .
- 2. A3.3V add bypass CAP. CE2 102P .

## MS-8873 Ver:200 base onMS-8873 Ver:100 Modify

1. Page 2 . Add a schmitt-trigger circuit ( U1 ) for M/B compability .

### P71-A06 base on P71-A04 Modify

- 1. Add a PCI Reset .DFF circuit in Page 2 Including U101,R1042,R1044,R1046,C887 parts
- 2. Add a NVVDD Power Sequencer circuit in Page 10 Including D805,0803,0804,R1039,R1040 parts

PAGE OVERVIEW

- 1 top (this) page
- 2 1. AGP interface, core decoupling
- 3 2.a NV17 Frame Buffer
- 4 2.b Frame Buffer 0..63
- 5 2.b Frame Buffer 64...127
- 6 3.a Dual DAC, 1st VGA
- 7 4. Panel
- 8 5.a TV-out, video capture, stereo
- 9 6. Power supply
- 10 7. BIOS, Strapping

Stuff Option Meaning

NO STUFF

COMMON Common to all assemblies Not normally present in

any assembly VIDCAP Video Capture

RGB Protection diodes on primary RGB PROT

DAC outputs

Second DAC channel goes to LFH I FH

connector

Second DAC channel goes to S TV

Video connector as TV out

1117 Fixed 1117 linear regulator for A3.3V

1117 ADJ Adjustable 1117 linear regulator for

NO 1117 Take A3.3V from system 3.3V

64B5N 64 Bit. 5 nS frame buffer 64B6N 64 Bit. 6 nS frame buffer 128B5N 128 Bit, 5 nS frame buffer 128B6N 128 Bit, 6 nS frame buffer

DESK Desktop system WKST Workstation system WKSTL Workstation Lite system

**МЕМ33** Frame buffer voltage is AGP 3.3V

MEM30 Frame buffer voltage is independently regulated

> 140-10071-0000-xxx 602-10071-0000-xxx

































