


[illegible]



A		B		C		D		E		F		G		H	
Title: Basepart Report		FBA_CMD22- 3.30 5.2A 5.2C 5.2E		FBA_CMD25- 3.30 3.40 5.3A 5.3C		FBC_CMD28- 4.30 6.2A 6.2C 6.2E		UCGA_SDA_R 8.2E		PEX_NVIO10 2.4A-2.4D		PS_NVIO0_CP_CH 19.3D			
Design: y80H		5.20		5.20		5.20		UCGB_SCL 5.3C		PEX_NVIO11 2.4D 2.5A-		PS_NVIO0_CP_RCI 19.3D 19.5A-			
Date: Oct 20 11:15:12 2009		5.20		5.20		5.20		UCGB_SCL_R 9.2E		PEX_NVIO11' 2.4D 2.5A-		PS_NVIO0_CP_RCI' 19.3F 19.5A-			
Base notes and exemptions for y80H, J8, P20H (y80H, J8, P20H) (sch. 1)		5.20		5.20		5.20		UCGB_SDA 9.3C		PEX_NVIO12 2.4D 2.5A-		PS_NVIO0_EN 19.3C			
Base Signal Location (2mm pitch)		5.20		5.20		5.20		UCGB_SDA_R 9.3E		PEX_NVIO12' 2.4D 2.5A-		PS_NVIO0_FB 19.2D 19.5A-			
SV 17.1G		5.20		5.20		5.20		UCGC_SCL 14.1D		PEX_NVIO13 2.5A-2.5D		PS_NVIO0_FB_R 19.3D 19.5A-			
12V_PEX_F 17.2C		5.20		5.20		5.20		UCGC_SCL_R 14.3E		PEX_NVIO13' 2.5A-2.5D		PS_NVIO0_LD 19.2E			
DACA_VREFNC 8.1G-8.1D		5.20		5.20		5.20		UCGC_SDA 14.3E		PEX_NVIO14 2.5A-2.5D		PS_NVIO0_PHASE 19.2D 19.5A-			
DACA_BLUE_C 8.5G-10.2G-10.3G-		5.20		5.20		5.20		UCCY_SCL 11.3C		PEX_NVIO15 2.5A-2.5D		PS_NVIO0_R 19.2F 19.5A-			
DACA_GREEN 8.1G-8.4D		5.20		5.20		5.20		PEX_TEMP 2.5A-2.5F		PEX_T00 2.2E 2.3A-		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_BLUE_C 8.5G-10.2G-10.3G-		5.20		5.20		5.20		PEX_T01 2.2E 2.3A-		PEX_T01' 2.2E 2.3A-		PS_NVIO0_PHASE 19.2D 19.5A-			
DACA_GREEN_C 8.4D-10.2G-10.3G-		5.20		5.20		5.20		PEX_T02 2.2E 2.3A-		PEX_T02' 2.2E 2.3A-		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5_BUF_R 8.1G-8.3E		5.20		5.20		5.20		PEX_T03 2.3A-2.3E		PEX_T03' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5_C 8.3G-10.2G-10.3G-		5.20		5.20		5.20		PEX_T04 2.3A-2.3E		PEX_T04' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T05 2.3A-2.3E		PEX_T05' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T06 2.3A-2.3E		PEX_T06' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T07 2.3A-2.3E		PEX_T07' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T08 2.3A-2.3E		PEX_T08' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T09 2.3A-2.3E		PEX_T09' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T10 2.3A-2.3E		PEX_T10' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T11 2.3A-2.3E		PEX_T11' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T12 2.3A-2.3E		PEX_T12' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T13 2.3A-2.3E		PEX_T13' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T14 2.3A-2.3E		PEX_T14' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T15 2.3A-2.3E		PEX_T15' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T16 2.3A-2.3E		PEX_T16' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T17 2.3A-2.3E		PEX_T17' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T18 2.3A-2.3E		PEX_T18' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T19 2.3A-2.3E		PEX_T19' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T20 2.3A-2.3E		PEX_T20' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T21 2.3A-2.3E		PEX_T21' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T22 2.3A-2.3E		PEX_T22' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T23 2.3A-2.3E		PEX_T23' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T24 2.3A-2.3E		PEX_T24' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T25 2.3A-2.3E		PEX_T25' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T26 2.3A-2.3E		PEX_T26' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T27 2.3A-2.3E		PEX_T27' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T28 2.3A-2.3E		PEX_T28' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T29 2.3A-2.3E		PEX_T29' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T30 2.3A-2.3E		PEX_T30' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T31 2.3A-2.3E		PEX_T31' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T32 2.3A-2.3E		PEX_T32' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T33 2.3A-2.3E		PEX_T33' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T34 2.3A-2.3E		PEX_T34' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T35 2.3A-2.3E		PEX_T35' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T36 2.3A-2.3E		PEX_T36' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T37 2.3A-2.3E		PEX_T37' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T38 2.3A-2.3E		PEX_T38' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T39 2.3A-2.3E		PEX_T39' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T40 2.3A-2.3E		PEX_T40' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T41 2.3A-2.3E		PEX_T41' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T42 2.3A-2.3E		PEX_T42' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T43 2.3A-2.3E		PEX_T43' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T44 2.3A-2.3E		PEX_T44' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T45 2.3A-2.3E		PEX_T45' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T46 2.3A-2.3E		PEX_T46' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T47 2.3A-2.3E		PEX_T47' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T48 2.3A-2.3E		PEX_T48' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T49 2.3A-2.3E		PEX_T49' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T50 2.3A-2.3E		PEX_T50' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T51 2.3A-2.3E		PEX_T51' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T52 2.3A-2.3E		PEX_T52' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T53 2.3A-2.3E		PEX_T53' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T54 2.3A-2.3E		PEX_T54' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T55 2.3A-2.3E		PEX_T55' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T56 2.3A-2.3E		PEX_T56' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T57 2.3A-2.3E		PEX_T57' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T58 2.3A-2.3E		PEX_T58' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T59 2.3A-2.3E		PEX_T59' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T60 2.3A-2.3E		PEX_T60' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T61 2.3A-2.3E		PEX_T61' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T62 2.3A-2.3E		PEX_T62' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T63 2.3A-2.3E		PEX_T63' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T64 2.3A-2.3E		PEX_T64' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T65 2.3A-2.3E		PEX_T65' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T66 2.3A-2.3E		PEX_T66' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T67 2.3A-2.3E		PEX_T67' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T68 2.3A-2.3E		PEX_T68' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T69 2.3A-2.3E		PEX_T69' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T70 2.3A-2.3E		PEX_T70' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T71 2.3A-2.3E		PEX_T71' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T72 2.3A-2.3E		PEX_T72' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T73 2.3A-2.3E		PEX_T73' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T74 2.3A-2.3E		PEX_T74' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T75 2.3A-2.3E		PEX_T75' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			
DACA_H5D 8.1G-8.4D		5.20		5.20		5.20		PEX_T76 2.3A-2.3E		PEX_T76' 2.3A-2.3E		PS_NVIO0_LD_R 19.2E 19.5A-			

PEX\_VDD 16MB 1.1V 2A




NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	600-10626-BASE-100 B		
ID		PAGE	
NAME		DATE	23-OCT-2009

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VULNERABILITIES OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN OR NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

# Power Supply III: NVVDD


Vin Irms = 6.4A @ 0.925V/21A  
Vin Irms = 7.4A @ 0.875V/25A





Power Supply I: 5V

Net Name	MIN_LINE_WIDTH	VOLTAGE	NV_NET_MAX_CURRENT
12V_PEX	40MIL	12V	5.5A
GND	10MIL	0V	
5V	10MIL	5V	0.1A




ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE, WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	Power Supply I BY


NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	600-10626-BASE-100 B		
ID		PAGE	
NAME		DATE	23-OCT-2009

## Straps



	USER[0]	1111	82D0	45A	FU0
Step#1	SIG0_PACCFG[0]	100B D0F			56 FU0
Step#2	POL_DEVICE[0]	0001 072FA-205DA2 56 PD			19A FU0 56 PD
RONE_S0	BANKCFG[0]	0000 12BBB 6AAH/N/D0G NormalState 0001 12BBB 6AAH/N/D0G Standby 0010 12BBB 6AAH/N/D0G Commands 0011 12BBB 6AAH/N/D0G Input 0100 12BBB 6AAH/N/D0G Mouse 0101 12BBB 6AAH/N/D0G Wheel  1100 6BAE 6AAH/N/D0G NormalState 1001 6BAE 6AAH/N/D0G Standby 1002 6BAE 6AAH/N/D0G Commands 1011 6BAE 6AAH/N/D0G Input 1100 6BAE 6AAH/N/D0G Mouse 1101 6BAE 6AAH/N/D0G Wheel			
RONE_SCL0	3 PD_DEVID_EXT 2 SUB_VENDOR (1 + BIOS run present) 1 EXT_CTL_CFG (1 + control chip MCHGPU) 0 PWR_PLN_IN_TSTEN (0 = disable pin enable)	0110			35A FU0
RONE_S0C	2 REG_41T (0 = POR 27MHz) 2 REG_5_BIAS_SIZE (0 = POR 26dBm) 0 VOLT_SENSOR_ENABLE (0 = POR 1.4Vdc device)	0001			19A FU0

	494 FU
	5x FU
	15x FU
	5x FD
1002 664x 644x16 D202 NanyaTajida	
1001 664x 644x16 D202 Samsung	
1003 664x 644x16 D202 Comanya	
1011 664x 644x16 D202 Hytes	
1100 664x 644x16 D202 Mizcen	
1101 664x 644x16 D202 HeshonP	
	25x FD
	15x FD
0 FD 5x	8 PU 5x
1 FD 15x	9 PU 15x
2 FD 15x	10 PU 15x
3 FD 20x	11 PU 20x
4 FD 25x	12 PU 25x
5 FD 30x	13 PU 30x
6 FD 35x	14 PU 35x
7 FD 40x	15 PU 40x


<b>NVIDIA CORPORATION</b> 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA			
<b>NV_PN</b> <b>600-10626-BASE-100 B</b>			
<b>ID</b>		<b>PAGE</b>	
<b>NAME</b>		<b>DATE</b>	23-OCT-2009


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.






ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	Thermal Sensors, GPIOs, JTAG, AND Fan



<b>NVIDIA CORPORATION</b> 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA			
<b>NV_PN</b> <b>600-10626-BASE-100 B</b>			
<b>ID</b>		<b>PAGE</b>	
<b>NAME</b>		<b>DATE</b>	23-OCT-2009



MIOA, MIOB Interface



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE, WITH RESPECT TO THE MATERIALS AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY; COMMON & NO. 310FF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE/DETAIL	MIOA, MIOB Interface

NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	600-10626-BASE-100 B		
ID		PAGE	
NAME		DATE	23-OCT-2009

IFPC,IFPD



ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	IFPC,IFPD

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY  
SANTA CLARA, CA 95050, USA





NV_PN	600-10626-BASE-100 B
-------	----------------------

ID		PAGE	
NAME		DATE	23-OCT-2009

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWING AND UNKNOWING VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS AND OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.




## Internal TMDS .. Link A & B




Net Name		MIN_LEN_WIDTH	VOLTAGE	SV_NET_MAX_CURRENT
1	FFAN_001	1000		
2	FFAN_FLV00	1000	1.8V	0.00A
3	FFAN_0000	1000	3.3V	0.00A

Net Name		DIFF_PAIR	NV_CRITICAL_NET	NV_IMPEDANCE
1	FFAN_T1C	FFAN_T1C	1	500PT
2	FFAN_T1D	FFAN_T1C	1	500PT
3	FFAN_T1D	FFAN_T1D	1	500PT
4	FFAN_T1D	FFAN_T1D0	1	500PT
5	FFAN_T1D	FFAN_T1D	1	500PT
6	FFAN_T1D	FFAN_T1D1	1	500PT
7	FFAN_T1D	FFAN_T1D	1	500PT
8	FFAN_T1D	FFAN_T1D2	1	500PT
9	FFAN_T1D	FFAN_T1D3	1	500PT
10	FFAN_T1D	FFAN_T1D4	1	500PT
11	FFAN_T1D	FFAN_T1D5	1	500PT
12	FFAN_T1D	FFAN_T1D6	1	500PT
13	FFAN_T1D	FFAN_T1D7	1	500PT
14	FFAN_T1D	FFAN_T1D8	1	500PT
15	FFAN_T1D	FFAN_T1D9	1	500PT

1	SAGA_V5L_C	1	500PM
2	SAGA_REL_C	1	500PM
3	SAGA_REL_C	1	500PM
4	SAGA_REL_C	1	500PM
5	SAGA_REL_C	1	500PM
6	SAGA_REL_C	1	500PM
7	SAGA_REL_C	1	500PM
8	SAGA_REL_C	1	500PM
9	SAGA_REL_C	1	500PM
10	SAGA_REL_C	1	500PM
11	SAGA_REL_C	1	500PM
12	SAGA_REL_C	1	500PM
13	SAGA_REL_C	1	500PM
14	SAGA_REL_C	1	500PM
15	SAGA_REL_C	1	500PM
16	SAGA_REL_C	1	500PM
17	SAGA_REL_C	1	500PM
18	SAGA_REL_C	1	500PM
19	SAGA_REL_C	1	500PM
20	SAGA_REL_C	1	500PM
21	SAGA_REL_C	1	500PM
22	SAGA_REL_C	1	500PM
23	SAGA_REL_C	1	500PM
24	SAGA_REL_C	1	500PM
25	SAGA_REL_C	1	500PM
26	SAGA_REL_C	1	500PM
27	SAGA_REL_C	1	500PM
28	SAGA_REL_C	1	500PM
29	SAGA_REL_C	1	500PM
30	SAGA_REL_C	1	500PM
31	SAGA_REL_C	1	500PM
32	SAGA_REL_C	1	500PM
33	SAGA_REL_C	1	500PM
34	SAGA_REL_C	1	500PM
35	SAGA_REL_C	1	500PM
36	SAGA_REL_C	1	500PM
37	SAGA_REL_C	1	500PM
38	SAGA_REL_C	1	500PM
39	SAGA_REL_C	1	500PM
40	SAGA_REL_C	1	500PM
41	SAGA_REL_C	1	500PM
42	SAGA_REL_C	1	500PM
43	SAGA_REL_C	1	500PM
44	SAGA_REL_C	1	500PM
45	SAGA_REL_C	1	500PM
46	SAGA_REL_C	1	500PM
47	SAGA_REL_C	1	500PM
48	SAGA_REL_C	1	500PM
49	SAGA_REL_C	1	500PM
50	SAGA_REL_C	1	500PM
51	SAGA_REL_C	1	500PM
52	SAGA_REL_C	1	500PM
53	SAGA_REL_C	1	500PM
54	SAGA_REL_C	1	500PM
55	SAGA_REL_C	1	500PM
56	SAGA_REL_C	1	500PM
57	SAGA_REL_C	1	500PM
58	SAGA_REL_C	1	500PM
59	SAGA_REL_C	1	500PM
60	SAGA_REL_C	1	500PM
61	SAGA_REL_C	1	500PM
62	SAGA_REL_C	1	500PM
63	SAGA_REL_C	1	500PM
64	SAGA_REL_C	1	500PM
65	SAGA_REL_C	1	500PM
66	SAGA_REL_C	1	500PM
67	SAGA_REL_C	1	500PM
68	SAGA_REL_C	1	500PM
69	SAGA_REL_C	1	500PM
70	SAGA_REL_C	1	500PM
71	SAGA_REL_C	1	500PM
72	SAGA_REL_C	1	500PM
73	SAGA_REL_C	1	500PM
74	SAGA_REL_C	1	500PM
75	SAGA_REL_C	1	500PM
76	SAGA_REL_C	1	500PM
77	SAGA_REL_C	1	500PM
78	SAGA_REL_C	1	500PM
79	SAGA_REL_C	1	500PM
80	SAGA_REL_C	1	500PM
81	SAGA_REL_C	1	500PM
82	SAGA_REL_C	1	500PM
83	SAGA_REL_C	1	500PM
84	SAGA_REL_C	1	500PM
85	SAGA_REL_C	1	500PM
86	SAGA_REL_C	1	500PM
87	SAGA_REL_C	1	500PM
88	SAGA_REL_C	1	500PM
89	SAGA_REL_C	1	500PM
90	SAGA_REL_C	1	500PM
91	SAGA_REL_C	1	500PM
92	SAGA_REL_C	1	500PM
93	SAGA_REL_C	1	500PM
94	SAGA_REL_C	1	500PM
95	SAGA_REL_C	1	500PM
96	SAGA_REL_C	1	500PM
97	SAGA_REL_C	1	500PM
98	SAGA_REL_C	1	500PM
99	SAGA_REL_C	1	500PM
100	SAGA_REL_C	1	500PM



remove all



ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	DACB, DB15 Connector


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

2701 SAN TOMAS EXPRESSWAY  
SANTA CLARA, CA 95050, USA




ID	PAGE
NAME	DATE 23-OCT-2009

DACA

[illegible]


ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	DACA

ALL VIDUA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE STANDARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. VIDUA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


<b>NVIDIA CORPORATION</b> 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA			
<b>NV_PN</b>	<b>600-10626-BASE-100 B</b>		
<b>ID</b>		<b>PAGE</b>	
<b>NAME</b>		<b>DATE</b>	23-OCT-2009




## Decoupling Caps




FBA MEMORY 1 DECOUPLING




## FBA MEMORY 2 DECOUPLING




### FBA MEMORY 3 DECOUPLING




## FBA MEMORY 4 DECOUPLING




FBC MEMORY 1 DECOUPLING




## FBC MEMORY 2 DECOUPLING




FBC MEMORY 3 DECOUPLING






## FBC MEMORY 4 DECOUPLING





---




---




PLACE BETWEEN GPU AND MEMORY



PLACE CLOSE to GPU



PLACE NEAR GPU



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY  
SANTA CLARA, CA 95050, USA

NV_PN	600-10626-BASE-100 B
-------	----------------------


ID		PAGE	
NAME		DATE	23-OCT-2009

[illegible]

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, DATA SHEETS, DESIGN GUIDES, BLOCK DIAGRAMS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.



ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	Decoupling Caps

## GT21x CMD MAP



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOW AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

## GT21x CMD MAP




2701 SAN TOMAS EXPRESSWAY  
SANTA CLARA, CA 95050, USA







ID		PAGE	
NAME		DATE	23-OCT-2009

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


Partition C Frame Buffer Interface



## Partition A Frame Buffer Interface



Net Name		DIFF_PAIR	NV_CRITICAL_NET	NV_IMPEDANCE
S04	S04	FPGA_C0000_01	1	50OHM
		FPGA_C0000_02	1	50OHM
		FPGA_C0000_03	1	50OHM
S040	S040	FPGA_C0000_04	1	50OHM
		FPGA_C0000_05	1	50OHM
		FPGA_C0000_06	1	50OHM
S0400	S0400	FPGA_C0000_07	1	50OHM
		FPGA_C0000_08	1	50OHM
		FPGA_C0000_09	1	50OHM
S04000	S04000	FPGA_C0000_10	1	50OHM
		FPGA_C0000_11	1	50OHM
		FPGA_C0000_12	1	50OHM



		1, 2, 3, 4, 5		
		CHEN	WE	RAE
		CHEN	CAS	CAS
		CHEN	WE	WE
		CHEN	CDS	
not used	CHEN	CDS		
	CHEN	CDS		
	CHEN	CDS		
	CHEN	AO		
	CHEN	A1		
	CHEN	A2		
	CHEN	A3		
	CHEN	A4		
	CHEN	A5		
	CHEN	A6		
	CHEN	A7		
	CHEN	A8		
	CHEN	A9		
	CHEN	A10		
	CHEN	A11		
	CHEN	A12		
	CHEN	A13		
	CHEN	B0		B0
	CHEN	B01		B01
	CHEN	B02		B02
	CHEN	C0		
	CHEN	DEF		
	CHEN	DOT		
not used	CHEN	RESET		RESET
not used	CHEN	A10		A10
not used	CHEN	A15		A15

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY  
SANTA CLARA, CA 95050, USA

NV_PN	600-10626-BASE-100 B
-------	----------------------


ID		PAGE	
NAME		DATE	23-OCT-2009

	H
--	---

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	Partition A Frame Buffer Interface

## PCI Express Interface



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

P626-A01: GT216, DDR2 MEMORY 32MX16/64MX16

Page 1: P626-A01 Overview

Page 2: PCI Express Interface

Page 3: Partition A Frame Buffer Interface

Page 4: Partition C Frame Buffer Interface

Page 5: Partition A Memories

Page 6: Partition C Memories

Page 7: Decoupling Caps

Page 8: DACA

Page 9: DACB, DB15 Connector

Page 10: Internal TMD5 .. Link A & B

Page 11: HDMI .. Link E

Page 12: IFPC,IFPD

Page 13: MIOA, MIOB Interface

Page 14: Thermal Sensors, GPIOs, JTAG, AND Fan

Page 15: BIOS, HDCP,XTAL AND Mechanical

Page 16: Straps

Page 17: Power Supply I: 5V

Page 18: Power Supply II: FBVDDQ

Page 19: Power Supply III: NVVDD

Page 20: Power Supply: PEXVDD

Page 21: Net Report

Page 22: Net Report

Page 23: Cref Part

2010/01/26 msi modify base on P626

Page 09: Remove all DACB Circuit

Page 11: Changed to HDMI w/ POST footprint

Page 14: Remove JTAG

Page 15: Add optical cross point & HDMI Screw & PCB & HDMI Fee & Impedance test trace

Page 18: SO-8 Q7(high + low side) changed to SO-8FL Q7 & Q19

Page 18: Remove L7 & Change L8 footprint

Page 18: Add R10 for OCP

Page 19: Change L9 footprint & Co-lay L12

Page 19: Add R15 for OCP

Page 19: R61 changed to 0603 from 0402

REV	VARIANT	NVFN	ASSEMBLY
B	BASE	600-10626-BASE-100	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO STUFF ASSEMBLY NOTES AND BOM NOT FINAL
1	SKU0000	600-10626-0000-100	GT216-205, 475MHZ/500MHZ, 1024MB 64MX16 DDR2 BGAB4 DVI-DL-VGA
2	SKU0001	600-10626-0001-100	GT216-205, 475MHZ/500MHZ, 1024MB 64MX16 DDR2 BGAB4 DVI-DL-VGA
3	SKU0002	600-10626-0002-100	GT216-205, 475MHZ/500MHZ, 1024MB 64MX16 DDR2 BGAB4 DVI-DL-VGA
4	SKU0005	600-10626-0005-100	GT216-305, 600MHZ/500MHZ, 1024MB 64MX16 DDR2 BGAB4 DVI-DL-VGA
5	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
6	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
7	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
8	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
9	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
10	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
11	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
12	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
13	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
14	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
15	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	PAGE 01 Overview

NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	600-10626-BASE-100 B		
TD		PAGE	
NAME		DATE	23-OCT-2009

