



PCI-EXPRESS EDGE CONNECTOR



SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND
BUO	BRING UP ONLY


NOTE: some of the PCIe testpoints will
be available through via on traces.





CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
7207 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD,
and is provided only to entities under a non-disclosure agreement
with AMD for evaluation purposes. Further distribution or disclosure
is strictly prohibited. Use of this schematic and design for any purpose
other than evaluation requires a Board Technology License Agreement
with AMD. AMD makes no representations or warranties of any kind
regarding this schematic and design, including, not limited to,
any implied warranty of merchantability or fitness for a particular
purpose, and disclaims responsibility for any consequences resulting
from use of the information included herein.



Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario
Date: Wednesday, July 09, 2008
Sheet 2 of 21
Rev 2

Recommended components
(see BOM for qualified values/vendors)
10uF , X6S, 0805, 6.3V, 1.4MM MAX THICK
4.7uF , X6S/X5R, 0603, 6.3V/4V
1uF, X6S, 0402, 6.3V
100nF, X7R, 0402
10nF , X7R, 0402












MVREFD/S = 0.7*
VDDR1
(GDDR3/4/5)











U1J

BK49	SP_RX0P	SP_TX0P	BH48
BL51	SP_RX0N	SP_TX0N	BH49
BJ50	SP_RX1P	SP_TX1P	BC45
BGS2	SP_RX1N	SP_TX1N	BC44
BE48	SP_RX2P	SP_TX2P	BB45
BE49	SP_RX2N	SP_TX2N	BB44
BE51	SP_RX3P	SP_TX3P	AY42
BDS2	SP_RX3N	SP_TX3N	AY41
BD48	SP_RX4P	SP_TX4P	AY45
BC49	SP_RX4N	SP_TX4N	AY44
BC51	SP_RX5P	SP_TX5P	AW42
BSS2	SP_RX5N	SP_TX5N	AW41
BB48	SP_RX6P	SP_TX6P	AW45
BA49	SP_RX6N	SP_TX6N	AW44
BA51	SP_RX7P	SP_TX7P	AL42
AY52	SP_RX7N	SP_TX7N	AL41
AY48	SP_RX8P	SP_TX8P	AL45
AV49	SP_RX8N	SP_TX8N	AL44
AV51	SP_RX9P	SP_TX9P	AT42
AV52	SP_RX9N	SP_TX9N	AT41
AV48	SP_RX10P	SP_TX10P	AT45
AL49	SP_RX10N	SP_TX10N	AT44
AU51	SP_RX11P	SP_TX11P	AR42
ATS2	SP_RX11N	SP_TX11N	AR41
AT48	SP_RX12P	SP_TX12P	AR45
AR49	SP_RX12N	SP_TX12N	AR44
AR51	SP_RX13P	SP_TX13P	AN42
AP52	SP_RX13N	SP_TX13N	AN41
AP48	SP_RX14P	SP_TX14P	AN45
AN49	SP_RX14N	SP_TX14N	AN44
AN51	SP_RX15P	SP_TX15P	AM42
AM52	SP_RX15N	SP_TX15N	AM41
BM47	SP_REFCLKP	SP_CALRP	AH39
BK46	SP_REFCLKN	SP_CALRN	AH38

RV770

$$+VDDC=0.8 * (1+ (AR49 / AR82))$$




CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
 ©2007 Advanced Micro Devices
 This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
 1 Commerce Valley Drive East
 Markham, Ontario



Date: Wednesday, July 09, 2008
 Sheet 12 of 21
 Rev 2


Title RH PCIE RV770 512MB GDDR3 DUAL DL-DVI-I VO F Doc No. 105-B501xx-00

Power up Sequencing


The top diagram illustrates a power-up sequencing circuit for the LDO_EN pin (pin 46). It features a two-stage bootstrap circuit. The first stage uses a 1.8V source connected to the gate of a PMOS transistor (Q1608, MMBT3904) through a 1k resistor (R1618). The source of Q1608 is connected to the +12V_BUS. The drain of Q1608 is connected to the gate of an NMOS transistor (Q1606, MMBT3904) through a 5.1k resistor (R1619). The source of Q1606 is connected to the +12V_BUS, and its drain is connected to the LDO_EN pin (pin 46). A 10uF, 6.3V capacitor (C1606) is connected between the LDO_EN pin and ground. The LDO_EN pin is also connected to a +3.3V_BUS through a 5.1k resistor (R1611).

The bottom diagram illustrates a power-up sequencing circuit for the LVT_EN pin (pin 402). It features a similar two-stage bootstrap circuit. The first stage uses a 1.8V source connected to the gate of a PMOS transistor (Q1621, MMBT3904) through a 10k resistor (R1648). The source of Q1621 is connected to the +12V_BUS. The drain of Q1621 is connected to the gate of an NMOS transistor (Q1622, MMBT3904) through a 100k resistor (R1639). The source of Q1622 is connected to the +12V_BUS, and its drain is connected to the LVT_EN pin (pin 402). A 10uF, 6.3V capacitor (C1606) is connected between the LVT_EN pin and ground. The LVT_EN pin is also connected to a +3.3V_BUS through a 100k resistor (R1636).


LDO #2: Vin = 2.5V to 3.6V MAX Vout = +1.8V +/- 3% Iout = 1.7A (TBV) RMS MAX
PCB: Min 70mm sq. copper area for cooling





Install R817 if Y1 is a 1.8V Device
Install R807 if Y1 is a 3.3V Device







LDO #3: Vin = +1.50V to 2.1VMAX Vout = +1.1V +/- 3% Iout = Up to 1.3A (TBV) RMS MAX
PCB: Min 70mm sq. copper area for cooling




Regulators for +5V





DB15 pin	Standard VGA	DDC1 Host	DDC2B or DDC2B+ Host	DDC2AB Host	DDC1/2 Display
11	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Optional	
12	Monitor ID bit 1	Monitor ID bit 1	Monitor ID bit 1	Optional	
4	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Optional	
15	Monitor ID bit 3	Open	Open	Optional	
9	N/C	+5V	+5V	+5V	Optional
Hardware Support	No	Yes	Yes	No	Yes


Based on VESA Display Data Channel (DDC) Standard Ver. 3 Dec. 15, 1997





CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
 7207 Advanced Micro Devices
 This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
 1 Commerce Valley Drive East
 Markham, Ontario
 Date: Wednesday, July 09, 2008
 Sheet 17 of 21
 Rev 2
 Title RH PCIE RV770 512MB GDDR3 DUAL DL-DVI-I VO FH Doc No. 105-B501xx-00








Warning: TS_FDO is not 5V tolerant. MAX sink current 1.65mA





If Critical Temperature is reached this will force the fan to run at full speed while power is removed from GPU & rest of the board. This is an open collector signal. Active level is hard pull down to ground.

TACH Connection is for testing and RPM measurement only

For 2-WIRE FAN, Socket Board Only



PCIE 12V/3.3V Power up Bonding support



<div>AMD</div>			Title		Schematic No.	Date:	
			RH PCIE RV770 512MB GDDR3 DUAL DL-DVI-I VO FH		105-B501xx-00	Wednesday, July 09, 2008	
			REVISION HISTORY				Rev 2
			NOTE: This schematic represents the PCB, it does not represent any specific SKU. For Stuffing options (component values, DNI , ? please consult the product specific BOM. Please contact AMD representative to obtain latest BOM closest to the application desired.				
Sch Rev	PCB Rev	Date	REVISION DESCRIPTION				
0	00A	07/10/11	Initial design for RV770 GDDR3				
1	00B	08/02/25	Improvement: 1) Add 1 uF CAP on memory reset, Pg5 2) MVDDC current leakage board workaround; Pg13 3) MVDD Thermal Protection, Pg 13 4) Improvement on Hot Plug protection Pg13 5) 12V_BUS & 12V_EXT Input Switch Circuit Page 13				
2	00	08/03/27	1.Correct PTC comparator power connection. 2. Add Fuse NF1200 on page 13				

