





GFXTp0\_PERp0 (1) GFXTn0\_PERn0 (1) GFXTp1\_PERp1 (1) GFXTn1\_PERn1 (1) GFXTp2\_PERp2 (1) GFXTn2\_PERn2 (1) GFXTp3\_PERp3 (1) GFXTn3\_PERn3 (1) GFXTp4\_PERp4 (1) GFXTn4\_PERn4 (1) GFXTp5\_PERp5 (1) GFXTn5\_PERn5 (1) GFXTp6\_PERp6 (1) GFXTn6\_PERn6 (1) GFXTp7\_PERp7 (1) GFXTn7\_PERn7 (1) GFXTp8\_PERp8 (1) GFXTn8\_PERn8 (1) GFXTp9\_PERp9 (1) GFXTn9\_PERn9 (1) GFXTp10\_PERp10 (1) GFXTn10\_PERn10 (1) GFXTp11\_PERp11 (1) GFXTn11\_PERn11 (1) GFXTp12\_PERp12 (1) GFXTn12\_PERn12 (1)











+<u>1.8</u>V BLM15BD121SN1 **52** \_**6.3V** V X5R 10% C1056 4.7uF\_6.3V BLM15BD121SN1 55 \_6.3V V X5R 10% lls.

















CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC. 22007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantibility or fitness for a particular purpose, and disclaims responsibility forany consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.

1 Commerce Valley Drive East Markham, Ontario

Date: Monday, June 29, 2009

Sheet <sub>4</sub> 22


Title RH LP RV710 DDR2 VGA (header) TVO DVI

105-B750XX-00A

**AMD** 

5 4 3

## **TMDP INTERFACE**



IS-RIVIA 起灯 0806

CONFIDENTIAL & PROPRIETARY TO ADVANCED M 22007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive and is provided only to entities under a non-disclosure with AMD for evaluation purposes. Further distribution is strictly prohibited. Use of this schematic and design other than evaluation requires a Board Technology Lic with AMD. AMD makes no representations or warrantic regarding this schematic and design, including, not limit any implied warranty of merchantibility or fitness for a purpose, and disclaims responsibility forany consequent from use of the information included herein.

Title RH LP RV710 DDR2 VC

D MICRO DEVICES INC.

Sive property of AMD, ure agreement fon or disclosure gin for any purpose License Agreement anties of any kind limited to, ra particular quences resulting

WGA (header) TVO DVI

Advanced Micro Devices Inc.

1 Commerce Valley Drive East Markham, Ontario


Date: Monday, June 29, 2009

Sheet 5 of 22

Doc No. 105-B750XX-00A

#### 5 4 3

### LVTMDP INTERFACE



∰ŀ

CONFIDENTIAL & PROPRIETARY TO ADVANCED M 22007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive and is provided only to entities under a non-disclosure with AMD for evaluation purposes. Further distribution is strictly prohibited. Use of this schematic and design other than evaluation requires a Board Technology Lic with AMD. AMD makes no representations or warrantic regarding this schematic and design, including, not limit any implied warranty of merchantibility or fitness for a purpose, and disclaims responsibility forany consequent from use of the information included herein.

Title RH LP RV710 DDR2 VC

D MICRO DEVICES INC.

Sive property of AMD, ure agreement fon or disclosure gin for any purpose License Agreement anties of any kind limited to, ra particular quences resulting

WGA (header) TVO DVI

Advanced Micro Devices Inc.

1 Commerce Valley Drive East Markham, Ontario

Date: Monday, June 29, 2009


Sheet 6 of 22

Doc No. 105-B750XX-00A

# MEI

U1C





DQA\_0 M MDA1 J29 DQA\_1 M MDA2 H30 DQA\_2 M MDA3 H32 DQA\_3 DQA\_4 M\_MDA4 G29 F28 DQA\_5 M\_MDA6 F32 DQA\_6 DQA\_7 M MDA7 F30 M MDA8 C30 DQA\_8 M\_MDA9 F27 DQA\_9 A28 DQA\_10 C28 DQA\_11 E27 DQA\_12 M MDA13 G26 DQA\_13 M\_MDA14 D26 DQA 14 F25 DQA\_15 A25 DQA\_16 C25 DQA 17 M MDA18 E25 DQA\_18 M\_MDA19 D24 DQA\_19 E23 DQA\_20 M\_MDA21 F23 DQA\_21 D22 DQA\_22 DQA\_23 M\_MDA23 F21 M MDA24 E21 DQA\_24 D20 DQA\_25 DQA\_26 M MDA26 F19 M\_MDA27 M\_MDA28 A19 DQA\_27 D18 DQA\_28 M MDA29 F17 DQA\_29 A17 DQA 30 M\_MDA31 C17 DQA\_31 E17 E17 DQA\_32 D16 DQA\_33 F15 DQA\_34 M MDA34 M MDA35 A15 DQA\_35 M\_MDA36 D14 DQA\_36 M MDA37 F13 DQA\_37 M\_MDA38 M\_MDA39 A13 DQA\_38 C13 DQA\_39 M MDA40 E11 DQA\_40 A11 DQA\_41 M\_MDA41 M\_MDA42 C11 DQA\_42 M\_MDA43 M\_MDA44 M\_MDA45 F11 DQA\_43 A9 DQA\_44 C9 DQA\_45 M MDA46 F9 DQA\_46 M\_MDA47 D8 DQA\_47 E7 DQA\_48 Α7 DQA\_49 M MDA50 C7 DQA\_50 M MDA51 F7 DQA\_51 M\_MDA52 A5 DQA\_52 DQA\_53 C3 DQA\_54
E1 DQA\_55 M MDA56 G7 DQA\_56


M\_MDA57


G6 DQA\_57 G1


DQA\_58 G3 DQA\_59 J6


DQA 60


# MORY INTERFACE

















U1E PART 5 OF 10 GND AA27 F18 PCIE VSS#1 GND#33 AB24 F2 PCIE VSS#2 GND#34 AB32 F20 PCIE\_VSS#3 GND#35 AC24 F22 PCIE VSS#4 GND#36 AC26 F24 PCIE\_VSS#5 GND#37 AC27 F26 PCIE\_VSS#6 GND#38 AD25 F6 PCIE VSS#7 GND#39 AD32 F8 PCIE\_VSS#8 GND#40 AE27 G10 PCIE VSS#9 GND#41 AF32 G27 PCIE\_VSS#10 GND#42 AG27 G31 GND#43 PCIE\_VSS#11 AH32 G8 PCIE\_VSS#12 GND#44 K28 H14 PCIE\_VSS#13 GND#45 K32 H17 PCIE\_VSS#14 GND#46 L27 H2 PCIE VSS#15 GND#47 M32 H20 PCIE\_VSS#16 GND#48 N25 H6 PCIE\_VSS#17 GND#49 J27 N27 PCIE VSS#18 GND#50\* P25 J31 PCIE VSS#19 GND#51 P32 K11 PCIE\_VSS#20 GND#52 R27 K2 PCIE\_VSS#21 GND#53 T25 K22 PCIE\_VSS#22 GND#54 T32 K6 PCIE\_VSS#23 GND#55 U25 M6 PCIE\_VSS#24 **GND#56** U27 N11 PCIE\_VSS#25 GND#57 V32 N12 PCIE VSS#26 GND#58 W25 N13 PCIE\_VSS#27 GND#59 W26 N16 PCIE VSS#28 GND#60 W27 N18 PCIE VSS#29 GND#61 Y25 N21 PCIE\_VSS#30 GND#62 Y32 P6 PCIE\_VSS#31 GND#63 P9 **GND#64** R12 **GND#65** R15 GND#66 R17 A3 GND#1 **GND#67** A30 R20 GND#2 GND#68 AA13 T13 GND#3 GND#69 AA16 T16 GND#70 GND#4 AB10 T18 GND#5 GND#71 T21 AB15 GND#6 GND#72 AB6 T6 GND#7 GND#73 AC9 U15 GND#8 GND#74 GND#75 U17 AD6 GND#9 U20 AD8 GND#10 GND#76 AE7 U3 GND#11 GND#77 AG12 U9 GND#12 GND#78 AH10 V13 GND#13 GND#79 AH28 V16 GND#14 GND#80 B10 V18 GND#15 GND#81 B12 V6 GND#16 GND#82 B14 Y10 GND#17 GND#83 B16 Y15 GND#18 GND#84 Y17 B18 GND#19 GND#85 B20 Y20 GND#86 GND#20 B22 Y6 GND#21 GND#87 B24 T11 GND#22 GND#88 B26 R11 GND#23 GND#89 В6 GND#24 B8 GND#25 C1 GND#26 C32 GND#27 E28 GND#28 F10 GND#29 F12 A32 GND#30 VSS MECH#1 VSS\_MECH#2 AM1 F14 GND#31 F16 AM32 GND#32 VSS\_MECH#3 RV710\_03\_20\_FINAL1

CONFIDENTIAL & PROPRIETARY TO ADVANCED M 22007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive and is provided only to entities under a non-disclosure with AMD for evaluation purposes. Further distribution is strictly prohibited. Use of this schematic and design other than evaluation requires a Board Technology Lic with AMD. AMD makes no representations or warrantic regarding this schematic and design, including, not limit any implied warranty of merchantibility or fitness for a purpose, and disclaims responsibility forany consequent from use of the information included herein.

Title RH LP RV710 DDR2 VC

D MICRO DEVICES INC.

Isive property of AMD, ure agreement ion or disclosure gin for any purpose License Agreement anties of any kind limited to, ra particular quences resulting

WGA (header) TVO DVI


Advanced Micro Devices Inc.

1 Commerce Valley Drive East Markham, Ontario

Date: Monday, June 29, 2009

Sheet 9 of 22

Doc No. 105-B750XX-00A



ed on VHAD\_0 during reset at reset from VHAD\_0 to determine Theater chip) is connected for normal operation) er Power Savings Enable) for Desktop) ter De-emphasis Enable) mode tting for Desktop) nable) 5P05A (ST) 5P10A (ST) 5P20 (ST) 5P40 (ST) 5P80 (ST) 25LV512 (Chingis) (Chingis) nent capability ent capability ogic must not affect this signal 1 - NTSC TVO

CONFIDENTIAL & PROPRIETARY TO ADVANCED M 22007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive and is provided only to entities under a non-disclosure with AMD for evaluation purposes. Further distribution is strictly prohibited. Use of this schematic and design other than evaluation requires a Board Technology Lic with AMD. AMD makes no representations or warrantic regarding this schematic and design, including, not limit any implied warranty of merchantibility or fitness for a purpose, and disclaims responsibility forany consequent from use of the information included herein.

Title RH LP RV710 DDR2 VC

D MICRO DEVICES INC.

Sive property of AMD, ure agreement ion or disclosure gip for any purpose License Agreement arities of any kind limited to, ra particular quences resulting

WGA (header) TVO DVI


Advanced Micro Devices Inc.

1 Commerce Valley Drive East Markham, Ontario


Date: Monday, June 29, 2009


Sheet 10 of 22

Doc No. 105-B750XX-00A



+12V\_BUS B701 SMD 1uH EC117 10uF EC301 +1.1V + 470UF EB62 0R +VDDC EC321 EC1149 EC1146 EC323





CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC 22007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any include warranty of merchantibility or fitness for a particular any implied warranty of merchantibility or fitness for a particular purpose, and disclaims responsibility forany consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.

1 Commerce Valley Drive East Markham, Ontario




Date: Monday, June 29, 2009

Sheet 11 of 22


Title RH LP RV710 DDR2 VGA (header) TVO DVI

105-B750XX-00A





3 2 1


```
= 0.8 * ( 1+ ( ER12 / ER13 ) )
```




151S-RIVIA 1515-0806 20100806









ER305 365 R11-3650T13-Y01 T Vout=1.25V\* [1+(ER305/ER304)]

> NSIS-RIVIA NSIS-RIVIA 20100806 20100806





CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC. 22007 Advanced Micro Devices

12007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantibility or fitness for a particular purpose, and disclaims responsibility forary consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.

1 Commerce Valley Drive East Markham, Ontario **AMD** 

Date: Monday, June 29, 2009

Sheet 13 of 22

Title RH LP RV710 DDR2 VGA (header) TVO DVI

Doc No. 105-B750XX-00A

2

+VDDC

+12V\_BUS

R843
5.1K

5%

R844
5.1K

1

Q840


MMBT3904

2 1

NSIS-RIVIA NSIS-RIVIA 20100806 20100806

30 R845 >>> U951\_VCNTL (13)

Q841 MMBT3904





CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC ?2007 Advanced Micro Devices

12007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantibility or fitness for a particular purpose, and disclaims responsibility forary consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.

1 Commerce Valley Drive East Markham, Ontario **AMD** 

Date: Monday, June 29, 2009

Rev

Sheet 14 of 22


Title RH LP RV710 DDR2 VGA (header) TVO DVI

Doc No. 105-B750XX-00A


2


# **CHANNEL A: RANK 0 512MB DD**


**MAX DENSITY: 64Mx16** 



DR2








# **DAC 1 OUTPUT**




Place close to Connector
Pseudo differential RGB signals should be routed from the ASIC to the display connector without switching reference plane or running over split plane
Resistors are footprint options for the inductors. Footprints should be overlapped. (R1024-26)




+5V +5V\_VESA EF1 0.2A +3.3V +3.<u>3V</u> +3.<u>3V</u> BAT54SLT1 BAT54SLT1 BAT54SLT1 ED62 ED63 MJ1001 A\_R\_DAC1\_F A\_G\_DAC1\_F G × 11 MS0 DDCDATA\_DAC1\_R 12 MS1 × 4 MS2 DDCCLK\_DAC1\_R 15 MS2 MS3 NC HS VS A\_HSYNC\_DAC1\_R A\_VSYNC\_DAC1\_R 5 VSS C1010 VSS#6 VSS#7 VSS#8 10 VSS#10 68pF 16 CASE 17 CASE#17 G3179C219-005 DDCDATA\_DAC1\_R
DDCCLK\_DAC1\_R A\_HSYNC\_DAC1\_R
A\_VSYNC\_DAC1\_R A\_R\_DAC1\_F A\_G\_DAC1\_F A\_B\_DAC1\_F To DVI connector.

2

NSIS-RIMA NSIS-RIMA 20100806 20100806





# **DPE / DPF OUTPUT**







NSIS-RIMA NSIS-RIMA 20100806 20100806








#### **DAC 2 OUTPUT**





NSIS-RIMA NSIS-RIMA 20100806 20100806 SYNC and DDC should be routed from the ASIC to the display connector without switching reference plane or running over split plane

NSIS-RIVIA 150806 20100806 MSIS-RIMA
MSIS-RIMA


20100806


20100806

NSIS-RIMA NSIS-RIMA 20100806 20100806


IS-RIVIA 152 NF 00806 70100806

IS-RIVIA 与100806 201008





+5V\_VESA C2710 1uF **HDMI** TX2P\_C TX2M\_C RN2 TX1P\_C TX1M\_C J2701 1 1 GND#20 2 2 GND#21 3 3 GND#22 4 4 GND#23 5 5 6 7 7 7 8 8 9 9 10 10 11 11 12 12 13 13 (14 14 15 15 16 16 17 17 18 18 19 19 20 21 22 23 RN3 TX0P\_C TX0M\_C TXCAP\_C TXCAM\_C DDC2\_CLK\_C DDC2\_DATA\_C HDMI\_LONG\_TYPE +3.3V R2717 10K HPD\_HDMI1 Place C2709 close to J2701 Q2704 MMBT3904 HPD1 << R2716 10K





TX2P\_C>>
TX2M\_C>>
TX1P\_C>>
TX1M\_C>>

TXOP\_C TXOM\_C TXCAP\_C

5 4 3

## Optional ESD protection diodes





1


NSIS-RIMA NSIS-RIMA 20100806 20100806


ol (Legacy)


For 2-WIRE FAN ONLY

FAN\_POWER

12V\_BUS







FM5 SW\_FB

1—G FM6 SW\_FB

CONFIDENTIAL & PROPRIETARY TO ADVANCED M 22007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive and is provided only to entities under a non-disclosure with AMD for evaluation purposes. Further distribution is strictly prohibited. Use of this schematic and design other than evaluation requires a Board Technology Lic with AMD. AMD makes no representations or warrantic regarding this schematic and design, including, not limit any implied warranty of merchantibility or fitness for a purpose, and disclaims responsibility forany consequer from use of the information included herein.

Title RH LP RV710 DDR2 VC

D MICRO DEVICES INC.

Sive property of AMD, ure agreement ion or disclosure gip for any purpose License Agreement anties of any kind limited to, ra particular quences resulting

WGA (header) TVO DVI

Advanced Micro Devices Inc.

1 Commerce Valley Drive East Markham, Ontario

Date: Monday, June 29, 2009

Sheet 20 of 22

Doc No. 105-B750XX-00A

