

P393-A01 DT SKU 4


G92-270, 16Mx32 GDDR3 900 MHz,
DVI -I -DL, DVI -I -DL, HDTVout

Table of Contents:

Page 1: Overview
Page 2: PCI Express 1.0
Page 3: MEMORY: GPU Partition A/B
Page 4: MEMORY: GPU Partition C/D
Page 5: FBA Partition
Page 6: FBB Partition
Page 7: FBC Partition
Page 8: FBD Partition
Page 9: FrameBuffer Net Rules
Page 10: DACA Interface
Page 11: DACC Interface
Page 12: IFP A/B and C/D Interface
Page 13: DACB and Stereo Interface
Page 14: Multi-use IO(MIO) Interface
Page 15: DisplayPort Transmitter
Page 16: MISC: GPIO, I2C, BIOS, PLL, and XTAL
Page 17: Thermal Control/Protection and SPDIF Input
Page 18: Power/GND and Decoupling
Page 19: Configuration Straps and Mechanical
Page 20: Power Supply: 5V, STEREO_5V, 2V5, DP_PWR
Page 21: Power Supply: 1V2, 1V8
Page 22: Power Supply: FBVDD/Q, 8V5
Page 23: Power Supply: NVVDD Regulator
Page 24: Power Supply: NVVDD Phase 1 & 2
Page 25: Power Supply: NVVDD Phase 3
Page 26: Power Supply: Filter/Detection 3V3, 12V, 12V_PEX6
Page 27: Power Supply: Hybrid Power

SKU	VARIANT	NVPN	ASSEMBLY
B	BASE	600-10393-base-100	P393 - BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
1	SKU_DT_0000	600-10393-0000-100	P393 G92-300 512MB GDDR3 16Mx32 DVI -I +DVI -I +HDTV
2	SKU_DT_0002	600-10393-0002-100	P393 G92-200 512MB GDDR3 16Mx32 DVI -I +DVI -I +HDTV
3	SKU_WS_0500	600-50393-0500-100	P393 G92-875 512MB GDDR3 16Mx32 DVI -I +DP+STEREO
4	SKU_WS_0501	600-50393-0501-100	P393 G92-850 512MB GDDR3 16Mx32 DVI -I +DVI -I +HDTV
5	SKU_DT_0004	600-10393-0004-100	P393 G92-270 512MB GDDR3 16Mx32 DVI -I +DVI -I +HDTV
6	SKU_DT_0006	600-10393-0006-100	P393 G92-270 512MB GDDR3 16Mx32 DVI -I +DVI -I, Apple
7	SKU_WS_0503	600-50393-0503-100	P393 G92-875 512Mb GDDR4 16Mx32 DVI -I +DVI -I +STEREO
8	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
9	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
10	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
11	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
12	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
13	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
14	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
15	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>

Page2: PCI Express 1.0



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA

600-10393-0004-100 A

nv_pn

p393_a01

id

wh111

name


28-SEP-2007


date

2 OF 27


page

ASSEMBLY	P393 G92-270 512MB GDDR3 16Mx32 DVI-I+DVI-I+HDTV
PAGE DETAIL	PCI Express 1.0






Page5: FBA Parti ti on



Decoupling for FBA Lo

Decoupling for FBA Hi



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY



NV_PN	600-10393-0004-100 A
-------	----------------------


ID	p393_a01	PAGE	5 OF 27
----	----------	------	---------

NAME	whill	DATE	28-SEP-2007
------	-------	------	-------------

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	P393 G92-270 512MB GDDR3 16Mx32 DVI -I +DVI -I +HDTV
PAGE DETAIL	FBA Partition


Page6: FBB Parti ti on



Decoupling for FBB Lo


Decoupling for FBB Hi

Page7: FBC Parti ti on



Decoupling for FBC Lo

Decoupling for FBC Hi



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY




NV_PN	600-10393-0004-100 A
-------	----------------------

ID	p393_a01	PAGE	7 OF 27
----	----------	------	---------

NAME	whi l	DATE	28-SEP-2007
------	---------	------	-------------


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

Page8: FBD Parti ti on



Decoupling for FBD Lo

Decoupling for FBD Hi



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY



NV_PN	600-10393-0004-100 A
-------	----------------------

ID	p393_a01	PAGE	8 OF 27
----	----------	------	---------

NAME	whill	DATE	28-SEP-2007
------	-------	------	-------------

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	P393 G92-270 512MB GDDR3 16Mx32 DVI -I+DVI -I+HDTV
PAGE DETAIL	FBD Parti tion

NET RULES for FrameBuffer A/B

NET		NV_CRITICAL	NV_IMPEDANCE	DIFFPAIR
5<	3> OUT FBA_CLK0	1	80DI FF	FBA_CLK0
5<	3> OUT FBA_CLK0*	1	80DI FF	FBA_CLK0
5<	3> OUT FBA_CLK1	1	80DI FF	FBA_CLK1
5<	3> OUT FBA_CLK1*	1	80DI FF	FBA_CLK1

5<	3> OUT FBA_CMD<28..0>	1	40OHM	
5<	3> OUT FBA_DQS_WP<7..0>	1	40OHM	
5<	3< IN FBA_DQS_RN<7..0>	1	40OHM	
5<	3> OUT FBA_DQM<7..0>	1	40OHM	
5<	3< BI FBA_D<63..0>	1	40OHM	

NET		NV_CRITICAL	NV_IMPEDANCE	DIFFPAIR
6<	3> OUT FBB_CLK0	1	80DI FF	FBB_CLK0
6<	3> OUT FBB_CLK0*	1	80DI FF	FBB_CLK0
6<	3> OUT FBB_CLK1	1	80DI FF	FBB_CLK1
6<	3> OUT FBB_CLK1*	1	80DI FF	FBB_CLK1

6<	3> OUT FBB_CMD<28..0>	1	40OHM	
6<	3> OUT FBB_DQS_WP<7..0>	1	40OHM	
6<	3< IN FBB_DQS_RN<7..0>	1	40OHM	
6<	3> OUT FBB_DQM<7..0>	1	40OHM	
6<	3< BI FBB_D<63..0>	1	40OHM	
3<	BI FBA_DEBUG	1	40OHM	
3<	BI FBB_DEBUG	1	40OHM	

NET		VOLTAGE	MAX_CURRENT	MIN_WIDTH
3<	BI FBAB_PLAVDD	1.2V	0.02A	12MIL

5>	BI FBA_VREF0	1.40V	0.02A	12MIL
5>	BI FBA_VREF1	1.40V	0.02A	12MIL
5>	BI FBA_VREF2	1.40V	0.02A	12MIL
5>	BI FBA_VREF3	1.40V	0.02A	12MIL
5<	BI FBA_Z00	2.0V	0.02A	12MIL
5<	BI FBA_Z01	2.0V	0.02A	12MIL

6>	BI FBB_VREF0	1.40V	0.02A	12MIL
6>	BI FBB_VREF1	1.40V	0.02A	12MIL
6>	BI FBB_VREF2	1.40V	0.02A	12MIL
6>	BI FBB_VREF3	1.40V	0.02A	12MIL
6<	BI FBB_Z00	2.0V	0.02A	12MIL
6<	BI FBB_Z01	2.0V	0.02A	12MIL

3<	BI FB_VREF1	1.40V	0.02A	12MIL
3<	BI FB_VREF2	1.40V	0.02A	12MIL

NET RULES for FrameBuffer C/D

NET		NV_CRITICAL	NV_IMPEDANCE	DIFFPAIR
7<	4> OUT FBC_CLK0	1	80DI FF	FBC_CLK0
7<	4> OUT FBC_CLK0*	1	80DI FF	FBC_CLK0
7<	4> OUT FBC_CLK1	1	80DI FF	FBC_CLK1
7<	4> OUT FBC_CLK1*	1	80DI FF	FBC_CLK1

7<	4> OUT FBC_CMD<28..0>	1	40OHM	
7<	4> OUT FBC_DQS_WP<7..0>	1	40OHM	
7<	4< IN FBC_DQS_RN<7..0>	1	40OHM	
7<	4> OUT FBC_DQM<7..0>	1	40OHM	
7<	4< BI FBC_D<63..0>	1	40OHM	

NET		NV_CRITICAL	NV_IMPEDANCE	DIFFPAIR
8<	4> OUT FBD_CLK0	1	80DI FF	FBD_CLK0
8<	4> OUT FBD_CLK0*	1	80DI FF	FBD_CLK0
8<	4> OUT FBD_CLK1	1	80DI FF	FBD_CLK1
8<	4> OUT FBD_CLK1*	1	80DI FF	FBD_CLK1

8<	4> OUT FBD_CMD<28..0>	1	40OHM	
8<	4> OUT FBD_DQS_WP<7..0>	1	40OHM	
8<	4< IN FBD_DQS_RN<7..0>	1	40OHM	
8<	4> OUT FBD_DQM<7..0>	1	40OHM	
8<	4< BI FBD_D<63..0>	1	40OHM	
4<	BI FBC_DEBUG	1	40OHM	
4<	BI FBD_DEBUG	1	40OHM	

NET		VOLTAGE	MAX_CURRENT	MIN_WIDTH
4<	BI FBDC_PLAVDD	1.2V	0.02A	12MIL

7>	BI FBC_VREF0	1.40V	0.02A	12MIL
7>	BI FBC_VREF1	1.40V	0.02A	12MIL
7>	BI FBC_VREF2	1.40V	0.02A	12MIL
7>	BI FBC_VREF3	1.40V	0.02A	12MIL
7<	BI FBC_Z00	2.0V	0.02A	12MIL
7<	BI FBC_Z01	2.0V	0.02A	12MIL


8>	BI FBD_VREF0	1.40V	0.02A	12MIL
8>	BI FBD_VREF1	1.40V	0.02A	12MIL
8>	BI FBD_VREF2	1.40V	0.02A	12MIL
8>	BI FBD_VREF3	1.40V	0.02A	12MIL
8<	BI FBD_Z00	2.0V	0.02A	12MIL
8<	BI FBD_Z01	2.0V	0.02A	12MIL

Page10: DACA Interface

DACA NET RULES

NET	NV_CRI TI CAL	NV_I MPEDANCE	DI FFPAI R
DACA_RED	1	75OHM	
DACA_GREEN	1	75OHM	
DACA_BLUE	1	75OHM	
DACA_RED_F	1	75OHM	
DACA_GREEN_F	1	75OHM	
DACA_BLUE_F	1	75OHM	
DACA_RED_DVI	1	75OHM	
DACA_GREEN_DVI	1	75OHM	
DACA_BLUE_DVI	1	75OHM	
DACA_HS	2	50OHM	
DACA_VS	2	50OHM	
DACA_HS_BUF	2	50OHM	
DACA_VS_BUF	2	50OHM	
DACA_HS_BUF_R	2	50OHM	
DACA_VS_BUF_R	2	50OHM	
DACA_HS_DVI	2	50OHM	
DACA_VS_DVI	2	50OHM	
I2CA_SCL	3	50OHM	
I2CA_SDA	3	50OHM	
I2CA_SCL_R	3	50OHM	
I2CA_SDA_R	3	50OHM	
I2CA_SCL_DVI	3	50OHM	
I2CA_SDA_DVI	3	50OHM	
DACA_VREF			12MIL
DACA_RSET			12MIL
DACA_VDD	3.3V	0.100A	16MIL
DACA_GND	0.0V		16MIL

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.




NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



NV_PN	600-10393-0004-100 A		
ID	p393_a01	PAGE	10 OF 27
NAME	wh111	DATE	28-SEP-2007

Page11: DACC Interface



DACC NET RULES

		NET	NV_CRI TI CAL	NV_I MPEDANCE	DI FFPAI R
		DACC_RED	1	75OHM	
		DACC_GREEN	1	75OHM	
		DACC_BLUE	1	75OHM	
		DACC_RED_F	1	75OHM	
		DACC_GREEN_F	1	75OHM	
		DACC_BLUE_F	1	75OHM	
12<	11>	DACC_RED_DVI	1	75OHM	
12<	11>	DACC_GREEN_DVI	1	75OHM	
12<	11>	DACC_BLUE_DVI	1	75OHM	
		DACC_HS	2	50OHM	
		DACC_VS	2	50OHM	
		DACC_HS_BUF	2	50OHM	
		DACC_VS_BUF	2	50OHM	
		DACC_HS_BUF_R	2	50OHM	
		DACC_VS_BUF_R	2	50OHM	
12<	11>	DACC_HS_DVI	2	50OHM	
12<	11>	DACC_VS_DVI	2	50OHM	
		I2CB_SCL	3	50OHM	
		I2CB_SDA	3	50OHM	
27>	11<	I2CB_SCL_R	3	50OHM	
27<>	11<	I2CB_SDA_R	3	50OHM	
12<	11>	I2CB_SCL_DVI	3	50OHM	
12<	11>	I2CB_SDA_DVI	3	50OHM	
		NET	VOLTAGE	MAX_CURRENT	MI N_WI DTH
		DACC_VREF			12MIL
		DACC_RSET			12MIL
12<	11>	DACC_VDD	3.3V	0.100A	16MIL
		DACC_GND	0.0V		16MIL

ASSEMBLY	P393 G92-270 512MB GDDR3 16Mx32 DVI -I +DVI -I +HDTV
PAGE DETAIL	DACC Interface

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVI DIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	600-10393-0004-100 A		
ID	p393_a01	PAGE	11 OF 27
NAME	whill	DATE	28-SEP-2007

Page12: IFP A/B and C/D Interface

IFPABCD NET RULES

NET	NV_CRI TI CAL	NV_I MPEDANCE	DI FFPAI R
IFPAB_RSET			12M L
IFPCD_RSET			12M L
GPI00_DVIAB_HPD_F	3	500M	
GPI00_DVIAB_HPD_R	3	500M	
GPI01_DVICD_HPD_F	3	500M	
GPI01_DVICD_HPD_R	3	500M	

NET	VOLTAGE	MAX_CURRENT	MI N_WI DTH
IFPAB_PL LVDD	1.8V	0.03A	16M L
IFPAB_I OVDD	3.3V	0.09A	16M L
IFPCD_PL LVDD	1.8V	0.03A	16M L
IFPCD_I OVDD	3.3V	0.09A	16M L

NET RULES

NET	DI FFPAI R	NV_CRI TI CAL	NV_I MPEDANCE
-----	------------	---------------	---------------

IFPAB_TXC*	IFPAB_TXC	1	100D I FF
IFPAB_TXC	IFPAB_TXC	1	100D I FF
IFPAB_TXD0*	IFPAB_TXD0	1	100D I FF
IFPAB_TXD0	IFPAB_TXD0	1	100D I FF
IFPAB_TXD1*	IFPAB_TXD1	1	100D I FF
IFPAB_TXD1	IFPAB_TXD1	1	100D I FF
IFPAB_TXD2*	IFPAB_TXD2	1	100D I FF
IFPAB_TXD2	IFPAB_TXD2	1	100D I FF
SNN_IFPAB_TXD3*	SNN_IFPAB_TXD3		
SNN_IFPAB_TXD3			
SNN_IFPB_TXC*	SNN_IFPB_TXC		
SNN_IFPB_TXC			
IFPAB_TXD4*	IFPAB_TXD4	1	100D I FF
IFPAB_TXD4	IFPAB_TXD4	1	100D I FF
IFPAB_TXD5*	IFPAB_TXD5	1	100D I FF
IFPAB_TXD5	IFPAB_TXD5	1	100D I FF
IFPAB_TXD6*	IFPAB_TXD6	1	100D I FF
IFPAB_TXD6	IFPAB_TXD6	1	100D I FF
SNN_IFPAB_TXD7*	SNN_IFPAB_TXD7		
SNN_IFPAB_TXD7			

NET RULES

NET	DI FFPAI R	NV_CRI TI CAL	NV_I MPEDANCE
-----	------------	---------------	---------------

IFPCD_TXC*	IFPCD_TXC	1	100D I FF
IFPCD_TXC	IFPCD_TXC	1	100D I FF
IFPCD_TXD0*	IFPCD_TXD0	1	100D I FF
IFPCD_TXD0	IFPCD_TXD0	1	100D I FF
IFPCD_TXD1*	IFPCD_TXD1	1	100D I FF
IFPCD_TXD1	IFPCD_TXD1	1	100D I FF
IFPCD_TXD2*	IFPCD_TXD2	1	100D I FF
IFPCD_TXD2	IFPCD_TXD2	1	100D I FF
SNN_IFPD_TXC*	SNN_IFPD_TXC		
SNN_IFPD_TXC			
IFPCD_TXD4*	IFPCD_TXD4	1	100D I FF
IFPCD_TXD4	IFPCD_TXD4	1	100D I FF
IFPCD_TXD5*	IFPCD_TXD5	1	100D I FF
IFPCD_TXD5	IFPCD_TXD5	1	100D I FF
IFPCD_TXD6*	IFPCD_TXD6	1	100D I FF
IFPCD_TXD6	IFPCD_TXD6	1	100D I FF

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA



NV_PN 600-10393-0004-100 A

ID p393_a01 PAGE 12 OF 27

NAME whitt DATE 28-SEP-2007

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

Page13: DACB and Stereo Interface

DACB, STEREO, FL NET RULES



NET	NV_CRI TICAL	NV_I MPEDANCE	DIF FPAIR
DACB_PR	1	75OHM	
DACB_Y	1	75OHM	
DACB_PB	1	75OHM	
DACB_PR_F	1	75OHM	
DACB_Y_F	1	75OHM	
DACB_PB_F	1	75OHM	

GPU_STEREO_BUF1	3	50OHM	
GPU_STEREO_R1	3	50OHM	
GPI014_FL_SYNC_R	3	50OHM	

GPU_STEREO_BUF2	3	50OHM	
GPU_STEREO_R2	3	50OHM	
GPU_STEREO_F	3	50OHM	

NET	VOLTAGE	MAX_CURRENT	MIN_WI DTH
TV_GND1	0.0V		12MIL
TV_GND2_5V_STEREO_F	5V	0.5A	20MIL
DACB_VDD	3.3V	0.2A	12MIL
DACB_VREF			12MIL
DACB_RSET			12MIL

Stereo



NOTE:
Rgnd can be used for EMI purposes.

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA

NV_PN

600-10393-0004-100 A

ID

p393_a01

PAGE

13 OF 27

NAME


wh111

DATE

28-SEP-2007

Page14: Mul ti -use I O(MI O) I nterface

MI 0 Feature Connector



MI 0 NET RULES

		NET	NV_CRI TI CAL	NV_I MPEDANCE	DI FFPAI R
19>	14<	MI OA_D<14_0>	1	500HM	
		MI OA_CLKOUT	1	500HM	
		MI OA_DE	1	500HM	
19>	14>	MI OB_D<12_0>	1	500HM	
15<	14>	MI OB_VSYN	1	500HM	
15<	14>	MI OB_VSYN	1	500HM	
15<	14>	MI OB_DE	1	500HM	
15<	14>	MI OB_CLKOUT	1	100DI FF	MI OB_CLK
15<	14>	MI OB_CLKOUT*	1	100DI FF	MI OB_CLK
15<	14>	GPU_EXT_REFCLK	1	500HM	
		NET	VOLTAGE	MAX_CURRENT	MI N_WI DTH
		MI OA_VREF	1.25V		12MI L
		MI OACAL_PD_VDDO			12MI L
		MI OACAL_PU_GND			12MI L
		MI OB_VREF	1.25V		12MI L
		MI OBCAL_PD_VDDO			12MI L
		MI OBCAL_PU_GND			12MI L

ASSEMBLY	P393 G92-270 512MB GDDR3 16Mx32 DVI-I+DVI-I+HDTV
PAGE DETAIL L	Multi-use IO(MIO) Interface

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA

NV_PN	600-10393-0004-100 A
-------	----------------------

ID	p393_a01	PAGE	14 OF 27
NAME	whill	DATE	28-SEP-2007



Page15: Display Port (Analog x ANX9802/ANX9805)

* I2C keeper circuit removed

* ANX9805 support

pin 76 - GPIO3 to DP mode, from pin 13, grounded on ANX9802
- place GND resistor away from ANX device if needed



pin 74 - GPI02, grounded on ANX9802

pin 73 - CEC support via FET and pull-up, grounded on ANX9802
- place GND resistor away from ANX device if needed

pin 71 - SPDIF1 - tie to GND, input select 0/1 through internal register

pin 70 - SPDIF0 - support for Audio input, grounded on ANX9802
- place GND resistor away from ANX device if needed

pin 68 - NC - tie to GND



	NETNAME	DIFF_PAIR	NV_IMPEDANCE	NV_CRIT_NET
B1	DP_AUX*	DP_AUX	10001 FF	1
B1	DP_AUX	DP_AUX	10001 FF	1
B1	DP_AUX_C*	DP_AUX_C	10001 FF	1
B1	DP_AUX_C	DP_AUX_C	10001 FF	1
B1	DP_AUX_Q*	DP_AUX_Q	10001 FF	1
B1	DP_AUX_Q	DP_AUX_Q	10001 FF	1
B1	DP_L3*	DP_L3	10001 FF	1
B1	DP_L3	DP_L3	10001 FF	1
B1	DP_L2*	DP_L2	10001 FF	1
B1	DP_L2	DP_L2	10001 FF	1
B1	DP_L1*	DP_L1	10001 FF	1
B1	DP_L1	DP_L1	10001 FF	1
B1	DP_LO*	DP_LO	10001 FF	1
B1	DP_LO	DP_LO	10001 FF	1

NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	P393 G92-270 512MB GDDR3 16Mx32 DVI -I +DVI -I +HDTV
PAGE DETAIL	Di splay Port


NV_PN	600-10393-0004-100 A		
ID	p393_a01	PAGE	15 OF 27
NAME	whill	DATE	28-SEP-2007

Page16: MI SC: GPIO, I2C, BIOS, PLL, and XTAL


PLLVD D/VI D_PLLVD D




I2CC / I2CH(+ HDCP ROM) / I2CS



I2CS i solati on for Hybrid Power




XTAL




ROM / MI SC

(BUFRST/STEREO/SWAPRDY/CLAMP/TESTMODE)



GPIO



GPIO Assignment Table

GPIO	I/O	Function
0	IN	DVI Hotplug Detect South
1	IN	DVI or DP Hotplug Detect Mid
2	IN	Framelock Interrupt
3	BI	Framelock GPIO/DP Dongle Detect
4	OUT	Fan PWM Output
5	OUT	Vol tage Select 0
6	OUT	Vol tage Select 1
7	IN	Fan Tach Input
8	OUT	THERM_OVERT*
9	IN	THERM_ALERT*
10	IN	DisplayPort Interrupt
11	OUT	RASTER (SLI) SYNC
12	IN	POWER_ALERT*
13	OUT	DP I2C Keeper
14	IN	Framelock Sync

MI SC NET RULES

NET	NV_CRI TI CAL	NV_I MPEDANCE	DI FFPAI R
I2CC_SCL	3	50OHM	
I2CC_SDA	3	50OHM	
I2CC_SCL_R	3	50OHM	
I2CC_SDA_R	3	50OHM	
I2CH_SCL	3	50OHM	
I2CH_SDA	3	50OHM	
I2CS_SCL	3	50OHM	
I2CS_SDA	3	50OHM	
I2CS_SCL_R	3	50OHM	
I2CS_SDA_R	3	50OHM	
ROM_CS*	3	50OHM	
ROM_S1	3	50OHM	
ROM_S0	3	50OHM	
ROM_SCLK	3	50OHM	
GPU_BUFRST*	3	50OHM	
GPU_STEREO	3	50OHM	
GPU_SWAPRDY	3	50OHM	
GPU_TESTMODE	3	50OHM	
GPIO0_DVI_A_HPD	3	50OHM	
GPIO1_DVI_C_HPD	3	50OHM	
GPIO4_FAN_PWM	3	50OHM	
GPIO5_VSELO	3	50OHM	
GPIO6_VSEL1	3	50OHM	
GPIO7_FAN_TACH	3	50OHM	
GPIO8_THERM_OVERT*	3	50OHM	
GPIO9_THERM_ALERT*	3	50OHM	
GPIO10_DP_INT*	3	50OHM	
GPIO11_RASTER_SYNC	3	50OHM	
GPIO12_POWER_ALERT	3	50OHM	
GPIO13_DP_KEEP	3	50OHM	
XTAL_SSI N	1	50OHM	
XTAL_IN	1	50OHM	
XTAL_OUT	1	50OHM	
XTAL_OUTBUFF	1	50OHM	
NET	VOLTAGE	MAX_CURRENT	MI N_WI DTH
GPU_VI D_PLLVD D	1.2V	0.05A	12MI L
GPU_PLLVD D	1.2V	0.05A	12MI L
GPU_PLLVD D	1.2V	0.05A	12MI L
GPU_PLLVD D	1.2V	0.05A	12MI L
GPU_H_PLLVD D	1.2V	0.05A	12MI L

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



NV_PN 600-10393-0004-100 A

ID	p393_a01	PAGE	16 OF 27
NAME	wh111	DATE	28-SEP-2007

2) ADT7473 is COMMON
 GPIO4 is not used.
 GPIO7 is the tach input from the fan
 GPIO9 is the thermal alert for GPU slowdown.
 With a newer version of the ADT chip, PWM2 can optionally be used for shutdown

Updated with smaller footprint, black, SPDIF connector


MAX VOLTAGE=16V
MAX CURRENT=0.3405C
R1=100Ω
R2=100Ω
R3=100Ω

[illegible]


NVI DI A CORPORATI ON			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	600-10393-0004-100 A		
ID	p393_a01	PAGE	17 OF 27
NAME	wh111	DATE	28-SEP-2007

Page18: Power/GND and Decoupling


VDD33




FBVTT




FBVDDQ




NVVD



G1



G1




NET	NV_CRI TICAL	NV_I MPEDANCE	DIFFPAIR
23< 18>	PS3_NVDD_VSENP_R	1	NVDD_SENSE
23< 18>	PS3_NVDD_VSENN_R	1	NVDD_SENSE

ASSEMBLY	P393 G92-270 512MB GDDR3 16Mx32 DVI-I+DVI-I+HDTV
PAGE DETAIL	Power/GND and Decoupling


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION	
2701 SAN TOMAS EXPRESSWAY	
SANTA CLARA, CA 95050, USA	
NV_PN	600-10393-0004-100 A
ID	p393_a01
PAGE	18 OF 27
NAME	wh111
DATE	28-SEP-2007


STRAPS




MECHANICAL



5V and DDC5V Supply




2V5 Supply




$$2V5 = V_{ref} * (1 + R_t/R_b)$$
$$2.495V = 2.495V * (1 + 0/100)$$
$$2.500V = 2.495V * (1 + 2.2/1000)$$


5V STEREO Supply



DP_PWR



Power for DP dongle support.



PEX 1V15 @ 2.5A


Remote VSense Options:
Place one Rtop at output
Place one Rtop at GPU, nearest PEX_IOVDDQ

$$\begin{aligned} \text{PEX_VDD} &= 0.8 * (\text{Rt} + \text{Rb}) / \text{Rb} \\ 1.20 &= 0.8 * (2000 + 4020) / 4020 \\ 1.15 &= 0.8 * (1740 + 4020) / 4020 \\ 1.10 &= 0.8 * (1500 + 4020) / 4020 \end{aligned}$$

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


NVIDIA CORPORATION	
2701 SAN TOMAS EXPRESSWAY	
SANTA CLARA, CA 95050, USA	
NV_PN	600-10393-0004-100 A
ID	p393_a01
NAME	whit11
PAGE	21 OF 27
DATE	28-SEP-2007


ASSEMBLY	P393 G92-270 512MB GDDR3 16Mx32 DVI-I+DVI-I+HDTV
PAGE DETAIL	Power Supply: 1V2, 1V8






ASSEMBLY	P393 G92-270 512MB GDDR3 16Mx32 DVI -I +DVI -I +HDTV
PAGE DETAIL	Power Supply: FBVDD/Q, 8V5

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVI DI A CORPORATI ON				
2701 SAN TOMAS EXPRESSWAY				
SANTA CLARA, CA 95050, USA				
NV_PN		600-10393-0004-100 A		
ID	p393_a01	PAGE	22 OF 27	
NAME	wh111	DATE	28-SEP-2007	









ASSEMBLY	P393 G92-270 512MB GDDR3 16Mx32 DVI -I +DVI -I +HDTV
PAGE DETAIL	Power Supply: NVDD Phase 3

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVI DIA CORPORATION 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA				
NV_PN	600-10393-0004-100 A			
ID	p393_a01	PAGE	25 OF 27	
NAME	whill	DATE	28-SEP-2007	

Page26: Power Supply: Filter/Detection of 3V3, 12V, 12V_PEX



NVI DI A CORPORATI ON			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	600-10393-0004-100 A		
ID	p393_a01	PAGE	26 OF 27
NAME	wh111	DATE	28-SEP-2007

ASSEMBLY	P393 G92-270 512MB GDDR3 16Mx32 DVI-I+DVI-I+HDTV
PAGE DETAIL	Power Supply: Filter/Detection of 3V3, 12V, 12V_PEX6

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

Per Datasheet:
Vf = 400mV at 10mA
Vf = 500mV at 30mA
* expected current < 2mA

Weak pull-ups needed for I2CS:

- * if SMBus is isolated from the GPU
- * if MB does not support SMBus
- * if MB does not support 3V3AUX

