






# PCI-EXPRESS EDGE CONNECTOR



## POWER SEQUENCING



Power Sequence Circuit to ensure SMPS\_EN is released after +12V\_BUS and +3.3V\_BUS are both in regulation. Pull-up may or may not be required on SMPS\_EN signal depending on SMPS design.

Node 1 When +12V ramps above min Vbe, SMPS\_EN will be held low

Node 2 When +3.3V gets close to regulation, one of the two conditions of releasing SMPS\_EN is active

Target ~ 900mV when +3.3 at min regulation (worse case)

Typical trigger when +3.3V ramps above 2.2V (650mV)

Node 3 When +12V gets close to regulation, one of the two conditions of releasing SMPS\_EN is active

Target ~ 1.25V when +12 at min regulation (worse case)

Typical trigger when +12V ramps above 10V (1.1V)

SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND

ATI Technologies Inc.  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada L3T 7X6  
(905) 882-2600

Title	RV530/RV515 512MB DDR2 VGA 2xDVI VIVO FH
Size C	Document Number 105-A676xx-00C
Date	Saturday, August 06, 2005
Sheet	1 of 20