



PCI-EXPRESS EDGE CONNECTOR

REDWOOD WOLVERINE




| SYMBOL LEGEND | |
|---------------|----------------|
| DNI | DO NOT INSTALL |
| # | ACTIVE LOW |
| | DIGITAL GROUND |
| | ANALOG GROUND |
| BUO | BRING UP ONLY |




| | | | |
|---|--|----------------|--|
| Title | | Doc No. | |
| RH REDWOOD GDDR5 1GB VGA/DP+HDMI/DP+DVI | | 105-C020xx-000 | |

(3) REDWOOD MEM Interface Ch A&B



(4) GDDR5 x16 MEM Channel A




(5) GDDR5 x16 MEM Channel E

CH_B0 =U2400 & U2500

BOTTOM


CH_B1 =U2600 & U2700

TOP




| | |
|---|--|
| <p>CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC. 75207 Advanced Micro Devices</p> | <p>Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario</p> |
| <p>This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. This schematic and design is not to be reproduced, copied, or otherwise used for any purpose other than the specific purpose for which it was provided. Use of this schematic and design for any purpose other than the specific purpose for which it was provided is strictly prohibited. Use of this schematic and design for any purpose other than the specific purpose for which it was provided may result in legal action against the user. AMD makes no representations or warranties of any kind regarding the accuracy or completeness of this schematic and design, and disclaims any liability for any errors or omissions. AMD makes no representations or warranties of any kind regarding the availability or performance of any product or service mentioned in this schematic and design, and disclaims any liability for any delays or disruptions. AMD makes no representations or warranties of any kind regarding the merchantability or fitness for a particular purpose, and disclaims any liability for any damages or losses resulting from the use of the information included herein.</p> | <p>AMD</p> <p>Date: Monday, November 23, 2009 Rev p11</p> <p>Sheet 5 of 19</p> <p>Title RH_JUNIPER LE GDDR5 1GB DP+DP/HDMI+2xDVI Doc No. 105-020xx-00C</p> |


| | |
|--------------------------------------|---|
| 5 | 4 |
| (06) REDWOOD GPIOs Strap CF XTAL OSC | |




(07) REDWOOD DAC1 and DAC2




(08) REDWOOD TMDP A&B dDVI-I TOP




To VGA connector.



(10) REDWOOD LVTMDP E&F



(11) REDWOOD Power & GND



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
72057 Advanced Micro Devices
The schematic design is the exclusive property of AMD,
and is provided only to entities under a non-disclosure agreement
with AMD for evaluation purposes. Further distribution or disclosure
is strictly prohibited. Use of this schematic and design for any purpose
other than evaluation requires a Board Technology License Agreement
with AMD. AMD makes no representations or warranties of any kind
regarding this schematic and design, including, but not limited to,
any implied warranty of merchantability or fitness for a particular
purpose, and disclaims responsibility for any consequences resulting
from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario



Date: Monday, November 23, 2009

Sheet 11 of 19


Rev P11

| | |
|-------|---|
| Title | RH REDWOOD GDDR5 1GB VGA/DP+HDMI/DP+DVI |
|-------|---|


Doc No. 105-C020xx-00C

(15) Linear Regulators


LDO #1: Vin = 3.00V to 3.60V (3.3V +/- 9%) Vout = +1.8V +/- 2%; Iout = 1.6A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling



LDO #2: Vin = +1.32V to 1.84VMAX Vout = +1.01V +/- 2% Iout = 1.7A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling



Memory VREF: Vin = MVDDQ Vout = 0.7xMVDDQ



There must be one 100nF at each VREF pin
Place U360 (VIN - PIN#1) close to 10uF on MVDDQ in the middle point of memory devices



1.8V WORST-CASE REQUIREMENT

| Display Config | Est. Current |
|----------------|--------------|
| DVI+HDMI+DP | 1330mA |

1.0V WORST-CASE REQUIREMENT

| Display Config | Est. Current |
|----------------|--------------|
| DVI+HDMI+DP | 1560mA |

Regulators for +5V, +5V_VESA and +5V_HDMI



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
7207 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario



Date: Monday, November 23, 2009
Sheet 14 of 19


Rev p11

Title RH REDWOOD GDDR5 1GB VGA/DP+HDMI/DP+DVI

Doc No. 105-C020xx-00C

(16) Power Management - Power Gating and Dynamic Voltage Control

12V_BUS & 3V3_BUS POWER SEQUENCING



Install R1010 to gate 1V LDO with 1.8V LDO.

[14] +1.8V_LDO_POK <- R1010 0R -> +1V_LDO_EN [14]

MVDD Low Side Divider

[13] MVDD_FB <-


- Hi-Side Divider RFB1 is Fixed to 10K
- $V_o = V_{ref} * (1 + RFB1 / RFB2)$
- $V_{ref} = 0.8V$

VDDC Low Side Divider


R650 must be populated only if VID is not used and VDDC VREFIN is pulled high to >4.5V. Then this will set VDDC to a fixed value.

- Hi-Side Divider R651 is Fixed to 5.11K
- $V_o = V_{ref} * (1 + R651 / R650)$
- $V_{ref} = 0.6V$

POWER SEQUENCING CIRCUIT




VDDC Reference Voltage Selection





VDDC Vref Mode Selection

| Vref Mode | R636 | R639/C689 | Vref (V) |
|-----------|----------|-----------|---------------|
| Internal | Populate | DNI | 0.6 |
| External | DNI | Populate | set by VID IC |


I2C VOLTAGE REFERENCE FOR VDDC (not for production)



I2C ADDRESS: A4









(19) Mechanical and Thermal Management




Warning: TS_FDO is not 5V tolerant. MAX sink current 1.65mA

If Critical Temperature is reached this will force the fan to run at full speed while power is removed from GPU & rest of the board. This is an open collector signal. Active level is hard pull down to ground.




(19) Debug Circuits


JTAG



LM96163 FOR BACKUP THERMAL CONTROL





SWITCH CONNECTIONS TO PINSTRAPS



SCL/SDA PORT DEBUG ACCESS

Place connector on the back side (easily accessible and not blocked by the heatsink).





**RH PCIE REDWOOD 1GB GDDR5
VGA HDMI DVI-I FH**
REV 2

| | | | | | | | | | | | |
|----------------|---------|------------|---|--|----------------|--|---------------------------|---|--|---------|--|
| <div>AMD</div> | | | Title | | Schematic No. | | Date: | | | | |
| | | | RH REDWOOD GDDR5 1GB VGA/DP+HDMI/DP+DVI | | 105-C020xx-00C | | Monday, November 23, 2009 | | | | |
| | | | REVISION HISTORY | | | | | NOTE: This schematic represents the PCB, it does not represent any specific SKU. For Stuffing options (component values, DNI E, ? please consult the product specific BOM. Please contact AMD representative to obtain latest BOM closest to the application desired. | | Rev P11 | |
| Sch Rev | PCB Rev | Date | REVISION DESCRIPTION | | | | | | | | |
| 00 | 00A | 2009/05/08 | | | | | | | | | |
| 01 | 00B | 2009/08/20 | | | | | | | | | |
| 02 | 00C | 2009/09/28 | REDWOOD XT GDDR5 1GB - Initial Release | | | | | | | | |

MSIS-RMA

顏鑫

20101123

MSIS-RMA
顏鑫
20101123