






PCI-EXPRESS EDGE CONNECTOR




NOTE: THIS IS A DRAWING. THESE GROUNDS MUST BE MANUALLY CONNECTED TO THE GROUND PLANE



SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND







Regulator for VDDC (ASIC Core)

Vout = 1.2V ~ 1.3V

ALT. 1: MAXIM REGULATOR



ALT. 2: INTERSIL REGULATOR




ISL6522CB : SOIC


Regulator for MVDDC (Memory Core)

Vout = 2.5V ~ 3.3V

ALT. 1: MAXIM REGULATOR



ALT. 2: INTERSIL REGULATOR




ISL6522CB : SOIC

*** Indicate number of power via required for the connection

Part	NOTES
MAX1954	Do not install Cc1, Rc1
ISL6522	Install Cc1, Rc1



Part	Vout	R1	R2
MAX1954	1.2V	1.00K 1% ATI P/N 3240100100	2.00K 1% ATI P/N 3240200100
ISL6522	0.8V Ref	1.00K 1% ATI P/N 3240100100	1.6K 1% ATI P/N 3240162100




Voltage Req.	R1	R2
0.8V	150R P/N 3160150000 402	71.5R P/N 324075R500
1.25V	100R P/N 3160100000 402	100R P/N 3160100000 402
1.5V	100R P/N 3160100000 402	150R P/N 3160150000 402
1.8V	54.9R P/N 3240054900	140R P/N 3240140000
1.84V	49.9R P/N 3240049900	140R P/N 3240140000

Voltage Req.	Rx1 for 1.25V Ref	Rx2 for 1.25V Ref
1.5	432R P/N 3240432000	2.15K P/N 3240215100
1.55	475R (402, 1%) P/N 3160475000	2K (402, 1%) P/N 3160200100
1.6V	432R P/N 3240432000	1.5K P/N 3240150100
1.7V	432R P/N 3240432000	1.21K P/N 3240121100
1.8175V	681R P/N 3240681000 603 P/N 3160681000 402	1.5K P/N 3240015200


Voltage Req.	Ry1 for 2.5V Ref	Ry2 for 2.5V Ref
3.3V	1.07K P/N 3240107100	3.32K P/N 3240332100
2.7V	301R (402, 1%) P/N 3160301000	3.32K P/N 3240332100
2.65V	301R (402, 1%) P/N 3160301000	4.99K (402, 1%) P/N 3160499100
2.61V	221R (402, 1%) P/N 3160221000	4.99K (402, 1%) P/N 3160499100
2.5V	OR P/N 3230000000 603 P/N 3150000000 402	DNI




Alt. regulator for +PVDD
Vout = 1.8V
Iout = 30mA MAX





Alt. regulator for +MPVDD
Vout = 1.8V
Iout = 10mA MAX



Alt. regulator for +TPVDD
Vout = 1.65V ~ 1.85V
Iout = 20mA MAX




Alt. regulator for +VDDC_CT
Vout = 1.5V
Iout = 70mA MAX





Alt. regulator for +MVDDC
Vout = 2.5V ~ 2.6V
Iout = 500mA MAX

Voltage Req.	Rm1	Rm2
3.34V [-0.04V/+0.04V]	4.32K	2.55K
3.45V [-0.04V/+0.04V]	4.32K	2.43K
2.5V [-0.03V/+0.03V]	1K 3240100100	1K 3240100100




Alt. regulator for +A2VDD
Vout = 2.5V
Iout = 120mA MAX



+A2VDD and GND_A2VSSN routed with at least 15 mil trace and not longer than 1.5 inch.


Alt. regulator for PCIE_PVDD_18
Vout = 1.85V
Iout = 500mA MAX







Need at least a 10uF Tant. output cap for stability
 Min. Load Current: 10mA

+PCIE_PVDD_12: 1.2V 250mA MAX


+PCIE_VDDR: 1.2V 1300mA MAX




Regulator for +5V
Vout = 5V
Iout = 20mA MAX






Part	Vout	R1	R2
MAX1935 0.8V Ref	1.2V	1.00K 1% 402 ATI P/N 3160100100	2.00K 1% 402 ATI P/N 3160200100
	1.79V	6.81K 1% ATI P/N 3160681100	5.49K 1% 402 ATI P/N 3160549100






**For Uni-Directional signals,
Series resistors should be
placed close to the ASIC**









(9) M_MDB[63..0] >>






STRAPS	PIN	DESCRIPTION	ASIC DEFAULT
STRAP_B_PTX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing	0
STRAP_B_PTX_DEEMPH_EN	GPIO1	Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled	0
PCIE_MODE(1:0)	GPIO(3:2)	00: PCI Express 1.0A mode (Grantsdale) 01: Kyrene-compatible mode 10: PCI Express 1.0 mode (Turmwater) 11: PCI Express 1.0A mode and short-circuit internal loopback mode (Rx connected directly to Tx of PHY)	00
STRAP_B_PTX_IEXT	GPIO4	Transmitter Extra Current 0: normal mode 1: extra current in Tx output stage - potential power savings for mobile mode	0
STRAP_FORCE_COMPLIANCE	GPIO5	Force chip to go to Compliance state quickly for Tester purposes 0: normal operational mode 1: compliance mode	0
STRAP_B_PPLL_BW	GPIO6	PLL Bandwidth 0: full PLL Bandwidth 1: reduced PLL bandwidth	0
STRAP_DEBUG_ACCESS	GPIO6	Strap to set the debug muxes to bring out DEBUG signals even if registers are inaccessible.	0
ROMIDCFG(3:0)	GPIO(9,13:11)	If no ROM attached, controls chip iDIs. If rom attached identifies ROM type 0000 - No ROM, CHG_ID=0 0001 - No ROM, CHG_ID=1 0100 - reserved 0110 - reserved 1000 - Parallel ROM, chip iDIs from ROM 1001 - Serial AT25F1024 ROM (Atmel), chip iDIs from ROM 1010 - Serial AT45DB011 ROM (Atmel), chip iDIs from ROM 1011 - Serial M25P10 ROM (ST), chip iDIs from ROM 1100 - Serial M25P05 ROM (ST), chip iDIs from ROM 1101 - Serial NX25F011B ROM (ISSI), chip iDIs from ROM	
VIP_DEVICE	DVPDATA_20 (VHADO net)	Indicates if any slave VIP host devices drove this in low during reset. 0 - Slave VIP host port devices present 1 - No slave VIP host port devices reporting presence during reset	

STRAP P	INTERRUPT
LOW	ENABLED (DEFAULT)
HIGH	DISABLED



MEMORY TYPE STRAPS		
	Mem_Strap0	Mem_Strap1
SAM	0	0
INF	1	0
HYN	0	1
ELPIDA	1	1





ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title		PCI-E RV380/370 256M pterm TSOP V-VV-D	
Size	Document Number 105-A334xx-00		
Custom			
Date:	Friday, April 30, 2004	Sheet	12 of 12



PRIMARY CRT





OPTIONAL ESD/HOTPLUG PROTECTION DIODES



SECONDARY CRT



OPTIONAL ESD/HOTPLUG PROTECTION DIODES




Component Place close to ASIC

Pr
Y
Pb

(2) A_R/C_DAC2
(2) A_G/Y_DAC2
(2) A_B/COMP_DAC2


+3.3V_BUS
R582 10K
(2) DEMUX_SEL




A_R_DAC2
A_G_DAC2
A_B_DAC2
A_R_DAC2 (13)
A_G_DAC2 (13)
A_B_DAC2 (13)

Pr
Y
Pb


Place close to connector




MUX BYPASS






TV Out (SVHS)



VIVO MiniDIN 9-pin




Put 0R on Cx if
9-pin MiniDIN is
not used



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada L3T 7X5
(905) 882-2600

File PCI-E RV380/370 256M pterm TSOP V-VV-DI
Size Document Number 105-A334xx-00
Custom
Date Friday, April 30, 2004 Sheet 15 of 19 Rev 6

TEMPERATURE SENSE AND SPEED CONTROLLED FAN








Spring push-pin


ITW push-pin



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada L3T 7X5
(905) 882-2600

File	PCI-E RV380/370 256M pterm TSOP V-VV-D1	Rev	6
Size	Document Number	105-A334xx-00	
Date	Friday, April 30, 2004	Sheet	17 of 19





REFERENCE DESIGN

THESE SCHEMATICS ARE SUBJECT TO MODIFICATION AND DESIGN IMPROVEMENTS. PLEASE CONTACT ATI FIELD APPLICATION ENGINEERING BEFORE USING THE INFORMATION CONTAINED HEREIN.

RESTRICTION NOTICE

THESE SCHEMATICS CONTAIN INFORMATION WHICH IS PROPRIETARY TO AND IS THE PROPERTY OF ATI, AND MAY NOT BE USED, REPRODUCED OR DISCLOSED IN ANY MANNER WITHOUT EXPRESSED WRITTEN PERMISSION FROM ATI.



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X5
(905) 882-2600

File	PCI-E RV380/370 256M pterm TSOP V-VV-DI			Rev
Size	Document Number	105-A334xx-00		6
Date: Friday, April 30, 2004	1	Sheet	19	of 19