

G94-P547-A00 - GDDR3, DVI /VGA + DVI /VGA + HDTV/SDTV-Out

| SKU | VARI ANT | NVPN | ASSEMBLY |
|-----|--------------|--------------------|--|
| 8 | BASE | 600-10547-base-000 | P547 BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL |
| 1 | sku0011 | 600-10547-0011-000 | G94-400 650MHz/900MHz 512MB 16Mx32 BGA136 GDDR3, DVI -I -DL+DVI -I -DL |
| 2 | <UNDEFI NED> | <UNDEFI NED> | <UNDEFI NED> |
| 3 | <UNDEFI NED> | <UNDEFI NED> | <UNDEFI NED> |
| 4 | <UNDEFI NED> | <UNDEFI NED> | <UNDEFI NED> |
| 5 | <UNDEFI NED> | <UNDEFI NED> | <UNDEFI NED> |
| 6 | <UNDEFI NED> | <UNDEFI NED> | <UNDEFI NED> |
| 7 | <UNDEFI NED> | <UNDEFI NED> | <UNDEFI NED> |
| 8 | <UNDEFI NED> | <UNDEFI NED> | <UNDEFI NED> |
| 9 | <UNDEFI NED> | <UNDEFI NED> | <UNDEFI NED> |
| 10 | <UNDEFI NED> | <UNDEFI NED> | <UNDEFI NED> |
| 11 | <UNDEFI NED> | <UNDEFI NED> | <UNDEFI NED> |
| 12 | <UNDEFI NED> | <UNDEFI NED> | <UNDEFI NED> |
| 13 | <UNDEFI NED> | <UNDEFI NED> | <UNDEFI NED> |
| 14 | <UNDEFI NED> | <UNDEFI NED> | <UNDEFI NED> |
| 15 | <UNDEFI NED> | <UNDEFI NED> | <UNDEFI NED> |


Table of Contents:

- Page 1: Overview
Page 2: PCI Express
Page 3: MEMORY: GPU Partition A/B
Page 4: MEMORY: GPU Partition C/D
Page 5: FBA Partition
Page 6: FBA Partition Decoupling
Page 7: FBB Partition
Page 8: FBB Partion Decoupling
Page 9: FBC Partition
Page 10: FBC Partition Decoupling
Page 11: FBD Partition
Page 12: FBD Partition Decoupling
Page 13: FB Net Properties
Page 14: DACA Interface
Page 15: DACC Interface
Page 16: IFP A/B Interface -- DVI Connector South
Page 17: IFP C/D Interface -- DVI Connector MID
Page 18: IFP E/F Interface -- Unused
Page 19: DACB and HDTV/SDTV-Out
Page 20: MIO A/B Interface
Page 21: MISC: GPIO, I2C, ROM, HDCP, and XTAL
Page 22: Strap Configuration
Page 23: PWR and GND Signals
Page 24: NVVDD and FBVDDQ Decoupling
Page 25: SPDIF Input, Backdrive Protection, and IFP_IOVDD Power Supply
Page 26: PS I: 12V and 12V_EXT Power Supply Filter
Page 27: PS II: IFP_PLLVDD, 2V5, 5V, and DDC_5V Power Supply
Page 28: PS III: FBVDDQ Power Supply
Page 29: PS IV: NVVDD Power Supply
Page 30: BLANK
Page 31: Fan Connector
Page 32: Thermal , Mechanical , and Bracket


REVI SI ON HI STORY:


| |
|--|
| |
|--|

Page2: PCI Express






| | NET | NV_CRI TI CAL | NV_I MPEDANCE | DI FFPAI R |
|-----|------------------|---------------|---------------|-----------------|
| OUT | PEX_REFCLK | 1 | 90DI FF | PEX_REFCLK |
| OUT | PEX_REFCLK* | 1 | 90DI FF | PEX_REFCLK |
| OUT | PEX_TX0 | 1 | 90DI FF | PEX_TX0 |
| OUT | PEX_TX0* | 1 | 90DI FF | PEX_TX0 |
| OUT | PEX_TX1 | 1 | 90DI FF | PEX_TX1 |
| OUT | PEX_TX1* | 1 | 90DI FF | PEX_TX1 |
| OUT | PEX_TX2 | 1 | 90DI FF | PEX_TX2 |
| OUT | PEX_TX2* | 1 | 90DI FF | PEX_TX2 |
| OUT | PEX_TX3 | 1 | 90DI FF | PEX_TX3 |
| OUT | PEX_TX3* | 1 | 90DI FF | PEX_TX3 |
| OUT | PEX_TX4 | 1 | 90DI FF | PEX_TX4 |
| OUT | PEX_TX4* | 1 | 90DI FF | PEX_TX4 |
| OUT | PEX_TX5 | 1 | 90DI FF | PEX_TX5 |
| OUT | PEX_TX5* | 1 | 90DI FF | PEX_TX5 |
| OUT | PEX_TX6 | 1 | 90DI FF | PEX_TX6 |
| OUT | PEX_TX6* | 1 | 90DI FF | PEX_TX6 |
| OUT | PEX_TX7 | 1 | 90DI FF | PEX_TX7 |
| OUT | PEX_TX7* | 1 | 90DI FF | PEX_TX7 |
| OUT | PEX_TX8 | 1 | 90DI FF | PEX_TX8 |
| OUT | PEX_TX8* | 1 | 90DI FF | PEX_TX8 |
| OUT | PEX_TX9 | 1 | 90DI FF | PEX_TX9 |
| OUT | PEX_TX9* | 1 | 90DI FF | PEX_TX9 |
| OUT | PEX_TX10 | 1 | 90DI FF | PEX_TX10 |
| OUT | PEX_TX10* | 1 | 90DI FF | PEX_TX10 |
| OUT | PEX_TX11 | 1 | 90DI FF | PEX_TX11 |
| OUT | PEX_TX11* | 1 | 90DI FF | PEX_TX11 |
| OUT | PEX_TX12 | 1 | 90DI FF | PEX_TX12 |
| OUT | PEX_TX12* | 1 | 90DI FF | PEX_TX12 |
| OUT | PEX_TX13 | 1 | 90DI FF | PEX_TX13 |
| OUT | PEX_TX13* | 1 | 90DI FF | PEX_TX13 |
| OUT | PEX_TX14 | 1 | 90DI FF | PEX_TX14 |
| OUT | PEX_TX14* | 1 | 90DI FF | PEX_TX14 |
| OUT | PEX_TX15 | 1 | 90DI FF | PEX_TX15 |
| OUT | PEX_TX15* | 1 | 90DI FF | PEX_TX15 |
| OUT | PEX_RX0 | 1 | 90DI FF | PEX_RX0 |
| OUT | PEX_RX0* | 1 | 90DI FF | PEX_RX0 |
| OUT | PEX_RX1 | 1 | 90DI FF | PEX_RX1 |
| OUT | PEX_RX1* | 1 | 90DI FF | PEX_RX1 |
| OUT | PEX_RX2 | 1 | 90DI FF | PEX_RX2 |
| OUT | PEX_RX2* | 1 | 90DI FF | PEX_RX2 |
| OUT | PEX_RX3 | 1 | 90DI FF | PEX_RX3 |
| OUT | PEX_RX3* | 1 | 90DI FF | PEX_RX3 |
| OUT | PEX_RX4 | 1 | 90DI FF | PEX_RX4 |
| OUT | PEX_RX4* | 1 | 90DI FF | PEX_RX4 |
| OUT | PEX_RX5 | 1 | 90DI FF | PEX_RX5 |
| OUT | PEX_RX5* | 1 | 90DI FF | PEX_RX5 |
| OUT | PEX_RX6 | 1 | 90DI FF | PEX_RX6 |
| OUT | PEX_RX6* | 1 | 90DI FF | PEX_RX6 |
| OUT | PEX_RX7 | 1 | 90DI FF | PEX_RX7 |
| OUT | PEX_RX7* | 1 | 90DI FF | PEX_RX7 |
| OUT | PEX_RX8 | 1 | 90DI FF | PEX_RX8 |
| OUT | PEX_RX8* | 1 | 90DI FF | PEX_RX8 |
| OUT | PEX_RX9 | 1 | 90DI FF | PEX_RX9 |
| OUT | PEX_RX9* | 1 | 90DI FF | PEX_RX9 |
| OUT | PEX_RX10 | 1 | 90DI FF | PEX_RX10 |
| OUT | PEX_RX10* | 1 | 90DI FF | PEX_RX10 |
| OUT | PEX_RX11 | 1 | 90DI FF | PEX_RX11 |
| OUT | PEX_RX11* | 1 | 90DI FF | PEX_RX11 |
| OUT | PEX_RX12 | 1 | 90DI FF | PEX_RX12 |
| OUT | PEX_RX12* | 1 | 90DI FF | PEX_RX12 |
| OUT | PEX_RX13 | 1 | 90DI FF | PEX_RX13 |
| OUT | PEX_RX13* | 1 | 90DI FF | PEX_RX13 |
| OUT | PEX_RX14 | 1 | 90DI FF | PEX_RX14 |
| OUT | PEX_RX14* | 1 | 90DI FF | PEX_RX14 |
| OUT | PEX_RX15 | 1 | 90DI FF | PEX_RX15 |
| OUT | PEX_RX15* | 1 | 90DI FF | PEX_RX15 |
| OUT | PEX_TX0 | 1 | 90DI FF | PEX_TX0 |
| OUT | PEX_TX0* | 1 | 90DI FF | PEX_TX0 |
| OUT | PEX_TX1 | 1 | 90DI FF | PEX_TX1 |
| OUT | PEX_TX1* | 1 | 90DI FF | PEX_TX1 |
| OUT | PEX_TX2 | 1 | 90DI FF | PEX_TX2 |
| OUT | PEX_TX2* | 1 | 90DI FF | PEX_TX2 |
| OUT | PEX_TX3 | 1 | 90DI FF | PEX_TX3 |
| OUT | PEX_TX3* | 1 | 90DI FF | PEX_TX3 |
| OUT | PEX_TX4 | 1 | 90DI FF | PEX_TX4 |
| OUT | PEX_TX4* | 1 | 90DI FF | PEX_TX4 |
| OUT | PEX_TX5 | 1 | 90DI FF | PEX_TX5 |
| OUT | PEX_TX5* | 1 | 90DI FF | PEX_TX5 |
| OUT | PEX_TX6 | 1 | 90DI FF | PEX_TX6 |
| OUT | PEX_TX6* | 1 | 90DI FF | PEX_TX6 |
| OUT | PEX_TX7 | 1 | 90DI FF | PEX_TX7 |
| OUT | PEX_TX7* | 1 | 90DI FF | PEX_TX7 |
| OUT | PEX_TX8 | 1 | 90DI FF | PEX_TX8 |
| OUT | PEX_TX8* | 1 | 90DI FF | PEX_TX8 |
| OUT | PEX_TX9 | 1 | 90DI FF | PEX_TX9 |
| OUT | PEX_TX9* | 1 | 90DI FF | PEX_TX9 |
| OUT | PEX_TX10 | 1 | 90DI FF | PEX_TX10 |
| OUT | PEX_TX10* | 1 | 90DI FF | PEX_TX10 |
| OUT | PEX_TX11 | 1 | 90DI FF | PEX_TX11 |
| OUT | PEX_TX11* | 1 | 90DI FF | PEX_TX11 |
| OUT | PEX_TX12 | 1 | 90DI FF | PEX_TX12 |
| OUT | PEX_TX12* | 1 | 90DI FF | PEX_TX12 |
| OUT | PEX_TX13 | 1 | 90DI FF | PEX_TX13 |
| OUT | PEX_TX13* | 1 | 90DI FF | PEX_TX13 |
| OUT | PEX_TX14 | 1 | 90DI FF | PEX_TX14 |
| OUT | PEX_TX14* | 1 | 90DI FF | PEX_TX14 |
| OUT | PEX_TX15 | 1 | 90DI FF | PEX_TX15 |
| OUT | PEX_TX15* | 1 | 90DI FF | PEX_TX15 |
| OUT | PEX_PLL_CLK_OUT | 1 | 90DI FF | PEX_PLL_CLK_OUT |
| OUT | PEX_PLL_CLK_OUT* | 1 | 90DI FF | PEX_PLL_CLK_OUT |
| 2> | PEX_RST* | 3 | 50OHM | |
| OUT | PEX_PRSENT* | 3 | 50OHM | |
| OUT | GPU_TESTMODE | 3 | 50OHM | |
| 2> | NVDD_SENSE_GPU | | | |
| 1N | NET | VOLTAGE | MAX_CURRENT | MIN_WI DTH |
| | PEX_PLLVDD | 1.1V | 0.16A | 12MI L |







Page5: FBA Parti ti on









Decoupl i ng for FBB 31..0




Decoupl i ng for FBB 63..32









Decoupling for FBC 31..0










































































Decoupling for FBC 63..32








| NET RULES for FBA and FBB | | | | |
|---------------------------|--|-------------------|------------|--------------------|
| | NET | NV_CRI TI CAL_NET | I MPEDANCE | DI FFPAI R |
| 5< 3> |  FBA_CLK0 | 1 | 80DI FF | FBA_CLK0 |
| 5< 3> |  FBA_CLK0* | 1 | 80DI FF | FBA_CLK0 |
| 5> |  FBA_CLK0_TERM | 1 | 40OHM | |
| 5< 3> |  FBA_CLK1 | 1 | 80DI FF | FBA_CLK1 |
| 5< 3> |  FBA_CLK1* | 1 | 80DI FF | FBA_CLK1 |
| 5> |  FBA_CLK1_TERM | 1 | 40OHM | |
| | | | | |
| | NET | NV_CRI TI CAL_NET | I MPEDANCE | |
| 5< 3> |  FBA_CMD<27..0> | 1 | 40OHM | |
| 5<> 3> |  FBA_DQS_WP<7..0> | 1 | 40OHM | |
| 5<> 3> |  FBA_DQS_RN<7..0> | 1 | 40OHM | |
| 5<> 3> |  FBA_DQM<7..0> | 1 | 40OHM | |
| 5<> 3<> |  FBA_D<63..0> | 1 | 40OHM | |
| | | | | |
| | NET | NV_CRI TI CAL_NET | I MPEDANCE | DI FFPAI R |
| 7< 3> |  FBB_CLK0 | 1 | 80DI FF | FBB_CLK0 |
| 7< 3> |  FBB_CLK0* | 1 | 80DI FF | FBB_CLK0 |
| 7> |  FBB_CLK0_TERM | 1 | 40OHM | |
| 7< 3> |  FBB_CLK1 | 1 | 80DI FF | FBB_CLK1 |
| 7< 3> |  FBB_CLK1* | 1 | 80DI FF | FBB_CLK1 |
| 7> |  FBB_CLK1_TERM | 1 | 40OHM | |
| | | | | |
| | NET | NV_CRI TI CAL_NET | I MPEDANCE | |
| 7< 3> |  FBB_CMD<27..0> | 1 | 40OHM | |
| 7<> 3> |  FBB_DQS_WP<7..0> | 1 | 40OHM | |
| 7<> 3> |  FBB_DQS_RN<7..0> | 1 | 40OHM | |
| 7<> 3> |  FBB_DQM<7..0> | 1 | 40OHM | |
| 7<> 3<> |  FBB_D<63..0> | 1 | 40OHM | |
| | | | | |
| | NET | MI N_LI NE_WI DTH | VOLTAGE | NV_NET_MAX_CURRENT |
| 3> |  FB_PLLAVDD0 | 12MI L | 1.1V | 0.04A |
| 3> |  FB_VREF | 12MI L | 1.26V | 0.02A |
| 5> |  FBA_VREF0 | 12MI L | 1.26V | 0.02A |
| 5> |  FBA_VREF1 | 12MI L | 1.26V | 0.02A |
| 5> |  FBA_VREF2 | 12MI L | 1.26V | 0.02A |
| 5> |  FBA_VREF3 | 12MI L | 1.26V | 0.02A |
| 5< |  FBA_Z00 | 12MI L | 1.26V | 0.02A |
| 5< |  FBA_Z01 | 12MI L | 1.26V | 0.02A |
| | | | | |
| 7> |  FBB_VREF0 | 12MI L | 1.26V | 0.02A |
| 7> |  FBB_VREF1 | 12MI L | 1.26V | 0.02A |
| 7> |  FBB_VREF2 | 12MI L | 1.26V | 0.02A |
| 7> |  FBB_VREF3 | 12MI L | 1.26V | 0.02A |
| 7< |  FBB_Z00 | 12MI L | 1.26V | 0.02A |
| 7< |  FBB_Z01 | 12MI L | 1.26V | 0.02A |

| NET RULES for FBC and FBD | | | | |
|---------------------------|--|-------------------|------------|--------------------|
| | NET | NV_CRI TI CAL_NET | I MPEDANCE | DI FFPAI R |
| 9< 4> |  FBC_CLK0 | 1 | 80DI FF | FBC_CLK0 |
| 9< 4> |  FBC_CLK0* | 1 | 80DI FF | FBC_CLK0 |
| 9> |  FBC_CLK0_TERM | 1 | 40OHM | |
| 9< 4> |  FBC_CLK1 | 1 | 80DI FF | FBC_CLK1 |
| 9< 4> |  FBC_CLK1* | 1 | 80DI FF | FBC_CLK1 |
| 9> |  FBC_CLK1_TERM | 1 | 40OHM | |
| | | | | |
| | NET | NV_CRI TI CAL_NET | I MPEDANCE | |
| 9< 4> |  FBC_CMD<27..0> | 1 | 40OHM | |
| 9<> 4> |  FBC_DQS_WP<7..0> | 1 | 40OHM | |
| 9<> 4> |  FBC_DQS_RN<7..0> | 1 | 40OHM | |
| 9<> 4> |  FBC_DQM<7..0> | 1 | 40OHM | |
| 9<> 4<> |  FBC_D<63..0> | 1 | 40OHM | |
| | | | | |
| | NET | NV_CRI TI CAL_NET | I MPEDANCE | DI FFPAI R |
| 11< 4> |  FBD_CLK0 | 1 | 80DI FF | FBD_CLK0 |
| 11< 4> |  FBD_CLK0* | 1 | 80DI FF | FBD_CLK0 |
| 11> |  FBD_CLK0_TERM | 1 | 40OHM | |
| 11< 4> |  FBD_CLK1 | 1 | 80DI FF | FBD_CLK1 |
| 11< 4> |  FBD_CLK1* | 1 | 80DI FF | FBD_CLK1 |
| 11> |  FBD_CLK1_TERM | 1 | 40OHM | |
| | | | | |
| | NET | NV_CRI TI CAL_NET | I MPEDANCE | |
| 11< 4> |  FBD_CMD<27..0> | 1 | 40OHM | |
| 11<> 4> |  FBD_DQS_WP<7..0> | 1 | 40OHM | |
| 11<> 4> |  FBD_DQS_RN<7..0> | 1 | 40OHM | |
| 11<> 4> |  FBD_DQM<7..0> | 1 | 40OHM | |
| 11<> 4<> |  FBD_D<63..0> | 1 | 40OHM | |
| | | | | |
| | NET | MI N_LI NE_WI DTH | VOLTAGE | NV_NET_MAX_CURRENT |
| 4> |  FB_PLLAVDD1 | 12MI L | 1.1V | 0.04A |
| | | | | |
| 9> |  FBC_VREF0 | 12MI L | 1.26V | 0.02A |
| 9> |  FBC_VREF1 | 12MI L | 1.26V | 0.02A |
| 9> |  FBC_VREF2 | 12MI L | 1.26V | 0.02A |
| 9> |  FBC_VREF3 | 12MI L | 1.26V | 0.02A |
| 9< |  FBC_Z00 | 12MI L | 1.26V | 0.02A |
| 9< |  FBC_Z01 | 12MI L | 1.26V | 0.02A |
| | | | | |
| 11> |  FBD_VREF0 | 12MI L | 1.26V | 0.02A |
| 11> |  FBD_VREF1 | 12MI L | 1.26V | 0.02A |
| 11> |  FBD_VREF2 | 12MI L | 1.26V | 0.02A |
| 11> |  FBD_VREF3 | 12MI L | 1.26V | 0.02A |
| 11< |  FBD_Z00 | 12MI L | 1.26V | 0.02A |
| 11< |  FBD_Z01 | 12MI L | 1.26V | 0.02A |


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.



| | | | |
|----------------------------|----------------------|---|-------------|
| NVI DI A CORPORATI ON | |  | |
| 2701 SAN TOMAS EXPRESSWAY | | | |
| SANTA CLARA, CA 95050, USA | | | |
| NV_PN | 600-10547-0011-000 A | | |
| ID | desl gn | PAGE | 14 OF 32 |
| NAME | rachen | DATE | 07-AUG-2008 |

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

DACC RGB-FILTER



| | | NET | MI_N_LI_NE_WI_DTH | VOLTAGE | NV_NET_MAX_CURRENT |
|--|--|-----|-------------------|---------|--------------------|
| | | I_N | DACC_VDD | 12MI_L | 3..3V |
| | | I_N | DACC_VREF | 12MI_L | 0..100A |
| | | I_N | DACC_RSET | 12MI_L | |

| | | NET | NV_CRI_TI_CAL_NET | IMPEDANCE | MI_N_LI_NE_WI_DTH |
|-----|-----|-----|-------------------|-----------|-------------------|
| | | (B) | DACC_RED | 1 | 750HM |
| | | (B) | DACC_GREEN | 1 | 750HM |
| | | (B) | DACC_BLUE | 1 | 750HM |
| 17< | 15> | (B) | DACC_RED_C | 1 | 750HM |
| 17< | 15> | (B) | DACC_GREEN_C | 1 | 750HM |
| 17< | 15> | (B) | DACC_BLUE_C | 1 | 750HM |
| | | (B) | DACC_HSYNC | 2 | 500HM |
| | | (B) | DACC_HS_BUF | 2 | 500HM |
| | | (B) | DACC_HS_BUF_R | 2 | 500HM |
| 17< | 15> | (B) | DACC_HS_C | 2 | 500HM |
| | | (B) | DACC_VSYNC | 2 | 500HM |
| | | (B) | DACC_VS_BUF | 2 | 500HM |
| | | (B) | DACC_VS_BUF_R | 2 | 500HM |
| 17< | 15> | (B) | DACC_VS_C | 2 | 500HM |

| | |
|-------------|----------------|
| ASSEMBLY | |
| PAGE DETAIL | DACC Interface |

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA

| | |
|-------|----------------------|
| NV_PN | 600-10547-0011-000 A |
|-------|----------------------|


| | | | |
|------|--------|------|-------------|
| ID | design | PAGE | 15 OF 32 |
| NAME | rachen | DATE | 07-AUG-2008 |



| NET | MIN_LENGTH | VOLTAGE | NV_NET_MAX_CURRENT |
|--------------|------------|---------|--------------------|
| IFPAB_PLLVDD | 12MIL | 1.8V | 0.035A |
| IFPAB_I0VDD | 12MIL | 3.3V | 0.145A |
| IFPAB_RSET | 12MIL | | |



DVI AB Hotplug Detection



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA



NV_PN 600-10547-0011-000 A

| | | | |
|------|---------|------|-------------|
| ID | dest gn | PAGE | 16 OF 32 |
| NAME | rachen | DATE | 07-AUG-2008 |

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

Page17: IFP C/D Interface -- DVI Connector MID

1

2

3


4

5


| | NET | MIN_LENGTH | VOLTAGE | NV_NET_MAX_CURRENT |
|----|--------------|------------|---------|--------------------|
| B1 | IFPCD_PLLVDD | 12MIL | 1.8V | 0.035A |
| B1 | IFPCD_I0VDD | 12MIL | 1.1V | 0.800A |
| B1 | IFPCD_RSET | 12MIL | | |

DVI PULL DOWNS

| | | | | |
|-------------|----------------|------|----------------|----------------|
| IFPCD_TXC* | | R671 | 499 | 0402 1% COMMON |
| IFPCD_TXC | R672 | 499 | 0402 1% COMMON | |
| IFPCD_TXD0* | 0402 1% COMMON | R674 | 499 | |
| IFPCD_TXD0 | R673 | 499 | 0402 1% COMMON | |
| IFPCD_TXD1* | 0402 1% COMMON | R676 | 499 | |
| IFPCD_TXD1 | R675 | 499 | 0402 1% COMMON | |
| IFPCD_TXD2* | 0402 1% COMMON | R677 | 499 | |
| IFPCD_TXD2 | R678 | 499 | 0402 1% COMMON | |
| IFPCD_TXD4* | 0402 1% COMMON | R696 | 499 | |
| IFPCD_TXD4 | R697 | 499 | 0402 1% COMMON | |
| IFPCD_TXD5* | 0402 1% COMMON | R698 | 499 | |
| IFPCD_TXD5 | R699 | 499 | 0402 1% COMMON | |
| IFPCD_TXD6* | 0402 1% COMMON | R700 | 499 | |
| IFPCD_TXD6 | R701 | 499 | 0402 1% COMMON | |




Hotplug Detection



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

| | | | |
|----------------------------|----------------------|------|-------------|
| NVIDIA CORPORATION | | | |
| 2701 SAN TOMAS EXPRESSWAY | | | |
| SANTA CLARA, CA 95050, USA | | | |
| NV_PN | 600-10547-0011-000 A | | |
| ID | dest gn | PAGE | 17 OF 32 |
| NAME | rachen | DATE | 07-AUG-2008 |

Page18: IFP E/F Interface -- Unused



| NET | MIN_LINE_WIDTH | VOLTAGE | NV_NET_MAX_CURRENT |
|--------------|----------------|---------|--------------------|
| IFPEF_PLLVDD | 12MIL | | |
| IFPEF_I OVDD | 12MIL | | |
| IFPEF_RSET | 12MIL | | |

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA

NV_PN

600-10547-0011-000 A

ID

design

PAGE

18 OF 32

NAME

rachen

DATE



07-AUG-2008





Page19: DACB and HDTV/SDTV-Out

| NET | | NET | NV_CRI TI CAL_NET | IMPEDANCE |
|-----|----|--------------|-------------------|-----------|
| 1N | 1N | DACB_COUT | 1 | 75OHM |
| | | DACB_COUT_C | 1 | 75OHM |
| 1N | 1N | DACB_YOUT | 1 | 75OHM |
| | | DACB_YOUT_C | 1 | 75OHM |
| 1N | 1N | DACB_PBOUT | 1 | 75OHM |
| | | DACB_PBOUT_C | 1 | 75OHM |

| NET | | MIN_LI NE_WI DTH | VOLTAGE | NV_NET_MAX_CURRENT |
|-----|-----|------------------|---------|--------------------|
| 19< | 19< | DACB_VREF | 12MI L | 3.3V |
| | | DACB_VREF | 12MI L | 0.100A |
| | | DACB_RSET | 12MI L | |



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.





| NET | NV_CRI TI CAL_NET | I MPEDANCE | DI FFPAI R |
|--------|-------------------|------------|------------|
| 20< 1N | MI 0A_D<14>_D> | 1 | 500HM |
| 1N | MI 0A_CLKI N | 1 | 500HM |
| 1N | MI 0A_CLKOUT | 1 | 500HM |
| 1N | MI 0A_DE | 1 | 500HM |

| NET | MI N_LI NE_WI DTH | VOLTAGE | NV_NET_MAX_CURRENT |
|-----|-------------------|---------|--------------------|
| 1N | MI 0A_VDDQ | 16MI L | 2.5V |
| 1N | MI 0A_VREF | 12MI L | 1.65V |
| 1N | MI 0A_CAL_PD_VDDQ | 12MI L | 2.5V |
| 1N | MI 0A_CAL_PU_GND | 12MI L | 0.0V |


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

| | | | |
|----------------------------|----------------------|------|-------------|
| NVIDIA CORPORATION | | | |
| 2701 SAN TOMAS EXPRESSWAY | | | |
| SANTA CLARA, CA 95050, USA | | | |
| NV_PN | 600-10547-0011-000 A | | |
| ID | dest gn | PAGE | 20 OF 32 |
| NAME | rachen | DATE | 07-AUG-2008 |


Page21: MI SC: GPI O, I 2C, ROM, HDCP, and XTAL



| GPIO TABLE | | |
|------------|-----|------------------------|
| GPIO | I/O | Function |
| 0 | I/N | DVI HOTPLUG DET A |
| 1 | I/N | HDMI HOTPLUG DET E |
| 2 | N/A | SWAPREADY |
| 3 | N/A | NVDDO PHASE CONTROL |
| 4 | I/N | PWM TACH SIGNAL |
| 5 | OUT | VOLTAGE SELECT 0 |
| 6 | OUT | VOLTAGE SELECT 1 |
| 7 | N/A | FBIVDD VOLTAGE CONTROL |
| 8 | I/N | GPU SLOW |
| 9 | OUT | PWM FAN CONTROL |
| 10 | N/A | UNUSED |
| 11 | N/A | SLI_RASTERY_SYNC |
| 12 | I/N | EXT 12V DETECT |
| 13 | OUT | UNUSED |
| 14 | I/N | UNUSED |
| 15 | I/N | UNUSED |
| 16 | I/N | DP_MODE |
| 17 | I/N | HDMI_EF |
| 18 | I/N | UNUSED |
| 19 | I/N | HDMI_CEC |
| 20 | I/N | DP_HOTPLUG DET F |
| 21 | I/N | UNUSED |
| 22 | I/N | SWAPREADY_A |
| 23 | OUT | UNUSED |




Page22: Strap Configuration




| STRAP PIN | STRAP NAME |
|-----------|----------------|
| ROM_SI | PCI_DEVICE_EXT |


| | | | |
|-----|---|-----|--|
| 3V3 | | GND | |
| 5K | 1 | 0 | |



| STRAP PIN | STRAP NAME |
|-----------|--------------|
| ROM_S0 | SLOT_CLK_CFG |





| STRAP PIN | STRAP NAME |
|-----------|--------------|
| ROM_SCLK | PCI_DEV1D[3] |






| | | |
|-----------|------------|--|
| STRAP PIN | STRAP NAME | |
| STRAP0 | RAMCFG0 | |
| STRAP PIN | STRAP NAME | |
| STRAP1 | RAMCFG1 | * RAMCFG[2:0] 256MB (8Mx32) 512MB (16Mx32) 1024MB (32Mx32) 101 --- 256-bit t Qimonda 001 --- 256-bit t Qimonda 110 --- 256-bit t Hynix 010 --- 256-bit t Hynix 111 --- 256-bit t Samsung 011 --- 256-bit t Samsung * VBIOS will be defined on a per SKU basis. |
| STRAP PIN | STRAP NAME | |
| STRAP2 | RAMCFG2 | |

| | | |
|------------|------|----------|
| SNH_NC<1> | AC34 | 19/19 NC |
| SNH_NC<2> | AC36 | NC |
| SNH_NC<3> | AC37 | NC |
| SNH_NC<4> | AC7 | NC |
| SNH_NC<5> | AF34 | NC |
| SNH_NC<6> | AF36 | NC |
| SNH_NC<7> | AF37 | NC |
| SNH_NC<8> | AF7 | NC |
| SNH_NC<9> | AC37 | NC |
| SNH_NC<10> | AC38 | NC |
| SNH_NC<11> | AH40 | NC |
| SNH_NC<12> | AJ7 | NC |
| SNH_NC<13> | AK32 | NC |
| SNH_NC<14> | AL32 | NC |
| SNH_NC<15> | AL40 | NC |
| SNH_NC<16> | AM29 | NC |
| SNH_NC<17> | AM30 | NC |
| SNH_NC<18> | AM31 | NC |
| SNH_NC<19> | AM32 | NC |
| SNH_NC<20> | AM7 | NC |
| SNH_NC<21> | AP34 | NC |
| SNH_NC<22> | AR36 | NC |
| SNH_NC<23> | AT11 | NC |
| SNH_NC<24> | AT11 | NC |
| SNH_NC<25> | AT35 | NC |
| SNH_NC<26> | AU14 | NC |
| SNH_NC<27> | AU17 | NC |
| SNH_NC<28> | AU20 | NC |
| SNH_NC<29> | AU23 | NC |
| SNH_NC<30> | AU26 | NC |
| SNH_NC<31> | AV10 | NC |
| SNH_NC<32> | AV12 | NC |
| SNH_NC<33> | AV28 | NC |
| SNH_NC<34> | AV31 | NC |
| SNH_NC<35> | C12 | NC |
| SNH_NC<36> | E15 | NC |
| SNH_NC<37> | E16 | NC |
| SNH_NC<38> | F16 | NC |
| SNH_NC<39> | F17 | NC |
| SNH_NC<40> | F20 | NC |
| SNH_NC<41> | F23 | NC |
| SNH_NC<42> | F31 | NC |
| SNH_NC<43> | G17 | NC |
| SNH_NC<44> | G20 | NC |
| SNH_NC<45> | G23 | NC |
| SNH_NC<46> | G26 | NC |
| SNH_NC<47> | G29 | NC |
| SNH_NC<48> | G8 | NC |
| SNH_NC<49> | H28 | NC |
| SNH_NC<50> | H7 | NC |
| SNH_NC<51> | J17 | NC |
| SNH_NC<52> | J20 | NC |
| SNH_NC<53> | J23 | NC |
| SNH_NC<54> | J29 | NC |
| SNH_NC<55> | J9 | NC |
| SNH_NC<56> | L14 | NC |
| SNH_NC<57> | L16 | NC |
| SNH_NC<58> | L28 | NC |
| SNH_NC<59> | L29 | NC |
| SNH_NC<60> | M3 | NC |
| SNH_NC<61> | M37 | NC |
| SNH_NC<62> | P11 | NC |
| SNH_NC<63> | P34 | NC |
| SNH_NC<64> | P36 | NC |
| SNH_NC<65> | R11 | NC |
| SNH_NC<66> | R3 | NC |
| SNH_NC<67> | R35 | NC |
| SNH_NC<68> | T11 | NC |
| SNH_NC<69> | U11 | NC |
| SNH_NC<70> | U36 | NC |
| SNH_NC<71> | U7 | NC |
| SNH_NC<72> | Y34 | NC |
| SNH_NC<73> | Y36 | NC |
| SNH_NC<74> | Y37 | NC |
| SNH_NC<75> | Y7 | NC |



Page23: PWR and GND Signal s





Page24: NVVDD and FBVDDQ Decoupling




SPDI F Input



$$12V_F = 12V @ 5.5A$$

$$12V_EXT_F = 12V @ 6.25A$$
[illegible]


| | |
|--|---------|
| | GPI 012 |
| EMERGENCY MODE (12V_EXT present) | 0 |
| 150W POWER MODE (12V_EXT NOT present) | 1 |

2V5 Power Supply



$$V_{out} = V_{ref} * (1 + R_t/R_b)$$

$$2.52 = 0.8 * (1 + 22.6/10.5)$$




$$V_{o_Typ} = 0.8 \cdot (1 + 1/2.61) = 1.106V$$

5V and DDC_5V Power Supply

DDC_5V = 5V @ 200mA


LAYOUT NOTE: ADD MIN 200MM^2 COPPER AROUND THIS DPAK FOR HEAT DISSIPATION




$$V_{o_Typ} = 1.256 \text{V} \cdot (1 + 383/124) + 60\mu\text{A} \cdot 383 = 5.16\text{V}$$

IFP_PLLVDD Power Supply

I FP_PLLVDD = 1.8V @ 200mA




$$V_{o_Typ} = 0.8 \cdot (1 + 1/0.806) = 1.793V$$


| | | | | |
|----------------------------|---------|----------------------|---|--|
| NVI DI A CORPORATI ON | | |  | |
| 2701 SAN TOMAS EXPRESSWAY | | | | |
| SANTA CLARA, CA 95050, USA | | | | |
| NV_PN | | 600-10547-0011-000 A | | |
| ID | desl gn | PAGE | 27 OF 32 | |
| NAME | rachen | DATE | 07-AUG-2008 | |

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

| NET | M I N_L I_N_E DTH | VOLTAGE | NV_NET_MAX_CURRENT |
|---------|-------------------|---------|--------------------|
| FBVDDO | FBVDDO | 2.1V | 16A |
| 1N | PS_FB_BOOT | 16MIL | |
| 1N | PS_FB_UGATE | 16MIL | |
| 1N | PS_FB_UGATE_R | 16MIL | |
| 1N | PS_FB_PHASE | 16MIL | 16A |
| 1N | PS_FB_LGATE | 16MIL | |
| 1N | PS_FB_COMP | 16MIL | |
| 1N | PS_FB_FB | 16MIL | |
| 1N | PS_FB_RC | 16MIL | |
| 1N | PS_FB_RBOT | 16MIL | |
| 1N | PS_FB_SNUB | 16MIL | |
| 1N | FBVDDO_SENSE_R | 16MIL | |
| PEX_VDD | PEX_VDD | 1.1V | 2A |
| 1N | PS_FB_VCC5 | 16MIL | |
| 1N | PS_FB_VCC5 | 16MIL | |
| 1N | PS_1V1_DR | 12MIL | |
| 1N | PS_1V1_FB | 12MIL | |
| 1N | PS_1V1_CP | 16MIL | |
| 1N | PS_FBVDDO_FS | 16MIL | |




| | | | | | |
|--|--|-----------------------------|--|---|--|
| NVI DI A CORPORATION 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA | | | |  | |
| NV_PN | | 600-10547-0011-000 A | | | |
| ID | | dest gn | | PAGE 28 OF 32 | |
| NAME | | rachen | | DATE 07-AUG-2008 | |



| GPI 05 | GPI 06 | NVDD |
|--------|--------|-------------------|
| 0 | 0 | 1.1745V (DEFAULT) |
| 1 | 0 | |
| 1 | 1 | |

BLANK

Page31: Fan Connector



| | |
|-------------|---------------|
| ASSEMBLY | |
| PAGE DETAIL | Fan Connector |

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

| | | | |
|---|----------------|-------------|---|
| NV I D I A C O R P O R A T I O N 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA | | |  |
| NV_PN 600-10547-0011-000 A | | | |
| 1 D | desl gn | PAGE | 31 OF 32 |
| NAME | rachen | DATE | 07-AUG-2008 |

