

PCI-EXPRESS EDGE CONNECTOR






Table 1: Connection for JTAG

Production (No JTAG)	Install R1 & R2 .Don't Install TSW1	
Internal Use Only	Install TSW1 & Don't Install R2	
	JTAG	TSW1 Switch #1, 2, 3, 4, 5 and 6 closed (ON) #7,8 open
	NO JTAG	TSW1 Switch #1, 2, 3, 4, 5 and 6 open #7,8 closed (ON)

TSW1 & R2 are located on the bottom side of the board close to PCIE connector.

SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND
BUO	BRING UP ONLY

CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
72007 Advanced Micro Devices

This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from its use.


INC.	Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario
------	---------------------------------------------------------------------------------



Date: Monday, March 24, 2008


Sheet 1 of 21


Rev 0




+MVDD



Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario			
Date: Monday, March 24, 2008		Rev 0	
Sheet 4 of 21			





CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
©2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic or design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario







Date: Monday, March 24, 2008
Sheet 6 of 21













Rev 0

Title RV635 DDR2 - ASIC Grounds


Doc No. 105-B381xx-00A






CHANNEL A: 128MB/256MB DDR2




CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
72007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

IC:	Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario		
	Date: Monday, March 24, 2008	Rev 0	
Sheet	8	of	21


CHANNEL B: 128MB/256MB DDR2







CORE REGULATOR VDDC





$$+VDDC=0.8*(1+(ER1592/ER1597))$$







Power up Sequencing










Optional regulator for +1.1V Vout = 1.1V





Optional regulator for +1.8V Vout = 1.8V



$$V_{out} = 1.25V * [1 + (ER305/ER304)]$$





SYNC and DDC should be routed from the ASIC to the display connector without switching reference plane or running over split plane





DB15 pin	Standard VGA	DDC1 Host	DDC2B or DDC2B+ Host	DDC2AB Host	DDC1/2 Display
11	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Optional
12	Monitor ID bit 1	Monitor ID bit 1	Monitor ID bit 1	Monitor ID bit 1	Optional
4	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Optional
15	Monitor ID bit 3	Open	Open	Open	Optional
9	N/C	+5V	+5V	+5V	Optional
	Mechanical Key	50mA min	50mA min	50mA min	Optional
		1A max	1A max	1A max	Optional
Hardware Support	No	Yes	Yes	No	Yes

Based on VESA Display Data Channel (DDC) Standard Ver. 3 Dec. 15, 1997







RV635: no pull up on 3.3V, 2.2K pull up on 5V
RV630: 24.3K pull up on 3.3V, 19.1K on 5V





SYNC and DDC should be routed from the ASIC to the display connector without switching reference plane or running over split plane





DB15 pin	Standard VGA	DDC1 Host	DDC2B or DDC2B+ Host	DDC2AB Host	DDC1/2 Display
11	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Optional SDA
12	Monitor ID bit 1	Monitor ID bit 1	Monitor ID bit 1	Monitor ID bit 1	Optional SDA
4	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Optional SCL
15	Monitor ID bit 3	Open	Open	Open	Optional SCL
9	N/C	+5V	+5V	+5V	Optional
Hardware Support	No	Yes	Yes	No	Yes

Based on VESA Display Data Channel (DDC) Standard Ver. 3 Dec. 15, 1997











See BOM for qualified option.

DVI/DVI SCREWS with top tab



Need New Bracket



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
©2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario



Date: Monday, March 24, 2008

Rev 0

Sheet 19 of 21

Title RV635 DDR2 - Mechanical

Doc No. 105-B381xx-00A

<div>AMD</div>			Title		Schematic No.		Date:	
			RH PCIE RV635 2x256MB DDR2 DUAL DL-DVI-I DL-DVI-I VO FH		105-B381xx-00A		Monday, March 24, 2008	
			REVISION HISTORY					NOTE: This schematic represents the PCB, it does not represent any specific SKU. For Stuffing options (component values, DNI , ? please consult the product specific BOM. Please contact AMD representative to obtain latest BOM closest to the application desired.
Sch Rev	PCB Rev	Date	REVISION DESCRIPTION					
0	00A	??/??/07	Initial design for RV635 GDDR3					

