PG301 A02

Comanche 192b GDDR5, <150W, 2-way SLI

Tall DVI-I + DP + DP + DP/HDMI + DP

## TABLE OF CONTENTS

Page	Description							
1	Table of Contents							
2	Block Diagram							
3	PCI Express							
4	MEMORY: GPU Partition A/B							
5	MEMORY: FBA[31:0]							
6	MEMORY: FBA[63:32]							
7	MEMORY: FBB[31:0]							
8	MEMORY: FBB[63:32]							
9	MEMORY: GPU Partition C							
10	MEMORY: FBC[31:0]							
11	MEMORY: FBC[63:32]							
12	GPU PWR and GND							
13	GPU Decoupling							
14	DACA Interface							
15	IFPAB DVI-I-DL							
16	IFPEF with IFPE DP							
17	IFPF DP							
18	IFPC HDMI/DP							
19	IFPD DP							
20	MIOA							
21	MISC1: Fan, Thermal, JTAG, GPIO							
22	MISC2: ROM, XTAL, Straps							
23	PS: 5V, PEX_VDD, VID_PLL							
24	PS: FBVDD/Q							
25	PS: NVVDD Controller OVR4 option							

Page	Description						
26	PS: NVVDD Phase 1,2						
27	PS: NVVDD Phase 3,4						
28	[RESERVED]						
29	PS: NVVDD OVR2+1 option						
30	PS: Inputs, Filtering, and Monitoring						
31	PS: Sequence and Shutdown						
32	LEDs						
33	PS: IOVDD Regulator						
34	MECH: Bracket/Thermal						

## V320-2.0 change item:

Page15:DVI add esd

Page18:remove DP colay

Page20:HDMI add esd

Page21:4pin housing colay 6pin housing

Page25:NVVDD enable phase4

Page27:Add phase4

Page29:remove colay NVVDD power solution

Page30: 12V input bead change to choke 6pin power con colay 8pin con remove 0603 MLCC colay

Page32:stuff logo LED

## V330-1.0 change item:

## All IOVDD/NV3V3 change to 3V3\_F

Page03: 1.Remoce JATG circuit

2.Remoce U502/Q518/R1669/R1670/R663

Page09 : Remove MEMORY GPU Partition C

Page10 : Remove MEMORY\_FBC[31\_0] Page11 : Remove MEMORY FBC[63 32]

Page14: Remove R176 and connect to FB\_PLLVDD

Page15: 1. Remove LB502/R173/R174 and connect to FB\_PLLVDD

2. Remove R171

3. Change J6 footprint

Page16: 1.GPU pin AT8 connector to FB\_PLLVDD

2.Remove IFPE DP circuit

Page17 : Remove IFPF DP circuit

Page18 : GPU pin AT13 connector to FB\_PLLVDD

Page19 : GPU pin AT9 connector to FB\_PLLVDD

Page20 : Remove FRAMELOCK circuit

Page21: 1.Remove R183/R185/Q32

2.Remove R641/R642/R595/R555

3.Remove I2CB/GPIO4/GPIO8/GPIO11/GPIO18/GPIO19

4.Remove I2CC/I2CB/GPI06/GPI012/GPI09 level shift

5.Remove JTAG

Page22: 1.Remoce R628/R1641/R638/C740

2.Remoce GPU BUFRST\*

Page23: 1.Co-lay U12

2.C753 connector to PS1\_1V\_RS

Page24: Change MOS and Choke

Page26 : Change MOS

Page27 : Change MOS

Page30: 1.Change L20/L21 footprint

2.Add 12V Current Steering circuit

3.Remove some input MLCC

Page31 : Remove R147/R151/R142/R143/R145

Page32: 1.Remove Logo LED circuit 2.Remove IFP\_IOVDD circuit


3.Remove R2/DS1


Page33: 1.Remove IOVDD Regulator circuit


2.Remove R585/R581/R9


Page34 : Change BKT1 footprint


































































































Note:		2015/11/23								
	page: 20	Remove_SLI net								
	page:21	ADD GPIO11_LOGO_LED NET / Remove_S	SLI net							
	page:24	預留 FBVDDQ convertor : NB685								
	page:25	移除第四相線路,預留關閉二相線路								
	page:27	移除第四相線路								
	page:32	新增Logo LED線路/移除SLI LED線路								
									MICRO-STAR INT'L CO	0.,L
						 		MSI Size Custo	MS-V330	
A		В	С	D	E	F	G		н	

Е

В

А