




## PCI-EXPRESS EDGE CONNECTOR



### Table 1: Connection for JTAG

Production (No JTAG)	Install R1, R2 & Don't Install TSW1	
Internal Use Only	Install TSW1 & Don't Install R1 & R2	
	JTAG	TSW1 Switch #1, 2, 3, 4, 5 and 6 closed (ON) #8 and 7 open
	NO JTAG	TSW1 Switch #1, 2, 3, 4, 5 and 6 open #8 & 7 closed (ON)

**TSW1, R1 & R2 are located on the bottom side of the board close to PCIe connector.**

SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND
BUO	BRING UP ONLY

**CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.**  
**72007 Advanced Micro Devices**

This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, but not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.  
1 Commerce Valley Drive East  
Markham, Ontario




Date: Wednesday, December 10, 2008


Sheet 1 of 22

Rev 2


Title	RH RV770 GDDR5 DVI-I VO DVI-I	Part No.	105-B507xx-11
-------	-------------------------------	----------	---------------



Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario			
Date: Wednesday, December 10, 2008			Rev 2
Sheet	2	of	22

**Recommended caps:**  
(see BOM for qualified values/vendors)  
10uF , X6S, 0805, 6.3V, 1.4MM MAX THICK  
4.7uF , X6S/X5R, 0603, 6.3V/4V  
1uF, X6S, 0402, 6.3V  
100nF, X7R, 0402  
10nF , X7R, 0402





<p><b>CONFIDENTIAL &amp; PROPRIETARY TO ADVANCED MICRO DEVICES INC.</b>  <b>72027 Advanced Micro Devices</b>          This AMD logo schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement. This schematic and design is not to be reproduced, copied, or otherwise disclosed in any form without the prior written permission of AMD. Disclosure to third parties without AMD makes no representation or warranties of any kind regarding the design and design, including but not limited to, any implied warranty of merchantability or fitness for a particular purpose, and discloses responsibility for consequences resulting from use of the information included herein.</p>		<p><b>Advanced Micro Devices Inc.</b>  <b>1 Commerce Valley Drive East</b>  <b>Markham, Ontario L3R 9V7</b></p>	
<p><b>Title:</b> RH RV770 GDDR5 DVI-I VO DVI-I FH</p>		<p><b>Date:</b> Friday, December 12, 2008  <b>Sheet</b> 3 <b>of</b> 22</p>	
<p><b>Doc No.</b> 105-8075xx-11</p>		<p><b>Rev</b> 2</p>	







MVREFD/S =0.7\*  
VDDR1  
(GDDR3/4/5)


MVREFD/S = 0.7'  
VDDR1  
(GDDR3/4/5)



MVREFD/S = 0.7\*  
VDDR1  
(GDDR3/4/5)



MVREFD/S = 0.7\*  
VDDR1  
(GDDR3/4/5)



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.  
7207 Advanced Micro Devices  
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.  
1 Commerce Valley Drive East  
Markham, Ontario


Date: Wednesday, December 10, 2008


Rev 2

Sheet 6 of 22


Title RH RV770 GDDR5 DVH VO DVH-I P4 No. 105-B507xx-11












U1J			
<del>BK49</del>	SP_RX0P	SP_TX0P	<del>BH48</del>
<del>BL51</del>	SP_RX0N	SP_TX0N	<del>BH46</del>
<del>BJ50</del>	SP_RX1P	SP_TX1P	<del>BC45</del>
<del>BG52</del>	SP_RX1N	SP_TX1N	<del>BC44</del>
<del>BF48</del>	SP_RX2P	SP_TX2P	<del>BB45</del>
<del>BE49</del>	SP_RX2N	SP_TX2N	<del>BB44</del>
<del>BE51</del>	SP_RX3P	SP_TX3P	<del>AY43</del>
<del>BD62</del>	SP_RX3N	SP_TX3N	<del>AY41</del>
<del>BD48</del>	SP_RX4P	SP_TX4P	<del>AY45</del>
<del>BC49</del>	SP_RX4N	SP_TX4N	<del>AY44</del>
<del>BC51</del>	SP_RX5P	SP_TX5P	<del>AW48</del>
<del>BB52</del>	SP_RX5N	SP_TX5N	<del>AW46</del>
<del>BB48</del>	SP_RX6P	SP_TX6P	<del>AW48</del>
<del>BA49</del>	SP_RX6N	SP_TX6N	<del>AW46</del>
<del>BA51</del>	SP_RX7P	SP_TX7P	<del>AL43</del>
<del>AY52</del>	SP_RX7N	SP_TX7N	<del>AL41</del>
<del>AY48</del>	SP_RX8P	SP_TX8P	<del>AL48</del>
<del>AW49</del>	SP_RX8N	SP_TX8N	<del>AL46</del>
<del>AW51</del>	SP_RX9P	SP_TX9P	<del>AT48</del>
<del>AV52</del>	SP_RX9N	SP_TX9N	<del>AT46</del>
<del>AV48</del>	SP_RX10P	SP_TX10P	<del>AT45</del>
<del>AL49</del>	SP_RX10N	SP_TX10N	<del>AT44</del>
<del>AL51</del>	SP_RX11P	SP_TX11P	<del>AR43</del>
<del>AT52</del>	SP_RX11N	SP_TX11N	<del>AR41</del>
<del>AT48</del>	SP_RX12P	SP_TX12P	<del>AR45</del>
<del>AR49</del>	SP_RX12N	SP_TX12N	<del>AR44</del>
<del>AR51</del>	SP_RX13P	SP_TX13P	<del>AN42</del>
<del>AP52</del>	SP_RX13N	SP_TX13N	<del>AN41</del>
<del>AP48</del>	SP_RX14P	SP_TX14P	<del>AN45</del>
<del>AN49</del>	SP_RX14N	SP_TX14N	<del>AN44</del>
<del>AN51</del>	SP_RX15P	SP_TX15P	<del>AM42</del>
<del>AM52</del>	SP_RX15N	SP_TX15N	<del>AM41</del>
<del>BM47</del>	SP_REFCLKP	SP_CALRP	<del>AH39</del>
<del>BK48</del>	SP_REFCLKN	SP_CALRN	<del>AH38</del>

RV770 GL A11












**LDO #2:** Vin = 2.5V to 3.6V MAX      Vout = +1.8V +/- 3%      Iout = 1.7A (TBV) RMS MAX  
**PCB:** Min 70mm sq. copper area for cooling







**LDO #3: Vin = +1.50V to 2.1VMAX      Vout = +1.1V +/- 3%      Iout = Up to 1.3A (TBV) RMS MAX**  
**PCB: Min 70mm sq. copper area for cooling**



### Regulators for +5V, +5V\_VESA and +5V\_VESA2




$$V_{out} = 1.25V * [1 + (R_{305}/R_{304})]$$



DB15 pin	Standard VGA	DDC1 Host	DDC2B or DDC2B+ Host	DDC2AB Host	DDC1/2 Display
11	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Optional	
12	Monitor ID bit 1	Monitor ID bit 1	Monitor ID bit 1	Optional	
4	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Optional	
15	Monitor ID bit 3	Open	Open	Optional	
9	N/C	+5V	+5V	+5V	Optional
Hardware Support	No	Yes	Yes	No	Yes

Based on VESA Display Data Channel (DDC) Standard Ver. 3 Dec. 15, 1997



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.  
7207 Advanced Micro Devices  
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.  
1 Commerce Valley Drive East  
Markham, Ontario




Date: Wednesday, December 10, 2008

Rev 2

Sheet 15 of 22

Title: RH RV770 GDDR5 DVI-I VO DVI-I FH


Doc No. 105-B507xx-11



DB15 pin	Standard VGA	DDC1 Host	DDC2B or DDC2B+ Host	DDC2AB Host	DDC1/2 Display
11	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Optional
12	Monitor ID bit 1	Monitor ID bit 1	Monitor ID bit 1	Monitor ID bit 1	Optional
4	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Optional
15	Monitor ID bit 3	Open	Open	Open	Optional
9	N/C	+5V	+5V	+5V	Optional
Hardware Support	Mechanical Key	Yes	Yes	No	Yes

Based on VESA Display Data Channel (DDC) Standard Ver. 3 Dec. 15, 1997





## HDMI

MSY-19M0061-L06

STARTAKE\_10P-1



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.  
7207 Advanced Micro Devices

This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.  
1 Commerce Valley Drive East  
Markham, Ontario

Date: Thursday, December 11, 2008

Rev 2

Sheet 18 of 22




Title RH RV770 GDDR5 DVH VO DVI-I FH

Doc No. 105-B507xx-11









<div>AMD</div>			Title		Schematic No.		Date:				
			RH RV770 GDDR5 DVI-I VO DVI-I FH		105-B507xx-11		Wednesday, December 10, 2008				
			REVISION HISTORY					NOTE: This schematic represents the PCB, it does not represent any specific SKU. For Stuffing options (component values, DNI , ? please consult the product specific BOM. Please contact AMD representative to obtain latest BOM closest to the application desired.		Rev 2	
Sch Rev	PCB Rev	Date	REVISION DESCRIPTION								
0	00A	08/01/04	Initial design for B507 based on B500 board with display chanaged to DVI VO- DVI								
1	10	08/05/05	Based on B507-00 PCB with the following changes: 1. Spread Spectrum changed to MAXIM- pg.7 2. Add second 12V AUX power supply - pg.17 3. Add temperature monitor for VDDC regulator - pg.17 4. Add 12V_BUS & 12V_EXT input switch circuit - pg.17								
2	11	08/07/21	08/07/21								
V174-0A	0A	08/11/04	1.Page1 Remove TSW1 2.Page3 Remove TX3,TX4,TX5 ,Enable DDC1 and Add CLK GEN 3.Page7 Close GPIO5,15,18,19,20,24~28, GENERIC 4.Page11 Change VDDC POWER solution to UP6206 5.Page12 Change +MVDDQ POWER solution to UP6101 6.Page13 Combine +MVDDC with +MVDDQ in same circuit 7.Page14 Change +5V circuit 8.Page16 Del DVI Connector 9.Page17 Del AUX Hot Plug/ Unplug Fault supprt, 12V_BUS & 12V_EXT Input Switch Circuit 10.Page18 Add HDMI Connector 11.Page19 Del U4001								
	10	08/12/10	1.Page11 Change VDDC output chock footprint 2.Page11 Change U507 VCC conenct to 12V 3.Page12 Change MVDD output chock footprint.								

