

P815-D01: G96 MXM V3.0
256/512MB 128-BIT GDDR3
LVDS, QUAD DP


www.laptop-schematics.com

Table of Contents

- Page 1: Cover Page
- Page 2: PCI EXPRESS Interface
- Page 3: Frame Buffer GPU Interface
- Page 4: Frame Buffer Partition A Memories
- Page 5: Frame Buffer Partition C Memories
- Page 6: Memory Decoupling Caps
- Page 7: DACs, Clock-Generation
- Page 8: DP LINK C,D,E,F
- Page 9: MXM Connector, IO-Section
- Page 10: GPIOs, JTAG, Thermal Sensor
- Page 11: LVDS, VBIOS and HDCP ROM
- Page 12: MIOA, MIOB, GPU GND
- Page 13: NVVDD Power Supply
- Page 14: FBVDDQ, PEX1V2 and IPF_VDD Power Supply
- Page 15: STRAPS, TTP, MOUNTING HOLE


SKU	VARIANT	NVPN	ASSEMBLY
B	BASE	600-10815-base-400	BASE LEVEL GENERIC SCHEMATIC ONLY. COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL.
1	SKU0000	600-10815-0000-400	G96M 128bit GDDR3 MXM V3.0
2	SKU0001	600-10815-0001-400	P815-D01 SKU1 G96-600 MXM3.0 TYPE-A 512MB 4pcs 32MX32
3	SKU0002	600-10815-0002-400	P815-D01 SKU2 G96-750 MXM3.0 TYPE-A 256MB 4pcs 16MX32
4	SKU0003	600-10815-0003-400	P815-D01 SKU3 G96-630 MXM3.0 TYPE-A 256MB 4pcs 16MX32
5	SKU0004	600-10815-0004-400	P815-D01 SKU4 G96-630 MXM3.0 TYPE-A 256MB 4pcs 16MX32
6	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
7	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
8	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
9	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
10	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
11	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
12	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
13	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
14	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
15	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>

PAGE 2) MXM-11 GOLDEN EDGE, PCI EXPRESS INTERFACE




ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	P815-D01 SKU3 G96-630 MXM3.0 TPYE-A 256MB 4pcs 16MX32
PAGE DETAIL	PCI EXPRESS Interface

NVI DIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	600-10815-0003-400 C		
ID	p815_d01	PAGE	2 OF 15
NAME	l bao	DATE	14-JUL-2008

PAGE 3) GPU MEMORY INTERFACE



NVIDIA CORPORATION


2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA

NV_PN	600-10815-0003-400 C
-------	----------------------

ID	p815_d01	PAGE	3 OF 15
NAME	l bao	DATE	14-JUL-2008

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

FRAME BUFFER PARTITION A



NET RULES for FrameBuffer A

NET	NV_CRI TI CAL	NV_I MPEDANCE	DI FFPAI R
FBA_CLK0	1	80DI FF	FBA_CLK0
FBA_CLK0*	1	80DI FF	FBA_CLK0
FBA_CLK1	1	80DI FF	FBA_CLK1
FBA_CLK1*	1	80DI FF	FBA_CLK1

NET	VOLTAGE	MAX_CURRENT	MI N_WI DTH
FBA_VREF0	1.26V	0.02A	12MI L
FBA_VREF1	1.26V	0.02A	12MI L
FBA_VREF2	1.26V	0.02A	12MI L
FBA_VREF3	1.26V	0.02A	12MI L
FBA_Z00	1.26V	0.02A	12MI L
FBA_Z01	1.26V	0.02A	12MI L


NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.




NV_PN	600-10815-0003-400 C		
ID	p815_d01	PAGE	4 OF 15
NAME	l bao	DATE	14-JUL-2008

PAGE 5) MEMORY PARTITION C






VREF	RTop	RBot	FBVDDQ	PERF MODE	GPI O10
0.77V	549	1k33 931	1.55V	Low	Hi gh
0.90V	549	1k32 931	1.8V	Low	Hi gh
1.09V	549	1k33	1.55V	Hi gh	Low
1.26V	549	1k33	1.8V	Hi gh	Low

NET RULES for FrameBuffer C


	NET	NV_CRTICAL	NV_IMPEDANCE	DIFPAIR
5.2A: 3.4G	 FBC_CLK0	1	80DIF	FBC_CLK0
5.2A: 3.4G	 FBC_CLK0*	1	80DIF	FBC_CLK0
5.2D: 3.4G	FBC_CLK1	1	80DIF	FBC_CLK1
5.2D: 3.4G	 FBC_CLK1*	1	80DIF	FBC_CLK1

5. 5A<>	3. 3D<>	OUT	FBC DOS WP<7. 0>	1	400HM
5. 4A<>	3. 4D<>	IN	FBC DOS RN<7. 0>	1	400HM
5. 4A<>	3. 3D<>	OUT	FBC DQM<7. 0>	1	400HM
	3. 1E<>	BI	FBC D<63. 0>	1	400HM
5. 1A<	3. 4A<>	IN	FBC CMD<27. 0>	1	600HM

	NET	VOLTAGE	MAX_CURRENT	MIN_WIDTH
	FBC_VREF0	1.26V	0.02A	12MIL
	FBC_VREF1	1.26V	0.02A	12MIL
	FBC_VREF2	1.26V	0.02A	12MIL
	FBC_VREF3	1.26V	0.02A	12MIL
	FBC_Z00	1.26V	0.02A	12MIL
	FBC_Z01	1.26V	0.02A	12MIL



DECOUPLING CAPS FOR MEMORYS (PARTION A AND PARTION C)



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA




NV_PN	600-10815-0003-400 C		
ID	p815_d01	PAGE	6 OF 15
NAME	lbao	DATE	14-JUL-2008



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION	
2701 SAN TOMAS EXPRESSWAY	
SANTA CLARA, CA 95050, USA	
NV_PN	600-10815-0003-400 C
ID	p815_d01
NAME	lbaio
PAGE	7 OF 15
DATE	14-JUL-2008

PAGE 8) LINK CD, LINK EF



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION


2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



ASSEMBLY	PB15-D01 SKU3 G96-630 MM3.0 TPYE-A 256MB 4pcs 16MX32
PAGE DETAIL	DP LINK C, D, E, F


NV_PN	600-10815-0003-400 C		
ID	p815_d01	PAGE	8 OF 15
NAME	l bao	DATE	14-JUL-2008

MXM CONNECTOR








ASSEMBLY	P815-D01 SKU3 G96-630 MXM3.0 TPYE-A 256MB 4pcs 16MX32
PAGE DETAIL	MXM Connector, 10-Section


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.









	NET	VOLTAGE	MIN_WIPTH_LINE	NV_NET_MAX_CURRENT
PEX_VDD	PEX_VDD	1.2V	12MIL	3.48A
FBVDDQ	FBVDDQ	1.8V	12MIL	10A
PS_VI_N_PEX	PS_VI_N_PEX		12MIL	

FBVDDQ=1.8V
APPROX. 5A @ 400KHZ
INPUT CURRENT RMS = 2.15A @ 7.5V INPUT
OUTPUT PEAK TO PEAK CURRENT = 1.51A @ 22V INPUT
SWITCHING FREQ = 500KHZ




$$V_{out} = V_{ref} * (1 + R_{top} / R_{bot})$$
$$1.805V = 0.6V * (1 + 3.09k / (1.96k || 7.15k))$$
$$1.546V = 0.6V * (1 + 3.09k / 1.96k)$$




ASSEMBLY	P815-D01 SKU3 G96-630 MXM3.0 TPYE-A 256MB 4pcs 16MX32
PAGE DETAIL	FBVDDQ, PEX1V2 and 1PF_VDD Power Supply

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	600-10815-0003-400 C		
ID	p815_d01	PAGE	14 OF 15
NAME	l_bao	DATE	14-JUL-2008





	3V3	GND
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111

STRAP0

STRAP1

STRAP2

ROM_SO

ROM_SI

ROM_SCLK

USER_BI T0	0xF:	45K PU (unused)
USER_BI T1		
USER_BI T2		
USER_BI T3		



3GI 0_PADCFG_LUT_ADRO		
3GI 0_PADCFG_LUT_ADR1	0x0:	Desktop default t (normal swing) - 5k PD
3GI 0_PADCFG_LUT_ADR2	0x1:	Mobil e default t (low swing) - 10k PD
3GI 0_PADCFG_LUT_ADR3		acc. to //hw/tesl a_g98b/manual s/dev_ext_devi ces.ref

PCI_DEVI D_0		all 4 bits set by HW strapping
PCI_DEVI D_1	0x064A:	15K PU (NB9E-GE)
PCI_DEVI D_2		
PCI_DEVI D_3		

TV_MODE_BI T0	0x0:	NTSC-M
TV_MODE_BI T1		5K PU
TV_MODE_BI T2		
XCLK_277	1:	PCI -E GEN2

RAM_CFG_0	256 MB (4pcs. 16Mx32)	512 MB (4pcs. 32Mx32)
RAM_CFG_1	RAM_CFG[3:0] Defi ni ti ons	RAM_CFG[3:0] Defi ni ti ons
RAM_CFG_2	0000 Reserved 0001 Qi monda 0010 Hyni x 0011 Samsung	0100 25k PD Reserved 0101 30k PD Qi monda 0110 35k PD Hyni x 0111 45k PD Samsung
RAM_CFG_3		

PCI_DEVI D_EXT	0:	
SUB_VENDOR	1: SUB_VENDOR BIOS	30K PD
SLOT_CLK_CONFI G	1:	
PEX_PLL_EN_TERM100	1: TERM100 ENABLED	



NVIDIA CORPORATION	
2701 SAN TOMAS EXPRESSWAY	
SANTA CLARA, CA 95050, USA	
NV_PN	600-10815-0003-400 C
ID	p815_d01
NAME	Tbao
PAGE	15 OF 15
DATE	14-JUL-2008

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.