PG186-A00 256b GDDR6 x16 DP + DP + DP + HDMI/DP TABLE OF CONTENTS Page Description Description Description Page Table of Contents 26 MISC: XTAL, PLL 2 Block Diagram 27 PS: 5V 3 PCI Express 28 PS: 1V8 PS: PEXVDD PCI Termination 29 MEMORY: GPU Partition A/B PS: FBVDD CONTROLLER, PHASE 1 5 30 MEMORY: FBA Partition 31..0 PS: FBVDD PHASE 2 6 31 PS: NVVDD CONTROLLER OVR8 MEMORY: FBA Partition 63..32 32 MEMORY: FBB Partition 31..0 PS: NVVDD Phase 1, 2 9 MEMORY: FBB Partition 63..32 34 PS: NVVDD Phase 3, 4 10 MEMORY: GPU Partition C/D 35 PS: NVVDD Phase 5, 6 PS: NVVDD Phase 7, 8 MEMORY: FBC Partition 31..0 11 36 MEMORY: FBC Partition 63..32 37 PS: INPUT SWITCH RTD3 12 MEMORY: FBD Partition 31..0 PS: INPUT SWITCH RAIL BALANCE 13 38 MEMORY: FBD Partition 63..32 PS: 12V CURRENT STEERING 14 39 GPU PWR and GND PS: INPUTS, FILTERING AND MONITORING 15 16 **GPU Decoupling** 41 PS: CURRENT STEERING, HOT UNPLUG DETECT 17 **GPU DECOUPLING** 42 PS: PRE-FILTER 18 IFPAB TALL-DP 43 SEQUENCE: 5V, 1V8, NV3V3 ENABLE 19 IFPE DP SEQUENCE: NV, PEX, FB ENABLE 20 IFPF USBC 45 SEQUENCE: PCIE VOLTAGE MONITOR IFPC HDMI 2.0/DP SEQUENCE: MISC 21 46 LED & FAN HEADERS 22 IFPD DP 47 23 NVHS INTERFACE 48 LED 2 24 MISC: FAN, THERMAL, JTAG, GPIO, STEREO Mechanical: Bracket/Thermal Solution MISC3: ROM, STRAPS 25 MICRO-STAR INT'L CO.,LTD MS-V386 Page 1:Table of Contents Date: Wednesday, November 20, 2019 Sheet 1 of 49































































































