




PCI-EXPRESS BUS







NOTE: some of the PCIE testpoints will be available trought via on traces. PART1 OF 7 ▼ TP28 (2) PETp0_GFXRp0 (2) PETn0_GFXRn0 ₫ TP29 (2) PETp1_GFXRp1 (2) PETp1_GFXRp1 PCIE_RX1P PCIE_RX1N ▼ TP32 AE31_ PCIE_RX3P AE31_ PCIE_RX3N (2) PETp3_GFXRp3 (2) PETp3_GFXRp3 GFXTp3_PERp3 (2) GFXTn3_PERn3 (2) ₫ TP35 AE30 AD30 (2) PETp4_GFXRp4 (2) PETp4_GFXRp4 GFXTp4_PERp4 (2)
GFXTn4_PERn4 (2) ▼ TP38 (2) PETp5_GFXRp5 (2) PETn5_GFXRn5 GFXTp5_PERp5 (2) GFXTn5_PERn5 (2) ₫ TP39 ▼ TP40













CORE REGULATOR VDDC





MS-V016 ATI RV410













(14) MDB[63..0] (MDB[63..0] TERMINATION FOR MEMORY CHANNEL B **SERIES Resistors** For Bi-Directional signals, Series resistors should be placed close to the memory **Proper Termination of QSB?**






RV410 Shared	Straps		REV. 0.		
STRAPS	PIN	DESCRIPTION	VALUE		
PCIE_SWING	GPIO(0)	Transmitter Swing Control 0: 50% Tx output swing mode 1: full Tx output swing	1		
TRANSMIT_DE-EMPHASIS	GPIO(1)	Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled	1		
PCIE_MODE (ATI Internal)	71 Internal) 01: Kyrene-compatible mode 10: PC/L Express 1.0 mode 11: RESERVED .0 mode 11: RE				
TX_IEXT					
FORCE _COMPLIANCE	GPIO(5)	Force chip to get to compliance state quickly for Tester purposes 0: Normal operation 1: Force to compliance state 0			
PLL_BW (ATI Internal)	GPIO(6)	0: Full PLL Bandwidth 1: Reduced PLL bandwidth	0		
DEBUG_ACCESS	GPIO(8)	Strap to set the debug muxes to bring out DEBUG signals even if registers are inaccessible 0: Disable debug access 1: Enable debug access	0		
ROMIDCFG(3:0)	GPIO(9,13:11)	If no ROM attached, controls chip IDis. If rom attached identifies ROM type. GPR0[5,13,2,17] 000x - No ROM.CHG, ID=00 001x - No ROM. CHG, ID=01 001x - No ROM. CHG, ID=01 001x - No ROM. CHG, ID=01 001x - No ROM. AT 25F10x ROM (Atme) 1010 - 1M Serial AT25F10x ROM (Atme) 1010 - 1M Serial AT25F10x ROM (Atme) 1010 - 1M Serial AT25F10x ROM (Atme) 1010 - 15 2x Serial Mx25F10 ROM (ST) 1100 - 5 12x Serial Mx25F10 ROM (ST) 1100 - 5 12x Serial Mx25F10 ROM (ST) 1101 - 1M Serial Wx455F1 2 ROM (MST) 1101 - 1M Serial ST225VP10 ROM (SST) 111 - 1M Serial ST225VP10 ROM (SST) 112 - 1M Serial ST225VP10 ROM (SST) 113 - 1M Serial ST225VP10 ROM (SST) 114 - 1M Serial ST225VP10 ROM (SST) 115 - 1M Serial ST225VP10 ROM (SST) 116 - 1M Serial ST225VP10 ROM (SST) 117 -	1100		
VIP_DEVICE	VSYNC	Indicates if any slave VIP host devices drove this in low during reset. o - Slave VIP host port devices present 1 - No slave VIP host port devices reporting presence during reset	1		
RFU	HSYNC	RFU 0 - Normal 1 - Not used	0		

RV410 Dedicated Straps					
ZV_VOLTAGE_SEL0	DVOVMODE_0	DVOVMODE_0 is for ZV_LCDCNTL and ZV_LCDDATA(11:0). 0 - 3.3 v signsling 1 - 1.8 V signsling	0		
ZV_VOLTAGE_SEL1	DVOVMODE_1	DVOVMODE_1 is for ZV_LCDDATA(23:12) 0-3.3V signaling 1 - 1.8 V signaling	0		

Board Straps			REV. 0.3
STRAPS	PIN	DESCRIPTION	VALUE
MEMTYPE(1:0)	DVALID, PSYNC.	Memory connected to R420 identification for BIOS 00 - Samsung GDDR 3 memory 144 Ball BGA package 01 - TBD 10 - TBD 11 - TBD	000
DC_Strap1	GPIO(10)	Internal TMDS Enabled 0 - Disabled 1 - Enabled	1
DC_Strap2	LCDDATA(13)	Video Capture Enabled 0 - Disabled 1 - Not detected	0
DC_Strap3	LCDDATA(14)	HDTV out detect 0 - Detected 1 - Enabled	1
DC_Strap4, DEMUX_SEL	LCDDATA(15,19)	Video capture enable 00 - DAC2 Off 01 - DAC2 On as GRT 10 - DAC2 On as TVOUT 11 - DAC2 On as TVOUT	01
PAL/NTSC	LCDDATA(18)	TVO Standard Default (Resistor pull-up and switch short to GND) 0 - PAL (on board resistor pull-down and switch closed) 1 - MTSC (on board resistor pull-up)	1




WARNING


Some of those straps must be connected to +VDD_1.8V if ZV_LCDATA bus is set to 1.8 V.


MS-V016 ATI RV410

ize Document Number Rev OA


Author: Monday, March 28, 2005 Sheet 15, 01 24










PRIMARY DVI-I CONNECTOR (DVI-I1)








	MS-V016	ATI RV410)	
Size C	Document Number					Rev 0A
Date:	Monday, March 28, 2005	Sheet	19	of	24	














	MS-V016	AT	IRV	410)	
Size C	Document Number					Rev 0A
Date:	Monday, March 28, 2005	Sheet	21	of	24	

