







## Page2: PCI Express










The diagram illustrates the termination of the FBA command bus. It consists of two main vertical sections, each connected to a common ground (GND) at the bottom. The left section, labeled 'FBA\_CMD5' through 'FBA\_CMD4', and the right section, labeled 'FBA\_CMD11' through 'FBA\_CMD25', each contain a series of termination components. Each component is represented by a resistor symbol with a value and a common connection point. The components are connected to a common ground line labeled 'GND' at the bottom. The components are connected to a common ground line labeled 'GND' at the bottom.

Label	Component	Value	Common
FBA_CMD5	2RP38	100 7	COMMON
FBA_CMD5	4RP38	100 5	COMMON
FBA_CMD5	4RP10A	100 8	COMMON
FBA_CMD5	2RP10D	100 7	COMMON
FBA_CMD5	2RP10D	100 7	COMMON
FBA_CMD9	3RP5C	100 6	COMMON
FBA_CMD9	4RP5D	100 5	COMMON
FBA_CMD9	1RP7A	100 8	COMMON
FBA_CMD9	2RP7B	100 7	COMMON
FBA_CMD9	2RP7B	100 7	COMMON
FBA_CMD28	3RP8C	100 6	COMMON
FBA_CMD28	4RP8D	100 5	COMMON
FBA_CMD28	4RP8D	100 5	COMMON
FBA_CMD27	4RP4D	100 5	COMMON
FBA_CMD27	3RP4C	100 6	COMMON
FBA_CMD27	3RP4C	100 6	COMMON
FBA_CMD13	2RP1B	100 7	COMMON
FBA_CMD13	4RP1D	100 5	COMMON
FBA_CMD13	1RP5C	100 8	COMMON
FBA_CMD10	2RP5B	100 7	COMMON
FBA_CMD10	2RP5B	100 7	COMMON
FBA_CMD23	2RP2B	100 7	COMMON
FBA_CMD23	4RP2D	100 5	COMMON
FBA_CMD23	4RP5D	100 5	COMMON
FBA_CMD23	3RP5C	100 6	COMMON
FBA_CMD23	3RP5C	100 6	COMMON
FBA_CMD6	3P11C	100 6	COMMON
FBA_CMD6	3P11D	100 5	COMMON
FBA_CMD4	3P10D	100 5	COMMON
FBA_CMD4	3P10D	100 5	COMMON
FBA_CMD4	3P10D	100 6	COMMON
FBA_CMD4	3P10D	100 6	COMMON
FBA_CMD11	3RP7C	100 6	COMMON
FBA_CMD11	4RP7D	100 5	COMMON
FBA_CMD11	4RP7D	100 5	COMMON
FBA_CMD16	1RP8A	100 8	COMMON
FBA_CMD16	2RP8B	100 7	COMMON
FBA_CMD16	2RP8B	100 7	COMMON
FBA_CMD14	1RP1A	100 8	COMMON
FBA_CMD14	3RP1C	100 6	COMMON
FBA_CMD14	4RP2D	100 5	COMMON
FBA_CMD14	1RP4A	100 8	COMMON
FBA_CMD14	2RP6B	100 7	COMMON
FBA_CMD14	2RP6B	100 7	COMMON
FBA_CMD30	1RP3A	100 8	COMMON
FBA_CMD30	3RP3C	100 6	COMMON
FBA_CMD30	4RP4D	100 5	COMMON
FBA_CMD21	1P11A	100 8	COMMON
FBA_CMD21	2P11B	100 7	COMMON
FBA_CMD21	2P11B	100 7	COMMON
FBA_CMD26	2RP4B	100 7	COMMON
FBA_CMD26	1RP4A	100 8	COMMON
FBA_CMD26	3RP5C	100 6	COMMON
FBA_CMD26	4RP6D	100 5	COMMON
FBA_CMD26	1RP2A	100 8	COMMON
FBA_CMD26	1RP2A	100 8	COMMON
FBA_CMD29	2RP6B	100 7	COMMON
FBA_CMD29	1RP6A	100 8	COMMON
FBA_CMD29	4RP6D	100 5	COMMON
FBA_CMD29	3RP6C	100 6	COMMON
FBA_CMD29	3RP6C	100 6	COMMON










**\*\* XPWR pins are configurable.**

These pins are not connected on the substrate.



Therefore, XPWR pins can be assigned as needed,  
to improve Top layer routing, power delivery.


















## Smart Fan



XTALSSIN	XTALOUTBUFF	Inverted PWM %
PU	PU	66 (33% HIGH)
PU	PD	50 (50% HIGH)
PD	PU	33 (66% HIGH)
PD	PD	0 (100% HIGH)



x16 mode Strap Definitions

RAMCFG[5:2]	Config	FB Bus Width	Definitions
0000		64-bit	Reserved
0001	256Mx16 DDR3	64-bit	Micron
0010	256Mx16 DDR3	64-bit	Hynix
0011	256Mx16 DDR3	64-bit	Samsung
0100		64-bit	Reserved
0101	128Mx16 DDR3	64-bit	Micron
0110	128Mx16 DDR3	64-bit	Hynix
0111	128Mx16 DDR3	64-bit	Samsung
1000		64-bit	Reserved
1001	256Mx16 DDR3 Dual Rank	64-bit	Micron
1010	256Mx16 DDR3 Dual Rank	64-bit	Hynix
1011	256Mx16 DDR3 Dual Rank	64-bit	Samsung
1100		64-bit	Reserved
1101	128Mx16 DDR3 Dual Rank	64-bit	Micron
1110	128Mx16 DDR3 Dual Rank	64-bit	Hynix
1111	128Mx16 DDR3 Dual Rank	64-bit	Samsung

STRAPS




SKU 0 DEVID = 0x1283  
SKU 1 DEVID = 0x1280

STRAP PIN MODE TABLE

PIN NAME	MULTI-LEVEL bit [3:0]	BINARY BRINGUP
STRAP0	USER[3:0]	3GIO_PADCFG_LUT_ADR0
STRAP1	3GIO_PADCFG_ADR[3:0]	3GIO_PADCFG_LUT_ADR1
STRAP2	PCI_DEVID[3:0]	3GIO_PADCFG_LUT_ADR2
STRAP3	SOR[3:0]_EXPOSED	3GIO_PADCFG_LUT_ADR3
STRAP4	RESERVED, RESERVED, PCIE_MAX_SPEED, DP_PLL_VDD_33V	PCI_MAX_SPEED
ROM_SCLK	PCIDEVID[4], SUB_VENDOR, PCIDEVID[5], PEX_PLL_EN_TERM	SMB_ALT_ADDR
ROM_SI	RAMCFG[3:0]	SUB_VENDOR
ROM_SO	FB[1], FB[0], SMB_ALT_ADDR, VGA_DEVICE	VGA_DEVICE


NOTE 2: See table 1 for the correct value/LOCATION of the strap resistor for the desired modes



Backdrive Prevention




3V3\_PROT = 3.3V @ 320mA


FAN CIRCUIT






PEX\_VDD







VCE(4)	N/VCD
00000	0.8000V
00001	0.8120V
00002	0.8200V
00011	0.8375V
00100	0.8500V
00101	0.8620V
00110	0.8740V
00111	0.8875V
01000	0.9000V
01001	0.9120V
01010	0.9200V
01011	0.9375V
01100	0.9500V
01101	0.9620V
01110	0.9740V
01111	0.9875V
10000	1.0000V
10001	1.0120V
10010	1.0200V
10011	1.0375V
10100	1.0500V
10101	1.0620V
10110	1.0740V
10111	1.0875V
11000	1.1000V
11001	1.1120V
11010	1.1200V
11011	1.1375V
11100	1.1500V
11101	1.1620V
11110	1.1740V
11111	1.1875V

PWM	Freq	Vref(V)
RT8120AGS:	300kHz,	0.5V
EM5303AGE:	300kHz,	0.5V
RT8105GS:	300kHz,	0.8V
RT8101:	300kHz,	0.8V
APW716SAKE:	300kHz,	0.8V
APW7120KE:	300kHz,	0.8V
NCP1575DR2G:	275kHz,	0.8V

values for Rb1, Rb2  
Rb3, Rb4 and Rb5  
will be calculated based  
on the needed voltages

