

# NV15, 1/2MX32 TERMINATED DDR, RGB, INTERNAL DVI-I, AGP.

PCI DEVICE ID 0X0=0X150 FOR NV15.


STRAPS: AGP4X, SIDEBAND DIS, FAST WRITE ENA, ADP BIOS, NORMAL PCIAD, 14.318MHZ

SWITCHER1(VTT) SET TO 1.25V  
SWITCHER2(NVVD) SET TO 2.05V  
LINEAR(FBVDDQ) SET TO 2.5V


## HISTORY FROM REV. C01:

- 1) Updated BOM/Schematic Discrepancies.
- 2) Only Support Terminated DDR.
- 3) Removed External TMDS.
- 3) GNDed Unused DFP pins.
- 3) Added bracket and hex screws for DVI connector.
- 4) Re-implemented the LCC from C01 after the TMDS regulator circuit on the DFPVCC rail.
- 5) Changed DFP\_Vref filter CAP C221 and C222 to DFPVCC (it was filter to GND).
- 6) Increased C222(DFP\_Vref filter) to 2x22uf.
- 7) Added 10UF(CASEB) and a 0.1UF(0603) decoupling for AGP 3.3V at NV15.
- 8) Added decoupling for the FBVDDQ at NV15.T6/U6 to lower the DFPVCC noise from 246mVpp to 150mVpp.
- 9) Changed both switcher output inductors to 7.8UH.
- 10) Changed DFP\_VREF R218 to 0-Ohm
- 11) Changed DFP\_RSET R217 to 681-Ohm 1%
- 12) C225 decoupled to GND
- 13) Changed R112 to 301K 1%.
- 14) Changed R115 to 221K 1%.
- 15) Changed R500 to 681 1%.
- 16) Changed R217 to 432 1%.
- 17) Remove C221-100pF to have room for item 18 below.
- 18) Increased DFP\_Vref to 2x22UF to DFPVCC and 1x22UF to GND.
- 19) Changed R217 to 100R 1%.

602-P0020-0000-E00

 nVIDIA	NVIDIA Corporation 3535 Monroe St Santa Clara, CA 95051, USA			
	NV15, 2MX32 DDR 64MB, RGB, DVI-I, AGP4X			
	Size B	CAGE Code	DWG NO	Rev B
Tuesday, November 14, 2000	Scale		Sheet 1 of 19	

{Item}\t{Quantity}\t{Reference}\t{Assembly}{Source Package} {Value}\t  
{Assembly}{Source Package} {Value}{PN}{AVL1}{AVL2}{AVL3}{AVL4}{AVL5}



U900

SDRAM/DDR

U901

SDRAM/DDR


U902


SDRAM/DDR






U903

SDRAM/DDR


Title	
<Title>	
Size	Document Number
A	<Doc>
Date:	Tuesday, November 14, 2000
Sheet	1 of 1
Rev	<RevCode>









# 1b1. AGP I/O

		NVIDIA Corporation 3535 Monroe St Santa Clara, CA 95051, USA	
Size	CAGE Code	DWG NO	Rev
Scale		Sheet	3 of 19


Tuesday, November 14, 2000



7,14 TVED[11:0] >>  
7,14 VIPD[7:0] >>



## 1z. NV15 HOST STRAPS

 nVIDIA	NVIDIA Corporation 3535 Monroe St Santa Clara, CA 95051, USA			
	Size B	CAGE Code	DWG NO	Rev
Tuesday, November 14, 2000	Scale	Sheet 5 of 19		



Size
------

CAGE Code

DWG NO	
--------	--

Rev


Tuesday, November 14, 2000


Scale





6 of 19



>>TVED[11:0] 5,14  
 <<VIPD[7:0] 5,14








### 3b. FB DECOUPLING






nVIDIA



NVIDIA Corporation  
3535 Monroe St  
Santa Clara, CA 95051, USA

Size	CAGE Code	DWG NO	Rev
C			
Scale	Sheet	9 of 19	
Tuesday, November 14, 2000			









<< FBD[127:0] 8,10,12,13  
<< FBDQM[7:0] 8,10  
<< FBACLK0 10  
<< FBACLK0\_ 10  
<< FBACLK1 10  
<< FBACLK1\_ 10  
<< FBACKE 10









## 3c2. FBA DDR 2MX32 SDRAM TERM


 <b>nVIDIA</b>	NVIDIA Corporation 3535 Monroe St Santa Clara, CA 95051, USA			
	Size B	CAGE Code	DWG NO	Rev
Tuesday, November 14, 2000	Scale	Sheet 11 of 19		



Size C	CAGE Code	DWG NO
Scale		Sheet 12 of 18



## 3c4. FBB DDR 2MX32 SDRAM TERM

 <b>nVIDIA</b>		NVIDIA Corporation 3535 Monroe St Santa Clara, CA 95051, USA		
	Size B	CAGE Code	DWG NO	Rev
Tuesday, November 14, 2000	Scale		Sheet 13 of 19	






<<TVED[11:0] 5,7,14  
 <<ROMCS\_ 7,14  
 <<DFPCLK\_ 7  
 <<DFPD[11:0] 7  
 <<DFPSYNC 7

TMD5 : DFPX  
 tmds\_tx+ DFPD0  
 tmds\_tx+ DFPD3  
 tmds\_tx+ DFPD4  
 tmds\_tx+ DFPD5  
 tmds\_tx+ DFPD9  
 tmds\_tx+ DFPD11  
 tmds\_tx+ DFPD10

DFPD10	DFPTX2+
DFPD11	DFPTX2-
DFPD9	DFPTX1+
DFPD5	DFPTX0+
DFPD4	DFPTX0-
DFPD3	DFPTX0+
DFPD0	DFPTX0-



## 5a. DVI-I I/O




nVIDIA

NVIDIA Corporation  
 3535 Monroe St  
 Santa Clara, CA 95051, USA

Size C	CAGE Code	DWG NO	Rev A
Scale	Sheet	15	of 19

Tuesday, November 14, 2000







$$R816 = 100 / ((2.05V / 2) - 1)$$


$$R815 = 130 / (2 - 1.95V)$$

## 8b2. NV15 DDR POWER ADDER

 <b>nVIDIA</b>	NVIDIA Corporation 3535 Monroe St Santa Clara, CA 95051, USA		
	Size B	CAGE Code	DWG NO
Tuesday, November 14, 2000	Scale	Sheet 18 of 19	Rev



## 8b2. NV15 VTT POWER ADDER

 <b>NVIDIA</b>	NVIDIA Corporation 3535 Monroe St Santa Clara, CA 95051, USA			
	Size B	CAGE Code	DWG NO	Rev
Tuesday, November 14, 2000	Scale	Sheet 19 of 19		