


MS8906 100

ATI R300 9500Pro, TSOP 8MX16 DDR, DUAL VGA, VIDEO IN, TV-OUT, AGP 8X


TITLE	PAGE
BLOCK	1
AGP 4X / 8X BUS	2
R300 AGP	3
R300 MAIN	4
R300 POWER	5
POWER REGULATOR	6-7
R300 MEMORY A-B	8
R300 MEMORY C-D	9
VTT TERMINATION FOR MEMORY C-D	10
TSOP 8MX16 DDR	11
STRAPPING	12
FAN SPEED CONTROL / BIOS	13
THEATER / TV-OUT	14
DISPLAY	15
HIJACK CIRCUIT	16


FREQUENCY	MHZ
CORE	275
MEMORY	270





2X/4X/8X AGP BUS

**NOTE: THIS IS A DRAWING. THESE
GROUNDS MUST BE MANUALLY
CONNECTED TO THE GROUND PLANE**













VTT




POWER SEQUENCE



EXTERNAL POWER DETECT




A2VDD (2.5V)




MS-8906 ATI R300 9500PRO

Size Custom	Document Number	Rev 100
<div style="text-align: center;"> <h1>POWER REGULATOR 1</h1> </div>		
Date:	Wednesday, December 25, 2002	Sheet 6 of 16

VDDC




MVDDC / MVDDQ




MS-8906 ATI R300 9500PRO

Size Custom	Document Number	Rev 100
<p align="center">POWER REGULATOR 2</p>		
Date:	Wednesday, December 25, 2002	Sheet 7 of 16


R-300
MEMORY CHANNELS A and B





R-300
MEMORY CHANNELS C and D




MEMVMODE[1:0]	MEMORY IO VOLTAGE
0 1	2.5V (DDR)
1 0	1.8V (DDR)
1 1	3.3V (SDR)








STRAPPING



AGPFBSKEW -- VID(1:0)					
Ra2	Ra1	Ri7	Ri8		
DNI	DNI	10K	10K	refclk slightly earlier than feedback	(00)
DNI	10K	10K	DNI	refclk 1 tap earlier than feedback	(01)
10K	DNI	DNI	10K	refclk 1 tap later than feedback	DEFAULT (10)
10K	10K	DNI	DNI	refclk 2 taps earlier than feedback	(11)

XOCCLK_SKEW -- VID(3:2)				
Ra4	Ra3	Ri5	Ri6	
DNI	DNI	10K	10K	x0clk to agpclk 0 tap delay
DNI	10K	10K	DNI	x0clk to agpclk 1 tap delay
10K	DNI	DNI	10K	x0clk to agpclk 2 taps delay
10K	10K	DNI	DNI	x0clk to agpclk 3 taps delay

BUSCFG -- VID(6:4)						
BUSTYPE_2		BUSTYPE_1		BUSTYPE_0		
VID6		VID5		VID4		
Ra7	Ri3	Ra6	Ri2	Ra5	Ri1	AGP8X_DET = 0 (both GC and MB 8x capable)
						DESCRIPTION
DNI	10K	DNI	10K	DNI	10K	AGP 8X, 0.8V signaling PLL CLK, IDSEL = AD16
DNI	10K	DNI	10K	10K	DNI	AGP 8X, 0.8V signaling PLL CLK, IDSEL = AD17
DNI	10K	10K	DNI	DNI	10K	AGP 4X, 0.8V signaling PLL CLK, IDSEL = AD16
DNI	10K	10K	DNI	10K	DNI	AGP 4X, 0.8V signaling PLL CLK, IDSEL = AD17
						AGP8X_DET = 1 (either GC or MB not 8x capable)
DNI	10K	DNI	10K	DNI	10K	AGP 4X, PLL CLK, IDSEL = AD16
DNI	10K	DNI	10K	10K	DNI	AGP 4X, PLL CLK, IDSEL = AD17
DNI	10K	10K	DNI	DNI	10K	AGP 1X/2X, PLL CLK, IDSEL = AD16
DNI	10K	10K	DNI	10K	DNI	AGP 1X/2X, PLL CLK, IDSEL = AD17
10K	DNI	DNI	10K	DNI	10K	PCI 66MHz, PLL CLK
10K	DNI	DNI	10K	10K	DNI	PCI 33MHz, 3.3V, REF CLK
10K	DNI	10K	DNI	DNI	10K	AGP 1X, REF CLK, IDSEL = AD16
10K	DNI	10K	DNI	10K	DNI	AGP 1X, REF CLK, IDSEL = AD17




INSTALL	DEVICE ID
Rh1	NORMAL ID (default) Install it all the time when it is normal device ID
Rh2	Use workstation DEVICE_ID when WSEN = 1


INSTALL	DNI	ID_DISABLE
Rh4	Rh10	Normal operation
Rh3	Rh10	CHIP SHUTS DOWN
Rh10	Rh3 Rh4	Circuitry for external power detection. (DEFAULT)

INSTALL	VIP DEVICE
Rh5	NO SLAVE VIP (DEFAULT) Install it when internal pull-up doesn't work
	SLAVE VIP VIP device will drive low when VIP is attached.

MEMORY TYPE STRAPS




	TVO7	TVO6
SAM	0	0
INF	1	0
HYN	0	1
TBD	1	1



Rj1	Rk1	Rj2	Rk2	Rj3	Rk3	Rj4	Rk4	ROMIDCFG[3:0]
DNI	10K	DNI	10K	DNI	10K	DNI	10K	No ROM, CHG ID = 00
DNI	10K	DNI	10K	10K	DNI	DNI	10K	No ROM, CHG ID = 01
DNI	10K	10K	DNI	DNI	10K	DNI	10K	No ROM, CHG ID = 10
DNI	10K	10K	DNI	10K	DNI	DNI	10K	No ROM, CHG ID = 11
10K	DNI	DNI	10K	DNI	10K	DNI	10K	Parallel ROM on TVO (default)
10K	DNI	DNI	10K	DNI	10K	10K	DNI	Serial AT25F1024, ID's from ROM
10K	DNI	DNI	10K	10K	DNI	DNI	10K	Serial AT45DB011, ID's from ROM
10K	DNI	DNI	10K	10K	DNI	10K	DNI	Serial ST M25P10, ID's from ROM
10K	DNI	10K	DNI	DNI	10K	DNI	10K	Serial ST M25P05, ID's from ROM
10K	DNI	10K	DNI	DNI	10K	10K	DNI	Serial SST45LF010, ID's from ROM
10K	DNI	10K	DNI	10K	DNI	DNI	10K	Parallel ROM on DVO
10K	DNI	10K	DNI	10K	DNI	10K	DNI	Serial ISSI NX25F011B, ID's from ROM

TVO Straps



TVO1	
0	PAL
1	NTSC

TVO2	
0	YPbPb
1	SVHS/CVBS

TVO4	TMDS
0	NO
1	YES

TVO0	TVO3	DAC2
0	0	OFF
0	1	TV-OUT
1	0	CRT
1	1	BOTH

TVO5	
0	NO VIDEO CAPTURE
1	RAGE THEATER 1 OR 2



MS-8906 ATI R300 9500PRO

Size B	Document Number	Rev 100
STRAPPING		
Date: Wednesday, December 25, 2002	Sheet 12 of 16	

The diagram illustrates the hardware monitor circuit for the W83785R chip (U900). The chip is connected to a +3.3V_BUS supply through a network of resistors (R919, R917, R918) and capacitors (C944, C903). The chip's pins are configured as follows:


- Pin 1:** FANIN1
- Pin 2:** FANIN2/GPIO2
- Pin 3:** PWMOUT1
- Pin 4:** PWMOUT2
- Pin 5:** GPIO5
- Pin 6:** GPIO6
- Pin 7:** SM#/GPIO7
- Pin 8:** OVT#/GPIO8
- Pin 9:** SCL
- Pin 10:** SDA
- Pin 11:** TEMP_FAULT#/GPO11
- Pin 12:** GND
- Pin 13:** GP13
- Pin 14:** V3
- Pin 15:** V2
- Pin 16:** V1
- Pin 17:** VREF
- Pin 18:** VTIN2
- Pin 19:** VTIN1
- Pin 20:** VCC

The circuit includes a +3.3V_BUS supply, a network of resistors (R919, R917, R918) and capacitors (C944, C903), and a ground connection. The chip is labeled U900 and X_W83785R.



[illegible]

FAN SPEED CONTROL

The schematic diagram illustrates a fan speed control circuit. It features two power supplies: +3.3V_BUS and +12V_BUS. The +3.3V_BUS supply is connected to a PWMOUT1 signal line through a 4.7K resistor (R924). This signal line then passes through a 100R resistor (R904) to the base of a 3904-S-SOT23 transistor (Q900). The emitter of Q900 is grounded. The collector of Q900 is connected to the base of a 3906 transistor (Q901) through a 1K resistor (R925). The emitter of Q901 is grounded. The collector of Q901 is connected to a +12V_BUS supply through a 4.7K resistor (R922). A 1N4148 diode (D900) is connected in parallel with the collector of Q901. The diode's cathode is connected to the collector of Q901, and its anode is connected to a 4.7K resistor (R901). The other end of R901 is connected to a 27K resistor (R912), which is then connected to a 10K resistor (R913) leading to FANIN1. A 104pF capacitor (C904) is connected between the collector of Q901 and ground. A 47pF capacitor (C905) is connected between the anode of D900 and ground. A D1x3-WH-SNO component (J900) is connected to the anode of D900 and ground.




VOLTAGE SENSING CIRCUIT




TEMPERATURE SENSING CIRCUIT

Impedence Test Line



TEMPERATURE SENSING CIRCUIT


The diagram illustrates a temperature sensing circuit. A red line represents the power rail, starting from a VREF label on the left. It passes through a resistor labeled R916, then a component labeled X_10K. After a junction point, the rail continues through a resistor labeled RT900, then a component labeled X_THERMISTOR, and finally to a ground symbol on the right. A vertical red line branches off from the junction between R916 and X_10K, labeled VTIN1 at the top. A blue component symbol, representing a thermistor, is shown in series with the RT900 resistor.




MS-8906 ATI R300 9500PRO			
Size B	Document Number		Rev 100
FAN SPEED CONTROL / BIOS			
Date:	Wednesday, December 25, 2002	Sheet	13 of 16

MS-8906 ATI R300 9500PRO			
Size B	Document Number		Rev 100
FAN SPEED CONTROL / BIOS			
Date:	Wednesday, December 25, 2002	Sheet	13 of 16


THEATER & TV-OUT



PRIMARY CRT INTERFACE



SECONDARY CRT INTERFACE



Hijack Circuit

