


<div>AMD</div>			Title RH LP RV710 DDR3 VGA (header) TVO DVI			Schematic No. 105-B754XX-00		Date: Monday, July 14, 2008	
REVISION HISTORY					NOTE: This schematic represents the PCB, it does not represent any specific SKU. For Stuffing options (component values, DNI's, ...) please consult the product specific BOM. Please contact AMD representative to obtain latest BOM closest to the application desired.				Rev 1
Sch Rev	PCB Rev	Date	RV710 CUSTOM		REVISION DESCRIPTION				
01	00A	2008.06.06	INITIAL RELEASE OF CUSTOM-WIDE BOARD. BASED ON B625 REV06.						
01	00B	2008.06.25	Based on -00A PCB - removed BB - changed PERST cct - changed DDC pull-ups - changed R861 to 1202 package - added net names to schematic - added more VDDC_Source stitching caps						


MSI  
CONFIDENTIAL  
RD(C)20111018001  
ONLY  
PE(丁德基)




## PCI-EXPRESS EDGE CONNECTOR









DDC6 BUS:

I2C Address	Function	Device
0x90	I2C VDDC Control	DS4402
0x98	LM63 - External Temperature Sensor	LM63


SCL / SDA BUS:

I2C Address	Function	Device
N/A	N/A	N/A

CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.  
© 2007 Advanced Micro Devices  
This AMD Board schematic and design is the exclusive property of AMD,  
and is provided only to entities under a non-disclosure agreement  
with AMD for evaluation purposes. Further distribution or disclosure  
is strictly prohibited. Use of this schematic and design for any purpose  
other than evaluation requires a Board Technology License Agreement  
with AMD. AMD makes no representations or warranties of any kind  
regarding this schematic and design, including, not limited to,  
any implied warranty of merchantability or fitness for a particular  
purpose, and disclaims responsibility for any consequences resulting  
from use of the information included herein.

Advanced Micro Devices Inc.  
Commerce Valley Drive East  
Markham, Ontario  
Date: Monday, July 14, 2008  
Sheet 4 of 25  
Rev 1  
Title: RH LP RV710 DDR3 VGA (header) TVO DVI  
Doc No: 105-B754XX-00

# TMDP INTERFACE




CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.  
 © 2007 Advanced Micro Devices  
 This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of this information.

Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario		
Date: Monday, July 14, 2008	Rev 1	
Sheet 5 of 25		Doc No. 105-B754XX-00

Title RH LP RV710 DDR3 VGA (header) TVO DVI

# LVTMDP INTERFACE




CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.  
 © 2007 Advanced Micro Devices  
 This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.


Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario		
Date: Monday, July 14, 2008	Rev 1	
Sheet 6 of 25		Doc No. 105-B754XX-00
Title RH LP RV710 DDR3 VGA (header) TVO DVI		




UIC		PART 3 OF 10
K27	DQA_0	<b>MEMORY INTERFACE</b>
J29	DQA_1	
H30	DQA_2	
H32	DQA_3	
G29		



Title	RH LP RV710 DDR3 VGA (header) TVO DVI	Doc No.	105-B754XX-00
-------	---------------------------------------	---------	---------------





CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.  
© 2007 Advanced Micro Devices  
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of this information included herein.

Advanced Micro Devices Inc.  
1 Commerce Valley Drive East  
Markham, Ontario



Date: Monday, July 14, 2008

Rev 1

Sheet 9 of 25

Title RH LP RV710 DDR3 VGA (header) TVO DVI

Doc No. 105-B754XX-00

## PIN BASED STRAPS

Pull-Down Resistors are for BU until built-in pull-downs are verified.




Overlap pads to save space and to prevent assembly of both resistors.

Layout



Ground  
Signal  
High logic voltage

## PIN BASED STRAPS



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.  
© 2007 Advanced Micro Devices  
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Title RH LP RV710 DDR3 VGA (header) TVO DVI

Advanced Micro Devices Inc.  
1 Commerce Valley Drive East  
Markham, Ontario





Date: Monday, July 14, 2008

Rev 1

Sheet 10 of 25

Doc No. 105-B754XX-00







#### Layout guideline

- 1- Position the controller (U703) such that LGATE(pin4) is the closest to gate of the MOSFETs. You can place the gate resistors R721 and R722 next to the gate of the MOSFETs. Make the gate drive traces (PW\_MVDDC\_LGDR and PW\_MVDDC\_HGDR) as short and as wide as possible to reduce the trace inductance.
- 2- Place the bypass capacitors for Vcc as well as Boost caps as close to the controller as possible. They are as follows:  
Vcc bypass cap is C703, and Boost cap is C705.
- 3- Voltage amplifier compensation network. Place C714 close to the pin 7. Place the rest of the compensation network close to the pins 7 and 6. These are R710, R711, R713, C713 and C712.




#### COMPENSATION CIRCUIT



#### FILTERED SMPS VCC



#### BOOT CIRCUIT



RC snubber values shown are for reference only, tuning is required

(14) MVDDC\_FB

CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.  
© 2007 Advanced Micro Devices  
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Title RH LP RV710 DDR3 VGA (header) TWO DVI



Advanced Micro Devices Inc.  
1 Commerce Valley Drive East  
Markham, Ontario

Date: Monday, July 14, 2008



Sheet 12 of 25

Doc No. 105-B754XX-00

Rev 1



**LDO #3: Vin = +1.4V to 2.087VMAX Vout = +1.1V +/- 2.5% Iout = 1.4A (TBV) RMS MAX**  
**PCB: 50 to 70mm sq. copper area for cooling**



**CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.**  
© 2007 Advanced Micro Devices  
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.  
1 Commerce Valley Drive East  
Markham, Ontario

Date: Monday, July 14, 2008

Sheet 13 of 25

	13	6	25
T/O PVI			

AMD

Rev 1


--	--

Doc No. 105-B754XX-00

Title	RH LP RV710 DDR3 VGA (header) TVO DVI
-------	---------------------------------------

Doc No.	105-B754XX-00
---------	---------------


## Power up/down Sequencing



## Power Play


### VDDC Voltage Settings Using GPIOs

PWR_CNTL_1 GPIO_20		PWR_CNTL_0 GPIO_15		Output Voltage (V)		RE1=		RE2=		RE1=		RE2=	
0	0												
0	1												
1	0												
1	1												
Power-up Default													




### MVDD Voltage Settings Using GPIOs

PWR_CNTL_2 GPIO_6		Output Voltage (V)		RE1=		RE2=		RE1=		RE2=	
0											
1											
Power-up Default											





# CHANNEL A: 256MB/512MB DDR3




Pseudo differential RGB signals should be routed from the ASIC to the display connector without switching reference plane or running over split plane. Resistors are footprint options for the inductors. Footprints should be overlapped. (R1024-26)





# DAC 2 OUTPUT




Place close to Connector  
Pseudo differential RGB signals should be routed from the ASIC to the display connector without switching reference plane or running over split plane





## Optional ESD Protection Diodes




## 2X8 HEADER FOR VGA RIBBON CONNECTOR



## TVO



## TV Out




CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.  
© 2007 Advanced Micro Devices  
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to assist under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.  
Commerce Valley Drive East  
Markham, Ontario



Date: Monday, July 14, 2008  
Sheet 17 of 25  
Rev 1

Title: RH LP RV710 DDR3 VGA (header) TVO DVI Doc No: 105-B754XX-00

## DPE / DPF OUTPUT



Optional ESD protection diodes



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.  
© 2007 Advanced Micro Devices  
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from its use.

Advanced Micro Devices Inc.  
1 Commerce Valley Drive East  
Markham, Ontario



Date: Monday, July 14, 2008

Rev 1


Title	RH LP RV710 DDR3 VGA (header) TVO DVI
-------	---------------------------------------

Doc No.	105-B754XX-00
---------	---------------


# THERMAL MANAGEMENT

## Remote Temperature Sensor

Remote diode temp sensor is for RV710 BU, until internal thermal sensor is calibrated.



## Critical Temperature Fault




## Fan Control

WARNING!

Be cautious when using a 3-wire fan with this fan control circuit. The negative pin will not always be ground. Some 3-wire fans with tachometers will only work if the negative pin of the fan is ground.

Warning: TS\_FDO is not 5V tolerant. MAX sink current 1.65mA



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.  
© 2007 Advanced Micro Devices  
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to assist under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.  
Commerce Valley Drive East  
Markham, Ontario




Date: Monday, July 14, 2008 Rev 1

Sheet 20 of 25

Title: RH LP RV710 DDR3 VGA (header) TVO DVI Doc No: 105-B754XX-00

## I2C VDDC Control

[illegible]

<b>PTC</b>	<b>THEM_PRT</b>
<b>&gt;= Thermal shutdown temp (R&gt;=4.7K)</b>	<b>Low</b>
<b>&lt; Thermal shutdown temp (R &lt; 4.7K)</b>	<b>Hi</b>

PTC	THEM_PRT
>= Thermal shutdown temp (R>=4.7K)	Low
< Thermal shutdown temp (R < 4.7K)	Hi

CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES © 2007 Advanced Micro Devices

This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Title RH LP RV710 DDR3 VGA (he




Advanced Micro Devices Inc.  
1 Commerce Valley Drive East  
Markham, Ontario




Sheet 22 of 25

Title RH LP RV710 DDR3 VGA (header) TVO DV

Doc No. 105-B754XX-00



<p>CONFIDENTIAL &amp; PROPRIETARY TO ADVANCED MICRO DEVICES INC.          © 2007 Advanced Micro Devices          This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.</p>		<p>Advanced Micro Devices Inc.          1 Commerce Valley Drive East          Markham, Ontario</p>	
<p>Date: Monday, July 14, 2008</p>		<p>Rev 1</p>	
<p>Sheet 23 of 25</p>		<p>Doc No. 105-B754XX-00</p>	
<p>Title RH LP RV710 DDR3 VGA (header) TVO DVI</p>			



HR RV710 DDR3 512 MB 64MX16 DDVI VO VGA HEADER No DC

PN 109-B75431-00B  
JUNE 23, 2008  
SVETLANA OSTROVSKY

ASSEMBLY TOP  
SHEET 1 OF 2

#### RESTRICTION NOTICE

THIS PCB ARTWORK CONTAINS INFORMATION WHICH IS PROPRIETARY TO AND IS THE PROPERTY OF AMD, AND MAY NOT BE USED, REPRODUCED OR DISCLOSED IN ANY MANNER WITHOUT EXPRESS WRITTEN PERMISSION FROM AMD.

©2008 Advanced Micro Devices



<p>© 2008 Advanced Micro Devices          IN ANY MANNER WITHOUT EXPRESS WRITTEN PERMISSION FROM AMD.          THE PROPERTY OF AMD, AND MAY NOT BE USED, REPRODUCED OR DISCLOSED          THIS PCB ARTWORK CONTAINS INFORMATION WHICH IS PROPRIETARY TO AMD AND IS          RESTRICTION NOTICE</p>	<p>PCBCAD GROUP          ADVANCED MICRO DEVICES  <b>AMD</b>          JUNE 23, 2008          PN 100-B75431-00B          HR RV110 DDR3 215 MB 64MX16 DVI VO VGA HEADER NO DC</p>
---	--

