28-P152, DUAL DAC/TMDS, 128MB 4MX32 BGA DDR, VIVO, GOGGLES, AGP8X

28-P152: Based on P83-A02 Replaced NV25 with NV28. Use AGP8X section, DVO and DVOB series terminations from P151. Corrected GPU partition E (some power and gnd pins were missing.) Removed DVO power regulators from P-ROM page. Changed Serial Rom power pin to 3.3V Removed parallel ROM and added SST45VF010 as an alternate. Updated compensation circuit for SC2602. Added HIP6012CB as an NVVDD alternate switcher to SC2602. Added a PU on ROMCS and deleted PUs on WP and HOLD. Rearragned PS sheets; they look too busy. Added ISL6225 memory PS. Added SST45VF strap support Removed bypass resistors for CLC input rail filters (3.3V and 12V) Added SC2672--ALT to ISL6225 Changes Made After Design Review: Added PD on DVOBCLK IN Removed C14-C17--left over from P151. Replaced 3 pin RGB integrated filters with 0603 inductors. Added an X element near svideo. Added PD on GPIO1 (for VGA SKU). Fixed Power Good error: - Renamed PWRGD MEM & PWRGD SC1102 to NVVDD PWRGD. - Renamed PWRGD SC1175 to FB PWRGD Incorporated some feedbacks from PS Vendors (more to come): - Deleted PU duplication (R1269) - Merged PVCC and SC BST to become SW12V - Deleted D615. -Removed SC2672. -Used CAPS SMD 7343H38 1812 in place of SMD SANYO CAP footprint for C1662, C1645 and C1653. -Corrected L814 symbol error. - Added RGB stub breaker resistors near long VGA filters. - Added 0.22uF 0603 pkg to AGPVREFCG, tracking NV18 bringup. -Deleted C1617 and C1618--no room. -Changed C1622 to 0603 pkg. -Isolated Gate drive Resistors (R1032, R1033) to the FET--Each chip has its own gate drive resistors for better routing. -Added ISL6525 as an alternate to HIP6012. There are only 2 pins different. Second Design Review: 1-Removed mutichip straps STRAP MULTICHIP AGP DEV--Deleted R982 and R983 2-Removed mutichip straps STRAP_MULTICHIP_IO_DEV--Deleted R984 and R985 3-Consolidated 1uF caps: Changed C22, C23, C706, C1242 and C1639 to 0603 (from 0805). 4-Consolidated 33R resistors: Changed R1000, R1107 and R1108 to 0402 pkg (from 0603). 5-Provided the ability to disable AGP PWR GOOD: Added OR R1306. 6-Clamped GPIO1 to 3.3V: Changed FCCDDCPWRVGA on D611.2 and D600.2 to 3.3VD1 7-Removed PU R1294 from Serial ROM WP pin and connected to 3.3V directly. 8-Set RAM CFG to 0100b for 4Mx32 DDR DQS per byte. 9-Merged CAPS SMD 7343H38 1812 with CAPS SMD 8 0-10 0 SANYO to become caps_smd_ale-d80d100_D7343_1812 footprint (C1658, C1263 and C1268 don't need to support 1812). This change would allow us to use ceramic caps for NVVDD, FBVDD and VTT rails. 10-Changed NVVDD_PWGD inverting input to the comparator to be referenced at 1.3V from 12V rail (moved R1268.1 to 12V). 11-Merged netname FBVDDQ with FBVDD to become FBVDD. Historically we connected these 2 nets together and Orcad chose FBVDD.

"FAB STOP" CHANGES TO TRACK P151 Bringup:

2- Changed AGPCALPD pullup resistors to VDDQ for pad calibration to 56.2R 1%.

3- Changed AGPCALPU pulldown resistors to GND for pad calibration to 49.9R 1%.

1- Corrected 0901 PCB Footprint.

Revision A01:

- 1- Added AGP VREFCG Circuit.
- 2- Added common mode chokes on RGB signals for both DACs.
- 3- Updated AGP Constraints based on NV28 pkg measurement.
- 4- Made Common Mode filters available to long VGA.

Revision A02:

1- Added circuit to fix AGP current violation.

CHANGES AFTER X-RELEASE:

- ECO6753: Populate R1348 (was NO_STUFF)
- ECO6784: Adjusted RSET Values: R927=105R; R207=110R
- ECO6989: Incorporated changes to pass EMI prescan.
 - Updated various properties and added some more notes.
- ECO7119: Incorporated changes to pass EMI final scan.

ECO7152: P-RELEASE.

ECO7284: Corrected PN discrepancies (R1310, C1680-C1683, C1677-C1679).

COMMON -- ALI
NO STHEF - NOT STUFFED
NOT STHEF - NOT STUFFED
FRI_VOX - Primary VCA Support
FRI_DVI - Primary DVI-D (Digital) Support
FRI_DVI - Primary DVI-I (Digital & Analog) Support
FRI_DVI - Primary DVI-VCA profection diodes
SEC_FROT - Primary DVI-VCA profection diodes
MEMI28 - 128MB EXTENDED MEMORY

STEREO - USED FOR STEREO GOOGLES
STEREOSINC1 - USED FOR STEREO GOOGLES
STEREOSINC2 - USED FOR STEREO GOOGLES
STEREOSINCS - USED FOR STEREO SINC BUFFERS
STEREOSINCS - USED FOR STEREO SINC BUFFERS
SAA8 - PHILLIPS ENCODER SAA7108
SAA2 - PHILLIPS ENCODER SAA7108
CX - CONEERENT ENCODER CX25871


PS Switchers: SC1565 - USED TO REGULATE 3.3VL FROM 3.3V - LINEAR ISL6225 - USED TO REGULATE FBVDD and VTT from 12V. SC1102/ISL6525CB - USED TO REGULATE NVVDD FROM 3.3V -


TOP PAGE

140-10152-0000-A02 602-10152-0000-A02



"ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A PARTICULAR







2.2 NV DAC/PLL/I2C

"ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE."

| Title | MS-8905-00A | | Size | Document Number | Couple/ArChick | Document Number | Couple/ArChick | Document Number | Couple/ArChick | Date | Salurday, December 07, 2002 | Sheet | 3 of 23 | |











Components to connect digital and chassis GND.




3.2 VGA CON, BRACKET

"ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE."



"ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE."


Title MS-8905-00A
Size | Document Number | Cooline Occ.
Date: Saturday, Docember 07, 2002 | Sheet 8 of 23



4.2 FBA DDR 4MX32 SDRAM


"ALL WILLD DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWLINGS, DIAMNOSTICS, LISTS AND UTBER DOUBLEMS (CONSTRUCT (TOUSTHER AND SERVACIELY, "MATERILADS") ARE SERVE PROVIDED "AS IS." WILLIA ARMS NO WARRANTS (SERVESSED, INVIDED TO THE MATERIALS, AND EXPRESSIV DISCLAIMS ALL INVIDED WARRANTIES OF NORTHFRINDEMENT, MERCHANTABILITY AND FITNESS FOR A PARTICUL PURPOSE."

MS-8905-00A




4.3 FBB DDR 4MX32 SDRAM

MS-8905-00A



4.4 FBC DDR 4MX32 SDRAM


Title MS-8905-00A
Size Document Namber Chesche



4.5 FBD DDR 4MX32 SDRAM

MS-8905-00A


*ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOADDS, FILES, DEAMINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE REING FROVIDED "AS IS." NVIDIA MAKES NO MARKANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED MARKANTIES OF NORINFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A FARTICUL PERFORSE."



4.6 BGA MEMORY DECOUPLING

MS-8905-00A


"ALL NYIDIA DESIGN SPECIFICATIONS, REFERENCE BOADDS, FILES, DEARINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATEN, "MATERIALS") AND REINS PROVIDED "AS IS." NYIDIA MAKES NO MARRATTER, REFERENCE, DIAGNOSTICS, LISTIS AND DESPECIFICATIONS AND REPRESENCE PROVIDED TO THE MATERIALS, AND EXPRESSIVE DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINDENSIT, MERCHANTABILITY AND FITNESS FOR A PARTICULA PROVIDED.




5.2 S-ROM


"ALL NVIDIA DESIGN SPECIFICATIONS, REPERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE."

Title MS-8905-00A
Size Couple Recovert Number
Couple Coupl






Title MS-8905-00A





SECONDARY DAC






6.5 DVOB/DACA CONNECTOR

MS-8905-00A
Size Document Number
Custom-Cocs


"ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE."



"ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A PARTICULAR

PURPOSE."

MS-8905-00A



POWER SUPPLY SEQUENCE PROTECTION. NOT NEEDED FOR INTERSIL PS CHIP.

AGP_PWRGD U820 IC_SUPERSOT-6 FDC630IN 3 G4 S3 5 2 S4 D3 6 1 G3

> 0R 5% R1136 SMD0603 NO_STUFF

AGP PWRGD

OR 5% R1135 NO_STUFF SMD0603 BYPASS

R1138 OR 5% SMD0603 NO_STUFF BYPASS

R1137

R1023 10K 5% \$MP_PWRGD

AGP PWRGD


2.7K 5% (8V-NOM) SMD0603 + 1.5V = AGP_PWRG

> 5% 2.7K SMD0603

(2V-NOM) + 1.5V = 3.5V TRIP

> NO ADJ = 1.5V TRIP


5V TO 3.3V/0.5A POWER CKT




5.a Power Sequence / 3.3VL Pwr.

"ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE."


Title MS-8905-00A
Sza Document Number
Coulem-Ocio
Bate Saufurky, Oceanber 07, 2002 Ehrent 20 of 23





"ALL NVIDIA DESIGN SPECIFICATIONS, REPERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE."

| Title | MS-8905-00A | Size | Document Number | Rev | Class |



8.4 CURRENT PATCH

"ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE."

| Tide | MS-8905-00A | Size | Document Number | Custom Chee | Custom Che