

GND_TPVS
GND_AVSSN
GND_AVSSQ
GND_AVSSQ
GND_MPVS
GND_PVS
GND_R2SET
GND_RSET

+12V_BUS
C10 place at the AGP connector
C10
10uF 20V
ATI
4239010600

+VDDQ_BUS
C2
22uF 16V
ATI

+5V_BUS
C5
22uF 16V
ATI

+3.3V_BUS
C8
22uF 16V
ATI

GPU	Rx
RV250	CNI
RV250	Installed

2 AGP_INTR#
2 AGP_GNT#
2 AGP_WBF#
2 AGP_SB_STB#

R18 Rx 0R RV250

R1 0R

C11 1.0uF

U6A SN74ACT86D 2430001100 COMMON

R3 100R

R4 180R

2,13 AGP_RESET#

2 AGP_AD_STB1#

R5 0R

2 AGP_FRAME#

R7 0R

2 AGP_TRDY#

2 AGP_STOP#

2 AGP_PAR

R9 0R

R11 0R

2 AGP_AD_STB0#

R12 0R

IT IS RECOMMENDED TO ALLOW SERIES RESISTOR
FOOT PRINTS ON THE INDICATED AGP CONTROL SIGNALS
TO ADDRESS ANY LAYOUT NOISE RELATED
SIGNAL DAMPING REQUIREMENTS

MAGP1
AGP_TYPERDET#
A1 12V
A2 TYPERDET#
A3 RESERVED
A4 USB-
A5 INTA#
A6 RST#
A7 GNT#
A8 VCC3.3
A9 ST1
A10 RESERVED
A11 PIPE#
A12 GND
A13 WBF#
A14 SBA1
A15 VCC3.3
A16 SBA3
A17 SB_STB#
A18 GND
A19 SBA5
A20 SBA6
A21 KEY
A22 KEY
A23 KEY
A24 KEY
A25 KEY
A26 AD30
A27 AD28
A28 VCC3.3
A29 AD26
A30 AD24
A31 GND
A32 AD_STB1#
A33 C/BE3#
A34 VDDQ
A35 AD22
A36 AD20
A37 GND
A38 AD18
A39 AD16
A40 VDDQ
A41 FRAME#
A42 KEY
A43 KEY
A44 KEY
A45 KEY
A46 TRDY#
A47 STOP#
A48 PME#
A49 GND
A50 PAR
A51 AD15
A52 VDDQ
A53 AD13
A54 AD11
A55 GND
A56 AD9
A57 C/BE#0
A58 VDDQ
A59 AD_STB0#
A60 AD6
A61 GND
A62 AD4
A63 AD2
A64 VDDQ
A65 AD0
A66 VREFGC

OVRONT#
B1 12V
B2 TYPERDET#
B3 RESERVED
B4 USB+
B5 INTA#
B6 RST#
B7 GNT#
B8 VCC3.3
B9 ST1
B10 RESERVED
B11 PIPE#
B12 GND
B13 WBF#
B14 SBA1
B15 VCC3.3
B16 SBA3
B17 SB_STB#
B18 GND
B19 SBA5
B20 SBA6
B21 KEY
B22 KEY
B23 KEY
B24 KEY
B25 KEY
B26 AD30
B27 AD28
B28 VCC3.3
B29 AD26
B30 AD24
B31 GND
B32 AD_STB1#
B33 C/BE3#
B34 VDDQ
B35 AD22
B36 AD20
B37 GND
B38 AD18
B39 AD16
B40 VDDQ
B41 FRAME#
B42 KEY
B43 KEY
B44 KEY
B45 KEY
B46 TRDY#
B47 STOP#
B48 PME#
B49 GND
B50 PAR
B51 AD15
B52 VDDQ
B53 AD13
B54 AD11
B55 GND
B56 AD9
B57 C/BE#0
B58 VDDQ
B59 AD_STB0#
B60 AD6
B61 GND
B62 AD4
B63 AD2
B64 VDDQ
B65 AD0
B66 VREFGC

AGP_SBA[7..0] <<AGP_SBA[7..0] 2
AGP_ST[2..0] <<AGP_ST[2..0] 2
AGP_C/BE#[3..0] <<AGP_C/BE#[3..0] 2
AGP_AD[31..0] <<AGP_AD[31..0] 2

AGP_AG[PC]CLK 2
AGP_REQ# 2

AGP_ST0
AGP_ST2

AGP_RBF# 2

AGP_SBA0
AGP_SBA2

AGP_SB_STB 2

AGP_AD30
AGP_AD28

AGP_AD26
AGP_AD24

AGP_AD23
AGP_AD21

AGP_AD19
AGP_AD17

AGP_C/BE#2
AGP_C/BE#1

AGP_AD14
AGP_AD12

AGP_AD10
AGP_AD8

AGP_AD7
AGP_AD5

AGP_AD3
AGP_AD1

AGP_AGPREF 2


AGP_TYPERDET#
R19 0R
+12V_TYPERDET#
short protection
for OEM (1KR)




ATI Technologies Inc.
33 Commerce Valley Drive East
Thornhill, Ontario
Canada L3T 7N6
(905) 882-2600

Title	AGP RV250 64/128MB TSOP
Size	Document Number
Date	105-GN964-00B
Rev	0

Sheet 1 of 19




MEMORY CHANNEL A



ATI Technologies Inc.
33 Commerce Valley Drive East
Thornhill, Ontario
Canada L3T 7N6
(905) 882-2600

Title		AGP RV250 64/128MB TSOP	
Size	Document Number	105-GN964-00B	Rev 0
Date:	星期三, 八月 15, 2001	Sheet 3 of 19	

MEMORY CHANNEL B




MEMVMODE[10]	MEMORY I/O VOLTAGE	
01	2.5V (DDR)	Default
10	1.8V (DDR)	
11	3.3V (SDR)	



ATI Technologies Inc.
33 Commerce Valley Drive East
Thornhill, Ontario
Canada L3T 7N6
(905) 882-2600


Title	AGP RV250 64/128MB TSOP		
Size	Document Number	105-GN964-00B	Rev
B			0
Date:	星期三, 八月 15, 2001	Sheet	4 of 19




Regulator for VDDC_CT (Core Transform) and AVDD/A2VDDQ/AVDDDI/A2VDDDI TXVDDR, LVDDR_x

Vin = 3.3V AGP
Vout = 1.8V
Iout = 350mA + 100mA + 50mA = 500mA MAX
Iout = 600mA MAX (with PVDD/TPVDD)

	Rct1		Rct2	
1.8V	681R	3240681000	1.5K	3230015200
1.9V	536R	3240536000	1K	3240100100



Vref Voltage




Use localized Vref on the memory page

Regulator for VTT (Termination)

Vin = MVDDQ
Vout = 1.25V
Iout = 2000mA MAX
Iout = 750mA Est. MAX


	Rt1		Rt2	
1.25V	1K	3240100100	1K	3240100100
1.3V	1.0K	3240100100	1.02K	3240102100



Regulator for PVDD (R200 PLLs) and optional TPVDD (TMDS PLLs)

Vin = 3.3V AGP
Vout = +1.8V
Iout = 25mA MAX (PVDD only)
Iout = 100mA MAX (PVDD + TPVDD)


(Optional)




If PVDD and TPVDD are used from the same regulator, R_r must be change to 15R P/N3210015000 to provide enough current.

Regulator for MPVDD (Memory PLLs)

Vin = 3.3V AGP
Vout = +1.8V
Iout = 10mA MAX




AVDD/A2VDDQ (1st DAC & 2nd DAC Band Gap)



ATI Technologies Inc.
33 Commerce Valley Drive East
Thornhill, Ontario
Canada, L3T 7N6
(905) 882-2600

Title AGP RV250 64/128MB BGA			
Size B	Document Number	105-GN964-00B	Rev 0
Date:	星期三, 八月 15, 2001	Sheet 7 of 19	




<Variant Name>



ATI Technologies Inc.
 33 Commerce Valley Drive East
 Thornhill, Ontario
 Canada, L3T 7N6
 (905) 882-2600

Title	AGP RV250 64/128MB TSOP		
Size	Document Number	105-GN964-00B	Rev
C			0
Date	2001.11.15	Sheet	8 of 19

OPTION STRAPS



NOTE: THE M7 SUPPORTS THE USE OF STRAP RESISTORS (AS AN ALTERNATIVE TO CUSTOMIZED BIOS) TO CONFIGURE CERTAIN ASPECTS OF THE GRAPHICS SUBSYSTEM. THE USE OF EXTERNAL STRAPS PROVIDES ADDED FLEXIBILITY AND EASE OF FUTURE UPGRADE. STRAPPED VALUES ARE LOADED INTO INTERNAL REGISTERS ON THE FIRST PCI COMMAND AFTER RESET# IS INACTIVE.

NOTE:

THE IO BUFFERS USE INTERNAL PULLDOWN RESISTOR.
THIS DICTATES THE FOLLOWING STRAP
CONFIGURATION:
STRAP TO VCC VIA 10K RESISTOR.
THIS PROVIDES THE LOGIC LEVELS SHOWN:
'0' WHEN 10K RESISTOR NOT INSTALLED
'1' WHEN 10K RESISTOR INSTALLED.

STRAPS	PIN	DESCRIPTION	DEFAULT
AGPFBSKEW(1:0)	GPIO(1:0)	AGP 1x clock feedback phase adjustment wrt refclk(cpucclk) 00 - refclk slightly earlier then feedback 01 - refclk 1 tap earlier then feedback 10 - refclk 1 tap later then feedback 11 - refclk 2 taps earlier then feedback clock	00 (internal pull-down)
X1CLK_SKWE(1:0)	GPIO(3:2)	Clock phase adjustment between x1 clk and x2clk 00 - 0 tap delay 01 - 1 tap delay 10 - 2 taps delay 11 - 3 taps delay	00 (internal pull-down)
ROMIDCFG(3:0)	GPIO(9,13:11)	If no ROM attached, controls chip IDIs. If rom attached identifies ROM type 0000 - No ROM, CHG_ID=0 0001 - No ROM, CHG_ID=1 0100 - reserved 0110 - reserved 1000 - Parallel ROM, chip IDIs from ROM 1001 - Serial AT25F1024 ROM (Atmel), chip IDIs from ROM 1010 - Serial AT45DB011 ROM (Atmel), chip IDIs from ROM 1011 - Serial M25P10 ROM (ST), chip IDIs from ROM 1100 - Serial M25P05 ROM (ST), chip IDIs from ROM 1100 - Serial NX25F011B ROM (ISSI), chip IDIs from ROM	1001
ID_DISABLE	GPIO(8)	0 - Normal operation 1 - Shuts the chip down by not responding to any config cycles In a system with two graphics chips, one on the motherboard, the other on add-in card, the strap can be used to disable one of the two through a jumper.	0 (internal pull-down)
BUSCFG(2:0)	GPIO(6:4)	Controls bus type, CLK PLL select, and IDSEL 000 - 1.5V BUS -> AGP 4x, PLL clk, IDSEL=AD16 000 - 3.3V BUS -> AGP 1x/2x, PLL clk, IDSEL=AD16 001 - 1.5V BUS -> AGP 4x, PLL clk, IDSEL=AD17 001 - 3.3V BUS -> AGP 1x/2x, PLL clk, IDSEL=AD17 010 - 1.5V BUS -> AGP 1x/2x, PLL clk, IDSEL=AD16 010 - 3.3V BUS -> AGP 1x/2x, PLL clk, IDSEL=AD16 011 - 1.5V BUS -> AGP 1x/2x, PLL clk, IDSEL=AD17 011 - 3.3V BUS -> AGP 1x/2x, PLL clk, IDSEL=AD17 100 - PCI 66MHz, PLL clk 101 - PCI 33MHz, 3.3v, REF clk 110 - 1.5V BUS -> AGP 1x, REF clk, IDSEL=AD16 110 - 3.3V BUS -> AGP 1x, REF clk, IDSEL=AD16 111 - 1.5V BUS -> AGP 1x, REF clk, IDSEL=AD17 111 - 3.3V BUS -> AGP 1x, REF clk, IDSEL=AD17 Note that for AGP configurations GPIO(4) acts as the IDSEL strap. For PCI it acts as the PLL bypass (33 or 66MHz) strap.	000 (internal pull-down)
VGA_DISABLE	GPIO(7)	0 - VGA controller capability enabled. 1 - The device will not be recognized as the system's VGA controller.	0
MULTIFUNC(1:0)	LCDDATA(17:16)	Multi-function device select 00 - single function device. 01 - two function device. No AGP in either function 10 - two function device. AGP only in function 0 11 - two function device. AGP in both functions If BUSCFG pin based straps are set to PCI, then AGP will not be enabled in any function. See AGP function table below for detail on AGP ability claims.	00
VIP_DEVICE	LCDDATA(20) STRAP T	Indicates if any slave VIP host devices drove this in low during reset. 0 - Slave VIP host port devices present 1 - No slave VIP host port devices reporting presence during reset	0

STRAP P	INTERRUPT
LOW	ENABLED (DEFAULT)
HIGH	DISABLED

<Variant Name>



ATI Technologies Inc.

33 Commerce Valley Drive East
Thornhill, Ontario
Canada, L3T 7N6
(905) 882-2600

Title	AGP RV250 64/128MB TSOP
-------	-------------------------

Size B	Document Number 105-GN964-00B
-----------	----------------------------------

Date: 星期三, 八月 15, 2001 Sheet 9 of 19


TERMINATION FOR
MEMORY
CHANNEL A

PARALLEL TERMINATION
RESISTORS AND
DECOUPLING

SSTL_2 CLASS I

PLACE AT NETS MID
POINT


PARALLEL TERMINATION COULD BE
OMITTED UNDER SOME CIRCUMSTANCE.
PLEASE CONSULT WITH ATI FOR DETAIL.




CLOCK
terminations

Change from 1:1 spacing to at least a
2.5:1 spacing between the pair

These resistors and caps must be placed to minimize any stubs. These
must also be placed after the memory



Symbol change 56R instead of 121R



SERIES Resistors

For Bi-Directional signals,
Series resistors should be
placed close to the
memory

For Uni-Directional
signals, Series
resistors should be
placed close to the
ASIC


TERMINATION FOR
MEMORY
CHANNEL B

PARALLEL TERMINATION RESISTORS AND DECOUPLING

SSTL_2 CLASS I

PLACE AT NETS MID
POINT


PARALLEL TERMINATION COULD BE
OMITTED UNDER SOME CIRCUMSTANCE
PLEASE CONSULT WITH ATI FOR DETAIL.



CLOCK terminations

Change from 1:1 spacing to at least a 2.5:1 spacing between the pair

These resistors and caps must be placed to minimize any stubs. These must also be placed after the memory



There are two standard Terminations that are supported by for DDR memory. Series or Parallel. Please consult design guide for performance impacts.



ATI Technologies Inc.
33 Commerce Valley Drive East
Thornhill, Ontario
Canada, L3T 7N6
(905) 882-2600



Title	AGP RV250 64/128MB TSOP		
Size	Document Number	105-GN964-00	
C			

	Re
--	----


Layout Guide line of THEATER

#1 : C385 and C386 have to be placed as close as possible to the pins of Rage THEATER

#2 : C397 should be placed close to J2



TV-OUT




	Install	DNI
VIDEO-OUT&CRT2	Bm1,Bm2,Bm3,Qm1,Qm2,Qm3,Rm7,Rm9,Rm11,Rm12,Cm1,Cm2,Rm13,Rm14,Dm1	Rm6,Rm8,Rm10,Cm3,Cm4,Cm5
VIDEO-OUT ONLY	Rm6,Rm8,Rm10,Cm3,Cm4,Cm5	Bm1,Bm2,Bm3,Qm1,Qm2,Qm3,Rm7,Rm9,Rm11,Rm12,Cm1,Rm13,Rm14,Dm1,Cm2

Layout Guide line of THEATER

#1 : C27 and C28 have to be placed as close as possible to the respective pins of Rage THEATER

#2 : VINGND should be separated from Digital or Chassis Ground and have no loops

#3 : VINGND should be connected to Digital GND plane at one point as close as possible to pin 56 of THEATER



ATI Technologies Inc.

33 Commerce Valley Drive East
Thornhill, Ontario
Canada, L3T 7W6
(905) 882-2600

File: Daughter Card RT1 VIVO


Size: C

Document Number: 105-GN976-00B 1


Date: 2001/08/15

Sheet: 13 of 19

PRIMARY CRT



SECONDARY CRT






<Variant Name>



ATI Technologies Inc.
33 Commerce Valley Drive East
Thornhill, Ontario
Canada, L3T 7N6
(905) 882-2800

Title	AGP RV250 64/128MB TSOP		
Size	Document Number	105-GN964-00B	Rev 0
Date	2001.11.15	Sheet 14 of 19	




OPTIONAL ESD/HOTPLUG PROTECTION DIODES




<Variant Name>

ATI Technologies Inc.
33 Commerce Valley Drive East
Thornhill, Ontario
Canada, L3T 7N6
(905) 882-2600



Title	AGP RV250 64/128MB TSOP		
Size	Document Number	105-GN964-00B	Rev 0
Date	2001.08.15	Sheet 15 of 19	



TEMPERATURE SENSING CIRCUIT



VOLTAGE SENSING CIRCUIT



<Variant Name>



ATI Technologies Inc.
33 Commerce Valley Drive East
Thornhill, Ontario
Canada, L3T 7N6
(905) 882-2600

Title		AGP RV250 64/128MB BGA	
Size	Document Number	105-GN964-00B	Rev
B			0
Date:	星期三, 八月 15, 2001	Sheet	16 of 19