




PCI-EXPRESS EDGE CONNECTOR




SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND
BUO	BRING UP ONLY



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title				RV630 GDDR3 - PCI-E Edge Connector			
Size	Document Number					105-B148xx-00A	Rev
C							A
Date:	Friday, March 09, 2007			Sheet	1	of	21




ATI Technologies Inc.

1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600


Title	RV630 GDDR3 - ASIC PCIe Interface		
Size	Document Number	105-B148xx-00A	Rev
C			A
Date:	Friday, March 09, 2007	Sheet	2 of 21

Recommended caps:
(see BOM for qualified values/vendors)
10uF , X6S, 10%, 0805, 6.3V, 1.4MM MAX THICK
1uF , X6S, 10%, 0402, 6.3V
100nF, X7R, 10%, 0402
10nF , X7R, 10%, 0402






ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Recommended caps:
(see BOM for qualified values/vendors)
10uF , X6S, 10%, 0805, 6.3V, 1.4MM MAX THICK
1uF , X6S, 10%, 0402, 6.3V
100nF, X7R, 10%, 0402
10nF , X7R, 10%, 0402




ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada L3T 7X6
(905) 882-2600








ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title		RV630 GDDR3 - ASIC Grounds	
Size	Document Number	105-B148xx-00A	Rev
C			A
Date:	Friday, March 09, 2007	Sheet	6 of 21










- 1-Position the coupler (U703) such that LGate(pin4) is the closest to gate of the MOSFETS. You can place the gate resistors R721 and R722 next to the gate of the MOSFETS. Make the gate drive traces(PW MVIDC L2D and PW MVIDC H2D) as close as possible to the gate resistors to reduce parasitic inductance.
- 2-Place the bypass capacitors for Vcc as well as Boost caps close to the controller as possible. They are as follows:
Vcc bypass cap is C703, and Boost cap is C705.
- 3-Voltage amplifier compensation network is placed between pin 7 and pin 6. Place the rest of the compensation network close to the pins 7 and 6. These are R710, R711, R713, C713 and R712, C711 and C712.




SMPS02- Regulator for VDDC
Vout = 0.9V ~ 1.1V

Part	Vout	RFB1	RFB2
0.8V Ref	2.03V (1.98V~2.08V)	4.99K p/n 3160499100G	3.24K p/n 3160324100G

SMPS02 Specifications








	Nominal Value	Tolerance	Adjustable range / Notes
Vin (power stage)	12V	± 0.8% PCIe	ATX12V ver. 2.2 ± 0.5%
Vout	2V	± 2%/±2%	1.8V - 2.85V
Vout ripple (DC)	50mVpp		
Iout	6Aavg, 8Adc max		
Step load	3Amax		
Vout ripple (AC)	± 0.1% or 200mVpp @ 1A step load		
Switching Freq.	~100kHz		TBD
Protections			



Information on Compatible Controller Parts			
	PWM IC #1	PWM IC #2	PWM IC #3
Gate drive voltage	5V, 6V, 12V	5V, 6V, 12V	5V only
Vref	0.6V	0.6V	0.6V
Bootstrap diodes	Internal (DMP D601, D611)	Internal (DMP D601, D611)	External (Populate D601, D611)
Phase current adjustable (unbalanced between phases)	Yes	Yes	Yes
Option Pin Selection			
Pin 10 (IOUT/IMAX/DROOP)	IOUT/DROOP (R662)	IOUT/IMAX	IOUT
Pin 11 (RT)	R_RT => 10,000,000/Fsw	TBD	R_RT => 18,600,000/Fsw
Pin 12 (COMP/DROOP)	COMP	DROOP (R663)	COMP
Pin 14 (SS/ICOMP)	SS/EN	GND (SS fixed internally)	ICOMP (SS dependent on Fsw)
Pin 16 (REFOUT/POK)	POK (Open drain)	IMREFOUT/POK POK voltage = 1.2V	IMREFOUT/POK POK voltage = 1.25V
Pin 21 (VCC2BV/DROOP)	VCC2BV	VCC2BV	DROOP (R664)

Choosing Different Gate Drive		
Gate Drive	Populate	Do Not Populate
5V Gate Drive	R631, R632	R630, R670, C660, R661, Q661
8V Gate Drive	R630, C660, R661, Q661	R631, R632, R670
12V Gate Drive	R630, C660, R670	R631, R632, R661, Q661

Cases	Behaviour	Notifications
External cable not plugged in +12V_BUS not in regulation	12V_EXT_DET = X EN1 -> "0" (by R12) ENB1 -> 3.3V ENB2 = "0"	VDDC disabled
External cable not plugged in +12V_BUS in regulation	12V_EXT_DET = "1" EN1 -> 3V (by R11 and R12) ENB1 = 0V ENB2 = "1"	VDDC enabled External Power Missing
External cable plugged in +12V_BUS not in regulation	12V_EXT_DET = "0" EN1 < 3V (due to low 12V) ENB1 = 3.3V ENB2 = "0"	VDDC disabled
External cable plugged in +12V_BUS in regulation	12V_EXT_DET = "0" EN1 = 3V ENB1 = 0V ENB2 = "1"	VDDC enabled Normal Operation




SMPS03 Specifications

	Nominal Value	Tolerance	Adjustable range / Notes
Vin (power stage)	12V	+/- 8% PCTe	ATEL2V ver. 2.2 +/- 8%
Vout	1.2V	+2.5%/-2.5%	0.8V ~ 1.5V
Vout ripple (DC)	TBD		
Iout	TBD		55A (target 60A) max
Step load	TBD		
Vout ripple (AC)	TBD		
Switching Freq.	TBD		50kHz ~ 1MHz
Protections			



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title	RV630 GDDR3 - VDDC SMPS 02	Rev	A
Size	Document Number	105-B148xx-00A	
Date	Friday, March 09, 2007	ISheet	11 of 21



List of supported footprint
The following ICs are not necessarily evaluated by
ATI, please refer to BOM for evaluation status

- ANPEC APW7120/APW7065 (12V)
- CAT CAT7583 (12V)
- INTERSIL ISL6545
- NEXSEM NX2114/2307
- RICHTER RT9214/RT8101
- OnSemi ON1582
- uPI UP6101 (No Ext_Vref in)
- uPI UP6103 (with Ext_Vref in, can use voltage console UP6261 to change Vout)



SMPS02- Regulator for MVDD


Vout = 1.8V ~ 2.85V

Part	Vout	RFB1	RFB2
0.8V Ref	2.03V (1.98V~2.08V)	4.99K pin 3160499100G	3.24K pin 3160324100G


SMPS02 Specifications



	Nominal Value	Tolerance	Adjustable range / Notes
Vin (power stage)	12V	+/-8% PCIe	ATI12V ver. 2.2 +/-5%
Vout	2V	+/-2%/-2%	1.8V ~ 2.85V
Vout ripple (DC)	50mVpp		
Iout	6Aavg, 8Adc max		
Step load	3Amax		
Vout ripple (AC)	+/-10% or 200mVpp @ 3A step load		
Switching Freq.	~100kHz		
Protections			TBD

COMPENSATION CIRCUIT




FILTERED SMPS VCC







	VDDC	RS1	PWRCNTL_0
0.6V Ref	.9V	N/A	LOW
	1.0V	59.0K 1%	HIGH
	1.1V	ATI # 3160590200G 30.9K 1%	HIGH
	1.2V	ATI # 3160309200G 20.0K 1%	HIGH




ATI Technologies Inc.
 1 Commerce Valley Drive East
 Markham, Ontario
 Canada, L3T 7X6
 (905) 882-2600

Power up Sequencing




LDO #1: Vin = 2.1V to 3.6V MAX Vout = +1.8V +/- 2% Iout = 0.8A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling



$$V_{OUT} = V_{REF} \times (1 + R5/R4)$$

LDO #3: Vin = +1.45V to 2.1VMAX Vout = +1.1V +/- 2% Iout = 1.1A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling




$$V_{OUT} = V_{REF} \times (1 + R5/R4)$$


Shared Power Rails




Regulators for +5V, +5V_VESA and +5V_VESA2



$$V_{out}(V) = V_{ref} (1 + R2/R1)$$



$$V_{out}(V) = V_{ref} (1 + R2/R1)$$



$$V_{out}(V) = V_{ref} (1 + R2/R1)$$





ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2000

Title RV630 GDDR3 - Linear Regulators



Size C Document Number 105-B148xx-00A

Date: Friday, March 09, 2007 Sheet 14 of 21

Rev A







SYNC and DDC should be routed from the ASIC to the display connector without switching reference plane or running over split plane



DB15 pin	Standard VGA	DDC1 Host	DDC2B or DDC2B Host	DDC2AB Host	DDC1/2 Display
11	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Optional
12	Monitor ID bit 1	Monitor ID bit 1	Monitor ID bit 1	Monitor ID bit 1	Optional
4	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Optional
15	Monitor ID bit 3	Open	Monitor ID bit 3	Monitor ID bit 3	Optional
9	N/C	+5V	+5V	+5V	Optional
Support	No	Yes	Yes	No	Yes


Based on VESA Display Data Channel (DDC) Standard Ver. 3 Dec. 15, 1997







DB15 pin	Standard VGA	DDC1 Host	DDC2B or DDC2BA Host	DDC2AB Host	DDC1/2 Display
11	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Optional SDA
12	Monitor ID bit 1	Monitor ID bit 1	Monitor ID bit 1	Monitor ID bit 1	Optional SDA
4	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Optional SCL
15	Monitor ID bit 3	Open	Open	Open	Optional SCL
9	N/C	+5V	+5V	+5V	Optional
Hardware Support	No	Yes	Yes	No	Yes

Based on VESA Display Data Channel (DDC) Standard Ver. 3 Dec. 15, 1997



[illegible]

Title				RV630 GDDR3- Thermal Management			
Size	Document Number						Rev
C	105-B148xx-00A						A
Date:	Friday, March 09, 2007				Sheet	18	of 21

DVI/DVI SCREWS with top tab

ASSY-SCREW1
SCREW
JACKPOST, HEX, 3/16 AF, 4-40 INT/EXT
<3rd part field>

ASSY-SCREW2
SCREW
JACKPOST, HEX, 3/16 AF, 4-40 INT/EXT
<3rd part field>



ASSY-SCREW3
SCREW
JACKPOST, HEX, 3/16 AF, 4-40 INT/EXT
<3rd part field>

ASSY-SCREW4
SCREW
JACKPOST, HEX, 3/16 AF, 4-40 INT/EXT
<3rd part field>

ASSY1
ANTISTATIC
BAG
6_X_11

BKT1
BRACKET
8020042500G

ASSY-SCREW5
SCREW
SCREW, PAN HD, PHILLIPS, 4-40 X 3/16L



<Variant Name>



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title		RV630 GDDR3- Mechanical	
Size	C	Document Number	105-B148xx-00A
Date:	Friday, March 09, 2007	Sheet	19 of 21



Title	Schematic No.	Date:
RH PCIE RV630 2x256MB GDDR3 DUAL DL-DVI-I VIVO FH	105-B148xx-00A	Friday, March 09, 2007


REVISION HISTORY

NOTE: This schematic represents the PCB, it does not represent any specific SKU.
For Stuffing options (component values, DNI , ? please consult the product specific BOM.
Please contact ATI representative to obtain latest BOM closest to the application desired.

Rev

A

Sch Rev	PCB Rev	Date	REVISION DESCRIPTION
0	00A	07/02/06	Initial design for RV630 GDDR3



ORLOFF:
RH PCIE RV630 2x256MB GDDR3
DUAL DL-DVI-I VIVO FH

REV 0



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title RV630 GDDR3 - BLOCK DIAGRAM

Size C	Document Number 105-B148xx-00A	Rev A
Date: Friday, March 09, 2007	Sheet 21 of 21	