

# PCI-EXPRESS EDGE CONNECTOR







Table 1: Connection for JTAG

Production (No JTAG)	Install R1, R2 & Don't Install TSW1	
	Install TSW1 & Don't Install R1 & R2	
Internal Use Only	JTAG	TSW1 Switch #1, 2, 3, 4, 5 and 6 closed (ON) #8 and 7 open
	NO JTAG	TSW1 Switch #1, 2, 3, 4, 5 and 6 open #8 & 7 closed (ON)


TSW1, R1 & R2 are located on the bottom side of the board close to PCIe connector.

SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND
BUO	BRING UP ONLY


(2) RV730 PCIe Interface




(3) RV730 MEM Interface Ch A&B






#### (4) DDR3 Memory Channel A




## (5) DDR3 Memory Channel B



## (06) RV730 GPIOs Strap CF XTAL




**CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.**  
**72007 Advanced Micro Devices**  
 This document and its content are AMD's design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting


<p>Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario</p>	
<p>Date: Monday, March 09, 2009</p>	<p>Rev 0</p>
<p>Sheet 6 of 10</p>	



**(07) RV730 DAC1 and DAC2/TV**




(08) RV730 TMD5 A&B







(09) RV730 Display Port C&D



(10) No Connect E&F






## (11) RV730 Power & GND






**(13) MVDD**




**CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.**  
72007 Advanced Micro Devices

This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of fitness regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.


Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario		
Date: Monday, March 09, 2009		Rev 0
Sheet 13 of 19		

## (14) Linear Regulators


**LDO #1: Vin = 3.0V to 3.6V MAX Vout = +1.8V +/- 2% Iout = 1.0A (TBV) RMS MAX**  
**PCB: 50 to 70mm sq. copper area for cooling**




**LDO #2:** Vin = +1.5V to 2.0VMAX      Vout = +1.1V +/- 2%      Iout = 1.7A (TBV) RMS MAX  
PCB: 50 to 70mm sq. copper area for cooling



### Regulators for +5V, +5V\_VESA and +5V\_VESA2



$$V_{out} = 1.25V * [1 + (R_{305}/R_{304})]$$



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.  
72007 Advanced Micro Devices

This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting

Advanced Micro Devices Inc.  
1 Commerce Valley Drive East  
Markham, Ontario



Date: Monday, March 09, 2009

Sheet 14 of 19

	R
--	---


Title RH RV730 DDR3 DVI TVO DV

Doc No.	105-B868xx-00A
---------	----------------




(15) Power Management


Power up Sequencing



VDDC Enable Circuit







LDOs and MVDD Enable Circuit



3.3V Enable Circuit


Power Play

VDDC Voltage Settings Using GPIOs (for VDDC1 Dual Phase)					
PWRMNTL_1 GPIO_20	PWRMNTL_0 GPIO_15	REF1=82.5K REF2=63.4K		Output Voltage (V)	
		REF1=	REF2=	REF1=	REF2=
0	0			0.90V	
0	1			1.00V	
1	0			1.03V	
1	1			1.125V	
					Power-up Default








EMI decoupling Caps

## (16) Mechanical and Thermal Management



If Critical Temperature is reached this will force the fan to run at full speed while power is removed from GPU & rest of the board. This is an open collector signal. Active level is hard pull down to ground.








Figure 5-1 Ideal Power Up/Down Sequence

All the data come from datasheet



<div>AMD</div>			Title		Schematic No.		Date:				
			RH RV730 DDR3 DVI TVO DVI		105-B868xx-00A		Monday, March 09, 2009				
			REVISION HISTORY					NOTE: This schematic represents the PCB, it does not represent any specific SKU. For Stuffing options (component values, DNI , ? please consult the product specific BOM. Please contact AMD representative to obtain latest BOM closest to the application desired.		Rev 0	
Sch Rev	PCB Rev	Date	REVISION DESCRIPTION								
0	00A	08/04/01	Initial design for RV730 GDDR3								
	10	09/01/09	1.Page6 Close GENERICA 2.Page7 Remove TV-OUT, add D-Sub,add protect diode ED62~ED75 3.Page8 Add protect diode REG1001~REG1004 4.Page9 Add HDMI, protect diode REG2001~REG2002,ED76~ED77 5.Page12 co-layout L602,L612, Remove input choke L620,B600,change L621 footprint 6.Page13 change L701 footprint 7.Page14 Change +5V circuit								
		12/01/09	1.Page12 Remove +12V_Bus C690 EL cap , Add C624 C626 10uF MLCC								
		13/01/09	1.Page16 Add FM1~FM6								
		14/01/09	1.Page8 Remove REG1001~REG1004 2.Page9 Remove REG2001~REG2002 3.Page16 Remove MT2								
	11	28/02/09	1.Page11 Add EC1 poscap Remove C943,C269,C272,C275,C276,C277,C162,C163,C164,C166,C167,C168,C171,C172,C173,C174,C175 2.Page12 Add R659,C616 connect to +VDDC								