

PCI-EXPRESS EDGE CONNECTOR







Table 1: Connection for JTAG

Production (No JTAG)	Install R2 & Don't Install TSW1	
Internal Use Only	Install TSW1 & Don't Install R2	
	JTAG	TSW1 Switch #1, 2, 3, 4, 5 and 6 closed (ON) #8 open
	NO JTAG	TSW1 Switch #1, 2, 3, 4, 5 and 6 open #8 closed (ON)

TSW1 & R2 are located on the bottom side of the board close to PCIE connector.

SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND
BUO	BRING UP ONLY

CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims any and all liability for consequences resulting from use of the information included herein.

Title **RV635 GDDR3 - PCI-E Edge Com**


Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario




Date: Wednesday, December 12, 2007	Rev 50
------------------------------------	--------


Title	RV635 GDDR3 - PCI-E Edge Connector	Doc No.	102-B38001-00
-------	------------------------------------	---------	---------------


Recommended caps:
(see BOM for qualified values/vendors)
10uF , X6S, 0805, 6.3V, 1.4MM MAX THICK
1uF, X6S, 0402, 6.3V
100nF, X7R, 0402
10nF , X7R, 0402




CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC. © 2007 Advanced Micro Devices This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD. This document and its contents are confidential and its use and reproduction is strictly prohibited. Use of this schematic and design for any purpose other than that evolution requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this document, and its contents, including, but not limited to, any implied warranty of merchantability or fitness for a particular purpose, and declines responsibility for any consequences resulting from the use of the information included herein.		Advanced Micro Devices Inc.  1 Commerce Valley Drive East Markham, Ontario	
Title RV635 GDDR3 - ASIC MAIN		Date: Wednesday, December 12, 2007 Rev 50	
Sheet 3 of 21		Doc No. 102-838001-00	

Recommended caps:
(see BOM for qualified values/vendors)
10uF , X6S, 0805, 6.3V, 1.4MM MAX THICK
1uF, X6S, 0402, 6.3V
100nF, X7R, 0402
10nF , X7R, 0402



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC. © 2007 Advanced Micro Devices This AMD Board schematic and design is the exclusive property of AMD and is provided only to entities under a non-disclosure agreement for the purpose of evaluation purposes. After disclosure or release is provided, AMD makes no representations or warranties of any kind for the evaluation requires a Board Technology License Agreement with AMD and makes no representations or warranties of any kind regarding this schematic and design. AMD makes no representations implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility. Excludes consequences from use of the information included herein.		Advanced Micro Devices Inc.  1 Commerce Valley Drive East Markham, Ontario	
Title RV635 GDDR3 - ASIC Power		Date: Wednesday, December 12, 2007 Rev 50	
Sheet 4 of 21		Doc No. 102-B38001-00	




CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representation or warranty of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.


Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario


Date: Wednesday, December 12, 2007 Rev 50

Sheet 6 of 21


Title RV635 GDDR3 - ASIC Grounds Doc No. 102-B38001-00











Gate Drive	Populate	Do Not Populate
5V Gate Drive	R631, R632	R630, R670, C660, R661, Q661
8V Gate Drive	R630, C660, R661, Q661	R631, R632, R670
12V Gate Drive	R630, C660, R670	R631, R632, R661, Q661







COMPENSATION CIRCUIT



FILTERED SMPS VCC




BOOT CIRCUIT





CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario
Date: Wednesday, December 12, 2007
Sheet 12 of 21
Title RV635 GDDR3 - MVDD SMPS 01
Rev 50
Doc No. 102-B38001-00

Power up Sequencing



VDDC Enable Circuit





Power Play


VDDC Voltage Settings Using GPIOs (for VDDC1 Dual Phase)				
PWRMNTL_0 GPIO_20	PWRMNTL_0 GPIO_15	Output Voltage (V)		
		R1=42.2K R2=20.5K R1= R2=	R1= R2=	
0	0	0.90V		
0	1	1.00V		
1	0	1.15V		
1	1	1.25V		Power-up Default

		Output Voltage (V)			
PMICNTL_1 CPD0_20	PMICNTL_0 CPD0_15	Rf1=42.2K Rf2=20.5K	Rf1= Rf2=	Rf1= Rf2=	
0	1	0.90V			
0	1	1.00V			
1	0	1.15V			
1	1	1.25V			Power-up Default

```
Vout = Vref * (1+Rt/Rb)
VDDC1 (Dual Phase): Vref = 0.6V, Rt = 5.11K
VDDC2 (Single Phase): Vref = 0.8V, Rt = 10K
MVDDC (Single Phase): Vref = 0.8V, Rt = 10K
```



Buffered VDDC Output Current Monitoring



132- For Testing purposes only

CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. This schematic is not to be used for any purpose other than evaluation purposes. A Board Technology License Agreement with AMD, AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from the use of the information disclosed herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario




Date: Wednesday, December 12, 2007 Rev 50


Sheet 13 of 21

Title		Doc No.
RV635 GDDR3 - Power Management		102-B38001-00



LDO #1: Vin = 2.1V to 3.6V MAX Vout = +1.8V +/- 2% Iout = 0.8A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling





LDO #3: Vin = +1.45V to 2.0V MAX Vout = +1.1V +/- 2% Iout = 1.4A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling




Regulators for +5V, +5V_VESA and +5V_VESA2











DDC2_MONID0
DDC2_MONID1(SDA)
DDC2_MONID2
DDC2_MONID3(SCL)



DB15 pin	Standard VGA	DDC1 Host	DDC2B or DDC2B+ Host	DDC2AB Host	DDC1/2 Display
11	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Optional
12	Monitor ID bit 1	Data from display	SDA	SDA	Optional
4	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Optional
15	Monitor ID bit 3	Open	SCL	SCL	Optional
9	N/C	+5V	+5V	+5V	Optional
Hardware Support	No	50mA min 1A max	50mA min 1A max	300mA min 1A max	Yes


Based on VESA Display Data Channel (DDC) Standard Ver. 3 Dec. 15, 1997






DB15 pin	Standard VGA	DDC1 Host	DDC2B or DDC2B+ Host	DDC2AB Host	DDC1/2 Display
11	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Optional
12	Monitor ID bit 1	Data from display	SDA	SDA	Optional
4	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Optional
15	Monitor ID bit 3	Open	SCL	SCL	Optional
9	N/C	50mA min	50mA min	300mA min	Optional
Hardware Support	No	Yes	Yes	No	Yes



Based on VESA Display Data Channel (DDC) Standard Ver. 3 Dec. 15, 1997






The 7-pin MiniDIN footprint allows one of the two MiniDINs:


- 7-pin Svideo/Composite MiniDIN P/N 6071001500G
- 4-pin Svideo MiniDIN P/N 6070001000G



See BOM for qualified option.



<div>AMD</div>			Title		Schematic No.		Date:	
			RH PCIE RV635 2x256MB GDDR3 DUAL DL-DVI-I DL-DVI-I VO FH		102-B38001-00		Wednesday, December 12, 2007	
			REVISION HISTORY					NOTE: This schematic represents the PCB, it does not represent any specific SKU. For Stuffing options (component values, DNI's, ...) please consult the product specific BOM. Please contact AMD representative to obtain latest BOM closest to the application desired.
Sch Rev	PCB Rev	Date	REVISION DESCRIPTION					
0	00A	07/13/07	Initial design for RV635 GDDR3					
1	00	10/25/07	Release To Rev 00					



**RH PCIE RV635 2x256MB GDDR3
DUAL DL-DVI-I HDMI VO FH**

REV 0

CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
The AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario
Date: Wednesday, December 12, 2007
Sheet 21 of 21
Rev 50
Title RV635 GDDR3 - BLOCK DIAGRAM
Doc No. 102-B38001-00

