

PG186-A00

256b GDDR6 x16

DP + DP + DP + HDMI/DP

TABLE OF CONTENTS



Page Description

Page Description



Page Description



1	Table of Contents
2	Block Diagram
3	PCI Express
4	PCI Termination
5	MEMORY: GPU Partition A/B
6	MEMORY: FBA Partition 31..0
7	MEMORY: FBA Partition 63..32
8	MEMORY: FBB Partition 31..0
9	MEMORY: FBB Partition 63..32
10	MEMORY: GPU Partition C/D
11	MEMORY: FBC Partition 31..0
12	MEMORY: FBC Partition 63..32
13	MEMORY: FBD Partition 31..0
14	MEMORY: FBD Partition 63..32
15	GPU PWR and GND
16	GPU Decoupling
17	GPU DECOUPLING
18	IFPAB TALL-DP
19	IFPE DP
20	IFPF USBC
21	IFPC HDMI 2.0/DP
22	IFPD DP
23	NVHS INTERFACE
24	MISC: FAN,THERMAL,JTAG,GPIO,STEREO
25	MISC3: ROM, STRAPS


26	MISC: XTAL, PLL
27	PS: 5V
28	PS: 1V8
29	PS: PEXVDD
30	PS: FBVDD CONTROLLER,PHASE 1
31	PS: FBVDD PHASE 2
32	PS: NVVDD CONTROLLER OVR8
33	PS: NVVDD Phase 1, 2
34	PS: NVVDD Phase 3, 4
35	PS: NVVDD Phase 5, 6
36	PS: NVVDD Phase 7, 8
37	PS: INPUT SWITCH RTD3
38	PS: INPUT SWITCH RAIL BALANCE
39	PS: 12V CURRENT STEERING
40	PS: INPUTS, FILTERING AND MONITORING
41	PS: CURRENT STEERING,HOT UNPLUG DETECT
42	PS: PRE-FILTER
43	SEQUENCE: 5V, 1V8, NV3V3 ENABLE
44	SEQUENCE: NV, PEX, FB ENABLE
45	SEQUENCE: PCIE VOLTAGE MONITOR
46	SEQUENCE: MISC
47	LED & FAN HEADERS
48	LED 2
49	Mechanical: Bracket/Thermal Solution





	NET	VOLTAGE	MAX_CURRENT	MIN_WIDTH
12V	12V	12V	5.5A	0.406
3V3	3V3	3.3V	3.0A	0.400
	GND	0V	8.5A	0.300





























































NVVDD



FBVDDQ



1V8_AON







NVVDD





MICRO-STAR INT'L CO.,LTD
MS-V386


Size Custom	Document Description Page16: GPU Decoupling	Rev 1.0
Date: Wednesday, November 20, 2019		Sheet 16 of 49

















H=High :Tied to 1.8V
M=Middle:Tied to 0.9V
L=Low :Tied to 0V

DEFAULT

DEFAULT

```
1:SMB_ALT_ADDR ENABLE
0:SMB_ALT_ADDR DISABLE





1:DEVID_SEL REBRAND
0:DEVID_SEL ORIGINAL


1:PCIE_CFG LOW POWER
0:PCIE_CFG HIGH POWER


1:VGA_DEVICE ENABLE
0:VGA_DEVICE DISABLE
```

Default

RAMCFG[4:0]	DENSITY	WIDTH	VENDOR
00000	8Gb	256-bit	Samsung
00001	8Gb	256-bit	Micron
00010	8Gb	256-bit	Hynix
00110	16Gb	256-bit	Samsung
00111	16Gb	256-bit	Samsung










$$0.8V^*(1+40.2K/7.68K)=4.9875V$$




1v8 Switcher




PEX Switcher


$$0.6V \cdot (1 + 10K/14.7K) = 1.008V$$
















MICRO-STAR INT'L CO.,LTD
MS-V386

Size Custom	Document Description PAGE 33: PS: NWDD Phase 1, 2	Rev 1.0
Date: Thursday, November 21, 2019		Sheet 33 of 49











Remove Phase 8

AND GATE LOGIC FOR P-BOARD			
GPIO1	GPIO29	SWITCH	VOUT
0	0	0	12V_F
0	1	0	12V_F
1	0	0	12V_F
1	1	1	3V3A













12V CURRENT STEERING (UNDER POWER BOOT):
GUIDES CURRENT FROM PEX EDGE TO PEX 6/8 PIN INPUT AREA




12V CURRENT STEERING (UNDER POWER BOOT):
GUIDES CURRENT FROM PEX EDGE TO PEX 8 PIN INPUT AREA







A 2 x 4 auxiliary power connector plug from the power supply unit must not use the 75 W sense coding (Sense1=Open and Sense0=Ground) to avoid end-user confusion.



MODE PIN STATUS	MULTIPLEXER OPERATION
LOW	DEVICE A
TRI-STATE(FLOATING)	STAND-ALONE
HIGH	DEVICE B



ENABLE PIN STATUS	MULTIPLEXER OPERATION
LOW	FULLY FUNCTIONAL
TRI-STATE(FLOATING)	LIMITED FUNCTION
HIGH	STANDBY





MICRO-STAR INT'L CO.,LTD

MS-V386

Size	Custom	Document Description	PAGE42; PS: Pre-Filter	Rev	1.0
Date:	Wednesday, November 20, 2019	Sheet	42	of	49









OPTIONS	PEX3V3_SENSE	PEX12V_SENSE	OTHER_12V_SENSE
Use Pre-Filter	Pre-Filter NO STUFF U12 NO STUFF Q3,Q5 NO STUFF D15	Pre-Filter NO STUFF U13 NO STUFF Q4	Pre-Filter
Use INA3221	Voltage_Monitor	INA3221 NO STUFF U12 NO STUFF Q4	INA3221
NO INA3221 NO Pre-Filter	Voltage_Monitor	Voltage_Monitor	N/A


Power Supply
INA3221:3V3_SEQ
Pre_Filter(ADC_MUX):3V3(PEX)

Dual Pre-Filter case:
Only use the Primary Pre-Filter to sense 3V3PEX
and All Input 12Vs





Remove LED BOOST



The diagram shows a circuit connection between two power sources. On the left, a terminal labeled '12V_F' is connected to a horizontal wire. This wire leads to a resistor component labeled 'R327' with a value of '0ohm'. Below the resistor, the text 'WIRE TO LED COMMON' is visible. The other end of the resistor is connected to another horizontal wire, which leads to a terminal labeled 'BRIDGE_LED_VDD'.




Remove LED2



MICRO-STAR INT'L CO.,LTD		
MS-V386		
Size	Document Description	Rev
Custom	PAGE 48:LED2	1.0
Date: Wednesday, November 20, 2019		Sheet 48 of 49


Brackets:



Bracket Screw




EMI CLIPS



GPU Socket Symbol



GPU Mounting holes



Mechanical Holes Symbol

