





PCI-EXPRESS EDGE CONNECTOR







Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario			
Date:	Thursday, November 29, 2007	Rev	00
Sheet	5 of 20		

GA84 32/16Mx16 V0 DV Doc No. 105-B350xx-00



CHANNEL A: RANK 0 128MB DDR2





List of supported footprint

The following ICs are not necessarily evaluated by ATI, please refer to BOM for evaluation status

ANPEC APW7120/APW7065 (12V)

CAT CAT7583 (12V)

INTERSIL ISL6545

NEXSEM NX2114/2307

RICHTER RT9214/RT8101


OnSemi ON1582

uPI UP6101 (No Ext_Vref in)


Layout guideline for Nexsem NX2114/2307

- 1-Position the controller (U703) such that LGATE(pin4) is the closest to gate of the MOSFETs. You can place the gate resistors R711 and R712 next to the gate of the MOSFETs. Make the gate drive traces(PW_VDDC_LGD and PW_VDDC_HGD) as short and as wide as possible to reduce the trace inductance.
- 2-Place the bypass capacitors for Vcc as well as Boot caps as close to the controller as possible. They are as follows:
Vcc bypass cap is C703, and Boot cap is C705.
- 3-Voltage amplifier compensation network. Place C714 close to the pin 7. Place the rest of the compensation network close to the pins 7 and 6. These are R710, R711, R713, C713 and R712, C711 and C712.



COMPENSATION CIRCUIT



FILTERED SMPS VCC



BOOT CIRCUIT



SMPS02- Regulator for VDDC

Vout = 0.9V ~ 1.1V

Part	Vout	RFB1	RFB2
0.8V Ref	1.1V (1.98V~2.08V)	200R p/n 316020000G	511R p/n 3160511000G
	1.1V (1.10V~1.14V)	10K p/n 3160100200G	24.9K p/n 3160249200G

SMPS02 Specifications

	Nominal Value	Tolerance	Adjustable range / Notes
Vin (power stage)	12V	± 1% PCIE	ATX12V ver. 2.3 ±1%
Vout	2V	± 2%/-2%	1.8V ~ 2.85V
Vout ripple (DC)	5mVpp		
Load	Sharp, Rdc max		
Step load	3Amax		
Vout ripple (AC)	±1% or 200mVp @ 3A step load		
Switching Freq	~300KHz		TBD
Protections			


CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
This AMD Board schematic and design is the exclusive property of AMD and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representation or warranty of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims any responsibility for any consequences resulting from the use of this information without AMD's prior written consent.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario

Date: Tuesday, December 11, 2007
Sheet 10 of 20
Rev 00

RH RV620 256/128MB DDR2-BGA84 32/16Mx16 VO dV1 105-B350xx-00

Place C490-492 near layer transitions (top/bottom)
THIS IS LAYOUT DEPENDENT



Should be placed near SPMS, NOT near U1200.





Figure 1: Schematic diagram of the LDO control logic. The diagram shows three nodes (Node 1, Node 2, Node 3) that control the LDO_EN signal. Node 1 is connected to +12V_BUS through a 4.7K resistor (R857) and a 100nF capacitor (C846). Node 2 is connected to +12V_BUS through a 200R resistor (R853) and a 100nF capacitor (C845). Node 3 is connected to +12V_BUS through a 475R resistor (R850) and a 100nF capacitor (C844). The LDO control logic is implemented using three NPN transistors (Q851, Q852, Q853) and a PNP transistor (Q854). The LDO_EN signal is the output of the logic, which is active when +12V_BUS is above 10V (1.1V) or +3.3V is above 2.2V (0.65mV).

VDDC Voltage Settings Using GPIOs

PWRMNTL_1 PWRD_10		PWRMNTL_0 PWRD_15		R1F1= R1F2=		Output Voltage (V) R2F1= R2F2=			
0	0								
0	1								
1	0								
1	1	1	0	1					Power-up Default



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
72007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD
and is provided only to entities under a non-disclosure agreement with
AMD for evaluation purposes. Further distribution or disclosure
is strictly prohibited. Use of this schematic and design for any purpose
other than evaluation requires a Board Technology License Agreement
with AMD. AMD makes no representations or warranties of any kind
regarding this schematic and design, including, not limited to,
any implied warranty of non-infringement or fitness for a particular
purpose. AMD disclaims responsibility for any consequences resulting
from use of the information disclosed herein.

Title RH RV620 256/128MB RDR2-BC

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario




Date: Tuesday, December 11, 2007

Sheet 11 of 20


Rev. 00

Do not use the information included herein. Title RH RV620 256/128MB DDR2-BGA84 32/16Mx16 VO dDVI		Doc No. 105-B350xx-00
---	--	------------------------------

LDO #2: Vin = 2.1V to 3.6V MAX Vout = +1.8V +/- 2% Iout = 0.8A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling




LDO #3: Vin = +1.4V to 2.087VMAX Vout = +1.1V +/- 2.5% Iout = 1.4A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling



Shared Power Rails



Regulators for +5V, +5V_VESA



<p>CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC. 12527 Advanced Micro Drive This AMD Board, circuit and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of the schematics and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD does not warrant or guarantee the accuracy of the information regarding this schematic and design, including, but not limited to, any implied or other warranty of merchantability or fitness for a particular purpose, and discloses responsibility for any consequences resulting from the use of the information.</p>	<p>Advanced Micro Devices Inc. AMD 1 Commerce Valley Drive East Markham, Ontario Date: Tuesday, December 11, 2007 Sheet 12 of 20 Doc No. 105-B350xx-00</p>
---	--

