



7 0.1.0	III Name	5	4		3	2	1			
			Title			Schematic No.	Date:			
			RV630 DDR2-REVISION HISTORY			105-B281xx-00A	Friday, May 04, 200	7		
F	YMI							Т		
			REVISION HISTORY	NOTE:	For Stuffing options (com	s the PCB, it does not represent any specific Si ponent values, DNI's,) please consult the pre- esentative to obtain latest BOM closest to the a	oduct specific BOM.	Rev	0	
Sc Re	h PCE v Rev	Date	REVISION DESCRIPTION							
0	00A	07/04/20	Initial design for RV630 DDR2 AGP, BASES ON B236							
	•	5	4		3	2	1			









Rialto ASIC p/n is: 218BAPAGA11F




CONFERENCE A PROPRETAIN TO ADVINCED MEDIO DEVICES INC.
2021 Advanced Micro Devices Inc.
3202 Advanced Micro Devices Inc.
3202 Advanced Micro Devices Inc.
3203 Advanced Micro Devices Inc.
3204 Advanced Micro Devices Inc.
3205 Advanc





CONFESTING, A PROPRIETARY TO AUMACED MATOR DEVICES INC.
12 DAY A Amount of Micro Devices Inc.
12 DAY A Amount of Micro Devices Inc.
13 DAY A Modern of Micro Devices Inc.
14 DAY A Modern of Micro Devices Inc.
14 DAY A Modern of Ingenetics and the Commence of the Commence



STRAPS	PIN	DESCRIPTION	DEFAULT
PCIE_PTX_PWRS_ENB	GPIO(0)	PCI Express transmitter power-saving enable bar 0 - 50% Tx output swing for mobile applications 1 - Full output swing	1
PCIE_PTX_DEEMPH_EN	GPIO(1)	PCI Express transmitter de-emphasis enable 0 - de-emphasis disenable 1 - de-emphasis enable	1
PCIE_ICP (1:0)	GPIO(3:2)	Charge pump current setting 00 - 5.0uA 10 - 10.0uA 10 - 15.0uA 11 - 12.0uA	01
PCIE_PTX_IEXT	GPIO(4)	PCI Express transmitter extra outplut current 0 - no extra current 1 - extra current in output stage	0
DEBUG_ACCESS	GPIO(5)	Set the debug bus muxes to bring out debug signals even if registers are inaccessable	0
PCIE_PPLL_BW	GPIO(6)	PCI Express PLL bandwidth setting 0 - Full PLL bandwidth 1 - Reduces PLL bandwidth	0
PCIE_REVERSE_ALL	GPIO(7)	0 - Don't reverse physical PCIE lanes 1 - Reverse physical PCIE lanes	0
ROMIDCFG(1:0)	GPIO(12:11)	If no ROM attached, comtrols chip IDis. If rom attached identifies ROM type 00 - No ROM, CHG_ID=0 01 - STEX Serial ATZEFS12 ROM (Atme)) or ATZ4F1024 ROM (Atme)) 10 - STEX Serial ATZEPSA ROM (RST) or PMZSL VS12 (PMC) 11 - 1M Serial MZSPHCA ROM (ST) or PMZSLVO10 (PMC)	10
PCI_RETRY_ENb	GPIO(13)	0 - Enable all PCI read/write retry, retry cycle 0x3 1 - Disable PCI read/write retry	0
VGA_MONO_MODE(1:0)	GPIO(24, 14)	00 - only VGA controller 01 - only MONO controller 10 - neither VGAMONO controller 11 - both VGAMONO controller	00
REFCLK_LINK_CONFIG	GPIO(15)	One of the strap bit to encode the combination of: SEND_LINK_TRAINING_IMMEDIATELY MOBILE EN AGP_ONLY —— efc.	0
MULTIFUNC	GPIO(16)	For MULTIFUNC, when TESTEN(pin)=0, 0 = 00 - Single function device 1 = 01 - Two function device. No AGP in either function	0
PCIE_FORCE_ COMPLIANCE		For PCIE_FORCE_COMPLIANCE, when TESTEN(pin)=1, 0 - Normal operation 1 - Force LC into compliance mode	0
AGPFBSKEW(1:0)	GPIO(18:17)	AGP txclock feedback phase adjustment wrt refolk(cpucik) 00 -refolk slightly earlier than feedback 10 -refolk 1 sigh earlier than feedback 10 -refolk 1 sigh earlier than feedback 11 -refolk 1 sigh earlier than feedback 11 -refolk 2 sign earlier than feedback dook	00 internal pulldowr
X1CLK_SKEW(1:0)	GPIO(20:19)	Clock phase adjustment between x1clk and x2clk 00 - 1 tap delay 10 - 1 tap delay 10 - 2 tap delay 11 - 3 tap delay 11 - 1 tap delay	00 internal pulldowr
BUSCFG	GPIO(21)	Control BUS type, CLK PLL select	0 internal pulldowr
AGP_ONLY	GPIO(22)	normal operation, assume VPU is working for debugging, shut off VPU so the bridge is working in AGP only mode	0
PCIE_LINK_TIMEOUT _OVERRIDE	GPIO(23)	0 - Timeout is active 1 - Timeout is disabled	0
MOBILE_EN	REFCLKBYP		0
BUS_PCI_CFG_ RETRY_Enb	STP AGPB	when internal MOBILE EN=0 STRAP BUS PCI CFG RETRY Enb	1

CONSTRUCTION OF WICK-POST (CONTINUED AND MICKOLD LEVELS BELL.)


THE AND DESCRIPTIONS and William to the exclusive proposely of AMD, and is provided only to oriffice under a non-disclosure agreement is as inclined to the exclusive proposely of the exclusive proposely of the exclusive proposely of the exclusive proposely of the exclusive proposes of the final novaluation requires allowed Technology License Agreement with ARDA. AMD randows no representations or exempted and explain the exclusive proposely of the exclusive proposely

1 Commerce Valley Drive East
Markham, Ontario

Date: Friday, May 04, 2007


Sheet 6 of 23


P RH AGP RV560 256MB GDDR3 DUAL DL-DVI-I VIVO DOC NO. 105-B281xx-00A




CONTENTIAL INFORMERIAN TO ANNAESS MESO DEVICES INC.
2007 of Annaes of the Section of design is the exclusive property of ANO.
In a part and the Design of the exclusive property of ANO.
In a part and the part of the part of the section and property of the annaes of the section of the part of th

Recommended caps: (see BOM for qualified values/vendors) 10uF , X6S, 10%, 0805, 6.3V, 1.4MM MAX THICK 1uF, X6S, 10%, 0402, 6.3V 100nF, X7R, 10%, 0402 10nF , X7R, 10%, 0402 Place close to ASIC Place close to ASIC PART 2 OF 7 (18) T2XCMX-(18) T2XCRX-T2XCM T2XCP T1XCM (19) T1X0M T2X0M T2X0P TX0M TX0P T1X1M T1X1P T2X1M T2X1P TX1N TX1F AR2 T2X2M T2X2P D E (18) T2X2M(-(18) T2X2R(-R103 _____1 0 T1X3M (19) R107 DNI OR (18) T2X3M T2X3M T2X3P TX3M TX3P _____100R T1X4M T1X4P T2X4M T2X4P TX4M TX4P R105 _____ 100 Q100 SI2304DS +12V_BUS AR27 AR17 T1X5M T2X5M T2X5P TX5M TX5P σ L T TPVDD TPVSS +T2PVDD +TPVDD AL14 NS100 NS_VIA 1 1 0 2 GND_T2PVSS C100 = 10uF_X6S C102 1uF_6.3V +C111 100nF = C113 10uF_X6S C101 = C110 10nF C112 1uF_6.3V I T2XVDDC_1 T2XVDDC_2 M TXVDDR_2 TXVDDR_3 E AN20 AP19 AR19 Use OR B100 +LTVDD18 TXVDDR_ TXVDDR +TXVDDR 17) LVT_EN I T2XVDDR_1 T2XVDDR_2 AJ26 AH26 C115 100nF C116 1uF_6.3V BLM15BD121SN1 A TXVSSR_ TXVSSR_ TXVSSR_ TXVSSR_ TXVSSR_ TXVSSR_ C117 10uF_X6S C108 + C109 C103 = 100F_X6S C114 10nF 1uF_6.3V T2XVSSR_1 T2XVSSR_2 R109 0R DNI one pad MR109 OR T2XVSSR_3 T2XVSSR_4 T2XVSSR_5 TXVSSR TXVSSR TXVSSR IZXVSSR_5 IZXVSSR_6 IZXVSSR_7 IZXVSSR_8 IZXVSSR_9 IZXVSSR_10 IZXVSSR_11 IZXVSSR_12 IZXVSSR_12 IZXVSSR_13 IZXVSSR_14 Share +LTVDD33 TXVSSR AP26 AR21 AR26 AJ24 AM22 AM24 AM26 _B101 R1033 _____ 75R GND BI M15BD121SN1 DAC / CRT C107 C105 C105 C10F 75R SI2304DS R1036 75R GND R108 DNI OR R1039 75R GND → HSYNC_DAC1 (12,18)
VSYNC_DAC1 (12,18) (18) CRT1DDCDATA (18) CRT1DDCCLK AL29 +AVDD 12C DEVICE ADDRESS' ON DDC3 RSET R1030 499R GND_AVSSQ R40 4.7K 402 R41 4.7K (19) CRT2DDCDATA (19) CRT2DDCCLK DDC2DATA DDC2CLK BUO \$ 1R40 \$ TR41 84.7K \$ 4.7K AVDD + C1020 + C1021 + C1022 10nF + T10F 6.3\ NS1020 NS_VIA NS1020 DDC3DATA Monitor DDC3CLK Interface AVSSC +VDD1DI BUO DDC4DATA DDC4CLK VDD10 C1023 + C1024 + C1025 100F 100nF 1uF 6.3V VSS1D (19) HPD1 >>-IPD1 R2032 OR R2031 75R R2033 ____ 75R GND ×AK6 ×AM6 SDA DAC2 (TV/CRT2) G2 MMI2C AM18 R2035 OR R2034 G2B R2036 ____ 75R GND DMINUS DPLUS TS FDO R2038 OR R2037 75R → HSYNC_DAC2 (12,19)
→ VSYNC_DAC2 (12,19) (21) TS_FDO <<-H2SYNC V2SYNC TP42 35mil A_DAC2_Y (20)
A_DAC2_C (20)
A_DAC2_COMP (20) PLL TEST PLLTEST TESTEN COME TEST_EN R2SET R2030 715R GND A2VSSQ R2SE MR7 1K +A2VDDQ A2VDD0 R44 110R 100nF VREFG C2021 100nF C2022 1uF_6.3V A2VSSQ VDD2D +VDD2DI AR33 XTALIN AP33 XTALOUT VSS2D C2024 + C2025 + C2026 NS200 10nF 100nF 1uF 6.3V NS2021 A2VDD +A2VDD GND_VSS2DI B2030 26R_600mA +3.3V C2030 C2031 C2032 100nF T100nF T10F 6.3V R84 1M R_RTCLK Advanced Micro Devices Inc. 1 Commerce Valley Drive East XTALOUT S 12pF Markham Ontario Date: Friday, May 04, 2007 Place R_RTCLK close to XTAL so the main clock line has shortest stub TR RV630 - ASIC MAIN No. 105-B281xx-00A






One DESTINAL A PROCPEETARY TO ADVANCED MCRO DEFVICES INC.
ONE DESTINAL A PROCPEETARY TO ADVANCED MCRO DEFVICES INC.
This ABD Desert schematics and despin as the exclusive property of AMD, and a provided of the entities often annotationan arguments in a tech production of the entire of the schematic and despin to the property of the schematic and despin to the property of the schematic and despin to the property of the schematic and despin to the




CONFEDITION. LA PROPRIETARY TO ADVANCED MORD DEVICES INC.
2007 Advanced Moro Devices
The AMD board reshment used design is the exclusive property of AMD.
The AMD board reshment used design is the exclusive property of AMD.
Advanced Moro Devices Inc.
1 Commerce Valley Drive East
Markham, Orbatrio
Daller: Firstley, May 04, 2007
Sheet 11 of 23
Tiffe RV630 DDR2-ASIC GROUNDS


Tiffe RV630 DDR2-ASIC GROUNDS





CHANNEL A: 128MB/256MB DDR2





CHANNEL B: 128MB/256MB DDR2























The 7-pin MiniDIN footprint allows one of the two MiniDINs:


- 7-pin Svideo/Composite MiniDIN P/N 6071001500G 4-pin Svideo MiniDIN P/N 6070001000G

AMD Markham, Ontario Date: Friday, May 04, 2007 RV630 DDR2 - TVO No. 105-B281xx-00A











RH RV630 DDR2 Sefadu AGP


P/N 109-B28131-00A April 30, 2007 Subcontractor

ASSEMBLY TOP SHEET 1 OF 2

RESTRICTION NOTICE

THIS PCB ARTWORK CONTAINS INFORMATION WHICH IS PROPRIETARY TO AND IS THE PROPERTY OF AMD, AND MAY NOT BE USED, REPRODUCED OR DISCLOSED IN ANY MANNER WITHOUT EXPRESS WRITTEN PERMISSION FROM AMD.

© 2007 Advanced Micro Devices





RH RV630 DDR2 Sefadu AGP

P/N 109-B28131-00A April 30, 2007 Subcontractor

RESTRICTION NOTICE
THIS PCB ARTWORK CONTAINS INFORMATION WHICH IS PROPRIETARY TO AND IS
THE PROPERTY OF AMD, AND MAY NOT BE USED, REPRODUCED OR DISCLOSED IN ANY MANNER WITHOUT EXPRESS WRITTEN PERMISSION FROM AMD.

©2007 Advanced Micro Devices