





## **CHANNEL A: RANK 0 128MB DDR2** (5) M MDA[63..0] ≪≫ VDDQ1 VDDQ2 VDDQ3 VDDQ4 VDDQ5 VDDQ6 VDDQ7 VDDQ8 VDDQ9 → +MVDD B201 120R\_300mA Possible alternate 5150005600G\_ VDDL VSSDL R212 ~~ R216 VSS1 VSS2 VSS3 VSS4 VSS5 R202 = C413 4.99K 100nF R204 4.99K C426 C427 C428 1uF\_6.3V 1uF\_6.3V 1uF\_6.3V 402 402 402 C406 C407 C408 C409 C410 1uF\_6.3V 1uF\_6.3V 1uF\_6.3V 1uF\_6.3V 1uF\_6.3V 402 402 R209 4.99K R219 4.99K ATI Technologies Inc. R210 4.99K R220 4.99K RH RV610 128MB DDR2-BGA84 16MX16 VO dDVI Size Document Number 105-B170xx-00 Date: Saturday, April 28, 2007












١	PWRCNTL_1 GPIO_20	PWRCNTL_0 GPIO_15	Rf1= Rf2=		Output Voltage (V Rf1= Rf2=	Rf1= Rf2=	
Į	· ·	0					
	0	1					
1	1	0					
-	1	1	1	0	1		Power-up Default










ATI Technologies Inc.


RH RV610 128MB DDR2-BGA84 16MX16 VO dDVI Size Document Number 105-B170xx-00


Saturday, April 28, 2007
















< variant i	vairie>	5	4	3	2	1					
			Title		Schematic No.	Date:					
			RH RV610 128MB DDR2-BGA84 16MX16	S VO dDVI	105-B170xx-00	Saturday, April 28, 2007					
		U U	REVISION HISTORY  NOTE: This schematic represents the PCB, it does not represent any specific SKU. For Stuffing options (component values, DNI.,? Please consult the product specific BOM.								
		1	REVISION HISTORY	Please contact ATI repr	esentative to obtain latest BOM closest to t						
Sch Rev	PCB Rev	Date		REVISION DESCRIPTION							
014	00B	2007.02.22	RM C890/MC890, RM B801/L801/ML801								
015	00B	2007.02.27	ADD R4010 FOR FAN CIRCUIT. ADD STITCHING CAPS C300, C301, C302, C	C303							
016	00B	2007.02.28	CORRECT "300" TO C300; ADD C304, CHNG C301;								
017	00B	2007.03.06	POWER SUPPLY CHANGES: ADD MC627, R615, R609, R715, R709, R714, R614	4; REMOVE MC630, MC624;							
018	00B	2007.03.06	DUE TO LAYOUT CONSTRAINTS: RM ML601. CHANGE C627, MC627.	$C_{\alpha}$							
019	00C	2007.04.17	REMOVE R90, Q90 (A12+ ASIC REMOVES NEED FOR THESE PARTS); REM	MOVE C850 (IS NOT POPULATED ON AN	Y BOM - WILL CAUSE VDDC TO BE UNSTABLE);	ADD C4010 (FOR FAN SPIN UP);					
020	00C	2007.04.19	ADD C490, C491, C492 FOR POSSIBLE MEMORY SIGNAL INTEGRITY/EMI IN	MPROVEMENTS (PER EMI TEAM);							
021	00	2007.04.25	NO NETLIST/LAYOUT CHANGES. SCHEMATIC UPDATE NOTES p.12 (V2SYI	NC/GPIO_18 CLARIFICATION)	<u>//</u>						
				·							
			(n) 07-								
					$O_{\Lambda}$						
						104					
						000					
					•	07					
						/					
		5	4	3	2	1					

