





### Ant3 N41\_N78\_PRX (馈电部分)




保持和外销相同

Ant4 N78/79 MIMO DRX&amp;ENDC LTE ( ) 522759




BPI


Ant6 N78 PRXMIMO &amp; GPS ()




Ant4 N78 PRX&N41 PRX





Ant3 N78/79 MIMO DRX&N41 PRX MIMO




## Ant6 N78 PRXMIMO & GPS




	Sign	Date	Type:
Drawn By			Draw No: Schematic
Checked By			Sheet of 47 Ver:
Standard By			
Approved By			



LB LPAMiD



	Sign	Date	Type:	
Drawn By			Draw No: Schematic	
Checked By			Sheet	of 47 Ver:
Standard By				
Approved By				

# MHB\_LPamid

B7\_CA\_RX+B41\_TRX(具体接发待定)

B2/B25\_TRX

n41\_PRX\_IN(QM77048)

Default Two Stage ET  
VCC1 NC,VCC2 Connect to VPA

[Qorvo] Decoupling cap suggestion  
C1225/C1231, 333pF for LB, 27pF for MB, 18pF for HB  
3/4G\_PAIN\_HB

MIPI3 For PA


MIPIO For LNA


B1/B3 PRX MIMO

3/4G\_PAIN\_MB

Sign	Date	Type
Drawn By		Draw No: Schematic
Checked By		Sheet of 47 Ver:
Standard By		
Approved By		


oppo






确认端口是否连接正确

B41 PRX MIMO



	Sign	Date	Type:
Drawn By			Draw No: Schematic
Checked By			Sheet of 47 Ver:
Standard By			oppo
Approved By			

MT6190供电部分




	Sign	Date	Type:
Drawn By			Draw No: Schematic
Checked By			Sheet of 47 Ver:
Standard By			
Approved By			






MT6190供电TX部分



	Sign	Date	Type:	
Drawn By			Draw No:	Schematic
Checked By			Sheet	of 47 Ver:
Standard By			oppo	
Approved By				



DRDI (10K)	外销版	内销版	内销版	外销版
BPI_D_BUS0	1	0	0	1
BPI_D_BUS1	0	1	0	1
BPI_D_BUS2	0	0	1	1
BPI_D_BUS3	0	0	0	0

A

B

C

D

E

F

A


B

C

D

E

F



	Sign	Date	Type:	
Drawn By			Draw No:	Schematic
Checked By			Sheet	of 47 Ver:
Standard By			oppo	
Approved By				

1

2

3

4

5


6


7

8




## NR PAMID 0(N77/78Main)




	Sign	Date	Type:
Drawn By			Draw No: Schematic
Checked By			Sheet of 47 Ver:
Standard By			
Approved By			

NR\_LFEM\_DRX





ANT\_1/LNA\_OUT1 For N77




	Sign	Date	Type:
Drawn By			Draw No: Schematic
Checked By			Sheet of 47 Ver:
Standard By			
Approved By			





oppo



B1 TRX

国内B1/B3双双工，印度四工器

B5 TRX


Sign	Date	Type
Drawn By		Draw No: Schematic
Checked By		Sheet of 47 Ver:
Standard By		
Approved By		

oppo






A  
B  
C  
D  
E  
F



Note 10-1: Differential pair of PMIC remote sense must be close to BB's ball. Remote sense trace with GND shielding to PMIC (Differential)

Sign	Date	Type
Drawn By		Draw No: Schematic
Checked By		Sheet of 47 Ver:
Standard By		
Approved By		

oppo




Schematic design notice of "11\_BB\_POWER\_PDN" page.

Note 11-1: Differential pair of PMIC remote sense must be close to BB's ball.  
Remote sense trace with GND shielding to PMIC (Differential)


	Sign	Date	Type:
Drawn By			Draw No: Schematic
Checked By			Sheet of 47 Ver:
Standard By			
Approved By			








Note 13-1: The load cap. have to be placed as close to REFP ball as possible.



close to U0768 QM77048 close to U1925 QM78207 close to U3601 MT6853 close to U7401 U7501




PWRAP_SPIO_CSN	AUD_DAT_MOSIO	AP JTAG	IO JTAG
H (Default)	L (Default)	N/A	N/A
H	H		
H	(by external PU)	SPIO+EINT8	N/A
L (by external PD)	L	SPIO+EINT8	TDM_LRCK/TDM_BCK/TDM_MCK/ TDM_DATA0/TDM_DATA1/TDM_DATA2/TDM_DATA3 I2C7
L (by external PD)	H (by external PU)	MSDC1_CLK, MSDC1_CMD, MSDC1_DATA0, MSDC1_DAT1, MSDC1_DATA2	N/A

AUD_NLE_MOSI1	USB JTAG
L (Default)	USB 2.0
H (by external PU)	DP/DM output JTAG

AUD_SYNC_MOSI	AUD_NLE_MOSIO	Storage Booting
L (Default)	L (Default)	Only UFS boot
L	H	Only eMMC boot
H	(by external PU)	
(by external PU)	L	Reserved MTK Debug
H	H	
(by external PU)	(by external PU)	Reserved MTK Debug

AUD_DAT_MISO1	VEMC Voltage
L (Default)	VEMC=3.0V for UFS2.1
H (by external PU)	VEMC=2.5V for UFS3.0

AUD_DAT_MOSI1	AUD_DAT_MOSI2	DDR
L (Default)	L (Default)	LP4x-MCP
L	(by external PU) <sup>H</sup>	Reserved
(by external PU) <sup>H</sup>	L	Reserved MTK Debug
(by external PU) <sup>H</sup>	(by external PU) <sup>H</sup>	Reserved MTK Debug

	Sign	Date	Type:	
Drawn By			Draw No: Schematic	
Checked By			Sheet	of 47 Ver:
Standard By				
Approved By				

A

B

C

D

E

F

A



B

C

D


E

F



	Sign	Date	Type
Drawn By			Draw No: Schematic
Checked By			Sheet of 47 Ver:
Standard By			
Approved By			

oppo




PCB_VERSION	PCB_ID2	PCB_ID1	PCB_ID0	
EVB	0	0	2	SA3U-U
T0	0	2	1	SA3U-U
EVT	0	2	2	SB3U-U
EVT2	2	1	1	SC3U-U
DVT	2	1	2	SC3U-U
PVT	2	2	2	

	t	HW_ID0	HW_ID1	???
20151	2	2		112U
20302	0	2		1012
20301	2	0		11211

	Sign	Date	Type
Drawn By			Draw No: Schematic
Checked By			Sheet of 47 Ver:
Standard By			
Approved By			

oppo



Schematic design notice:

Note 16-1: R4301 please select 60.4 ohm (1%) resistor



Drawn By	Sign	Date	Type
Checked By			Draw No: Schematic
Standard By			Sheet of 47 Ver:
Approved By			

oppo




A  
B  
C  
D  
E  
F

F



	Sign	Date	Type:
Drawn By			Schematic
Checked By			Sheet of 47 Ver:
Standard By			
Approved By			





A







B

C

D

E


F




Sign	Date	Type
Drawn By		Draw No: Schematic
Checked By		Sheet of 47 Ver:
Standard By		
Approved By		


oppo

A  
B  
C  
D  
E  
F






# MT6315 4-Phase Buck (MD)




Sign	Date	Type
Drawn By		Draw No: Schematic
Checked By		Sheet of 47 Ver:
Standard By		
Approved By		

oppo


# uMCP\_EBI0




# uMCP\_EBI1



# uMCP\_GND





# Power For uMCP




PDN Guidelines for samsung uMCP				
Channel	pins	DC R	AC Z@200MHz	
VDDQ(0.9V)	Ch. A A6/A7/A13/A16/B8/H9/H10/U6/U8	<15mΩ	<38mΩ	
	Ch. B T6/T5/T8/U8/U9/A2/A3/A6/A7/A13/A14	<15mΩ	<38mΩ	
VDD2(1.1V)	Ch. A A9/A8/B2/B13/B16/G7/G8/G9/K2/L7/L8/L9	<8mΩ	<38mΩ	
	Ch. B P7/P8/P9/B2/V7/V8/V9/A2/A3/A6/A7/A13/A14	<8mΩ	<38mΩ	
VDD1(1.8V)	Ch. A A4/A8/A15/A16/B15	<40mΩ	<128mΩ	
	Ch. B A2/A3/A6/A7/A13/A14	<40mΩ	<128mΩ	
VDDQ2(1.8V)	Ch. A J15/J16/J17/K15	<15mΩ	<63mΩ	
	Ch. B M7/M8/P7/P17	<30mΩ	<128mΩ	

# uMCP\_SDC




Drawn By	Sign	Date	Draw No	Type
Checked By			Sheet	of 47 Ver
Standard By				
Approved By				

oppo



## Receiver





Drawn By	Sign	Date	Type:
Checked By			Draw No: Schematic
Standard By			Sheet of 47 Ver:
Approved By			

oppo




# Audio PA




	Sign	Date	Type:
Drawn By			Draw No: Schematic
Checked By			Sheet of 46 Ver:
Standard By			
Approved By			

## LCM Connector




NOTE 63-1: C6317/C6318/C6319/C6320 预留防射频干扰




Close to LCD BTB


DSI CMF





0 ナキト イト ヲ ツヒイニ U ヲ DV T クトホエイサシ ソノ ニ


	Sign	Date	Type:	
Drawn By			Draw No:	Schematic
Checked By			Sheet	of 46 Ver:
Standard By				
Approved By				

## LCM Connector




# OLED Driver




	Sign	Date	Type:
Drawn By			Draw No: Schematic
Checked By			Sheet of 46 Ver:
Standard By			
Approved By			


# SD Card




# SIM1 Card



# Hot plug




# SIM



# SIM2 Card

## SIM




## SIM NFC

Sign	Date	Type:
Drawn By		Draw No: Schematic
Checked By		Sheet# of 32 Ver:
Standard By		
Approved By		


oppo




Main AVDD




Main DVDD




Sub\_Camera\_DVDD



Sub\_Camera\_AVDD




Front DVDD



兼容前置和后置DVDD

Front AVDD




兼容前置和后置AVDD

	Sign	Date	Type:
Drawn By			Draw No: Schematic
Checked By			Sheet of 46 Ver:
Standard By			
Approved By			


oppo



G-Sensor/Gyo




P.S sensor module  
A.L.S. sensor



Magnetic Sensor

M-sensor	Read	Write
AK09918	0X19	0X18
MMC5603NJ	0X61	0X60





Note 54-1: 1t.8VDD 1MMC5603resetLDO  
Note 54-1: 2C0




## Fast Charge

## ASIC ID


## ASIC Fast Charge



## Thermistor




PSJ 39メウ+ケモニ47UNTC




```


#*#*# BASIC# MOS# NTC# #BQ25910 NC
18W# #A7#UBQ25910:# SIC# MOS#X#-NTC# UNC

```


	Sign	Date	Type:
Drawn By			Draw No: Schematic
Checked By			Sheet of 35 Ver:
Standard By			
Approved By			

## CHARGE PUMP




	Sign	Date	Type:	
Drawn By			Draw No: Schematic	
Checked By			Sheet	of 38 Ver:
Standard By				
Approved By				

# NVP&OVP



80W	30W DVP	18W DVP
R7605	220K	100K
R7603	100K	NC
C7604	100K	NC
R7601	NC	100K

## Battery Connector




BOM	30W	50W
R7612	100	NC
R7613	NC	1K
R7614	NC	5.1K
R7615	100	NC
R7610	NC	12K
R7620	NC	24K
R7621	NC	300K
R7622	NC	100
R7623	NC	100

## BAT\_MOSFET


VPH\_PWRRAステータス Cポートへのアクセス Uビットが0  
VBATONは電源システムが正常に動作していることを示す Uビットが0  
VBAT\_RSTAはリセットされたことを示す MOSFETのオン/オフ Uビットが0(影印)




# USB Switch




# Test Point




# Test Config




# Screw Hole




# Key of Volume + -



# Power Key




# Mark Point DRILL



Sign	Date	Type
Drawn By		Draw No: Schematic
Checked By		Sheet of 47 Ver:
Standard By		
Approved By		

oppo

# BTB TO ABoard



Drawn By	Sign	Date	Type:
Checked By			Draw No: Schematic
Standard By			Sheet of 47 Ver:
Approved By			

oppo

