## P71, NV17, 4Mx16 SDR, 64MB, RGB, TV-out, video capture, AGP4X

HISTORY:

X00: Adapted from P70, with memory from P60

X24: 1) Added FB clock terminators.

X26: 1) Changed LFH to new pinout.

X30: 1) Removed cap on FBACKE. 2) Changed FB clock terminators to 0402 packages.

X42: 1) Swapped power supply FETs

X45: 1) Added R606 in 12V supply to U600

X46: 1) Changed AGPSTOP pullup to 3.3V

2) Added linear regulator (U602) for frame buffer rail

X50: 1) Changed from integrated to discrete video filters

X51: 1) Removed linear regulator (U602) for frame buffer rail

2) Many BOM edits to reflect new BOM generation scheme

X52: 1) New heatsink part number.
2) Change all FB clock terminators to 200 ohms (R210-R217)

X54: 1) NVPN edits to synchronize schematic with Agile BOM.

PCI DEVICE ID 0X0=0X171 FOR NV17-128D.



This schematic is not the source for the netlist - the AOI netlist was used for the AO4 PCB. This schematic should be used to go forward if AO5 is necessary. It has the correct AGRSTOP pullup voltage, as well as many BOM edits for the new BOM generation

PAGE OVERVIEW
1 top (this) page
2 1. AGP interface, core decoupling
3 2.a NV17 Frame Buffer

4 2.b Frame Buffer 0..63 5 2.b Frame Buffer 64...127

6 3.a Dual DAC, 1st VGA 7 3.b Dual DAC, 2nd VGA

8 4. Panel

9 5.a TV-out, video capture, stereo

10 6. Power supply 11 7. BIOS, Strapping Stuff Option Meaning

COMMON Common to all assemblies

NO STUFF Not normally present in any assembly

VIDCAP Video Capture

RGB PROT RGB Protection diodes on primary

DAC outputs

LFH Second DAC channel goes to LFH

connector

TV Second DAC channel goes to S Video connector as TV out

1117 Fixed 1117 linear regulator for A3.3V

1117\_ADJ Adjustable 1117 linear regulator for

A3.3V

NO\_1117 Take A3.3V from system 3.3V

64B5N 64 Bit, 5 nS frame buffer 64B6N 64 Bit, 6 nS frame buffer 128B5N 128 Bit, 5 nS frame buffer 128B6N 128 Bit, 6 nS frame buffer


DESK Desktop system
WKST Workstation system
WKSTL Workstation Lite system


MEM33 Frame buffer voltage is AGP 3.3V


MEM30 Frame buffer voltage is independently regulated


140-10071-0000-xxx 602-10071-0000-xxx





























## 7. BIOS, Strapping

<b>O</b>	NVIE 2701 Sant	DIA Corporation I San Tomas a Clara, CA 9	n Expressw 5050, USA	зу					
$n_{\text{VIDIA}}$	P71, NV17, 4MX16 SDR, 64MB, LFH/RGB, TV-out, video capture, AGP4x								
	Size CAGE Code Custom			DWG NO					Rev
Thursday, January 10, 2002	Scale				Sheet	11	of	11	•