

Chrome20 "LOW PROFILE" DESKTOP


Pins	Assignment		
GPIO0	DVI Hot Plug Detect		
GPIO1	Analog Mux Select		
GPIO2	TMDS Power Down		
SPDAT/CLK1	DDC CRT1/DVI1		
SPDAT/CLK2	DDC CRT2		
SEDAI/CLIKZ	I2C Ext TMDS		
SPDAT3	CTL3 Ext TMDS		

PCB No: VT6330B





THE INFORMATION CONTAINED IN THIS DOCUMENT IS PRELIMINARY AND SUBJECT TO CHANGE. S3 GRAPHICS BEARS NO RESPONSIBILITY FOR ANY ERRORS IN THESE DRAWINGS





S3 GRAPHICS INC. 1045 MISSION COURT FREMONT CA 94539


Title


Design Change History Document Number


Size VT6330 Chrome20 Low Profile


Wednesday, April 19, 2006 Sheet


Rev 1B


























		Α	В			С	D E
	Ctrans	sina ni	na				
	REGISTER	ping pi	FUNCTION	VALUE	STUFF	DECTORO	
	REGISTER	SIGNAL	PCIE LO NOT SUPPORTED	"O"	YES	RESISTOR	FPD0 R168 10K SMD0402
	CR36_0	FPD0	PCIE LO SUPPORTED (DEFAULT)	"1"		R168	4 FPD0 S FPD1 R169 10K SMD0402 0+2.5V
			PCIE L1 NOT SUPPORT	"0"	YES	-1.50	4 FPD1 FPD2 R170 10K SMD0402 FPD2 FPD2 R170 10K SMD0402
	CR36_1	FPD1	PCIE L1 SUPPORTED (DEFAULT) PCIE SCRAMBLE (DEFAULT)	"1"	YES	R169	FPD3 R171 10K SMD0402 I FPD4 R172 10K SMD0402 I
	CR36_2	FPD2	PCIE SCRAMBLE DISABLE	"1"	1110	R170	4 FPD4 S FPD5 R173 10K SMD0402
			PCIE MSI_EN DISABLE (DEFAULT)	" 0 "	YES		4 FPD5 FPD6 R174 10K SMD0402 FPD6 PDD7 P407 10K SMD0402
	CR36_3	FPD3	PCIE MSI_EN ENABLE PCIE NOT COMMON CLOCK	"1"	YES	R171	FPD7 R197 10K DNP SMD0402 I FPD8 R198 10K DNP SMD0402 I
	CR36_4	FPD4	PCIE COMMON CLOCK (DEFAULT)	"1"	1110	R172	4 FPD8 S FPD9 R199 10K DNP SMD0402
			USE PCIE INTERNAL PCLK (DEFAULT)	"0"	YES		4 FPD9 FPD10 R200 10K DNP SMD0402 FPD10 PD014 P045 10K DNP SMD0402
	CR36_5	FPD5	USE PCIE EXTERNAL PCLK PCIE 32-BIT ADDRESS MODE	"1"	YES	R173	TEND 1 FPD 1 R245 TOK SWID0402
	CR36_6	FPD6	PCIE 32-BIT ADDRESS MODE PCIE 64-BIT ADDRESS MODE	"1"	IES	R174	4 DISP1_DE
		•	256K byte ROM size	"0"			4 DISP1_HSYNC \\ DISP1_VSYNC_R181 \\ 10K_DNP_SMD0402
	CR36_7	FPD7	64K byte ROM size	"1"	NO	R197	4 DISP1_VSYNC (BIOL 1_VSTNC KTO1
	CR37_0	FPD8	ROM TYPE BIT-30] CR37[30] 000 SST SST39VF512 (PARALLEL 512kBIT)	"0"	NO		4,10 FPD2_0
		1120	001 LPC ROM, SST49LF080A	"1"	NO	R198	4,10 FPD2_1 FPD2_2 R255 10K DNP_SMD0402
	CR37_1	FPD9	100 ATMEL 25F1024 (SERIAL 1MBIT)	"0"	17.0		1 10 EDD2 2 // FFD2_3 K203 10K DINF 3WD0402
	CR3 /_1		101 ST MICRO 25P10 (SERIAL 1MBIT) 110 ST MICRO 25P05 (SERIAL 512kBIT)	"1"	NO	R199	4,10 FPD2_4 FPD2_4 R248 10K DNP SMD0402
	CR37_2	FPD10	111 SST SST25VF512 (SERIAL 512kBIT)	"0"			
	CR3 / _Z	FEDIO	OTHERS RESERVED	"1"	NO	R200	4,10 FPD2_7
	CR37_3	FPD11	ROM CLK is PCLK/32	"0" "1"	YES	R245	4.10 EDD2 0 11 DZ_0 1010 010 010 010 010 010 010 010 010
			ROM CLK is PCLK/16 X16 PCI EXPRESS LINK WIDTH (DEFAULT)	"0"	YES		4,10 FPD2_9 FPD2_10 P189 10K SMD0402
	CR37_4	DISP1_DE	X8 PCI EXPRESS LINK WIDTH	"1"		R179	4,10 FPD2_10 FPD2_11 R190 10K SMD0402
	CD 2.7 F	DIGD1 HOWA	MEMORY SPEED BITS[20] CR68[3]CR37[65]	"0"	YES	D100	410 DISP2 DE >> DISP2 DE R191 400 10K SMD0402
	CR37_5	DISP1_HSYNC	000 RESERVED 100 RESERVED 001 RESERVED 101 400MHz	"1" "0"		R180	4,10 DISP2_VSYNC N192 10K DNP SMD0402
	CR37_6	DISP1_VSYNC	010 300MHz 110 500MHz	"1"	NO	R181	4 ENVDD ENVDD R201 10K DNP SMD0402 10K DNP SMD0402
	anco a	EDD 0 4	011 350MHz 111 RESERVED	"0"	NO	D040	A DILIGE IN // TOUGLIN NEXT TOUR DIVIDOTOR
	CR68_3	FPD2_4	HYNIX	"1"	NO	R248	4 PULSE_IN PULSE_OUT R205 10K DNP SMD0402
	CR6F_7	ENVDD	SAMSUNG	"1"	NO	R201	
	an 3.7. F	EDD 0 0	USE EXTERNAL MCLK/MCLK90 ON EXTMCLK/SPDAT2	"0"	NC	D064	
	CR37_7	FPD2_0	USE INTERNAL MCLK/MCLK90 (DEFAULT) USE EXTERNAL ECLK ON EXTECLK	"1"	NO	R264	DISP1_DE 5 SDI SDO 2 NDISP2 CLKP 410
	CR68_0	FPD2_1	USE INTERNAL ECLK (DEFAULT)	"1"	NO	R254	$\frac{\text{DISP1_DE} 5}{\text{SDI}} \text{SDO} \frac{2}{\text{DISP2_CLKP}} 4,10$
	_	_	USE EXTERNAL DCLK1 ON XIN	"0"			4,10 DISP2_HSYNC (6 SCLK TMDS_VCC
	CR68_1	FPD2_2	USE INTERNAL DCLK1 (DEFAULT) USE EXTERNAL DCLK2 ON SPDAT4	"1"	NO	R255	II17
	CR68_2	FPD2 3	USE EXTERNAL DCLKZ ON SPDAT4 USE INTERNAL DCLK2 (DEFAULT)	"1"	NO	R263	TMDS_VCC R196 4.7K 7 UOLD VCC 8 C311 SST25VF512
		_	CRYSTAL CONNECTED TO XIN, XOUT (DEFAULT)	"0"	YES		TMDS_VCC SMD0402
	CR68_7	FPD2_8	OSCILLATOR CONNECTED TO XIN	"1"		R187	4 EPCS (EPCS 1 CS GND 4 SMD0402
	CR68 6	FPD2 7	1 RANK POPULATED 2 RANKS	"0" "1"	NO	R186	
	52255_5	1122_/	POPULATED	"0"	YES	11200	SST25VF512_0_SOIC-8
	CR6F_0	FPD2_9	000 DDR2 16Mx16 100 DDR1 16Mx16	"1"		R188	<u> </u>
	CR6F_1	FPD2_10	001 DDR3 8Mx32	"0" "1"	YES	R189	
	CKOP_1	1. LD7 TO	011 DDR3 16Mx32 111 DDR1 4Mx32	"0"	YES		
	CR6F_2	FPD2_11		"1"		R190	00.004811100.1110
	CD612 3	מת נתסות	00 0 FB 01 32-BIT MEMORY BUS WIDTH	"0" "1"	YES	D101	S3 GRAPHICS INC. 1045 MISSION COURT
	CR6F_3	DISP2_DE	10 128-BIT MEMORY BUS WIDTH 11 64-BIT MEMORY BUS	"0"		R191	FREMONT CA 94539
	CR6F_5	DISP2_VSYNC	WIDTH(DEFAULT)	"1"	NO	R192	GRAPHICS
	anana s		FB MEMORY SIZE = 256M (DEFAULT)	"0"	NO		Title
	CRCF1_6	PULSE_IN	FB MEMORY SIZE = 512M BIGENDIAN DISABLE (DEFAULT)	"1"	NO	R202	
	CRCF1_7	PULSE_OUT	BIGENDIAN DISABLE (DEFAULI) BIGENDIAN ENABLE	"1"	110	R205	Size Document Number Rev
	NOTES:	_					
		y COMDONIENTED NEED	ANC UDO MOT DODIII ATE COMPONITATE				Date: Wednesday, April 19, 2006 Sheet 13 of 14
-	T. DINE, RI I	A COMPONENT MEZ	ANS "DO NOT POPULATE COMPONENT".			С	Date: Wednesday, April 19, 2000 Sheet 13 01 14
			=				·

