

PG180A02

256b GDDR6x16

TALL DP + DP + DP + HDMI DP + USB

TABLE OF CONIENIS

Page Description

1	Table of Contents
2	Block Diagram
3	PCI Express
4	PCI Termination
5	MEMORY: GPU Partition AB
6	MEMORY: FBA Partition 3L.0
7	MEMORY: FBA Partition 63.32
8	MEMORY: FBB Partition 3L.0
9	MEMORY: FBB Partition 63.32
10	MEMORY: GPU Partition C/D
11	MEMORY: FBC Partition 3L.0
12	MEMORY: FBC Partition 63.32
13	MEMORY: FBD Partition 3L.0
14	MEMORY: FBD Partition 63.32
15	GPU PWR and GND
16	GPU Decoupling
17	GPU DECOUPLING
18	FPB TALL DP
19	FPF DP
20	FPF USB C
21	FPF HDMI 20DP
22	FPF DP
23	NHS INTERFACE
24	MSC: FAN THERMAL, JTAG, GPIO, STEREO
25	MSC: ROM STRAPS
26	MSC: XIAL, PLL
27	MSC: USB PPC
28	PS: USB VR
29	PS: 5V, 5V BACKUP
30	PS: PEXMD, IVS
31	PS: FBVDD CONTROLLER
32	PS: FBVDD CONTROLLER OVR3
33	PS: FBVDD PHASE 1, 2
34	PS: NVVDD CONTROLLER OVR8
35	PS: NVVDD Phase 1, 2
36	PS: NVVDD Phase 3, 4
37	PS: NVVDD Phase 5, 6
38	PS: NVVDD Phase 7, 8
39	PS: INPUT SWITCH R1D3
40	PS: INPUT SWITCH R1D3 USB

Page Description

41	PS: INPUT SWITCH RAIL BALANCE
42	PS: 12V CURRENT STEERING
43	PS: VR THERMAL PROTECTION
44	PS: INPUTS, FILTERING AND MONITORING
45	PS: CURRENT STEERING, HOT UNPLUG DETECT
46	PS: PRE FILTER
47	SEQUENCE: 5V, IVS NV33 ENABLE
48	SEQUENCE: NV, PEX FB ENABLE
49	SEQUENCE: PCE VOLTAGE MONITOR
50	SEQUENCE: DISCHARGE
51	SEQUENCE: MSC
52	LED & FAN HEADERS
53	LED 2
54	Mechanical Bracket/Thermal Solution

Page Description

V372 30 change List
18 Change J4 footprint
19 Change J3 footprint
20 Remove DP coolant
21 Remove JTAG & unused GPIO
32 Remove OVB_PS_FBVDD CONTROLLER OVR3
34 NVVDD CONTROLLER change to MP2588A
35 DRVDS change to 10 phases
36 DRVDS change to 10 phases
37 Add NVVDD Output CAP
41 Remove INPUT SWITCH RAIL Balance
44 JS change to 8pin
Add Fuse F1-F3
Charge 12V input chole footprint
45 Add Hot Unplug Detect for JS
52 Add Remove LED & Fan Vin_12V option
53 Add MCU J1825 for RGB LED

V372 31 change List


Base on V372 30 No changed


V372 32 change List


Base on V372 30 No changed


Page Description


V372 30 change List
3 Remove ECS_PEX_WAKE* POWER_BRAKE* 3V3_AUX_CON
19 Add DP_PWR bypass resistor
C12 charged to 500uF Solid CAP
22 Remove HDMI coolant
C15 charged to 500uF Solid CAP
23 Remove SIL_BRG_PRST*
24 Remove POWER_BRAKE* Unused GPIO
29 Add MP1475DJ for 5V Schematics
31 FBVDD controller changed to P1688QJ6F
33 FBVDD MD changed to UBIQ3N3107MBN-QN3107MBN
34 NVVDD controller changed to MP2588A
35 Change NVVDD phase 1-6
36 Remove NVVDD phase 8-10
37 Remove some NVVDD output CAPs
39 Remove INPUT SWITCH R1D3
40 Remove INPUT SWITCH R1D3 USB
41 Remove INPUT SWITCH RAIL Balance
43 Remove VR THERMAL PROTECTION
44 JS changed to 8pin
Remove INA3221 3V3_AUX_FUSE
47 Remove GPIO1_G06_FB_EN IVS MAIN ENABLE
Remove NV33 BACKUP SOLUTION
44 Remove SIL_BRG_PRST* PS_IVS_AON_EN THERM_OVERT*
Remove PS_SIL_FG06 OR PS_FBVDD_BUFF_R
49 Remove GPIO1_G06_FB_EN PS_R1D3_12V_SW
Remove 12V Voltage Monitor
51 Remove PEX_WAKE
53 Remove LED_CONTROLLER J1825
























































NVDD

NWDD



MICROSTAR INT'L CO., LTD.







MS-V37A


Slno	Document Description
------	----------------------

Custom GPU Decoupling

Date: Friday, November 02, 2018	Sheet: 18
---------------------------------	-----------


[illegible]

















H=High /Tied to LSV/
M=Middle/Tied to OG/
L=Low /Tied to OV

STRAP2	STRAP1	STRAP0	RAMCFG[4Q]	
L	L	L	0000	RAMCFG TBD
L	L	H	0001	RAMCFG TBD
L	H	L	0000	RAMCFG TBD
L	H	H	0001	RAMCFG TBD
H	H	L	0010	RAMCFG TBD
H	H	H	0011	RAMCFG TBD

DEFAULT





ROM/ISO	ROM/SE	ROM/SCIK	DUMMIES[QPS_OVERT]	ENABLE ODSABLE
L	L	L	XXXX	PS_OVERTENABLE
L	L	M	XXXX	PS_OVERTDISABLE

DEFAULT

STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
M	H	H	1	1	1	1
M	H	L	1	1	1	0
M	L	H	1	1	0	1
M	L	L	1	1	0	0
L	H	M	1	0	1	1
L	M	H	1	0	1	0
L	M	L	1	0	0	1
L	L	M	1	0	0	0
H	H	H	0	1	1	1
H	H	L	0	1	1	0
H	L	H	0	1	0	1
H	L	L	0	1	0	0
L	H	H	0	0	1	1
L	H	L	0	0	1	0
L	L	H	0	0	0	1
L	L	L	0	0	0	0


Default

RAMCFG[4Q]	DENSITY	WIDTH	VENDOR
0000	8Gb	256bit	Samung
0001	8Gb	256bit	Mecon
0010	8Gb	256bit	Hjric
0011	8Gb	256bit	Hjric
0100	16Gb	256bit	Samung
0111	16Gb	256bit	Samung



MICROSTAR INT'L CO., LTD			
MS-V32			
Rev	Revised Description	Rev	70
01	MSG ROM Straps		
1	1	1	1







	MICRO STAR INT'L CO., LTD		
	MS-V372		
	Ship Customer	Document Description MSC USBPC	Rev 70
Date Filed		November 06 2008	Sheet 27 of 54





PS: USB VR	Document Description
------------	----------------------

		Date Filed: November-02, 2018
--	--	-------------------------------










Slno	Document Description	Rev
------	----------------------	-----

Slno	Document Description	Rev
------	----------------------	-----

Custom	PS: FEMDD Phase 1, 2	70
--------	----------------------	----


NAME	ADDRESS	CITY	ST	ZIP
H				



MSI CONFIDENTIAL
00017967 jonepei (裴亮樂)
RD(C)2019080501 RMA工程師
石阿鋒 (00068760)

	MICROSTAR INT'L CO., LTD MS-V372		
	Size	Dimensions/Description	Qty
	Customs	PS: NADDHase(2)	20
	Date: Tuesday, November 04, 2008		Sheet 35 of 54

NWDD Output CAP




MSI CONFIDENTIAL
00017967 jonepei (裴亮樂)
RD(C)2019080501 RMA工程課
石阿鋒 (00068760)


MSI CONFIDENTIAL
00017967 jonepei (裴亮樂)
RD(C)2019080501 RMA工程課
石阿鋒 (00068760)

MICROSTAR INT'L CO., LTD			
MS-V372			
Rev	Revised Description		Rev
Change	PS: INPUTSWITCHR1D3		70
Date: Thursday November 04, 2010		Sheet	39 of 54






12V CURRENT STEERING (UNDER POWER BOOT):
GUIDES CURRENT FROM PEXEDGE TO PEX68 PIN INPUT AREA




12V CURRENT STEERING (UNDER POWER BOOT):
GUIDES CURRENT FROM PEXEDGE TO PEXSPIN INPUT AREA




MICRO STAR INT'L CO., LTD		
MS-V372		
Ship Customs	Document Description PS: 12V CURRENT STEERING	Rev 20
Date	Friday, November 05, 2005	Sheet 48 of 54


MSI CONFIDENTIAL
00017967 jonepei (裴亮樂)
RD(C)2019080501 RMA工程課
石阿鋒 (00068760)




PEX3/3INPUT - 10W





PEX12/INPUT - 60W








PEX3INPUT 1 - 26POE CON 75W



Power Topology









Remove
1 GPIO_G06_FB_ENoff page
2 PS RIDB 12V SWoff page






MICROSTAR INT'L CO., LTD
MS-V372

Site Custom	Document Description PS: Pre Filter	Rev 20
Date: Friday, November 02, 2018		Sheet 48 of 54











Remove LED






Remove LEDBOOST




Brackets



Screw



GPU Mounting Hole



Mechanical Holes Symbol

