




## PCI-EXPRESS EDGE CONNECTOR



### Table 1: Connection for JTAG

Production (No JTAG)	Install R1, R2 & Don't install TSW1	
Internal Use Only	Install TSW1 & Don't Install R1 & R2	
	JTAG	TSW1 Switch #1, 2, 3, 4, 5 and 6 closed (ON) #8 and 7 open
	NO JTAG	TSW1 Switch #1, 2, 3, 4, 5 and 6 open #8 & 7 closed (ON)

TSW1, R1 & R2 are located on the bottom side of the board close to PCIE connector.

SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND
BUO	BRING UP ONLY

CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.  
© 2007 Advanced Micro Devices  
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.


Advanced Micro Devices Inc.  
1 Commerce Valley Drive East  
Markham, Ontario





Date: Wednesday, August 20, 2008	Rev 50
----------------------------------	--------


Title	RH RV730 GDDR3 DP-DP- DVII	Doc No.	102-B66601-00
-------	----------------------------	---------	---------------

(2) RV730 PCIe Interface




### (3) RV730 MEM Interface Ch A&B




Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario			
Date: Wednesday, August 20, 2008		Rev 50	
Sheet 3	of 19		



#### (4) DDR3 Memory Channel A






(5) DDR3 Memory Channel B



## (06) RV730 GPIOs Strap CF XTAL




## CrossFire Card-Edge




or Bundle E


or Bundle A (closer to the bracket)



**CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES**  
© 2007 Advanced Micro Devices  
This AMD Board schematic and design is the exclusive property of AMD and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD and its subsidiaries warrant the accuracy of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences, use, or




Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario	<b>AMD</b> 
Date: Wednesday, August 20, 2008	Rev 50

(07) RV730 DAC and DAC2/TV






**(08) RV730 TMDS A&B**









Title	RH RV730 GDDR3 DP-DP- DVII	Doc No.	102-B66601-00
-------	----------------------------	---------	---------------

(10) No Connect E&F



## (11) RV730 Power & GND



**CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.**  
© 2007 Advanced Micro Devices

This AMD Board schematic and design is the exclusive property of AMD, and is provided only to you pursuant to a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.  
1 Commerce Valley Drive East



Date: Wednesday, August 20, 2008	Rev 50
----------------------------------	--------

Sheet 11 of 18

Rev 50







Title	RH RV730 GDDR3 DP-DP- DVII
-------	----------------------------

Doc No.	102-B66601-00
---------	---------------



(12) VDDC

Choosing Different Gate Drive


Gate Drive	Populate	Do Not Populate
5V Gate Drive	R631, R632	R630, R670, C660, R661, Q661
8V Gate Drive	R630, C660, R661, Q661	R631, R632, R670
12V Gate Drive	R630, C660, R670	R631, R632, R661, Q661




(13) MVDD



### Regulators for +5V, +5V\_VESA and +5V\_VESA2

$$V_{out}(V) = V_{ref} (1 + R_2/R_1)$$


+5V\_VESA +5V




Date: Wednesday, August 20, 2008 Rev 50

Title RH RV730 GDDR3 DP-DP- DVI


Doc No.	102-B66601-00
---------	---------------

(15) Power Management


Power up Sequencing



VDDC Enable Circuit



LDOs and MVDD Enable Circuit




3.3V Enable Circuit

Power Play

VDDC Voltage Settings Using GPIOs (for VDDC1 Dual Phase)

PWRCNTL_1 GPIO_20	PWRCNTL_0 GPIO_15	Output Voltage (V)		RE1=	RE2=
		RE1=42.2K	RE2=20.5K		
0	0	0.90V			
0	1	1.00V			
1	0	1.15V			
1	1	1.25V			Power-up Default


Vout = Vref \* (1+Rt/Rb)  
VDDC1 (Dual Phase): Vref = 0.6V, Rt = 5.11K  
VDDC2 (Single Phase): Vref = 0.8V, Rt = 10K  
MVDDC (Single Phase): Vref = 0.8V, Rt = 10K




Resistors to set the output voltages for +VDDC and +MVDDC



(16) Mechanical and Thermal Management







<div>AMD</div>			Title		Schematic No.		Date:	
			RH RV730 GDDR3 DP-DP- DVII		102-B66601-00		Wednesday, August 20, 2008	
			REVISION HISTORY					NOTE: This schematic represents the PCB, it does not represent any specific SKU. For Stuffing options (component values, DNI's, ...) please consult the product specific BOM. Please contact AMD representative to obtain latest BOM closest to the application desired.
Sch Rev	PCB Rev	Date	REVISION DESCRIPTION					
0	00A	08/04/01	Initial design for RV730 GDDR3					
1	00	08/06/14	Update the CTF circuit to include waiting for reset Rotate the VDDC power inductors based on the footprint change (layout) Add stiffener holes to the back of the board (laout) Update the keepout areas for the fansink mounting holes (layout) Add gating of reset with powergood. Update the fansink symbol with the increased keepouts (layout) Added a zener diode option for powering the +5V rail					