




PCI-EXPRESS BUS



SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND




NOTE: some of the PCIe testpoints will be available through via on traces.










Lower MOSFET should be surrounded by a lot of copper for heat dissipation



Remove R374, R375, R371, C168 and U32
Install R370, R112, R954, R305-R308, C16
C159 and MU32

32 Change C157 for 10 uF and C121 for 1 uF
16 Replace C764 by 0 Ohm resistor
16 Replace R314 with a bead
Remove R954, R370, R305-R308, C159,
R112, C160 and MU32
Install R374, R375, R371, C168 and U32


Rc1 = 10K, Rc2 = 8.06K
R313 = 93.1K, C171 = 3.9 nF, C170 = 10 pF



REGULATOR FOR +VDD_1.8V/ PVDD / TPVDD / MPVDD (+1.8V)

PVDD Max: 55 mA
TPVDD Max: 20 mA
MPVDD Max: 20 mA


+1.8V Regulator




REG2 SPEC :
ANPEC/APL1117VC-TR,SOT223,REGULATOR(ADJ)/1A,Vin=15Vmax

+1.5V Regulator for VDDC_CT (VDD15)


Max: 55 mA




Current limit circuit MAX 125 mA



Regulator for +5V
Vout = 5V
Iout = 125mA MAX




Regulator for PCIE_VDDR & +A2VDD



+VTT Linear Regulator

Vin = +MVDDQ
Vout = 1.25V
Iout = 2000mA MAX
Iout = 750mA Est. MAX


	R273	R275
1.4V	1K	1K




MS-V016 ATI RV410


Size	Document Number	Rev
C		0A
Date	Monday, May 02, 2005	Sheet 9 of 24

RV410 MEMORY CHANNELS A and B






TERMINATION FOR
MEMORY
CHANNEL A




Proper Termination of QSA?

TERMINATION FOR
MEMORY
CHANNEL B






Proper Termination of QSB?



OPTION STRAPS

Overlap pads to save space and to prevent assembly of both resistors.



RV410 Shared Straps

REV. 0.5

STRAPS	PIN	DESCRIPTION	VALUE
PCIE_SWING	GPIO(0)	Transmitter Swing Control 0: 50% Tx output swing mode 1: full Tx output swing	1
TRANSMIT_DE-EMPHASIS	GPIO(1)	Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled	1
PCIE_MODE (ATI Internal)	GPIO(3,2)	PCIE mode: 00: PCI Express 1.0A mode 01: Kyrene-compatible mode 10: PCI Express 1.0 mode 11: RESERVED	00
TX_EXT	GPIO(4)	Transmitter Extra Current 0: normal mode 1: extra current in Tx output stage	0
FORCE_COMPLIANCE	GPIO(5)	Force chip to get to compliance state quickly for Tester purposes 0: Normal operation 1: Force to compliance state	0
PLL_BW (ATI Internal)	GPIO(6)	0: Full PLL Bandwidth 1: Reduced PLL bandwidth	0
DEBUG_ACCESS	GPIO(8)	Strap to set the debug muxes to bring out DEBUG signals even if registers are inaccessible 0: Disable debug access 1: Enable debug access	0
ROMIDCFG(3,0)	GPIO(9,13,11)	If no ROM attached, controls chip IDs. If rom attached identifies ROM type. GPIO[9,13,12,11] 000x - No ROM, CHG_ID=00 001x - No ROM, CHG_ID=01 010x - No ROM, CHG_ID=10 011x - No ROM, CHG_ID=11 1001 - 1M Serial AT25F1024 ROM (Atmel) 1010 - 1M Serial AT45DB011 ROM (Atmel) 1011 - 1M Serial M25P10 ROM (ST) 1100 - 512K Serial M25P05 ROM (ST) 1101 - 1M Serial SST45LF010 ROM (SST) 1M Serial W45B512 ROM (WinBond) 1110 - 1M Serial SST45LF010 ROM (SST) 1111 - 1M X25VF010 ROM (SST) 512K Serial SST25VF512 ROM (SST) 1111 - 1M X25VF010 ROM (NewFlash) Chip IDs: Chip ID is based on substrate fuses and CHG_ID strap (which comes from ROM if used, or pin straps if no ROM is connected); CHG_ID = ROMIDCFG[2:1] = GPIO[13:12]	1100
VIP_DEVICE	VSYNC	Indicates if any slave VIP host devices drove this in low during reset. 0 - Slave VIP host port devices present 1 - No slave VIP host port devices reporting presence during reset	1
RFU	HSYNC	RFU 0 - Normal 1 - Not used	0

RV410 Dedicated Straps



REV. 0.2

ZV_VOLTAGE_SEL0	DVOMODE_0	DVOMODE_0 is for ZV_LCDCTRL and ZV_LCDDATA(11:0). 0 - 3.3 V signaling 1 - 1.8 V signaling	0
ZV_VOLTAGE_SEL1	DVOMODE_1	DVOMODE_1 is for ZV_LCDDATA(23:12) 0 - 3.3 V signaling 1 - 1.8 V signaling	0

Board Straps

REV. 0.3

STRAPS	PIN	DESCRIPTION	VALUE
MEMTYPE(1,0)	DVALID, PSYNC	Memory connected to R420 identification for BIOS 00 - Samsung GDDR 3 memory 144 Ball BGA package 01 - TBD 10 - TBD 11 - TBD	000
DC_Strip1	GPIO(10)	Internal TMSD Enabled 0 - Disabled 1 - Enabled	1
DC_Strip2	LCDDATA(13)	Video Capture Enabled 0 - Disabled 1 - Not detected	0
DC_Strip3	LCDDATA(14)	HDTV out detect 0 - Detected 1 - Enabled	1
DC_Strip4, DEMUX_SEL	LCDDATA(15,19)	Video capture enable 00 - DAC2 Off 01 - DAC2 On as CRT 10 - DAC2 On as TVOUT 11 - DAC2 On as TVOUT and CRT	01
PAL/NTSC	LCDDATA(18)	TVO Standard Default (Resistor pull-up and switch short to GND) 0 - PAL (on board resistor pull-down and switch closed) 1 - NTSC (on board resistor pull-up)	1




WARNING

Some of those straps must be connected to +VDD_1.8V if ZV_LCDATA bus is set to 1.8 V.

MS-V016 ATI RV410

Size C	Document Number	Rev 0A
Date: Monday, May 02, 2005	Sheet 16 of 24	

SECONDARY DISPLAY



TEMPERATURE SENSE AND SPEED CONTROLLED FAN

Do not install
This resistor will be shorted in layout. It is present to control where the signal will be connected to digital ground.



Not installed

MS-V016 ATI RV410



Size C Document Number

Date: Monday, May 02, 2005 Sheet 17 of 24


Rev 0A




PRIMARY DVI-I CONNECTOR (DVI-I1)







CRT
SCREWS



DVI SCREWS



RUBBER



MS-V016 ATIRV410

Size C	Document Number	Rev 0A
Date: Monday, May 02, 2005	Sheet 22 of 24	