

DL-DVI, VGA, HDMI

Page 2: PCI EXPRESS INTERFACE, PEX_VDD DECOUPLING CAPS

Page 2: PCI EXPRESS INTERFACE, PEX_VDD DECOUPLING CAPS

Page 3: FBA MEMORY INTERFACE, GPU NVVDD & FBVDDQ DECOUPLING CAPS

Page 4: FBA 32Mx32 GDDR5 MEMORIES, FBA CLK TERMS

Page 5: FBA MEMORY FBVDDQ DECOUPLING CAPS

Page 6: FBC MEMORY INTERFACE

Page 7: FBC 32MX32 GDDR5 MEMORIES, FBC CLK TERMS

Page 8: FBC MEMORY FBVDDQ DECOUPLING CAPS

Page 9: DACA (PRIMARY DVI-I)

Page 10: DACB (SECONDARY VGA)

Page 11: TMDS LINK A/B: DVI-I (SOUTH)

Page 12: LINK C: HDMI (NORTH)

Page 13: LINK D (UNUSED)

Page 14: LINK E/F: (UNUSED)

Page 15: MIOA & MIOB (UNUSED)

Page 16: XTAL, MECHANICALS, THERMALS

Page 17: FAN CONTROL, THERMAL ALERT, GPIO, JTAG

Page 18: VBIOS ROM, INFOROM, STRAPPING OPTIONS

Page 19: 5V, DDC5V, IFP PLLVDD, IFP IOVDD, 3V3 FILTER, 12V FILTER


Page 20: FBVDDQ SINGLE PHASE SWITCHER, PEX_VDD LINEAR

Page 21: NVVDD DUAL PHASE SWITCHER

Page 22: BaseNet Report 1

Page 23: BaseNet Report 2


Page 24: CREFER Parts

NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	600-10672-base-100 A		
ID		PAGE	
NAME		DATE	01-JUL-2009

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS AND OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	TABLE OF CONTENTS

PEX x16 INTERFACE




ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	PCI EXPRESS INTERFACE, PEX_VDD DECOUPLING CAPS

NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	600-10672-base-100 A		
ID		PAGE	
NAME		DATE	01-JUL-2009

MEMORY Partition A - GPU, FBVDD/Q & NVVDD DECOUPLING




MEMORY Partition A --- Low Half





MEMORY Partition A - Decoupling

Decoupling for FBA 0..31



MEMORY Partition C - GPU



ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY; COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	FBC MEMORY INTERFACE

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA




NV_PN	600-10672-base-100 A
-------	----------------------

ID		PAGE	
NAME		DATE	01-JUL-2009

H

ALL VIDUA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE STANDARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. VIDUA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS AND OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

MEMORY Partition C --- Lower Half



ASSEMBLY

PAGE DETAIL


BASE LEVEL GENERIC SCHEMATIC ONLY; COMMON & NO. 310/47 ASSEMBLY NOTES AND BOM NOT FINAL

FBC 100X32 GDDR6 MEMORIES; FBC CLK YEMIS


NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA


MEMORY PARTITION C DECOUPLING




Decoupling for FBC 0..31






Decoupling for FBC 32..63



Return path coupling GND/FB/DDQ for FBC




Mirrored




[illegible]

ALL INFORMATION CONTAINED HEREIN IS UNCLASSIFIED EXCEPT WHERE SHOWN OTHERWISE. DATE 08-16-2017 BY 60322 UCBAW

NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	600-10672-base-100 A		
ID		PAGE	
NAME		DATE	01-JUL-2009


ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO. STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	DACB (SECONDARY VGA)

NVIDIA CORPORATION 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA			
NV_PN 600-10672-base-100 A			
ID		PAGE	
NAME		DATE	01-JUL-2009




[illegible]

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	TMD5 LINK A/B: DVI-I (SOUTH)

NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	600-10672-base-100 A		
ID		PAGE	
NAME		DATE	01-JUL-2009



[illegible]

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	LINK D (UNUSED)


2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



NV_PN	600-10672-base-100 A
-------	----------------------

ID		PAGE	
NAME		DATE	01-JUL-2009

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWING AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

[illegible]

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	LINK E/F: (UNUSED)

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWING AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.



00073469

FOR CONFIDENTIAL ONLY

RD(C)20110706001

NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA

NV_PN 600-10672-
ID 10000

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	MIOA & MIOB (UNUSED)

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	MIOA & MIOB (UNUSED)




ID	
----	--



NAME		DATE	01-JUL-2009
------	--	------	-------------

XTAL, MECHANICALS

XTAL/GPU_PLLVDD



MECHANICALS & THERMALS



NETNAME	MIN_LINE_WIDTH
GPU_PLLVDD	120M
GPU_PLLVDD_SP	120M
XTAL_IN	300M
XTAL_OUT	300M

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA

NV_PN

600-10672-base-100 A

ID

NAME

PAGE

DATE



01-JUL-2009

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE, WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO. 310FF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE/DETAIL	XTAL, MECHANICALS, THERMALS

THERM ALERT, FAN CONTROL, GPIO & JTAG

THERM ALERT LATCH



NETNAME	MIN_LINE_WIDTH	CURRENT
⑧ THERM_DC	150M	
⑧ THERM_DC	150M	
⑧ FAN_PUMP	150M	
⑧ FAN_PUMP_B	150M	
⑧ THERM_DA_R	150M	
⑧ THERM_DA_R	150M	
FAN_VDD ⑧ FAN_VDD	150M	5A

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	FAN CONTROL, THERMAL ALERT, GPIO, JTAG

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA




NV_PN	600-10672-base-100 A
-------	----------------------

ID		PAGE	
NAME		DATE	01-JUL-2009

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

STRAPPING, VBIOS, INFOROM



STRAPPING OPTIONS



STRAP[3:0] = 0x8 (IGIO_PADCFG DSKTOP default plus 0x8)
STRAP2[3:0] = 0x8 (PCI_DEVID = 0xCAB)
ROM_SQ[0] = 1 (VGA Device Enable)
ROM_SQ[1] = 0 (SMB_ALT_ADDR, default (1GPU))
ROM_SQ[2] = 0 (FB apsr: size 256MB, default)
ROM_SQ[3] = 0 (XCLK_417, default)
ROM_SCLK[0] = 0 (PEX_PLL_EN_TERM100 disabled, default)
ROM_SCLK[1] = 1 (SLT_CLK_CFG, default)
ROM_SCLK[2] = 1 (VBIOS RM present, default)
ROM_SCLK[3] = 0 (PCI_DEVID[4] = 0)

ROM_SQ[3:0] = RAMCFG[3:0]
0x0001 Qimonda 128-bt, GDDR5
0x0010 Hynix 128-bt, GDDR5
0x0011 Samsung 128-bt, GDDR5

BIOS ROM(serial)



	MULTI_STRAP_REF0_GND	MULTI_STRAP_REF1_GND
BINARY PRODUCTION STRAP MODE:	40.2K 1% TO GND	NC
BINARY BRINGUP STRAP MODE:	NC	NC
MULTI-LEVEL STRAP MODE:	40.2K 1% TO GND	40.2K 1% TO GND

A		B		C		D		E		F		G		H	
Title: Basepart Report		FBA_CMD26> 3.4C 4.1B		FBA_VREF_PROBE 3.3B		FBC_D4d2> 6.2A 7.4D		GPIOK_FAN_PWM_Q 1.74H		NVDDO_EAP 21.4C 21.5B		PEX_TXP 2.2C 2.3C			
Design: design		FBA_CMD27> 3.4C 4.1E		FBA_WK001 3.4A 4.1F 4.5A		FBC_D4d3> 6.2A 7.4D		GPU_PLVDDO 16.1B 16.5D		NVDDO_ENA 21.3C		PEX_TXB 2.2C 2.4D			
Date: Jun 9 10 09:58 2020		FBA_CMD28> 3.4C 4.1E		FBA_WK002 3.4A 4.1F 4.5A		FBC_D4d4> 6.2A 7.5D		GPU_RST 2.2D 11.5D 17.2A		NVDDO_ENA2 21.3B		PEX_TXP 2.2C 2.4D			
		FBA_CMD29> 3.4C 4.1B		FBA_WK003 3.4A 4.1F 4.5C		FBC_D4d5> 6.2A 7.5D		GPU_RST_R 17.2B		NVDDO_ENA3 21.3B		PEX_TXB 2.2C 2.4D			
		FBA_CMD30> 3.4C 4.1E		FBA_WK004 3.4A 4.1F 4.5C		FBC_D4d6> 6.2A 7.5D		GPU_RST_Q 17.2B		NVDDO_FBI 21.5B 21.5C		PEX_TXP 2.2C 2.4D			
Base rate and synonyms for		FBA_D4d0 3.1B 4.0B		FBA_WK005 3.4A 4.1F 4.5E		FBC_D4d7> 6.2A 7.5D		GPU_THERM0 2.1B		NVDDO_FBI2 21.5C 21.5B		PEX_TX1B 2.2C 2.4D			
design, in DESIGN (Design_16.design)		FBA_D4d1 3.1B 4.0B		FBA_WK006 3.4A 4.1F 4.5D		FBC_D4d8> 6.2A 7.5D		GPU_THERM1 2.1B		NVDDO_FBI3 21.5B 21.5C		PEX_TX1P 2.2C 2.4D			
- 11		FBA_D4d2 3.1B 4.0B		FBA_WK007 3.4A 4.1F 4.5E		FBC_D4d9> 6.2A 7.5D		HDMI_CEC_Q 12.2E		NVDDO_FBI4 21.5B 21.5C		PEX_TX1P 2.2C 2.4D			
Base Signal Location[Design]		FBA_D4d3 3.1B 4.0B		FBA_WK008 3.4A 4.1F 4.5E		FBC_D4da> 6.2A 7.5D		HDMI_CEC_Q 12.2E		NVDDO_FBI5 21.5B 21.5C		PEX_TX1P 2.2C 2.4D			
3V3 19.1D		FBA_D4d4 3.1B 4.0B		FBA_WK009 3.4A 4.1F 4.5E		FBC_D4db> 6.2A 7.5D		HDMI_CEC_Q 12.2E		NVDDO_FBI6 21.5B 21.5C		PEX_TX1P 2.2C 2.4D			
3V3_F 19.1D		FBA_D4d5 3.1B 4.0B		FBA_WK010 3.4A 4.1F 4.5E		FBC_D4dc> 6.2A 7.5D		HDMI_CEC_Q 12.2E		NVDDO_FBI7 21.5B 21.5C		PEX_TX1P 2.2C 2.4D			
3V3_WK001 19.4F		FBA_D4d6 3.1B 4.0B		FBA_WK011 3.4A 4.1F 4.5E		FBC_D4dd> 6.2A 7.5D		HDMI_CEC_Q 12.2E		NVDDO_FBI8 21.5B 21.5C		PEX_TX1P 2.2C 2.4D			
3V3_PEX_BO 2.5D		FBA_D4d7 3.1B 4.0B		FBA_WK012 3.4A 4.1F 4.5E		FBC_D4de> 6.2A 7.5D		HDMI_CEC_Q 12.2E		NVDDO_FBI9 21.5B 21.5C		PEX_TX1P 2.2C 2.4D			
3V3_PRESENT 21.2A															
5V 19.1D		FBA_D4d8 3.1B 4.0B		FBA_Z01 4.2E		FBC_D4d6> 6.2A 7.5D		HDMI_CEC_Q 12.2E		NVDDO_FBI2 21.5C 21.5B		PEX_TX14 2.2C 2.5D			
5V_ADU 19.2B		FBA_D4d9 3.1B 4.0B		FBC_C4D2 6.4D 10.1D 12.1A		FBC_D4d7> 6.2A 7.5D		HDMI_CEC_Q 12.2E		NVDDO_FBI3 21.5C 21.5B		PEX_TX15 2.2C 2.5D			
5V_CDC 19.1D		FBA_D4da> 3.1B 4.0B		FBC_C4D3 6.4D 10.1D 12.1A		FBC_D4d8> 6.2A 7.5D		HDMI_CEC_Q 12.2E		NVDDO_FBI4 21.5C 21.5B		PEX_TX1P 2.2C 2.5D			
5V_DDC_VGA 10.3D		FBA_D4d11 3.1B 4.0B		FBC_C4D4_TERM 7.2B 7.2D		FBC_D4d9> 6.2A 7.5D		HDMI_CEC_Q 12.2E		NVDDO_FBI5 21.5C 21.5B		PEX_TX00 2.2B 2.3D			
5V_FUSED 19.1D		FBA_D4d12 3.1B 4.0B		FBC_C4D1 6.4D 10.1D 12.1D		FBC_D4da> 6.2A 7.5D		HDMI_CEC_Q 12.2E		NVDDO_FBI6 21.5C 21.5B		PEX_TX01 2.2B 2.3D			
5V_INPVT 19.1A 19.1D		FBA_D4d13 3.1B 4.0B		FBC_C4D17 6.4D 10.1D 12.1D		FBC_D4db> 6.2A 7.5D		HDMI_CEC_Q 12.2E		NVDDO_FBI7 21.5C 21.5B		PEX_TX02 2.2B 2.3D			
5V_PHASE 19.2B		FBA_D4d14 3.1B 4.0B		FBC_C4D1_TERM 7.2B 7.2D		FBC_D4dc> 6.2A 7.5D		HDMI_CEC_Q 12.2E		NVDDO_FBI8 21.5C 21.5B		PEX_TX03 2.2B 2.3D			
12V 19.1D		FBA_D4d15 3.2B 4.0B		FBC_CMD4d0 6.3C 7.1B		FBC_D4dd> 6.2A 7.5D		HDMI_CEC_Q 12.2E		NVDDO_FBI9 21.5C 21.5B		PEX_TX02 2.2B 2.3D			
12V_F 19.1D		FBA_D4d16 3.2B 4.4C		FBC_CMD4d0-0b 6.3D 7.1A 7.1D 7.1D		FBC_D4de> 6.2A 7.5D		HDMI_CEC_Q 12.2E		NVDDO_FBI2 21.5C 21.5B		PEX_TX02 2.2B 2.3D			
12V_PRESENT 21.2A		FBA_D4d17 3.2B 4.4C		FBC_CMD4d1 6.3C 7.1B		FBC_D4d6> 6.2A 7.5D		HDMI_CEC_Q 12.2E		NVDDO_FBI3 21.5C 21.5B		PEX_TX03 2.2B 2.3D			
SEC 2.2D 19.4B		FBA_D4d18 3.2B 4.4C		FBC_CMD4d2 6.3C 7.1B		FBC_D4d7> 3.2B 4.4C		HDMI_CEC_Q 12.2E		NVDDO_FBI4 21.5C 21.5B		PEX_TX04 2.2B 2.3D			
SEC_C72E 19.4B		FBA_D4d19 3.2B 4.4C		FBC_CMD4d3 6.3C 7.1E		FBC_CMD4d4 6.3C 7.1E		HDMI_CEC_Q 12.2E		NVDDO_FBI5 21.5C 21.5B		PEX_TX04 2.2B 2.3D			
DACA_BLUE 9.3C 9.5A		FBA_D4d20 3.2B 4.4C		FBC_CMD4d4 6.3C 7.1E		FBC_CMD4d5 6.3C 7.1E		HDMI_CEC_Q 12.2E		NVDDO_FBI6 21.5C 21.5B		PEX_TX04 2.2B 2.3D			
DACA_BLUE_C 9.5A 9.5H 11.2D		FBA_D4d21 3.2B 4.4C		FBC_CMD4d6 6.3C 7.1E		FBC_CMD4d7 6.3C 7.1E		HDMI_CEC_Q 12.2E		NVDDO_FBI7 21.5C 21.5B		PEX_TX04 2.2B 2.3D			
DACA_GREEN 9.3C 9.5A		FBA_D4d22 3.2B 4.4C		FBC_CMD4d8 6.3C 7.2B 7.2D		FBC_CMD4d9 6.3C 7.2B 7.2D		HDMI_CEC_Q 12.2E		NVDDO_FBI8 21.5C 21.5B		PEX_TX04 2.2B 2.3D			
DACA_GREEN_C 9.4H 9.5A 11.2D		FBA_D4d23 3.2B 4.4C		FBC_CMD4d9 6.3C 7.1B		FBC_CMD4da 6.3C 7.1B		HDMI_CEC_Q 12.2E		NVDDO_FBI9 21.5C 21.5B		PEX_TX04 2.2B 2.3D			
DACA_GREEN_C 9.4H 9.5A 11.2D		FBA_D4d24 3.2B 4.4C		FBC_CMD4d10 6.3C 7.1B		FBC_CMD4d11 6.3C 7.1B		HDMI_CEC_Q 12.2E		NVDDO_FBI2 21.5C 21.5B		PEX_TX04 2.2B 2.3D			
DACA_GREEN_C 9.4H 9.5A 11.2D		FBA_D4d25 3.2B 4.4C		FBC_CMD4d12 6.3C 7.1B		FBC_CMD4d13 6.3C 7.1B		HDMI_CEC_Q 12.2E		NVDDO_FBI3 21.5C 21.5B		PEX_TX04 2.2B 2.3D			
DACA_GREEN_C 9.4H 9.5A 11.2D		FBA_D4d26 3.2B 4.4C		FBC_CMD4d14 6.3C 7.1B		FBC_CMD4d15 6.3C 7.1B		HDMI_CEC_Q 12.2E		NVDDO_FBI4 21.5C 21.5B		PEX_TX04 2.2B 2.3D			
DACA_GREEN_C 9.4H 9.5A 11.2D		FBA_D4d27 3.2B 4.4C		FBC_CMD4d16 6.3C 7.1B		FBC_CMD4d17 6.3C 7.1B		HDMI_CEC_Q 12.2E		NVDDO_FBI5 21.5C 21.5B		PEX_TX04 2.2B 2.3D			
DACA_GREEN_C 9.4H 9.5A 11.2D		FBA_D4d28 3.2B 4.4C		FBC_CMD4d18 6.3C 7.1B		FBC_CMD4d19 6.3C 7.1B		HDMI_CEC_Q 12.2E		NVDDO_FBI6 21.5C 21.5B		PEX_TX04 2.2B 2.3D			
DACA_GREEN_C 9.4H 9.5A 11.2D		FBA_D4d29 3.2B 4.4C		FBC_CMD4d20 6.3C 7.1B		FBC_CMD4d21 6.3C 7.1B		HDMI_CEC_Q 12.2E		NVDDO_FBI7 21.5C 21.5B		PEX_TX04 2.2B 2.3D			
DACA_GREEN_C 9.4H 9.5A 11.2D		FBA_D4d30 3.2B 4.4C		FBC_CMD4d22 6.3C 7.1B		FBC_CMD4d23 6.3C 7.1B		HDMI_CEC_Q 12.2E		NVDDO_FBI8 21.5C 21.5B		PEX_TX04 2.2B 2.3D			
DACA_GREEN_C 9.4H 9.5A 11.2D		FBA_D4d31 3.2B 4.4C		FBC_CMD4d24 6.3C 7.1B		FBC_CMD4d25 6.3C 7.1B		HDMI_CEC_Q 12.2E		NVDDO_FBI9 21.5C 21.5B		PEX_TX04 2.2B 2.3D			
DACA_GREEN_C 9.4H 9.5A 11.2D		FBA_D4d32 3.2B 4.4C		FBC_CMD4d26 6.3C 7.1B		FBC_CMD4d27 6.3C 7.1B		HDMI_CEC_Q 12.2E		NVDDO_FBI2 21.5C 21.5B		PEX_TX04 2.2B 2.3D			
DACA_GREEN_C 9.4H 9.5A 11.2D		FBA_D4d33 3.2B 4.4C		FBC_CMD4d28 6.3C 7.1B		FBC_CMD4d29 6.3C 7.1B		HDMI_CEC_Q 12.2E		NVDDO_FBI3 21.5C 21.5B		PEX_TX04 2.2B 2.3D			
DACA_GREEN_C 9.4H 9.5A 11.2D		FBA_D4d34 3.2B 4.4C		FBC_CMD4d30 6.3C 7.1B		FBC_CMD4d31 6.3C 7.1B		HDMI_CEC_Q 12.2E		NVDDO_FBI4 21.5C 21.5B		PEX_TX04 2.2B 2.3D			
DACA_GREEN_C 9.4H 9.5A 11.2D		FBA_D4d35 3.2B 4.4C		FBC_CMD4d32 6.3C 7.1B		FBC_CMD4d33 6.3C 7.1B		HDMI_CEC_Q 12.2E		NVDDO_FBI5 21.5C 21.5B		PEX_TX04 2.2B 2.3D			
DACA_GREEN_C 9.4H 9.5A 11.2D		FBA_D4d36 3.2B 4.4C		FBC_CMD4d34 6.3C 7.1B		FBC_CMD4d35 6.3C 7.1B		HDMI_CEC_Q 12.2E		NVDDO_FBI6 21.5C 21.5B		PEX_TX04 2.2B 2.3D			
DACA_GREEN_C 9.4H 9.5A 11.2D		FBA_D4d37 3.2B 4.4C		FBC_CMD4d36 6.3C 7.1B		FBC_CMD4d37 6.3C 7.1B		HDMI_CEC_Q 12.2E		NVDDO_FBI7 21.5C 21.5B		PEX_TX04 2.2B 2.3D			
DACA_GREEN_C 9.4H 9.5A 11.2D		FBA_D4d38 3.2B 4.4C		FBC_CMD4d38 6.3C 7.1B		FBC_CMD4d39 6.3C 7.1B		HDMI_CEC_Q 12.2E		NVDDO_FBI8 21.5C 21.5B		PEX_TX04 2.2B 2.3D			
DACA_GREEN_C 9.4H 9.5A 11.2D		FBA_D4d39 3.2B 4.4C		FBC_CMD4d40 6.3C 7.1B		FBC_CMD4d41 6.3C 7.1B		HDMI_CEC_Q 12.2E		NVDDO_FBI9 21.5C 21.5B		PEX_TX04 2.2B 2.3D			
DACA_GREEN_C 9.4H 9.5A 11.2D		FBA_D4d40 3.2B 4.4C		FBC_CMD4d42 6.3C 7.1B		FBC_CMD4d43 6.3C 7.1B		HDMI_CEC_Q 12.2E		NVDDO_FBI2 21.5C 21.5B		PEX_TX04 2.2B 2.3D			
DACA_GREEN_C 9.4H 9.5A 11.2D		FBA_D4d41 3.2B 4.4C		FBC_CMD4d44 6.3C 7.1B		FBC_CMD4d45 6.3C 7.1B		HDMI_CEC_Q 12.2E		NVDDO_FBI3 21.5C 21.5B		PEX_TX04 2.2B 2.3D			
DACA_GREEN_C 9.4H 9.5A 11.2D		FBA_D4d42 3.2B 4.4C		FBC_CMD4d46 6.3C 7.1B		FBC_CMD4d47 6.3C 7.1B		HDMI_CEC_Q 12.2E		NVDDO_FBI4 21.5C 21.5B		PEX_TX04 2.2B 2.3D			
DACA_GREEN_C 9.4H 9.5A 11.2D		FBA_D4d43 3.2B 4.4C		FBC_CMD4d48 6.3C 7.1B		FBC_CMD4d49 6.3C 7.1B		HDMI_CEC_Q 12.2E		NVDDO_FBI5 21.5C 21.5B		PEX_TX04 2.2B 2.3D			
DACA_GREEN_C 9.4H 9.5A 11.2D		FBA_D4d44 3.2B 4.4C		FBC_CMD4d50 6.3C 7.1B		FBC_CMD4d51 6.3C 7.1B		HDMI_CEC_Q 12.2E		NVDDO_FBI6 21.5C 21.5B		PEX_TX04 2.2B 2.3D			
DACA_GREEN_C 9.4H 9.5A 11.2D		FBA_D4d45 3.2B 4.4C		FBC_CMD4d52 6.3C 7.1B		FBC_CMD4d53 6.3C 7.1B		HDMI_CEC_Q 12.2E		NVDDO_FBI7 21.5C 21.5B		PEX_TX04 2.2B 2.3D			
DACA_GREEN_C 9.4H 9.5A 11.2D		FBA_D4d46 3.2B 4.4C		FBC_CMD4d54 6.3C 7.1B		FBC_CMD4d55 6.3C 7.1B		HDMI_CEC_Q 12.2E		NVDDO_FBI8 21.5C 21.5B		PEX_TX04 2.2B 2.3D			
DACA_GREEN_C 9.4H 9.5A 11.2D		FBA_D4d47 3.2B 4.4C		FBC_CMD4d56 6.3C 7.1B		FBC_CMD4d57 6.3C 7.1B		HDMI_CEC_Q 12.2E		NVDDO_FBI9 21.5C 21.5B		PEX_TX04 2.2B 2.3D			
DACA_GREEN_C 9.4H 9.5A 11.2D		FBA_D4d48 3.2B 4.4C		FBC_CMD4d58 6.3C 7.1B		FBC_CMD4d59 6.3C 7.1B		HDMI_CEC_Q 12.2E		NVDDO_FBI2 21.5C 21.5B		PEX_TX04 2.2B 2.3D			
DACA_GREEN_C 9.4H 9.5A 11.2D		FBA_D4d49 3.2B 4.4C		FBC_CMD4d60 6.3C 7.1B		FBC_CMD4d61 6.3C 7.1B		HDMI_CEC_Q 12.2E		NVDDO_FBI3 21.5C 21.5B		PEX_TX04 2.2B 2.3D			
DACA_GREEN_C 9.4H 9.5A 11.2D		FBA_D4d50 3.2B 4.4C		FBC_CMD4d62 6.3C 7.1B		FBC_CMD4d63 6.3C 7.1B		HDMI_CEC_Q 12.2E		NVDDO_FBI4 21.5C 21.5B		PEX_TX04 2.2B 2.3D			
DACA_GREEN_C 9.4H 9.5A 11.2D		FBA_D4d51 3.2B 4.4C		FBC_CMD4d64 6.3C 7.1B		FBC_CMD4d65 6.3C 7.1B		HDMI_CEC_Q 12.2E		NVDDO_FBI5 21.5C 21.5B		PEX_TX04 2.2B 2.3D			
DACA_GREEN_C 9.4H 9.5A 11.2D		FBA_D4d52 3.2B 4.4C		FBC_CMD4d66 6.3C 7.1B		FBC_CMD4d67 6.3C 7.1B		HDMI_CEC_Q 12.2E		NVDDO_FBI6 21.5C 21.5B		PEX_TX04 2.2B 2.3D			
DACA_GREEN_C 9.4H 9.5A 11.2D		FBA_D4d53 3.2B 4.4C		FBC_CMD4d68 6.3C 7.1B		FBC_CMD4d69 6.3C 7.1B		HDMI_CEC_Q 12.2E		NVDDO_FBI7 21.5C 21.5B		PEX_TX04 2.2B 2.3D			
DACA_GREEN_C 9.4H 9.5A 11.2D		FBA_D4d54 3.2B 4.4C		FBC_CMD4d70 6.3C 7.1B		FBC_CMD4d71 6.3C 7.1B		HDMI_CEC_Q 12.2E		NVDDO_FBI8 21.5C 21.5B		PEX_TX04 2.2B 2.3D			
DACA_GREEN_C 9.4H 9.5A 11.2D		FBA_D4d55 3.2B 4.4C		FBC_CMD4d72 6.3C 7.1B		FBC_CMD4d73 6.3C 7.1B		HDMI_CEC_Q 12.2E		NVDDO_FBI9 21.5C 21.5B		PEX_TX04 2.2B 2.3D			
DACA_GREEN_C 9.4H 9.5A 11.2D		FBA_D4d56 3.2B 4.4C		FBC_CMD4d74 6.3C 7.1B		FBC_CMD4d75 6.3C 7.1B		HDMI_CEC_Q 12.2E		NVDDO_FBI2 21.5C 21.5B		PEX_TX04 2.2B 2.3D			
DACA_GREEN_C 9.4H 9.5A 11.2D		FBA_D4d57 3.2B 4.4C		FBC_CMD4d76 6.3C 7.1B		FBC_CMD4d77 6.3C 7.1B		HDMI_CEC_Q 12.2E		NVDDO_FBI3 21.5C 21.5B		PEX_TX04 2.2B 2.3D			
DACA_GREEN_C 9.4H 9.5A 11.2D		FBA_D4d58 3.2B 4.4C		FBC_CMD4d78 6.3C 7.1B		FBC_CMD4d79 6.3C 7.1B		HDMI_CEC_Q 12.2E		NVDDO_FBI4 21.5C 21.5B		PEX_TX04 2.2B 2.3D			
DACA_GREEN_C 9.4H 9.5A 11.2D		FBA_D4d59 3.2B 4.4C		FBC_CMD4d80 6.3C 7.1B		FBC_CMD4d81 6.3C 7.1B		HDMI_CEC_Q 12.2E		NVDDO_FBI5 21.5C 21.5B		PEX_TX04 2.2B 2.3D			
DACA_GREEN_C 9.4H 9.5A 11.2D		FBA_D4d60 3.2B 4.4C		FBC_CMD4d82 6.3C 7.1B		FBC_CMD4d83 6.3C 7.1B		HDMI_CEC_Q 12.2E		NVDDO_FBI6 21.5C 21.5B		PEX_TX04 2.2B 2.3D			
DACA_GREEN_C 9.4H 9.5A 11.2D		FBA_D4d61 3.2B 4.4C		FBC_CMD4d84 6.3C 7.1B		FBC_CMD4d85 6.3C 7.1B		HDMI_CEC_Q 12.2E		NVDDO_FBI7 21.5C 21.5B		PEX_TX04 2.2B 2.3D			
DACA_GREEN_C 9															


A	B	C	D	E	F	G	H				
<div>SNN_FBA_DQS_RN<7> 3.4B SNN_FBCM1_RFU_AS 7.2B SNN_FBCM1_RFU_VS 7.2B SNN_FBCM1_RFU_AS 7.2E SNN_FBCM1_RFU_VS 7.2E SNN_FBC_DQS_RN<6> 6.4A SNN_FBC_DQS_RN<1> 6.4A SNN_FBC_DQS_RN<2> 6.4A SNN_FBC_DQS_RN<3> 6.4A SNN_FBC_DQS_RN<4> 6.4A SNN_FBC_DQS_RN<5> 6.4A SNN_FBC_DQS_RN<6> 6.4A SNN_FBC_DQS_RN<7> 6.4A SNN_GND_SENSE_1 2.4E SNN_GND_SENSE_3 2.4E SNN_GP0D_RESERVED 17.3C SNN_GP09 17.3C SNN_GP011 17.3C SNN_GP012 17.3C SNN_GP015 14.3E SNN_GP017_RESERVED 17.4C D SNN_GP018_RESERVED 17.4C D SNN_GP019 13.3E SNN_GP020_RESERVED 17.4C D SNN_GP021 14.3E SNN_GP022 17.4C SNN_HDA_BCLK 16.3B SNN_HDA_RST* 18.3B SNN_HDA_SDI 18.3B SNN_HDA_SDO 18.3B SNN_HDA_VINC 18.3B SNN_HDM_RSDV01 12.2G SNN_I2CD_SCL 17.3C SNN_I2CD_SDA 17.3C SNN_I2CE_SCL 17.3C SNN_I2CE_SDA 17.3C SNN_I2CH_SCL 18.4C SNN_I2CH_SDA 18.4C SNN_IPFL_TSD3 11.2D SNN_IPFL_TSDP* 11.2D SNN_IPFL_TSD7 11.2D SNN_IPFL_TSD7* 11.2D SNN_IPFOD_RESET 13.2C SNN_IPFOD_AUX 13.3E SNN_IPFOD_AUX* 13.3E SNN_IPFD_L0 13.3E SNN_IPFD_L0* 13.3E SNN_IPFD_L1 13.3E SNN_IPFD_L1* 13.3E SNN_IPFD_L2 13.3E SNN_IPFD_L2* 13.3E SNN_IPFD_L3 13.3E SNN_IPFD_L3* 13.3E SNN_IPFEF_RESET 14.2C SNN_IPFE_AUX 14.2E SNN_IPFE_AUX* 14.2E SNN_IPFE_L0 14.2E SNN_IPFE_L0* 14.3E SNN_IPFE_L1 14.3E SNN_IPFE_L1* 14.2E SNN_IPFE_L2 14.2E SNN_IPFE_L2* 14.2E SNN_IPFE_L3 14.2E SNN_IPFE_L3* 14.2E SNN_IPFF_AUX 14.3E SNN_IPFF_AUX* 14.3E SNN_IPFF_L0 14.3E SNN_IPFF_L0* 14.3E SNN_IPFF_L1 14.3E SNN_IPFF_L1* 14.3E SNN_IPFF_L2 14.3E SNN_IPFF_L2* 14.3E SNN_IPFF_L3 14.3E SNN_IPFF_L3* 14.3E SNN_IPS 18.3B SNN_J26 18.3B SNN_MIOAD<6> 15.1D SNN_MIOAD<1> 15.1D SNN_MIOAD<2> 15.1D SNN_MIOAD<3> 15.1D SNN_MIOAD<4> 15.2D SNN_MIOAD<5> 15.2D SNN_MIOAD<6> 15.2D SNN_MIOAD<7> 15.2D SNN_MIOAD<8> 15.2D SNN_MIOAD<9> 15.2D SNN_MIOAD<10> 15.2D SNN_MIOAD<11> 15.2D SNN_MIOAD<12> 15.2D SNN_MIOAD<13> 15.2D SNN_MIOAD<14> 15.2D SNN_MIOA_CAL_PD_VD 15.2B DQ</div>		<div>SNN_MIOA_CAL_PD_GN 15.2B D SNN_MIOB_CLKOUT 15.2D SNN_MIOB_CLKOUT* 15.2D SNN_MIOB_CLKOUT* 15.2D SNN_MIOB_CLKOUT* 15.2D SNN_MIOB_VBNC 15.2D SNN_MIOB<0> 15.3D SNN_MIOB<1> 15.3D SNN_MIOB<2> 15.3D SNN_MIOB<3> 15.3D SNN_MIOB<4> 15.3D SNN_MIOB<5> 15.3D SNN_MIOB<6> 15.3D SNN_MIOB<7> 15.3D SNN_MIOB<8> 15.3D SNN_MIOB<9> 15.3D SNN_MIOB<10> 15.3D SNN_MIOB<11> 15.3D SNN_MIOB<12> 15.3D SNN_MIOB<13> 15.3D SNN_MIOB<14> 15.3D SNN_MIOB_CAL_PD_VD 15.3B DQ SNN_MIOB_CAL_PD_GN 15.3B D SNN_MIOB_CLKOUT 15.4D SNN_MIOB_CLKOUT* 15.4D SNN_MIOB_CLKOUT* 15.4D SNN_MIOB_VREF 15.4B SNN_MIOB_VBNC 15.4D SNN_NC<1> 2.2E SNN_NC<2> 2.2E SNN_NC<3> 2.2E SNN_NC<4> 2.2E SNN_NC<5> 2.3E SNN_NC<6> 2.3E SNN_NC<7> 2.3E SNN_NC<8> 2.3E SNN_NC<9> 2.3E SNN_NC<10> 2.3E SNN_NC<11> 2.3E SNN_NC<14> 2.3E SNN_NC<16> 2.3E SNN_NC<17> 2.3E SNN_NC<18> 2.3E SNN_NC<21> 2.3E SNN_NC<22> 2.3E SNN_NC<23> 2.3E SNN_NCP4402_NC 19.2A SNN_PCAS15 12.1G SNN_PCAS15_EN 12.1H SNN_PEX_RFU2 2.2E SNN_PEX_WAKE* 2.2B SNN_PE_PBSNT2_A 2.1A SNN_PE_PBSNT2_B 2.2A SNN_PE_PBSNT2_C 2.1A SNN_PE_RSDV2 2.2A SNN_PE_RSDV3 2.2A SNN_PE_RSDV4 2.2A SNN_PE_RSDV5 2.2A SNN_PE_RSDV6 2.2A SNN_PE_RSDV7 2.4A SNN_PE_RSDV8 2.4A SNN_PGOOD_OUT* 18.4C SNN_RFU1 6.5D SNN_RFU2 6.5D SNN_VDD_SENSE_1 2.4E SNN_VDD_SENSE_3 2.4E SNN_VGA_1_D0 10.9I SNN_VGA_1_D02 10.4G SNN_VGA_2_D00 10.4I SNN_VGA_2_D02 10.5G SPDF_IN 18.4C STRAP0 15.4E 18.2B STRAP1 15.4E 18.2B STRAP2 15.4E 18.2B STRAP_REF0 18.4B STRAP_REF1 18.4B THERM_DA 17.1G THERM_DA_R 17.1G THERM_DC 17.1G THERM_DC_R 17.1G TS_THERM_DA 17.3B TS_THERM_DC 17.3B XTAL_IN 16.2C 16.5G XTAL_OUT 16.2D 16.5G XTAL_OUTBUF 16.2D 16.5G XTAL_SIN 16.2B 16.5G</div>									
<div>ASSEMBLY</div> <div>PAGE DETAIL</div>								<div>BASE LEVEL GENERIC SCHEMATIC ONLY. COSMOSK & NO. STUFF ASSEMBLY NOTES AND BOM NOT FINAL</div> <div><edit here to insert page detail></div>		<div>ASSEMBLY</div> <div>PAGE DETAIL</div>	
<div>ASSEMBLY</div> <div>PAGE DETAIL</div>								<div>ASSEMBLY</div> <div>PAGE DETAIL</div>			
<div>ASSEMBLY</div> <div>PAGE DETAIL</div>								<div>ASSEMBLY</div> <div>PAGE DETAIL</div>			
<div>ASSEMBLY</div> <div>PAGE DETAIL</div>								<div>ASSEMBLY</div> <div>PAGE DETAIL</div>			
<div>ASSEMBLY</div> <div>PAGE DETAIL</div>								<div>ASSEMBLY</div> <div>PAGE DETAIL</div>			
<div>ASSEMBLY</div> <div>PAGE DETAIL</div>								<div>ASSEMBLY</div> <div>PAGE DETAIL</div>			
<div>ASSEMBLY</div> <div>PAGE DETAIL</div>								<div>ASSEMBLY</div> <div>PAGE DETAIL</div>			
<div>ASSEMBLY</div> <div>PAGE DETAIL</div>								<div>ASSEMBLY</div> <div>PAGE DETAIL</div>			
<div>ASSEMBLY</div> <div>PAGE DETAIL</div>								<div>ASSEMBLY</div> <div>PAGE DETAIL</div>			
<div>ASSEMBLY</div> <div>PAGE DETAIL</div>								<div>ASSEMBLY</div> <div>PAGE DETAIL</div>			
<div>ASSEMBLY</div> <div>PAGE DETAIL</div>								<div>ASSEMBLY</div> <div>PAGE DETAIL</div>			
<div>ASSEMBLY</div> <div>PAGE DETAIL</div>								<div>ASSEMBLY</div> <div>PAGE DETAIL</div>			
<div>ASSEMBLY</div> <div>PAGE DETAIL</div>								<div>ASSEMBLY</div> <div>PAGE DETAIL</div>			
<div>ASSEMBLY</div> <div>PAGE DETAIL</div>								<div>ASSEMBLY</div> <div>PAGE DETAIL</div>			
<div>ASSEMBLY</div> <div>PAGE DETAIL</div>								<div>ASSEMBLY</div> <div>PAGE DETAIL</div>			
<div>ASSEMBLY</div> <div>PAGE DETAIL</div>								<div>ASSEMBLY</div> <div>PAGE DETAIL</div>			
<div>ASSEMBLY</div> <div>PAGE DETAIL</div>								<div>ASSEMBLY</div> <div>PAGE DETAIL</div>			
<div>ASSEMBLY</div> <div>PAGE DETAIL</div>								<div>ASSEMBLY</div> <div>PAGE DETAIL</div>			
<div>ASSEMBLY</div> <div>PAGE DETAIL</div>								<div>ASSEMBLY</div> <div>PAGE DETAIL</div>			
<div>ASSEMBLY</div> <div>PAGE DETAIL</div>								<div>ASSEMBLY</div> <div>PAGE DETAIL</div>			
<div>ASSEMBLY</div> <div>PAGE DETAIL</div>								<div>ASSEMBLY</div> <div>PAGE DETAIL</div>			
<div>ASSEMBLY</div> <div>PAGE DETAIL</div>								<div>ASSEMBLY</div> <div>PAGE DETAIL</div>			
<div>ASSEMBLY</div> <div>PAGE DETAIL</div>								<div>ASSEMBLY</div> <div>PAGE DETAIL</div>			
<div>ASSEMBLY</div> <div>PAGE DETAIL</div>								<div>ASSEMBLY</div> <div>PAGE DETAIL</div>			
<div>ASSEMBLY</div> <div>PAGE DETAIL</div>								<div>ASSEMBLY</div> <div>PAGE DETAIL</div>			
<div>ASSEMBLY</div> <div>PAGE DETAIL</div>								<div>ASSEMBLY</div> <div>PAGE DETAIL</div>			
<div>ASSEMBLY</div> <div>PAGE DETAIL</div>								<div>ASSEMBLY</div> <div>PAGE DETAIL</div>			
<div>ASSEMBLY</div> <div>PAGE DETAIL</div>								<div>ASSEMBLY</div> <div>PAGE DETAIL</div>			
<div>ASSEMBLY</div> <div>PAGE DETAIL</div>								<div>ASSEMBLY</div> <div>PAGE DETAIL</div>			
<div>ASSEMBLY</div> <div>PAGE DETAIL</div>								<div>ASSEMBLY</div> <div>PAGE DETAIL</div>			
<div>ASSEMBLY</div> <div>PAGE DETAIL</div>								<div>ASSEMBLY</div> <div>PAGE DETAIL</div>			
<div>ASSEMBLY</div> <div>PAGE DETAIL</div>								<div>ASSEMBLY</div> <div>PAGE DETAIL</div>			
<div>ASSEMBLY</div> <div>PAGE DETAIL</div>								<div>ASSEMBLY</div> <div>PAGE DETAIL</div>			
<div>ASSEMBLY</div> <div>PAGE DETAIL</div>								<div>ASSEMBLY</div> <div>PAGE DETAIL</div>			
<div>ASSEMBLY</div> <div>PAGE DETAIL</div>								<div>ASSEMBLY</div> <div>PAGE DETAIL</div>			
<div>ASSEMBLY</div> <div>PAGE DETAIL</div>								<div>ASSEMBLY</div> <div>PAGE DETAIL</div>			
<div>ASSEMBLY</div> <div>PAGE DETAIL</div>								<div>ASSEMBLY</div> <div>PAGE DETAIL</div>			
<div>ASSEMBLY</div> <div>PAGE DETAIL</div>								<div>ASSEMBLY</div> <div>PAGE DETAIL</div>			
<div>ASSEMBLY</div> <div>PAGE DETAIL</div>								<div>ASSEMBLY</div> <div>PAGE DETAIL</div>			
<div>ASSEMBLY</div> <div>PAGE DETAIL</div>								<div>ASSEMBLY</div> <div>PAGE DETAIL</div>			
<div>ASSEMBLY</div> <div>PAGE DETAIL</div>								<div>ASSEMBLY</div> <div>PAGE DETAIL</div>			
<div>ASSEMBLY</div> <div>PAGE DETAIL</div>								<div>ASSEMBLY</div> <div>PAGE DETAIL</div>			
<div>ASSEMBLY</div> <div>PAGE DETAIL</div>								<div>ASSEMBLY</div> <div>PAGE DETAIL</div>			
<div>ASSEMBLY</div> <div>PAGE DETAIL</div>								<div>ASSEMBLY</div> <div>PAGE DETAIL</div>			
<div>ASSEMBLY</div> <div>PAGE DETAIL</div>								<div>ASSEMBLY</div> <div>PAGE DETAIL</div>			
<div>ASSEMBLY</div> <div>PAGE DETAIL</div>								<div>ASSEMBLY</div> <div>PAGE DETAIL</div>			
<div>ASSEMBLY</div> <div>PAGE DETAIL</div>								<div>ASSEMBLY</div> <div>PAGE DETAIL</div>			
<div>ASSEMBLY</div> <div>PAGE DETAIL</div>								<div>ASSEMBLY</div> <div>PAGE DETAIL</div>			
<div>ASSEMBLY</div> <div>PAGE DETAIL</div>								<div>ASSEMBLY</div> <div>PAGE DETAIL</div>			
<div>ASSEMBLY</div> <div>PAGE DETAIL</div>								<div>ASSEMBLY</div> <div>PAGE DETAIL</div>			
<div>ASSEMBLY</div> <div>PAGE DETAIL</div>								<div>ASSEMBLY</div> <div>PAGE DETAIL</div>			
<div>ASSEMBLY</div> <div>PAGE DETAIL</div>								<div>ASSEMBLY</div> <div>PAGE DETAIL</div>			
<div>ASSEMBLY</div> <div>PAGE DETAIL</div>								<div>ASSEMBLY</div> <div>PAGE DETAIL</div>			
<div>ASSEMBLY</div> <div>PAGE DETAIL</div>								<div>ASSEMBLY</div> <div>PAGE DETAIL</div>			
<div>ASSEMBLY</div> <div>PAGE DETAIL</div>								<div>ASSEMBLY</div> <div>PAGE DETAIL</div>			
<div>ASSEMBLY</div> <div>PAGE DETAIL</div>								<div>ASSEMBLY</div> <div>PAGE DETAIL</div>			

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY; COMMON & NO-STUFF ASSEMBLY NOTES AND BOARD NOT FINAL
PAGE DETAIL	<edit here to insert page detail>

NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	600-10672-base-100 A		
ID		PAGE	
NAME	<ENGINEER>	DATE	01-JUL-2009


Power Supply III: NVVDD




NVDD	GPIO5	GPIO6	GPIO7
1.025V	0	0	0
0.975V	1	0	0
0.90V	1	1	0
0.80V	1	1	1

NVVDD Voltage Selection
Place close to NVVDD feedback loop

MEMORY Partition C-----Upper Half



!!! Place all WCK termination inline instead at the memory near end (<50ps ~300MIL from DRAM pin)!!!



NET		DIPPAIR	INV_IMPEDANCE	INV_CRITICAL_NET
1	FBC_DIB2_01	ADIB2_01		1
2	FBC_DIB2_02	ADIB2_02		1
3	FBC_DIB2_03	ADIB2_03		1
4	FBC_DIB2_04	ADIB2_04		1
5	FBC_DIB2_05	ADIB2_05		1
6	FBC_DIB2_06	ADIB2_06		1
7	FBC_DIB2_07	ADIB2_07		1
8	FBC_DIB2_08	ADIB2_08		1
9	FBC_DIB2_09	ADIB2_09		1
10	FBC_DIB2_10	ADIB2_10		1
11	FBC_DIB2_11	ADIB2_11		1
12	FBC_DIB2_12	ADIB2_12		1
13	FBC_DIB2_13	ADIB2_13		1
14	FBC_DIB2_14	ADIB2_14		1
15	FBC_DIB2_15	ADIB2_15		1
16	FBC_DIB2_16	ADIB2_16		1
17	FBC_DIB2_17	ADIB2_17		1
18	FBC_DIB2_18	ADIB2_18		1
19	FBC_DIB2_19	ADIB2_19		1
20	FBC_DIB2_20	ADIB2_20		1
21	FBC_DIB2_21	ADIB2_21		1
22	FBC_DIB2_22	ADIB2_22		1
23	FBC_DIB2_23	ADIB2_23		1
24	FBC_DIB2_24	ADIB2_24		1
25	FBC_DIB2_25	ADIB2_25		1
26	FBC_DIB2_26	ADIB2_26		1
27	FBC_DIB2_27	ADIB2_27		1
28	FBC_DIB2_28	ADIB2_28		1
29	FBC_DIB2_29	ADIB2_29		1
30	FBC_DIB2_30	ADIB2_30		1
31	FBC_DIB2_31	ADIB2_31		1
32	FBC_DIB2_32	ADIB2_32		1
33	FBC_DIB2_33	ADIB2_33		1
34	FBC_DIB2_34	ADIB2_34		1
35	FBC_DIB2_35	ADIB2_35		1
36	FBC_DIB2_36	ADIB2_36		1
37	FBC_DIB2_37	ADIB2_37		1
38	FBC_DIB2_38	ADIB2_38		1
39	FBC_DIB2_39	ADIB2_39		1
40	FBC_DIB2_40	ADIB2_40		1
41	FBC_DIB2_41	ADIB2_41		1
42	FBC_DIB2_42	ADIB2_42		1
43	FBC_DIB2_43	ADIB2_43		1
44	FBC_DIB2_44	ADIB2_44		1
45	FBC_DIB2_45	ADIB2_45		1
46	FBC_DIB2_46	ADIB2_46		1
47	FBC_DIB2_47	ADIB2_47		1
48	FBC_DIB2_48	ADIB2_48		1
49	FBC_DIB2_49	ADIB2_49		1
50	FBC_DIB2_50	ADIB2_50		1
51	FBC_DIB2_51	ADIB2_51		1
52	FBC_DIB2_52	ADIB2_52		1
53	FBC_DIB2_53	ADIB2_53		1
54	FBC_DIB2_54	ADIB2_54		1
55	FBC_DIB2_55	ADIB2_55		1
56	FBC_DIB2_56	ADIB2_56		1
57	FBC_DIB2_57	ADIB2_57		1
58	FBC_DIB2_58	ADIB2_58		1
59	FBC_DIB2_59	ADIB2_59		1
60	FBC_DIB2_60	ADIB2_60		1
61	FBC_DIB2_61	ADIB2_61		1
62	FBC_DIB2_62	ADIB2_62		1
63	FBC_DIB2_63	ADIB2_63		1
64	FBC_DIB2_64	ADIB2_64		1
65	FBC_DIB2_65	ADIB2_65		1
66	FBC_DIB2_66	ADIB2_66		1
67	FBC_DIB2_67	ADIB2_67		1
68	FBC_DIB2_68	ADIB2_68		1
69	FBC_DIB2_69	ADIB2_69		1
70	FBC_DIB2_70	ADIB2_70		1
71	FBC_DIB2_71	ADIB2_71		1
72	FBC_DIB2_72	ADIB2_72		1
73	FBC_DIB2_73	ADIB2_73		1
74	FBC_DIB2_74	ADIB2_74		1
75	FBC_DIB2_75	ADIB2_75		1
76	FBC_DIB2_76	ADIB2_76		1
77	FBC_DIB2_77	ADIB2_77		1
78	FBC_DIB2_78	ADIB2_78		1
79	FBC_DIB2_79	ADIB2_79		1
80	FBC_DIB2_80	ADIB2_80		1
81	FBC_DIB2_81	ADIB2_81		1
82	FBC_DIB2_82	ADIB2_82		1
83	FBC_DIB2_83	ADIB2_83		1
84	FBC_DIB2_84	ADIB2_84		1
85	FBC_DIB2_85	ADIB2_85		1
86	FBC_DIB2_86	ADIB2_86		1
87	FBC_DIB2_87	ADIB2_87		1
88	FBC_DIB2_88	ADIB2_88		1
89	FBC_DIB2_89	ADIB2_89		1
90	FBC_DIB2_90	ADIB2_90		1
91	FBC_DIB2_91	ADIB2_91		1
92	FBC_DIB2_92	ADIB2_92		1
93	FBC_DIB2_93	ADIB2_93		1
94	FBC_DIB2_94	ADIB2_94		1
95	FBC_DIB2_95	ADIB2_95		1
96	FBC_DIB2_96	ADIB2_96		1
97	FBC_DIB2_97	ADIB2_97		1
98	FBC_DIB2_98	ADIB2_98		1
99	FBC_DIB2_99	ADIB2_99		1
100	FBC_DIB2_100	ADIB2_100		1
101	FBC_DIB2_101	ADIB2_101		1
102	FBC_DIB2_102	ADIB2_102		1
103	FBC_DIB2_103	ADIB2_103		1
104	FBC_DIB2_104	ADIB2_104		1
105	FBC_DIB2_105	ADIB2_105		1
106	FBC_DIB2_106	ADIB2_106		1
107	FBC_DIB2_107	ADIB2_107		1
108	FBC_DIB2_108	ADIB2_108		1
109	FBC_DIB2_109	ADIB2_109		1
110	FBC_DIB2_110	ADIB2_110		1
111	FBC_DIB2_111	ADIB2_111		1
112	FBC_DIB2_112	ADIB2_112		1
113	FBC_DIB2_113	ADIB2_113		1
114	FBC_DIB2_114	ADIB2_114		1
115	FBC_DIB2_115	ADIB2_115		1
116	FBC_DIB2_116	ADIB2_116		1
117	FBC_DIB2_117	ADIB2_117		1
118	FBC_DIB2_118	ADIB2_118		1
119	FBC_DIB2_119	ADIB2_119		1
120	FBC_DIB2_120	ADIB2_120		1
121	FBC_DIB2_121	ADIB2_121		1
122	FBC_DIB2_122	ADIB2_122		1
123	FBC_DIB2_123	ADIB2_123		1
124	FBC_DIB2_124	ADIB2_124		1
125	FBC_DIB2_125	ADIB2_125		1
126	FBC_DIB2_126	ADIB2_126		1
127	FBC_DIB2_127	ADIB2_127		1
128	FBC_DIB2_128	ADIB2_128		1
129	FBC_DIB2_129	ADIB2_129		1
130	FBC_DIB2_130	ADIB2_130		1
131	FBC_DIB2_131	ADIB2_131		1
132	FBC_DIB2_132	ADIB2_132		1
133	FBC_DIB2_133	ADIB2_133		1
134	FBC_DIB2_134	ADIB2_134		1
135	FBC_DIB2_135	ADIB2_135		1
136	FBC_DIB2_136	ADIB2_136		1
137	FBC_DIB2_137	ADIB2_137		1
138	FBC_DIB2_138	ADIB2_138		1
139	FBC_DIB2_139	ADIB2_139		1
140	FBC_DIB2_140	ADIB2_140		1
141	FBC_DIB2_141	ADIB2_141		1
142	FBC_DIB2_142	ADIB2_142		1
143	FBC_DIB2_143	ADIB2_143		1
144	FBC_DIB2_144	ADIB2_144		1
145	FBC_DIB2_145	ADIB2_145		1
146	FBC_DIB2_146	ADIB2_146		1
147	FBC_DIB2_147	ADIB2_147		1
148	FBC_DIB2_148	ADIB2_148		1
149	FBC_DIB2_149	ADIB2_149		1
150	FBC_DIB2_150	ADIB2_150		1
151	FBC_DIB2_151	ADIB2_151		1
152	FBC_DIB2_152	ADIB2_152		1
153	FBC_DIB2_153	ADIB2_153		1
154	FBC_DIB2_154	ADIB2_154		1
155	FBC_DIB2_155	ADIB2_155		1
156	FBC_DIB2_156	ADIB2_156		1
157	FBC_DIB2_157	ADIB2_157		1
158	FBC_DIB2_158	ADIB2_158		1
159	FBC_DIB2_159	ADIB2_159		1
160	FBC_DIB2_160	ADIB2_160		1
161	FBC_DIB2_161	ADIB2_161		1
162	FBC_DIB2_162	ADIB2_162		1
163	FBC_DIB2_163	ADIB2_163		1
164	FBC_DIB2_164	ADIB2_164		1
165	FBC_DIB2_165	ADIB2_165		1
166	FBC_DIB2_166	ADIB2_166		1
167	FBC_DIB2_167	ADIB2_167		1
168	FBC_DIB2_168	ADIB2_168		1
169	FBC_DIB2_169	ADIB2_169		1
170	FBC_DIB2_170	ADIB2_170		1
171	FBC_DIB2_171	ADIB2_171		1
172	FBC_DIB2_172	ADIB2_172		1
173	FBC_DIB2_173	ADIB2_173		1
174	FBC_DIB2_174	ADIB2_174		1
175	FBC_DIB2_175	ADIB2_175		1
176	FBC_DIB2_176	ADIB2_176		1
177	FBC_DIB2_177	ADIB2_177		1
178	FBC_DIB2_178	ADIB2_178		1
179	FBC_DIB2_179	ADIB2_179		1
180	FBC_DIB2_180	ADIB2_180		1
181	FBC_DIB2_181	ADIB2_181		1
182	FBC_DIB2_182	ADIB2_182		1
183	FBC_DIB2_183	ADIB2_183		1
184	FBC_DIB2_184	ADIB2_184		1
185	FBC_DIB2_185	ADIB2_185		1
186	FBC_DIB2_186	ADIB2_186		1
187	FBC_DIB2_187	ADIB2_187		1
188	FBC_DIB2_188	ADIB2_188		1
189	FBC_DIB2_189	ADIB2_189		1
190	FBC_DIB2_190	ADIB2_190		1
191	FBC_DIB2_191	ADIB2_191		1
192	FBC_DIB2_192	ADIB2_192		1
193	FBC_DIB2_193	ADIB2_193		1
194	FBC_DIB2_194	ADIB2_194		1
195	FBC_DIB2_195	ADIB2_195		1
196	FBC_DIB2_196	ADIB2_196		1
197	FBC_DIB2_197	ADIB2_197		1
198	FBC_DIB2_198	ADIB2_198		1
199	FBC_DIB2_199	ADIB2_199		1
200	FBC_DIB2_200	ADIB2_200		1
201	FBC_DIB2_201	ADIB2_201		1
202	FBC_DIB2_202	ADIB2_202		1
203	FBC_DIB2_203	ADIB2_203		1
204	FBC_DIB2_204	ADIB2_204		1
205	FBC_DIB2_205	ADIB2_205		1
206	FBC_DIB2_206	ADIB2_206		1
207	FBC_DIB2_207	ADIB2_207		1
208	FBC_DIB2_208	ADIB2_208		1
209	FBC_DIB2_209	ADIB2_209		1
210	FBC_DIB2_210	ADIB2_210		1
211	FBC_DIB2_211	ADIB2_211		1
212	FBC_DIB2_212	ADIB2_212		1
213	FBC_DIB2_213	ADIB2_213		1
214	FBC_DIB2_214	ADIB2_214		1
215	FBC_DIB2_215	ADIB2_215		1
216	FBC_DIB2_216	ADIB2_216		1
217	FBC_DIB2_217	ADIB2_217		1
218	FBC_DIB2_218	ADIB2_218		1
219	FBC_DIB2_219	ADIB2_219		1
220	FBC_DIB2_220	ADIB2_220		1
221	FBC_DIB2_221	ADIB2_221		1
222	FBC_DIB2_222	ADIB2_222		1
223	FBC_DIB2_223	ADIB2_223		1
224	FBC_DIB2_224	ADIB2_224		1
225	FBC_DIB2_225	ADIB2_225		1
226	FBC_DIB2_226	ADIB2_226		1
227	FBC_DIB2_227	ADIB2_227		1
228	FBC_DIB2_228	ADIB2_228		1
229	FBC_DIB2_229	ADIB2_229		1
230	FBC_DIB2_230	ADIB2_230		1
231	FBC_DIB2_231	ADIB2_231		1
232	FBC_DIB2_232	ADIB2_232		1
233	FBC_DIB2_233	ADIB2_233		1
234	FBC_DIB2_234	ADIB2_234		1
235	FBC_DIB2_235	ADIB2_235		1
236	FBC_DIB2_236	ADIB2_236		1
237	FBC_DIB2_237	ADIB2_237		1
238	FBC_DIB2_238	ADIB2_238		1
239	FBC_DIB2_239	ADIB2_239		1
240	FBC_DIB2_240	ADIB2_240		1
241	FBC_DIB2_241	ADIB2_241		1
242	FBC_DIB2_242	ADIB2_242		1
243	FBC_DIB2_243	ADIB2_243		1
244	FBC_DIB2_244	ADIB2_244		1
245	FBC_DIB2_245	ADIB2_245		1
246	FBC_DIB2_246	ADIB2_246		1
247	FBC_DIB2_247	ADIB2_247		1
248	FBC_DIB2_248	ADIB2_248		1
249	FBC_DIB2_249	ADIB2_249		1
250	FBC_DIB2_250	ADIB2_250		1
251	FBC_DIB2_251	ADIB2_251		1
252	FBC_DIB2_252	ADIB2_252		1
253	FBC_DIB2_253	ADIB2_253		1
254	FBC_DIB2_254	ADIB2_254		1
255	FBC_DIB2_255	ADIB2_255		1
256	FBC_DIB2_256	ADIB2_256		1
257	FBC_DIB2_257	ADIB2_257		1
258	FBC_DIB2_258	ADIB2_258		1
259	FBC_DIB2_259	ADIB2_259		1
260	FBC_DIB2_260	ADIB2_260		1
261	FBC_DIB2_261	ADIB2_261		1
262	FBC_DIB2_262	ADIB2_262		1
263	FBC_DIB2_263	ADIB2_263		1
264	FBC_DIB2_264	ADIB2_264		1
265	FBC_DIB2_265	ADIB2_265		1
266	FBC_DIB2_266	ADIB2_266		1
267	FBC_DIB2_267	ADIB2_267		1
268	FBC_DIB2_268	ADIB2_268		1
269	FBC_DIB2_269	ADIB2_269		1
270</				

