


AMD

NOTE: Some of the PCIE testpoints will be available through vias on traces.



**CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.**  
72007 Advanced Micro Devices  
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.  
No.1387, ZHANGDONG ROAD  
SHANGHAI, CHINA 201203





Date: Thursday, November 04, 2010  
Sheet 2 of 18

Rev	B00
-----	-----

Title HF CAICOS/CEDAR DDR3 TGB HDM/DP dDVI+VGA  
CAICOS PCIe Interface

Doc No: 105-C2B40X-00A













[illegible]






## CAICOS/CEDAR Power & GND









Memory Power Seq

LDO #1:	Vin = 3.00V to 3.60V (3.3V +/- 5%)	Vout = +1.8V +/- 2%	Iout = 1.6A (TbV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling			




$V_{out}=0.8V * ( 1+ R957 / R955 )$

LDO #2:	Vin = +1.32V to 1.84V MAX	Vout = +0.01V +/- 2%	Iout = 1.7A (TbV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling			



$V_{out}=0.8V * ( 1+ R956 / R954 )$


Regulators for +5V, +5V\_VESA and +5V\_VESA2








$V_{out}=1.25V * [ 1+(ER305/ER304) ]$

1.8V WORST-CASE REQUIREMENT	
Display Config	See Comment
Divide/Output	None

1.8V WORST-CASE REQUIREMENT	
Display Config	See Comment
Divide/Output	None








TOP  
Single end  
Address branch  
50 ohm +/- 5 ohm  
3.82 mils

Bottom  
Single end  
Memory data  
45 ohm +/- 5 ohm  
4.724 mils

TOP  
Different  
TMDs  
85 ohm +/- 10 %  
4.33 mils / 5.511 mils


Bottom  
Different  
PEX\_PCIE  
85 ohm +/- 10 %  
4.921 mils / 6.889 mils

Item	Part	Description	Rev
ASSEMBLY	ASSEMBLY	ASSEMBLY	Rev 1.0
ASSEMBLY COMPONENTS	ASSEMBLY	ASSEMBLY	Rev 1.0
ASSEMBLY COMPONENTS	ASSEMBLY	ASSEMBLY	Rev 1.0
ASSEMBLY	ASSEMBLY	ASSEMBLY	Rev 1.0
ASSEMBLY	ASSEMBLY	ASSEMBLY	Rev 1.0
ASSEMBLY	ASSEMBLY	ASSEMBLY	Rev 1.0
ASSEMBLY	ASSEMBLY	ASSEMBLY	Rev 1.0









Title  
HF CAICOS/CEDAR DDR3 1GB HDMI/DP dDVI/sVGA

Schematic No.  
105-C264XX-00A

Date:  
Thursday, November 04, 2010

REVISION HISTORY

NOTE: This schematic represents the PCB, it does not represent any specific SKU.  
For Stuffing options (component values, DNI , ? please consult the product specific BOM.  
Please contact AMD representative to obtain latest BOM closest to the application desired.

Rev P00

Sch Rev	PCB Rev	Date	REVISION DESCRIPTION
00	00A	2010/03/31	Initial Caicos Schematic, based on C026XX-10
			.....