P621-A02: G98-GB1-64, MXM-I, 256/128MB GDDR2 (32M/16Mx16),

LVDS, HDMI, TV_OUT, VGA, HD Audio, DP option

Table of Contents

no.	VARIANT	NVPN	ASSEMBLY
0	blank	600-10621-0000-000	BASE LEVEL DENSITY/CHIP/MEMORY ONLY
1	SKU001	600-10621-0001-000	NB9M-GS GB9M 7900M-G, 256MB@64B GDDR2 SFA-S16 BFREA, LVDS+HDMI+SEHEPV(1/0)+VGA
2	SKU002	600-10621-0002-000	Canceled 128MB video
3	SKU003	600-10621-0003-000	NB9M-GE GB9M 7900M-G, 256MB@64B GDDR2 SFA-S16 BFREA, LVDS+HDMI+SEHEPV(1/0)+VGA
4	SKU998	600-10621-9998-000	All components
5	SKU000	600-10621-0000-000	GB9M(D)-(256/128) WORKSTATION SKU, DUAL TMDS@MEDIUM DENSITY
6	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
7	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
8	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
9	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
10	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
11	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
12	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
13	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
14	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
15	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>

ASSEMBLY: BASE LEVEL DENSITY/CHIP/MEMORY ONLY
PWCB DEFAULT: PWCB DEFAULT

NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050

NV_PN: 600-10621-0000-200 A

ID: PAGE:
TITLE: DATE: 09-JAN-2008





MEMORY LOWER SUB-PARTITION INTERFACE D<31..0>













NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050

NV_PN	600-10621-0000-200 A
ID	PAGE
TITLE	DATE 09-JAN-2008

MEMORY UPPER SUB-PARTITION INTERFACE D<63..32>











PLACE close to memories so as to Minimize the stub length!!
Single resistor termination to be placed on same pads as 2 resistor termination

NVIDIA CORPORATION

NV_PN	600-10621-0000-200 A
ID	PNCB
TITLE	DATE 09/29/2006







MXM CONNECTOR



NVIDIA CORPORATION

NV_PN	600-10621-0000-200 A
ID	PAGE
NAME	DATE 09/24/2008









STRAPS



STRAP0	USER_BIT0	0xF: 45K PU (unused)	
	USER_BIT1		
	USER_BIT2		
	USER_BIT3		
STRAP1	3GIO_PADCFG_LUT_ADR0		
	3GIO_PADCFG_LUT_ADR1	0x0: Desktop default (normal swing) - 5k PD	
	3GIO_PADCFG_LUT_ADR2	0x1: Mobile default (low swing) - 10k PD	
	3GIO_PADCFG_LUT_ADR3	acc. to //hw/tesla_g98b/manuals/dev_ext_devices.ref	
STRAP2	PCI_DEVID_0	all 4 bits set by HW strapping	
	PCI_DEVID_1	0x06E8: 5K PU (NB9M-GE)	
	PCI_DEVID_2	0x06E9: 10K PU (NB9M-GS)	
	PCI_DEVID_3		
ROM_SO	TV_MODE_BIT0	0x0: NTSC-M	5K PU
	TV_MODE_BIT1		
	TV_MODE_BIT2		
	XCLK_277	1:	
ROM_SI	RAM_CFG_0	see RAM_CFG tables	
	RAM_CFG_1		
	RAM_CFG_2		
	RAM_CFG_3		
ROM_SCLK	PCI_DEVID_EXT	0:	25K PD
	SUB_VENDOR	1: SUB_VENDOR BIOS	
	SLOT_CLK_CONFIG	0:	
	PEX_PLL_EN_TERM100	0: TERM100 DISABLED	

128 MB (4pcs. 16Mx16)

RAM_CFG[3:0]	Definitions
0000	Elpida
0001	Samsung
0010	Qimonda
0011	Hynix
0100	Nanya

256 MB (4pcs. 32Mx16)

RAM_CFG[3:0]		Definitions
0100	25k PD	Elpida
0101	30k PD	Samsung
0110	35k PD	Qimonda
0111	45k PD	Hynix

PEX SWING LEVEL



PEX_PRSNT2_R	R_STRAP1	3_GIO_PADCFG_LUT<3..0>
GND	10k	0x1 MOBILE_DEFAULT
FLOAT	5k (10k ll 10k)	0x0 DESKTOP_DEFAULT

MECHANIC



ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY
PAGE DETAIL	STRAPS

NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA
NV_PN 600-10621-0000-200 A
ID PAGE
NAME DATE 23-JAN-2008



NVIDIA CORPORATION

600-10621-0000-200 A



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050

BOM_PN: 600-10621-0000-200 A

SIZE: | PAGE:

TITLE: | DATE:

ASSEMBLY: BASE LEVEL DEPARTMENT ASSEMBLY

PRICE CONTROL: <click here to insert page title>