30P126 - NV30 Production Board

30P126_A05 - NV30 FC BGA, 128MB DDR2 (4Mx32), VGA, External TMDS(Dual-Link)

Table of Contents: Page# 1.a. AGP 8X Interface 2.a. Memory b. Memory: Bank1: FBA & FBB c. Memory: Bank1: FBC & FBD d. Memory: Bank2: FBA & FBB e. Memory: Bank2: FBC & FBD 3.a. DAC and PLL b. DACA Output c. DACB Output 4.a. Internal TMDS b. DVO/VIP Interface c. DVOA: Dual-Link External TMDS e. DVI-I (TMDS) Connectors 5.a. External VIVO b. DIN Connector(TV, VIVO, Stereo) 6.a. Firewire 7.a. BIOS, Straps, Misc 8.a. GPU GND and Thermal GND 9.a. Power Supply I b. Power Supply II c. Power Supply III d. NVVDD Voltage Select e. Memory Additional Decoupling

Calibration Resistors

10.a.Mechanical

Cullbructon Resistors	
AGPCALPD_VDDQ - 50 Ohm to AGPVDDQ (0.75v) AGPCALPD_GNDQ - 50 Ohm to GND (0.75v) FB_CAL_PD_UDDQ - 47.5 Ohm to FBVDDQ (0.7v) FB_CAL_PD_UDDQ - 47.5 Ohm to GND (0.7v) FB_CAL_CLK_GND - 550 Ohm to GND (1.2v) FB_CAL_CLK_GND - 550 Ohm to GND (1.2v) FB_CAL_TERM_GND - 47.5 Ohm to GND (0.7v) (or something close) SAGPOCALPD_VDDQ - 50 Ohm to SAGPVDDQ (0.75v) SAGPOCALPD_UDDQ - 50 Ohm to GND (0.7sv) SAGPOCALPD_GND - 50 Ohm to GND (0.75v) SAGPOCALPD_GND - 50 Ohm to GND (0.75v) D1DQ_CAL_PD_VDDQ - 50 Ohm to GND (0.75v) D1DQ_CAL_PD_VDDQ - 50 Ohm to GND (0.75v) D1DQ_CAL_PD_VDDQ - 50 Ohm to GND (0.75v)	

f. FBVDD Crnt Supplement & NV3V3

Connector I2C Assignments

Display	NV30	I2C
Connector	Output	Channel
VGA	DAC A	A
DVI-I (south)	DAC B+DVO A	B
DIN	DAC B	C

GPIO Assignments

GPIO	Туре	Function	
GPI0_4 GPI0_5 GPI0_6 GPI0_7	IN OUT OUT OUT OUT OUT IN IN	LOAD_TEST (Quickswitch) Hot Plug/Unplug from DVI- Secondary -Bottom Fan PMM Control, LOW=FAN off, HIGH=FAN on Select NVVDD VSEL2 Reserved Select NVVDD VSEL0 Select NVVDD VSEL0 Select NVVDD VSEL1 SEL_2ND_DEV (Quickswitch) GPU_SLOW_MODD#(THERM_ALERT# & EXTSENSE) Reserved Reserved	
FAN wil	1 RUN	when GPIO_2 is tristated.	

* * * NOTE: * * *

SCH Ver:13

NVIDIA CORPORATION 2701 SAN TOMAS EXPRESSWAY

AGP5V AGP3.3V FBVDD EXT5V PLLVDD DACVDD AGPPLLVDD DVOAVDD DVOBVDD IFPABPLLVDD SIIAVDD SIIBVDD IFPCPLLVDD 7114VDD IFPABIOVDD DVOA_VDD AGP3.3V IFPCIOVDD NV3V3


Internal TV,


Power Topology


NVVDD FBVDD HDD CON FBD FBC VGA 7114 FBB FBVDDQ NV30 MiniDin FBVDDT L__MASTER SII178/166 DVI-I


SKU SCH 602-10126-0003-005


History: P126-A00 PLEASE REFER PREVIOUS VERSION SCHEMATICS(A04) History: P126-A01 X01 10/08/02 1. Add pullup and pulldn for Master Sii178 to support Sii164/166 in the same location 2. Dual Mode Strap on Slave SII187 was tied to SIIA_AVCC(3.3V). now connected to SIIA_VCC(3.3V) X02 10/09/02 1. Change AGP CAL PU/DN is changed from 56ohm to 50ohm prallel combination. X03 10/10/02 1. Stuff AGVREFCG circuit and Change R594 from Nostuff 121K to stuff 158 K.Vref=350mV 1. FBVTT cap values as per SI- C728, C729, C730, C731 from 1000pF to 2.2nF C749, C773, C597, C585, C560, C521.
2. Add more clarity to block diagram. X04 10/12/02 History:P126-A02 X00 10/14/02 - Created New project from AO1. Add min PCICLK length Constraint. X01 10/15/02 1. Update netnames for E-Tools X02 10/20/02 - Change TMDS Termination from No-Stuff to Stuff (NVPN 195-23000-0003-000) - C87 - 1UF 0805 Cap on 12V AGP from 036-30105-0076-000 to 036-30105-0057-000 1.Replaced varoious not for new design parts(147 error)
2.Connect un used PG chip input to 3.3V rail as per Intersil recomendation
- Add 12V pull up and pull down as per Intersil on power good chip o/p. To be used when no PG chip.
- Add series termination res to FRWR interface. X03 10/24/02 X04 10/25/02 1.Add anAdjustable LDO for DVOA_VDD rail to provide 3.0V from AGP3.3V rail 2.Add a decap for FB_CAL_CLK_GND, FB clock Bias pin.
3.Change R31 to 1K from 6.8K, R753 to 3.3K from 10K so the EXT_SEMSE signal falls low quickly(< 650uS).
4.Add more notes for EXTSENSE and GPU_SLOW_MODE signals usuage for s/w. X05 10/26/02 1.Change FB Vref voltage divider from using 120R to 1K. X06 10/28/02 1.C658 was No stuff, change it to stuff, it is not under Heat sink. 2.Update Remote sense cap assy as per layout and bom. History:P126-A03 X01 10/30/02 1.Change C737, C738, C783, C784 to 0603 from 0402 2. PCB A02 was not gerbered correct, corrected PCB is A03. Rolling SCH for A04 History:P126-A04 X00 11/04/02 1.Change U506 to 0.5% part 1.Change NVVDD compensation to R608,R589,C598 to No stuff, C604 =0.1uF, R573 = 39K. 2.NVVDD, FBVDD Inductor of 3mohm type from 6mohm type. 3.Cange FAN circuit CAPs to 0805 from 0603. X01 11/05/02 X02 11/07/02 1.Do changes for Barry III, FBCAL-357ohm, Add 1pF cap for FBVREF. X03 11/08/02 1. Add a diode in parallel to Q507, Cahnge R536, FBVDDQ OCset to 56.1k from 95.K 1. IFPRSET changed from 1K to 1.5K.
2. CLK term at Memory cannaged to 226R,Zq for 128MB is 182R, 64MB is 90.9R, DAC Rest is 68R
3. FBVVDQ lower FET is chagned to higher current version.
4. FB 1/0 CAL is 20R, CLK Term is 40R, CLK CAL is 549R for 2260hm surce term, 3570hm for 1000hm CLK source term
5. DVOA Reg Rtop-9760hm, Robot 69BR for standard values instead of 180R 5% and 137R 5% X04 11/12/02 X05 11/21/02 1. Change Q511, for Idmax from 12A to 18A @ 25degC. History: P126-A05 X00 11/22/02 Add pull down to TSTMODE pin, Add pull up to 6225-Odeg Phase, Replace FBVDD fets to 20V Vgs from 12 VGs
 Remove cap for FB_CAL_CLK_GND, ADD cap for FBVREF to FBVDDQ, Add one more 1200uF CAP for FBVDD
 SL6569 and FET drivers on same power node, EXTSSINS moved to EXT_5V, Add EZ1117 Reg for GPU 3V3 X01 11/25/02 1. Remmove Firewire section. Change R804(10K) from 5% to 1%, R805 from 1.5K to 1.4K 1%. See notes. Remmove TAB bracket, Replace SlimVGA w/ standard VGA, Add pull down to hot plug ckt,
Move FBVDDQ to EXT_5V from EXT_12V. Add gating FETs instead of Diodes. Remove FRWRVDD, Inductor, 2caps
For NVVDD PS EXT_12V is through a gating FET instead of Diode/No diode.
Add discrete logic AND for EXTSENSE using Extl2V and Ext5V.
Remove Supplemental power connection resistors to FBVDD rail, No CGND2
Swapped LOAD_TEST, GPID3_VSLE2 nets to GPU.
Set Higher threshold to disconnect AGP rails when EXT rail is used by using Voltage divider X02 11/26/02 1. Move DVI_HPD pull down before series resitor, otherwise it was forming a voltage divider..
2. Delete Firewire enable strap(pull up).
3. Add Placement note for signal: 3V3_6529 to be 330m0hm, it is already 330mohm..
4. Delete B nos, 0805 res on signal FB.3.3V - Suppemetal power ckt.
5. Add Zener threshold detector for 12V ext detect
6. Enable AGP-Rail FETs directly by EXT_Rails. Body diode helps Rail transistions X03 11/30/02 X04 12/02/02 1. C830 and C834 can not be connected to NV3V3, move to 3v3 as it was. X05 12/03/02 1. Move following from 3V3 to A3V3 for layout: R55, R56, U12, C265, R720, R719, R678. 2. Move following from 3V3 to NV3V3 for layout: R608, R604, R605, R606. 3. Change F8VDDQ PS input cap from 80mm to 100mm cap with > 4.0A rippie current 1. Update:Block diagram, Power topology, GPIO table, descriptions as per AO5 baord 2. R702 changed to A3V3 from 3V3 3. The following changed from 3V3 to NV3V5: U8-D1D2 power pins, C701, 4. New NET AGP_12V_OFF and 0402 cap and a resistor. 5. New NET AGP_5V_OFF and 0402 cap and a resistor. -- Add GPIO control using FET, each fet controls only 3 VID pins X06 12/04/02 U8-D1D2 power pins. C701. R601. 0514 FOR 128MB sku NVVDD:0.8 to 1.5V Default 1.2V X07 12/05/02 FBVDD2.6V FBVDD2.5V FBVTT:0.5*FBVDDQ GPU Vref:0.5*FBVDDQ X08 12/05/02 1. R795, R796 changed to 0402 from 0603.Added a cap to CGND to STEREO_5V_C 2. Update $\rm BRKT1$ GPU Vref:0.5*F8V000 MEM Vref:1.0*V-0.25P has 4.7pF as alternate. 2q:200R 1% CLK Term@Memory: 200R 1% FB_CLTERM_CNUT (R620): 47.5R 1% FB_CAL_CLK(R628): 549R 1% FB_CAL_PUP(R6210623):47.5 1%. X09 12/06/02 1. Updated GPIO Pages X10 12/08/02 1. Resequenced RefDes Adjusted Resistor Values for External Sense Circuit
 Changed Upper FET of 6225 to IRF7822
 Removed 3 Resistors to bridge NV_S to 3V3_6529 (not required after removing option to strap power to 3V3) X10 12/09/02 X11 12/27/02 1. FAN circuit-Upper Cap changed to 0.01uF from 1uF, Lower caps No stuff, update variant for bracket. 1. NVVDD Risen changed from 2.2K(13.5A/phase) to 2.32K 1%(13.8A/Phase) for better availability 2. Update DAX Rsets, Terminations, Update NVVDD default 1.2V, FBVDDQ=2.5V, MemCalib&Terms. 3. Update 470uF/16V, 0.01uf/10V, 1.00pF/16V, 0.0pdate Vairant as per latest 80M.X12 12/30/02 to 01/14/03 X12a 30/1/03 1. Add MEC5 extra screw for Fxflow bracket to keep 2nd slot open for air vent NVIDIA CORPORATION Add following items to SingleLink DVI BOM. 1. C905, C932, C939, C940- 4.7UF/OB05 2. C906, C911, C912, C928, C934, C936, C937 - 100PF/0603 3. C907, C930, C933, C935, C938 - 036-20104-0056-000 -0.1UF/0603 X13 02/14/03 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS ONTINUED.
























4.a. Internal TMDS



IFP Power should have alternate pull-down to GND when not used

NET RULES	PHYSICAL	VOLTAGE
T E P A B P I I V D D	12MIL TRACE	3.3V
IN IFPAIOVDD	12MIL TRACE	3.3V
IN IFPBIOVDD	12MIL_TRACE	3.3V
I FPABVREF	10MIL_TRACE	3.3V
IN IFPABRSET	10MIL_TRACE	3.3V
IN IFPCPLLYDD	12MIL_TRACE	3.3V
IN IFPCIOVDD	12MIL_TRACE	3.3V
I I I I I I I I I I I I I I I I I I I	10MIL_TRACE	3.3V
IN IFPCRSET	10MIL TRACE	3.3V

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA

DETAIL DRAWING DETAIL

CONTINUED...


D p126_a05_sch PA


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS


TORY THREE COLOR, TORROSE, OK MISSING THOSE OF BEHEIRG, TRIBLE COLOR, TRIBLE TRIBLES, OK IN


F


G























ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS










9.d. Power Supply III: NVVDD Voltage Select Options

ISL6569 5-Bit VID Table

	VID[4:0] VOLTAGE		VID[4:0] VOLTAGE	
Default->	00000 00001 00010 00011 00110 00101 00110 00111 01000 01001 01011 01010 01011 01101 01101 01101 01101	1.550 1.520* 1.500* 1.475 1.475 1.425 1.405* 1.375 1.350 1.325 1.300* 1.275 1.250 1.225 1.200*	10000 10001 10001 10010 10011 10100 10101 10110 11100 11001 11011 11100 11101 11101 11110 11110	1.150 1.125 1.100* 1.050 1.050 1.025 1.000* 0.975 0.950 0.925 0.900* 0.875 0.850 0.825 0.800* Shutdown
	Table is * SELECTA	with Roffse BLE	t= OR	







Pullup not necessary to be A3V3, Can be AGP3V3.


*NOTE: GPIO usages changes on P126-A05 and onward due to added N-CH MOSFETs


Tri State ALL GPIOs When default voltage is required.

When GPIO = 1 then VID = 0 When GPIO = 0 then VID = 1

2701 SAN TOMAS EXPRESSWAY

9.E. Additional Decoupling





NVIDIA CORPORATION


2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA


DETAIL DRAWING DETAIL

CONTINUED...

PAGE 25 OF 32 D5-X13 DATE FEB-14-2003

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.





*** Signal Cross-Reference for the entire design ** 13> 14< 13> 14< 13> 14< 13> 14< 13> 14< 4> 4< 5< 7<
4> 4< 5< 7<
4> 4< 5< 7<
4> 4< 5< 7<
4> 4< 5< 7<
4> 4< 5< 7<
4> 4< 5< 7<
4> 4< 5< 7< DVOAD<2> FBBA<4> FBCD<18> 4 <> 4 < 6 <> 8 <> GPI02_FAN_CTRL_R 19< GPI03_VSEL2 GPI05_VSEL0 GPI06_VSEL1 19> 24< 19> 24< 19> 24< 19> 24< 9> 10< 3V3_6529 DVOAD<32 FBCD<19> 4 <> 4 < 6 <> 8 <> 5V_FUSED 5V_LDO_IN DVOAD<3>
DVOAD<4>
DVOAD<5>
DVOAD<6> 6225_B00T1 13> 14< 19< FBBA<8> FBCD<22> 4<> 4< 6<> 8<> I2CA_SCL DVOAD<7>
DVOAD<8>
DVOAD<9>
DVOAD<10> 6225 B00T2 13> 14< 13> 14< 19< 13> 14< 19< 13> 14< 19< FBBA<9> 4> 4< 5< 7< FBCD<23> 4 <> 4 < 6 <> 8 <> I2CA SDA 6225_ISEN1 6225_ISEN2 6225_LGATE1 FBCD<24> FBCD<25> FBCD<26> I2CB_SCL I2CB_SCL_C I2CB_SDA 4 <> 4 < 6 <> 8 <> 6225 LGATE2 DV0AD<11> 13> 14< 19< FBBBA0 4< 5< 7< FBCD<27> 4 <> 4 < 6 <> 8 <> I2CB SDA C 11> 15< 4< 5< 7<
4< 5< 7<
4< 5< 7<
4< 5< 7<
4< 5< 7<
4< 5< 7<
4< 5<
4< 5<
4< 5<
4< 7<
4< 7<
4< 7<
4< 5<
7<
4< 5<
7<
4< 5<
7<
4< 5<
7<
4< 5<
7<
4< 7<
4< 5< 7<
4< 5< 7< DVOAD<12> DVOAD<23..12> DVOAD<13> DVOAD<14> 13> 14< 19< 13> 14< 19< 13> 14< 19< 13> 14< 19< 13> 14< 19< FBCD<28> FBCD<29> FBCD<30> FBCD<31> I2CC_SCL I2CC_SDA IFPABPLLVDD IFPABRSET 6225 PG00D FBBBA1 4 <> 4 < 6 <> 8 <> 13> 14< 16< 17< 19< 6225_PHASE1 6225_PHASE2 FBBCAS*
FBBCKE
FBBCLKO 6225_UGATE1 13> 14< 13> 14< 13> 14< 13> 14< 13> 14< 6225 UGATE2 DV0AD<15> FBBCLK0* FBCDOMO 4< 6< 8< IFPABVREF 4< 6< 8< 4< 6< 8< 4< 6< 8< 4< 6< 8< DVOAD<15> DVOAD<16> DVOAD<17> DVOAD<18> FBBCLK1 FBBCLK1* FBBCSO* FBCDQM1 FBCDQM2 FBCDQM3 IFPAIOVDD IFPBIOVDD IFPCIOVDD 6225_VCC 6529_5V 6529_GND_FB 6529_L_COMP 6529_L_FB DVOAD<19> DVOAD<20> 13> 14< 19< 13> 14< 19< FBBCS1* FBCDQSO IFPCPLLVDD FBCDOSO* IFPCRSET DVOAD<21> DVOAD<22> DVOAD<23> 13> 14< 19< 13> 14< 13> 14< 19< 13> 14< 19< 4<> 4< 6<> 8<> 6529_SW_12V FBBD<2> FBCDQS2 NV_12V_IN DVOADE DVOAHSYNC DVOAVSYNC DVOBD6 NV_BOOT1 NV_BOOT2 NV_COMP NV_COMP_FB 6529_SW_COMP 21< 6529_SW_COMP3_FB 21< 13> 14< 13> 14< FRBD<3> 4 0 4 < 5 0 7 0 FBCDOS2* FRRD<4> 4 0 4 < 5 0 7 0 FRCDOS3 4 <> 4 < 6 <> 8 <> 13> 14< 13> 14< 13> 19< 13> 19< 6529_SW_COMP_FB 21< 6529_SW_DRHI 21< FBBD<5> FBBD<6> FBCDQS3* FBCRAS* 4 0 4 < 5 0 7 0 6529_SW_DRLO DV0BD7 FBBD<7> FBCVREFO 6> 8< NV_FB NV_ISEN1 NV_ISEN2 NV_LGATE1 6529_SW_FB 6529_SW_GH 6529_SW_GL DVOBD11 EXTSENSE EXTSENSE_12V* 13> 19< 13> 19< 19< 23< 23> 22< 23> FBCVREF1 FBCWE* FBCZQ0 FBCZQ1 FBBD<8> 6> 8< 4< 6< 8< 6529_SW_OUT FAN1_RETURN FBBD<11> NV_LGATE1_R NV_LGATE2 4> 4< 6< 8< 6529_SW_SNB FAN2_RETURN FBBD<12> 4 0 4 < 5 0 7 0 FBDA<0> FBAA<12..0> FBAA<12..0> FBBD<13> FBBD<14> FBBD<15> 40 4< 50 70 40 4< 50 70 40 4< 50 70 FBDA<12..0> FBDA<1> FBDA<2> 4> 4< 6< 8< 4> 4< 6< 8< 4> 4< 6< 8< 4> 4< 6< 8< NV_LGATE2_R NV_OFS NV_PGOOD 6529_VDD_FB 7114_VDDA 7114_VDDE 4> 4< 5< 7< 7114_VDDX FBAA<2> FBBD<16> 4 4 4 5 7 7 FBDA<3> 4> 4< 6< 8< NV_PHASE1 AGP12VFUSE FBAA<3> 4> 4< 5< 7< FBBD<17> 4 0 4 < 5 0 7 0 FBDA<4> 4> 4< 6< 8< NV_PHASE2 FBAA<4> FBAA<5> FBAA<6> 4> 4< 5< 7< 4> 4< 5< 7< 4> 4< 5< 7< 4> 4< 5< 7< FBBD<18> FBBD<19> FBBD<20> 40 4< 50 70 40 4< 50 70 40 4< 50 70 4> 4< 6< 8< 4> 4< 6< 8< 4> 4< 6< 8< 4> 4< 6< 8< NV_PWM1 NV_PWM2 NV_RGND AGPADSTBSO FBAA<7>
FBAA<8>
FBAA<9>
FBAA<10>
FBAA<11> AGPADSTBS1 4> 4< 5< 7< FBBD<21> 4 0 4 < 5 0 7 0 FBDA<8> 4> 4< 6< 8< NV UGATE1 AGPCALPD VDDC 4> 4< 5< 7< FBBD<22> 4 0 4 < 5 0 7 0 FBDA<9> 4> 4< 6< 8< NV IIGATE1 R AGPCALPU_GNI AGPDBI_HI 4> 4< 5< 7< 4> 4< 5< 7< 4> 4< 5< 7< 4> 4< 5< 7< FBBD<23> FBBD<24> 40 4< 50 70 40 4< 50 70 40 4< 50 70 FBDA<10> FBDA<11> FBDA<12> 4> 4< 6< 8< 4> 4< 6< 8< 4> 4< 6< 8< 4> 4< 6< 8< NV_UGATE1_R NV_UGATE2 NV_UGATE2_R NV_VCC AGPDBI_LO FBBD<25> FBAA<12>
FBABAO
FBABA1
FBACAS* 4> 4< 5< 7< 4< 5< 7< 4< 5< 7< 4< 5< 7< 4< 5< 7< 4< 5< 7< AGPMBDET FBBD<26> FBDBAO 4< 6< 8< 4< 6< 8< NV VDIFF 23< 24> 23< 24> 23< 24> 23< 24> 23< 24> AGPRBE FBDBA1 NV_VIDO 4< 6< 8<
4< 6< 8<
4< 6< 8<
4< 6< 4< 6<
4< 6<
4< 6<
4< 8<
4< 8<
4< 8<
4< 8< 40 4< 50 70 40 4< 50 70 40 4< 50 70 NV_VID1 NV_VID2 NV_VID3 FBDCAS* AGPSBA<7..0 FBBD<29> FBBD<30> AGPSBA<1> FBDCLKO 4< 5< /4 >
4< 5< /4 >
4< 7< /4 >
4< 7< /4 >
4< 7< /4 >
4< 5< 7< /4 >
4< 6 > 7 FBACLKO*
FBACLK1*
FBACLK1*
FBACSO* NV_VID4 NV_VSEN PCIAD<0> AGPSBA<2> FBBD<31> FBDCLK0* 23< 24> FBBDQM0 FBBDQM1 FBDCLK1 FBDCLK1* AGPSBA<4> PCIAD<31..0 AGPSBA<5> FBBDQM2 FBDCS0* FBDCS1* AGPSBA<6> FBBDOM3 FBACSO*
FBACS1*
FBAD<0>
FBAD<31..0>
FBAD<1>
FBAD<2>
FBAD<3>
FBAD<4>
FBAD<4>
FBAD<5> PCIAD<2> PCIAD<3> PCIAD<4> AGPSRA<7 FBBD0S0 FBDD<0> AGPSBSTBF AGPSBSTBS FBBDQS01 FBBDQS1 4 <> 4 < 5 <> 7 <> AGPST0 FBBDQS1* 4 0 4 < 5 0 7 0 FBDD<2> 4<> 4< 6<> 8< PCIAD<5> AGPST1 4 <> 4 < 5 <> 7 <> FBBD0S2 4 0 4 < 5 0 7 0 FBDD<3> 4 <> 4 < 6 <> 8 <> PCIAD<6> AGPST2 AGPSTOP AGPVREFCG FBBDQS2* FBBDQS3 FBBDQS3* 40 4< 50 70 40 4< 50 70 40 4< 50 70 PCIAD<6>
PCIAD<7>
PCIAD<8>
PCIAD<9> FBDD<4> FBDD<5> FBDD<6> AGPVREFCG_GPU FBAD<6> FBAD<7> 4 ⇔ 4 < 5 ⇔ 7 ⇔ 4 ⇔ 4 < 5 ⇔ 7 ⇔ FBBRAS* FBBVREF0 4< 5< 7< 5> 7< FBDD<7> 4 <> 4 < 6 <> 8 <> PCIAD<10> AGPVREFGC FBDD<8> 4 <> 4 < 6 <> 8 <> PCIAD<11> AGPWBF CHROMAIN COUT PCIAD<12> PCIAD<13> FBAD<8>
FBAD<10>
FBAD<11>
FBAD<12>
FBAD<12>
FBAD<14>
FBAD<15>
FBAD<16>
FBAD<16>
FBAD<16>
FBAD<17>
FBAD<18>
FBAD<19>
FBAD<20> FBBVREF: 11> 11< 17< FBBZQ0 FBDD<11> 4 <> 4 < 6 <> 8 <> PCIAD<14> FBCA<0> FBCA<12..0 CVBSYIN 4 <> 4 < 5 <> 7 <> FRDD<12> PCTAD<15> 4> 4< 6< 8< 4> 4< 6< 8< 4> 4< 6< 8< 4> 4< 6< 8< 4> 4< 6< 8< FBDD<13> FBDD<14> FBDD<15> D1D2CALPD_VDDQ 20< FBCA<1> FBCA<2> PCIAD<18> FBDD<16> D1D2CALPU_GND 20< 4 <> 4 < 6 <> 8 <> PCIAD<19> DACA_BLUE DACA_BLUE_C DACA_BLU_GND FBCA<3> 4> 4< 6< 8< FBDD<17> 4 <> 4 < 6 <> 8 <> PCIAD<20> 4> 4< 6< 8< 4> 4< 6< 8< 4> 4< 6< 8< 4> 4< 6< 8< FBDD<17>
FBDD<18>
FBDD<19>
FBDD<20> PCIAD<21>
PCIAD<22>
PCIAD<22>
PCIAD<23> FBCA<6> DACA_GREEN 4 <> 4 < 6 <> 8 <> 4 <> 4 < 5 <> 7 <> 4> 4< 6< 8< DACA_GREEN_C 10< FBCA<7> FBDD<21> 4 <> 4 < 6 <> 8 <> PCIAD<24> FBCA<8> FBCA<9> FBCA<10> FBAD<21> FBAD<22> FBAD<23> 4> 4< 6< 8< 4> 4< 6< 8< 4> 4< 6< 8< 4> 4< 6< 8< 4> 4< 6< 8< DACA_GRN_GND FBDD<22> 4<> 4< 6<> 8<> PCIAD<25> DACA_HSYNC_BUF DACA_RED FBDD<23> FBDD<24> PCIAD<26> PCIAD<27> DACA_RED_C FBAD<24> 4 <> 4 < 5 <> 7 <> FBCA<11> FBDD<25> 4<> 4< 6<> 8<> PCIAD<28> FBAD<25> FBAD<26> FBAD<27> FBAD<28> 4> 4< 6< 8< 4< 6< 8< 4< 6< 8< 4< 6< 8< 4< 6< 8< DACA RED GND FBCA<12> FBDD<26> 4 <> 4 < 6 <> 8 <> PCIAD<29> DACA_RSET DACA_VDD DACA_VREF FBCBA0 FBCBA1 FBCCAS* FBDD<27>
FBDD<28>
FBDD<29> PCIAD<30> PCIAD<31> PCICBEO 4< 6< 8<
4< 6< 8<
4< 6< 4< 6<
4< 8<
4< 8<
4< 8<
4< 8< FBAD<29> DACA VSYNC BUF 9> 10< 4 <> 4 <> 5 <> 7 <> FBCCKE FBDD<30> 4 <> 4 < 6 <> 8 <> PCICBE1 DACB_BLUE 9> 11< DACB_BLUE_C 11> 11< 15< DACB_BLUE_SW 11< FBAD<30> FBAD<31> FBADQM0 FBCCLKO FBCCLKO* FBCCLK1 FBDD<31> FBDDQMO FBDDQM1 PCICBE2 PCICBE3 PCICLK DACB_GND 11> 15< DACB_GREEN 9> 11< FBADQM1 FBADQM2 4< 5< 7< 4< 5< 7< FBCCLK1* FBDDQM2 4< 6< 8< 4< 6< 8< PCIDEVSEL PCIFRAME FBCCS0* FBDD0M3 DACB_GREEN_C 11> 11< 15<
DACB_GREEN_SW 11<
DACB_HSYNC_BUF 9> 11< FBADQM3 FBADQS0 FBADQS0* 4< 5< 7< 4< 5< 7< 4<> 4< 5<> 7<> 4<> 4< 5<> 7<> 4< 8< 4< 4< 6< 8< 4< 4< 6< 8< PCIFRANC PCIINTA PCIINTB FBCCS1* FBCD<0> FBDDQS0 FBDDQS0* FBCD<31..0> FBDDQS1 FBADQS1*
FBADQS2*
FBADQS2*
FBADQS3 DACB_HSYNC_C 11> 15< DACB_RED 9> 11< FBCD<1> FBCD<2> 4 0 4 0 6 8 0 FBDDQS1* 4 <> 4 < 6 <> 8 <> PCIIRDY PCIPAR 4 0 4 0 6 8 0 FBDD0S2 4 <> 4 < 6 <> 8 <> PCIREQ PCIRST* PCISTOP DACB_RSET 4 <> 4 < 5 <> 7 <> FBCD<5> FBDDQS3* FBADQS3* FBARAS* FBAVREF0 FBAVREF1 FBAWE* 4< 6< 8< 6> 8< 6> 8< 4< 6< 8< PCITRDY PH1_SNB PH2_SNB PLLVDD DACB_VDD FBCD<6> 4 0 4 0 6 8 0 FRDRAS* DACE VREE FRCD<7> 4 0 4 < 6 0 8 0 FROVREEO DACB_VSYNC_BUF 9> 11< DACB_VSYNC_C 11> 15< FBCD<8>
FBCD<9> 15> 19< DVI_HPD_B FBCD<10> 4 < 4 < 6 < 8 < FBDZQ0 QS_VDD FBAZQ0 FBAZQ1 FBBA<0> 40 4< 60 80 40 4< 60 80 40 4< 60 80 DVOACLKOUT DVOACLKOUT* FBCD<11>
FBCD<12> FBDZ01 RESET_BUF* ROMCS* 13> 14< 16< 13<> 19< FBVDDO SNB 4> 4< 5< 7< 4> 4< 5< 7< 4> 4< 5< 7< 4> 4< 5< 7< DVOACLKOUT_R FB_CAL_CLK_GND DVOAD<0> 13> 14< DVOAD<11..0> 13> 14< 19< DVOAD<23..0> 13> 14< 19< FBBA<12..0> 4 <> 4 < 6 <> 8 <> FBCD<14> FB_CAL_PD_VDDQ 4< SAGPOCALPU_GND 13< NVIDIA CORPORATION FBBA<1> FBCD<15> 4 0 4 0 6 8 0 FB_CAL_PU_GND 4< SAGP1CALPD_VDDQ 13< FBBA<2> 4> 4< 5< 7< FBCD<16> 4 <> 4 < 6 <> 8 <> FB_CAL_TERM_GND 4< SAGP1CALPU_GND 13< 2701 SAN TOMAS EXPRESSWAY ANTA CLARA, CA 95050, USA ONTINUED. ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS G

