




|  |                |                          |
|--|----------------|--------------------------|
| Title                                    | Schematic No.  | Date:                    |
| PCIE RV370 64-bit 32/64MB BGA DI-VO-V LS | 105-A628XX-00A | Friday, January 28, 2005 |

|                  |       |
|------------------|-------|
| REVISION HISTORY | Rev 0 |
|------------------|-------|

| Sch Rev | PCB Rev | Date | REVISION DESCRIPTION |
|---------|---------|------|----------------------|
|---------|---------|------|----------------------|

|   |     |            |                                     |
|---|-----|------------|-------------------------------------|
| 0 | 00A | 2005-01-07 | PRELIMINARY BASED ON 105-A53300-00A |
|---|-----|------------|-------------------------------------|


|  |  |  |  |
|--|--|--|--|
|  |  |  |  |
|--|--|--|--|




Place these capacitors close to the PCIe connector

# PCI-EXPRESS EDGE CONNECTOR

NOTE: THIS IS A DRAWING. THESE GROUNDS MUST BE MANUALLY CONNECTED TO THE GROUND PLANE





| SYMBOL LEGEND |                |
|---------------|----------------|
| DNI           | DO NOT INSTALL |
| #             | ACTIVE LOW     |
|               | DIGITAL GROUND |
|               | ANALOG GROUND  |




ATI Technologies Inc.  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7X6  
(905) 882-2600

|       |                          |   |
|-------|--------------------------|---|
| Title |                          | PCI-E RV370 64-bit 32/64MB BGA DI-VO-V LS |
| Size  | Document Number          | 105-A628XX-00A                            |
| Date  | Friday, January 28, 2005 | Sheet 1 of 15                             |



<Variant Name>



ATI Technologies Inc.  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada L3T 7X5  
(905) 882-2600

Title: PCIE RV370 64-bit 32/64MB BGA DI-VO-V LS


Size: 105-A628XX-00A

Doc: 105-A628XX-00A



Date: Friday, January 28, 2005

Sheet: 2 of 15

Rev: 0




MEMORY CHANNEL A



MEMORY CHANNEL B


| VDDR1 | MEMVMODE_0 | MEMVMODE_1 |
|-------|------------|------------|
| 1.8V  | GND        | +VDDC_CT   |
| 2.5V  | +VDDC_CT   | GND        |
| 2.8V  | +VDDC_CT   | +VDDC_CT   |



1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7X6  
(905) 882-2600


|           |  |                |         |
|-----------|--|----------------|---------|
| Title     | PCIE RV370 64-bit 32/64MB BGA DI-VO-V LS |                |         |
| Size<br>C | Document Number                          | 105-A628XX-00A |         |
| Date:     | Friday, January 28, 2005                 | Sheet          | 4 of 15 |

MAXIM MAX1954  
MAXIM MAX1954A




INTERSIL ISL6522  
 RICHTEK RT9232A  
 ANPEC APW7062A  
 ANPEC APW7062B



**INTERSIL ISL6545**



ANPEC APW7061




Power Sequence Circuit to ensure SMPS\_EN is released after +12V and +3.3V are both in regulation.




Fairchild FDS6680AS p/n 2020015300  
Infineon BSO119N03S p/n 2020015600

**V<sub>out</sub> = 1.2V ~ 1.3V**

| Part     | Vout  | R1                             | R2                             |
|----------|-------|--------------------------------|--------------------------------|
| 0.8V Ref | 1.2V  | 1.00K 1%<br>ATI P/N 3240100100 | 2.00K 1%<br>ATI P/N 3240200100 |
|          | 1.25V | 1.00K 1%<br>ATI P/N 3240100100 | 1.78K 1%<br>ATI P/N 3240178100 |
|          | 1.3V  | 1.00K 1%<br>ATI P/N 3240100100 | 1.6K 1%<br>ATI P/N 3240162100  |




Alt. Regulator for PCIE\_PVDD\_18  
Vout = 1.82V  
Iout = 500mA MAX



ATI Technologies Inc.

1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7X6  
(905) 882-2600

|        |                          |  |         |
|--------|--------------------------|--|---------|
| Title  |                          | PCIE RV370 64-bit 32/64MB BGA DI-VO-V LS |         |
| Size   | Document Number          | 105-A628XX-00A                           |         |
| Custom |                          |  |         |
| Date:  | Friday, January 28, 2005 | Sheet                                    | 5 of 15 |




| Voltage Req. | R1                      | R2                      |
|--------------|-------------------------|-------------------------|
| 0.8V         | 150R<br>P/N 3160150000  | 71.5R<br>P/N 324075R500 |
| 1.25V        | 100R<br>P/N 3160100000  | 100R<br>P/N 3160100000  |
| 1.5V         | 100R<br>P/N 3160100000  | 150R<br>P/N 3160150000  |
| 1.8V         | 54.9R<br>P/N 3240054900 | 140R<br>P/N 3240140000  |
| 1.84V        | 49.9R<br>P/N 3240049900 | 140R<br>P/N 3240140000  |


| Voltage Req. | Rx1 for 1.25V Ref                        | Rx2 for 1.25V Ref                                       |
|--------------|--|---|
| 1.5          | 432R<br>P/N 3240432000                   | 2.15K<br>P/N 3240215100                                 |
| 1.55         | 475R (402, 1%)<br>P/N 3160475000         | 2K (1%)<br>P/N 3160200100 (402)<br>P/N 3240200100 (603) |
| 1.6V         | 432R<br>P/N 3240432000                   | 1.5K<br>P/N 3240150100                                  |
| 1.7V         | 432R<br>P/N 3240432000                   | 1.21K<br>P/N 3240121100                                 |
| 1.8175V      | 681R<br>P/N 3240681000<br>P/N 3160681000 | 1.5K<br>P/N 3240150100                                  |

| Voltage Req. | Ry1 for 2.5V Ref                       | Ry2 for 2.5V Ref                  |
|--------------|--|-----------------------------------|
| 3.3V         | 1.07K<br>P/N 3240107100                | 3.32K<br>P/N 3240332100           |
| 2.7V         | 301R (402, 1%)<br>P/N 3160301000       | 3.32K<br>P/N 3240332100           |
| 2.65V        | 301R (402, 1%)<br>P/N 3160301000       | 4.99K (402, 1%)<br>P/N 3160499100 |
| 2.61V        | 221R (402, 1%)<br>P/N 3160221000       | 4.99K (402, 1%)<br>P/N 3160499100 |
| 2.55V        | 22.1R<br>P/N 316022R100G               | 1.1K<br>P/N 3240110100G           |
| 2.5V Ref     | 316022R100G                            | 603                               |
| 2.5V         | 0R<br>P/N 3230000000<br>P/N 3150000000 | DNI                               |


**Alt. regulator for +PVDD**  
Vout = 1.8V  
Iout = 30mA MAX








**Alt. regulator for +MPVDD**  
Vout = 1.8V  
Iout = 10mA MAX








**Alt. regulator for +TPVDD**  
Vout = 1.65V ~ 1.85V  
Iout = 20mA MAX




**Alt. regulator for +VDDC\_CT**  
Vout = 1.5V ~ 1.55V  
Iout = 100mA MAX




**Regulator for +MVDD (MVDDC, MVDDQ)**  
Vout = 2.5V  
Iout <= 2A




**Alt. regulator for +A2VDD**  
Vout = 2.5V  
Iout = 120mA MAX



**Alt. regulator for +MVDD**  
Vout = 2.5V ~ 2.6V  
Iout <= 2A MAX



**Alt regulator for +5V\_VESA**



Normal +5V regulated operation  
This circuit provide upto 55mA

If Iload > 55mA, +5V will drop

If Vout is shorted

Current across each Rx is 12V/845R = 14.2mA  
Power dissipated by each Rx is 14.2mA x 12V = 171mW  
Each Rx are rated 250mW (1/4W)  
Derating 250mW by 70% is 175mW (1/4W)

|        | Rt1                           | Rt2                                |
|--------|-------------------------------|------------------------------------|
| 1.52V  | 432R 3240432000<br>3160432000 | 2.15K 3160215100                   |
| 1.61V  | 432R 3240432000               | 1.5K 3230015200<br>1.5K 3160150100 |
| 1.69V  | 432R 3240432000               | 1.21K 3240121100                   |
| 1.718V | 562R 3240562000               | 1.5K 3230015200<br>1.5K 3160150100 |
| 1.75V  | 604R 3160604000               | 1.5K 3230015200<br>1.5K 3160150100 |
| 1.8V   | 604R 3160604000               | 1.37K 3160137100                   |



ATI Technologies Inc.

1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7X6  
(905) 882-2600

Title: PCIE RV370 64-bit 32/64MB BGA DI-VO-V LS


Size: Document Number 105-A628XX-00A

Date: Friday, January 28, 2005

Sheet: 6 of 15









|  |   |
|--|---|
|  | 1 |
|--|---|


## OPTION STRAPS




| STRAPS                 | PIN                    | DESCRIPTION   | ASIC DEFAULT |
|------------------------|------------------------|---|--------------|
| STRAP_B_PTX_PWRS_ENB   | GPIO0                  | Transmitter Power Savings Enable<br>0: 50% Tx output swing for mobile mode<br>1: full Tx output swing   | 0            |
| STRAP_B_PTX_DEEMPH_EN  | GPIO1                  | Transmitter De-emphasis Enable<br>0: Tx de-emphasis disabled for mobile mode<br>1: Tx de-emphasis enabled   | 0            |
| PCIE_MODE(1:0)         | GPIO(3:2)              | 00: PCI Express 1.0A mode (Grantsdale)<br>01: Kyrene-compatible mode<br>10: PCI Express 1.0 mode (Turnwater)<br>11: PCI Express 1.0A mode and short-circuit internal loopback mode<br>(Rx connected directly to Tx of PHY)  | 00           |
| STRAP_B_PTX_IEXT       | GPIO4                  | Transmitter Extra Current<br>0: normal mode<br>1: extra current in Tx output stage - potential power savings for mobile mode  | 0            |
| STRAP_FORCE_COMPLIANCE | GPIO5                  | Force chip to go to Compliance state quickly for Tester purposes<br>0: normal operational mode<br>1: compliance mode  | 0            |
| STRAP_B_PPLL_BW        | GPIO6                  | PLL Bandwidth<br>0: full PLL Bandwidth<br>1: reduced PLL bandwidth  | 0            |
| STRAP_DEBUG_ACCESS     | GPIO8                  | Strap to set the debug muxes to bring out DEBUG signals even if registers are inaccessible.   | 0            |
| ROMIDCFG(3:0)          | GPIO(8,13:11)          | If no ROM attached, controls chip IDs. If rom attached identifies ROM type<br>0000 - No ROM, CHG_ID=0<br>0001 - No ROM, CHG_ID=1<br>0100 - reserved<br>0110 - reserved<br>1000 - Parallel ROM, chip IDs from ROM<br>1001 - Serial AT25F1024 ROM (Atmel), chip IDs from ROM<br>1010 - Serial AT45DB011 ROM (Atmel), chip IDs from ROM<br>1011 - Serial M25P10 ROM (ST), chip IDs from ROM<br>1100 - Serial M25P05 ROM (ST), chip IDs from ROM<br>1101 - Serial NX25F011B ROM (ISSI), chip IDs from ROM |              |
| VIP_DEVICE             | DVPDATA_20 (VHADO not) | Indicates if any slave VIP host devices drove this in low during reset.<br>0 - Slave VIP host port devices present<br>1 - No slave VIP host port devices reporting presence during reset  |              |

|         |                   |
|---------|-------------------|
| STRAP P | INTERRUPT         |
| LOW     | ENABLED (DEFAULT) |
| HIGH    | DISABLED          |


| MEMORY TYPE STRAPS |            |            |
|--------------------|------------|------------|
|                    | Mem_Strap0 | Mem_Strap1 |
| SAM                | 0          | 0          |
| INF                | 1          | 0          |
| HYN                | 0          | 1          |
| ELPIDA             | 1          | 1          |





| DB15 pin         | Standard VGA     | DDC1 Host        | DDC2B or DDC2B+ Host | DDC2AB Host      | DDC1/2 Display |
|------------------|------------------|------------------|----------------------|------------------|----------------|
| 11               | Monitor ID bit 0 | Monitor ID bit 0 | Monitor ID bit 0     | Monitor ID bit 0 | Optional       |
| 12               | Monitor ID bit 1 | Monitor ID bit 1 | Monitor ID bit 1     | Monitor ID bit 1 | Optional       |
| 4                | Monitor ID bit 2 | Monitor ID bit 2 | Monitor ID bit 2     | Monitor ID bit 2 | Optional       |
| 15               | Monitor ID bit 3 | Open             | Open                 | Open             | Optional       |
| 9                | N/C              | +5V              | +5V                  | +5V              | Optional       |
| Hardware Support | No               | Yes              | Yes                  | No               | Yes            |


Based on VESA Display Data Channel (DDC) Standard Ver. 3 Dec. 15, 1997






From DAC2


DAC2 DeMux




DAC2 DeMux BYPASS




Place Resistors close to ASIC.



Place near connector  
0R leaves footprint for Ferrite  
Beads if req'd for EMI



The 7-pin MiniDIN footprint allows one of the two MiniDINs:  
- 7-pin Svideo/Composite MiniDIN P/N 6071001500  
- 4-pin Svideo MiniDIN P/N 6070001000





DVI/VGA SCREWS






Bracket Screws



MISC. BOARD PARTS



ATX Brackets




Spring push-pin

ITW push-pin



ATI Technologies Inc.  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7X6  
(905) 882-2600

|        |  |                |       |
|--------|--|----------------|-------|
| Title  | PCIE RV370 64-bit 32/64MB BGA DI-VO-V LS |                |       |
| Size   | Document Number                          | 105-A628XX-00A | Rev 0 |
| Custom | Date: Friday, January 28, 2005           | Sheet 14 of 15 |       |



#### REFERENCE DESIGN

THESE SCHEMATICS ARE SUBJECT TO MODIFICATION AND DESIGN IMPROVEMENTS. PLEASE CONTACT ATI FIELD APPLICATION ENGINEERING BEFORE USING THE INFORMATION CONTAINED HEREIN.

#### RESTRICTION NOTICE

THESE SCHEMATICS CONTAIN INFORMATION WHICH IS PROPRIETARY TO AND IS THE PROPERTY OF ATI, AND MAY NOT BE USED, REPRODUCED OR DISCLOSED IN ANY MANNER WITHOUT EXPRESSED WRITTEN PERMISSION FROM ATI.



ATI Technologies Inc.  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7X6  
(905) 882-2600

|                                |  |                |       |
|--------------------------------|--|----------------|-------|
| Title                          | PCIE RV370 64-bit 32/64MB BGA DI-VO-V LS |                |       |
| Size                           | Document Number                          | 105-A628XX-00A | Rev 0 |
| Date: Friday, January 28, 2005 | Sheet 15                                 | of 15          |       |