




PCI-EXPRESS EDGE CONNECTOR




Place these caps as close to the PCIe connector as possible



PCIe RESET Buffered



PCIe stitching caps: To be placed close to the PCIe diff pair routed on Layer 6 at the PCIe slot



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representation or warranty of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information provided herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario

Rev: Monday, September 13, 2010
Sheet 1 of 23

Doc No. 105-C220XX-00

Symbol Legend:
DNI DO NOT INSTALL
ACTIVE LOW
DIGITAL GROUND
ANALOG GROUND
BUO BRING UP ONLY

AMD


NOTE: Some of the PCIE testpoints will be available through vias on traces.



Rev

Doc No.	105-C220XX-00
---------	---------------

(4) BARTS/CYPRESS MEM Interface Ch C&D



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario


Date: Monday, September 13, 2010 Rev 6

Sheet 4 of 23


Title	ASIC Memory Ch C & D
-------	----------------------

Doc No. 105-C330XY-00

(5) GDDR5 Memory Channel A&B



(6) GDDR5 Memory Channel C&D



(07) BARTS/Cypress GPIOs Strap CF XTAL OSC


PN 2280007900G for 1Mbit (PM25LV010A-100SCE)

SCL / SDA BUS:

IC# Address	Function	Device
0x55	On VDDC REGS	

DDC6 BUS:




IC# Address	Function	Device
0x98	LM96163 - External Temperature Sensor	LM96163




Place the crossfire testpoints near the ASIC and not the connector

Please pay attention to the grounding strategies for these filter capacitors to maintain a close loop for current.

CrossFire Card-Edge Lower Cable Card Edge



PIN BASED STRAPS



U1J

PART 10 OF 19

VDD1DI
AY45

VSS1DI
AW45

AVDD
BB45

AVSSQ
BB44

RSET
BB43

DAC1

HSYNC
VSNC

B DAC1
BC47

B DAC1
BC46

B DAC1
BC47

B DAC1
BC46

H1SYNC
AW46

V1SYNC
AW47

R1503

R1508

R1513

+1.8V

B1609

BLM15AG121SN1D

+VDD1DI

C1500

1uF_6.3V

C1501

100nF_6.3V

+1.8V

B1601

BLM15AG121SN1D

+AVDD_DAC1

C1507

1uF_6.3V

C1508

100nF_6.3V

R1500

499R

RSET

SainBarthelemy (BartIS)

Please pay attention to the grounding strategies for these filter capacitors to maintain a close loop for current.

+5V_VES

C1514

100nF_6.3V

p7

H1SYNC

p7

V1SYNC

TP01

35mil

TP02

35mil

TP03

35mil

U1K

PART 11 OF 19

AY44

NC#11

NC#15

NC#16

NC#12

NC#17

NC#18

NC#13

LOCK

NC#19

NC#20

NC#14

GENLK_CLK

GENLK_VSYNC

SWAPLOCKB

NC#21

NC#22

TP04

35mil

TP01

35mil




TP02

35mil


TP03

35mil


SainBarthelemy (BartIS)



(10) BARTS/CYPRESS C&D mDP mDP




(11) BARTS/CYPRESS E&F Bottom dDVI




Optional ESD protection diodes

D1900	2	1 ESD5V3U1U-02LRH	EFTX2P
D1901	2	1 ESD5V3U1U-02LRH	EFTX2M
D1902	2	1 ESD5V3U1U-02LRH	EFTX1P
D1903	2	1 ESD5V3U1U-02LRH	EFTX1M
D1904	2	1 ESD5V3U1U-02LRH	EFTX0P
D1905	2	1 ESD5V3U1U-02LRH	EFTX0M
D1906	2	1 ESD5V3U1U-02LRH	EFTXCP
D1907	2	1 ESD5V3U1U-02LRH	EFTXCM
D1908	2	1 ESD5V3U1U-02LRH	EFTX5P
D1909	2	1 ESD5V3U1U-02LRH	EFTX5M
D1910	2	1 ESD5V3U1U-02LRH	EFTX4P
D1911	2	1 ESD5V3U1U-02LRH	EFTX4M
D1912	2	1 ESD5V3U1U-02LRH	EFTX3P
D1913	2	1 ESD5V3U1U-02LRH	EFTX3M


(12) BARTS/CYPRESS Power




(13) BARTS/CYPRESS GND



(14) VDDC




(15) VDDCI






(16) MVDD




Layout guideline


- 1-Position the controller (U701) such that LGate(pin4) is the closest to gate of the MOSFETs. You can place the gate resistors R721 and R722 next to the gate of the MOSFETs. Make the gate drive traces (PW_MVDDQ_LGD and PW_MVDDQ_HGD) as short and as wide as possible to reduce the trace inductance.
- 2-Place the bypass capacitors for Vcc as well as Boost caps as close to the controller as possible. They are as follows:
Vcc bypass cap is C703, and Boost cap is C705.
- 3-Voltage amplifier compensation network. Place C714 close to the pin 7. Place the rest of the compensation network close to the pins 7 and 6. These are R710, R711, R713, C713 and R712, C711 and C712.




COMPENSATION CIRCUIT



FILTERED SMPS VCC






BOOT CIRCUIT




CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
The AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario		AMD	
Date:	Monday, September 13, 2010	Rev	6
Sheet	16	of	23
Title	MVDD		Doc No. 105-C220XX-00


(17) BARTS/CYPRESS POWER MGMT



BUS 12V and AUX A Power up Seq






BUS 3.3V and AUX B Power up Seq




Shutdown for CTF


(18) BARTS/CYPRESS PWR MGMT 2



VDDC DPM through GPIOs (PVID)





Resistors to set the output voltages for +VDDCI and +MVDD .



(18) BARTS/CYPRESS Small Rail Regulators



LDO #1: Vin = 2.1V to 3.6V MAX Vout = +1.8V +/- 2% Iout = 2.3A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling



$V_{OUT} = V_{ref} \times (1 + R5/R4)$

Regulators for +5V, +5V_VESA and +5V_HDMI
Iout max = 150mA (DVI+HDMI)



Other cheaper solution at 5MHz switching for 1.8V




optional 5V power for VDDC regulator;

LDO #2: Vin = +1.35V to 1.8V MAX Vout = +1V +/- 2% Iout = 1.7A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling



OVERLAP ALTERNATE CAP FOOTPRINTS




(20) BARTS/CYPRESS Mechanical and Thermal Management



(21) BARTS/CYPRESS Debug Circuits





RH PCIE BARTS CYPRESS
1GB GDDR5
mDP mDP HDMI DVI-I DVI-I FH





Title
RH BARTS CYPRESS GDDR5 mDP-mDP-HDMI-DVII-DVII

Schematic No.
105-C220XX-00

Date:
Monday, September 13, 2010

REVISION HISTORY

NOTE: This schematic represents the PCB, it does not represent any specific SKU.
For Stuffing options (component values, DNI's, ...) please consult the product specific BOM.
Please contact AMD representative to obtain latest BOM closest to the application desired.

Rev	6
-----	---

Sch Rev	PCB Rev	Date	REVISION DESCRIPTION
0	00A	10/04/2010	Initial release. Based on DB111
1	00B	09/08/2010	<p>Page01: Added direct connection from Pull-Up for M0101 for Cypress</p> <p>Page14: update 0603, 0603, 0604 symbol</p> <p>Page17: add C211</p> <p>Page20: add R201, R237, R241</p> <p>Page20: update block diagram</p>