





# PCI-EXPRESS EDGE CONNECTOR





BOUNDARY SCAN TEST ACCESS			
A_HSYNC_DAC1	TP1	TRST/	
SD	TP2	TDO	
CRT1DDCCLK	TP3	TDI	
CRT1DDCCLK	TP4	TMS	
A_VSYNC_DAC1	TP5	TCK	
TESTEN	TP6		

DEBUG BUS ACCESS			
VIDDV016		TESTOUT(0)	
VIDDV017		TESTOUT(1)	
VIDDV018		TESTOUT(2)	
VIDDV019		TESTOUT(3)	
VIDDV020		TESTOUT(4)	
VIDDV021		TESTOUT(5)	
VIDDV022		TESTOUT(6)	
VIDDV023		TESTOUT(7)	
GPIO10	TP17	TESTOUT(8)	
GPIO11	TP19	TESTOUT(9)	
GPIO12	TP20	TESTOUT(10)	
GPIO13	TP21	TESTOUT(11)	




<Variant Names>



ATI Technologies Inc.  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7W6  
(905) 882-2600

Title	PCI-E RV380/370 256M pterm TSOP V-VV-DI		
Size	Document Number	105-A334xx-00B	Rev
Doc. No.	Monday, December 29, 2003	Sheet	3 of 20



ATI Technologies Inc.  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7X6  
(905) 882-2600

Title: PCI-E RV380/370 256M pterm TSOP V-VV-DI  
Doc. No.: 105-A334xx-00B  
Rev: 1  
Date: Monday, December 29, 2003  
Sheet: 4 of 20

**Vout = 1.2V ~ 1.3V**

**Alt. 1: Separate MOSFETs**

High current path

Change this cap to 470uF/16V , P/N 405047700.

**Alt. 2: INTERSIL REGULATOR**

ISL6522CB : SOIC

8A continuous @ 25°C  
6.4A continuous @ 70°C  
32A pulse drain current @ 25°C


**Vout = 2.5V ~ 3.3V**

[illegible]

Part	NOTES
MAX1954	Do not install Cc1, Rc1
ISL6522	Install Cc1, Rc1

Part	Vout	R1	R2
MAX1954 ISL6522	1.2V	1.00K 1% ATI P/N 3240100100	2.00K 1% ATI P/N 3240110100
0.8V Ref	1.3V	1.00K 1% ATI P/N 3240100100	1.6K 1% ATI P/N 3240162100

+VDDC	Rq3	Rq4
+1.3V	1.5K	2.4K




cap to 470uF/16V , P/N 4054047700.

8A continuous @ 25°C  
6.4A continuous @ 70°C  
32A pulse drain current @ 25°C

+VDDC      1.6      +PCIE\_VDDR  
                1.8µH  
ALTY: 0R  
5250002100

+VDDC      1.7      +PCIE\_PVDD\_12  
                1.8µH  
ALTY: 0R  
5250002100


020008300 202008300 \*\*\*  
Change this cap to 470uF/16V , P/N 4054047700.



Voltage Req.	R1	R2
0.8V	150R P/N 3240150000	71.5R P/N 324075R500
1.25V	75R P/N 3240075000 603 P/N 316075R000 402	75R P/N 3240075000 603 P/N 316075R000 402
1.5V	49.9R P/N 3240049900	75R P/N 3240075000 603 P/N 316075R000 402
1.8V	54.9R P/N 3240054900	140R P/N 3240140000
1.84V	49.9R P/N 3240049900	140R P/N 3240140000


Voltage Req.	Rx1 for 1.25V Ref	Rx2 for 1.25V Ref
1.5	432R P/N 3240432000	2.15K P/N 3240215100
1.6V	432R P/N 3240432000	1.5K P/N 3240150100
1.7V	432R P/N 3240432000	1.21K P/N 3240121100
1.8175V	681R P/N 3240681000 603 P/N 3160681000 402	1.5K P/N 3240015200

Voltage Req.	Ry1 for 2.5V Ref	Ry2 for 2.5V Ref
3.3V	1.07K P/N 3240107100	3.32K P/N 3240332100
2.7V	301R (402, 1%) P/N 3160301000	3.32K P/N 3240332100
2.65V	301R (402, 1%) P/N 3160301000	4.99K (402, 1%) P/N 3160499100
2.5V	OR P/N 3230000000 603 P/N 3150000000 402	DNI



+MVDCC MOSFET can be removed and derive +MVDCC from +MVDCC. Maximum current measurement must be obtained and MOSFET dissipation must be checked.


These caps are footprint-shared alternate of Resistor array RP2. If Plane is not shorted, Decoupling caps can be used between +MVDCC and +MVDCC.




+MVDCC MOSFET can be removed and derive +MVDCC from +MVDCC. Maximum current measurement must be obtained and MOSFET dissipation must be checked.

These caps are footprint-shared alternate of Resistor array RP2. If Plane is not shorted, Decoupling caps can be used between +MVDCC and +MVDCC.


Alt. regulator for +PVDD  
Vout = 1.8V  
Iout = 30mA MAX




Alt. regulator for +MPVDD  
Vout = 1.8V  
Iout = 10mA MAX



Alt. regulator for +TPVDD  
Vout = 1.6V ~ 1.8V  
Iout = 50mA MAX




Alt. regulator for +VDDC\_CT  
Vout = 1.5V  
Iout = 70mA MAX




Alt. regulator for +MVDCC  
Vout = 2.5V ~ 2.6V  
Iout = 500mA MAX

Voltage Req.	Rm1	Rm2
3.34V [-0.04V/+0.04V]	4.32K	2.55K
3.45V [-0.04V/+0.04V]	4.32K	2.43K
2.5V [-0.03V/+0.03V]	1K 3240100100	1K 3240100100




Alt. regulator for +MVDCC  
Vout = 2.5V ~ 2.6V  
Iout = 200mA MAX

Voltage Req.	Rq1	Rq2
1.8V [-0.09V/+0.18V]	681R 3240681000	1.5K 3230015200
2.5V	1K 3240100100	1K 3240100100
2.6V	4.75K 3240475100	4.32K 3240432100



Regulator for +VTT (Termination)  
Vout = 1.25V ~ 1.3V with +2.5V +MVDCC  
Iout = 1000mA MAX

+MVDCC = +2.5V	Rt1	Rt2
1.25V	1K 3240100100	1K 3240100100
1.3V	1.0K 3240100100 603 3160100100 402	1.02K 3240102100



<Variant Name>



ATI Technologies Inc.  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7W6  
(905) 882-2600


Title: PCI-E RV380/370 256M pterm TSOP V-VV-DI  
Size: Document Number: 105-A334xx-00B  
Date: Monday, December 29, 2003  
Rev: 1  
Page: 6 of 20





(3,10) M\_RAS#  
(3,10) M\_CKEA#  
(3,10) M\_CAS#  
(3,10) M\_WE#  
(3,10) M\_CSA#


(3,10) M\_CLKA0  
(3,10) M\_CLKA0  
(3,10) M\_CLKA1  
(3,10) M\_CLKA1



### SERIES Resistors

For Bi-Directional signals,  
Series resistors should be  
placed close to the memory

For Uni-Directional signals,  
Series resistors should be  
placed close to the ASIC



<Variant Name>





ATI Technologies Inc.

1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7Y6  
(905) 882-2600





Title	PCI-E RV380/370 256M pterm TSOP V-VV-DI
Size	Document Number 105-A334xx-00B
Date	Monday, December 29, 2003
Sheet	8 of 20













Put 1 1uF cap per power pin of memory








**ATI Technologies Inc.**  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7X6  
(905) 882-2600

Title		PCI-E RV380/370 256M pterm TSOP V-VV-DI	
Size	Document Number		
Custom	105-A334xx-00B		
Date	Monday, December 29, 2003	Sheet	11 of 21

## OPTION STRAPS




STRAPS	PIN	DESCRIPTION	ASIC DEFAULT
CAL_BG_BACKUP	GPIO0	PCI-Express Current Calibration Bandgap Backup 0: use reference voltage from bandgap 1: use reference voltage from resistor divider	0
PLL_CAL_FORCE_EN	GPIO1	PCI-Express PLL Calibration force enable 0: Disable PLL force calibration 1: Enable PLL force calibration	0
PCIE_MODE(1:0)	GPIO(3:2)	00: PCI Express 1.0A mode 01: RESERVED 10: PCI Express 1.0 mode 11: RESERVED	00
CAL_OFF	GPIO4	Turn off PCI-Express impedance / strength calibration. 0: enable 1: disable Also used to demux VCCREF CALREF	0
BYPASS_PLL	GPIO5	Bypass PCI-Express PLL	0
ICOMP	GPIO6	PCI-Express transmitter current compensation 0: Normal 1: Inject extra current for output buffer switching	0
DEBUG_ACCESS	GPIO8	Strap to set the debug muxes to bring out DEBUG signals even if registers are inaccessible.	0
ROMIDCFG(3:0)	GPIO(9,13:11)	If no ROM attached, controls chip IDs. If rom attached identifies ROM type 0000 - No ROM, CHG_ID=0 0001 - No ROM, CHG_ID=1 0100 - reserved 0110 - reserved 1000 - Parallel ROM, chip IDs from ROM 1001 - Serial AT25F1024 ROM (Atmel), chip IDs from ROM 1010 - Serial AT45DB011 ROM (Atmel), chip IDs from ROM 1011 - Serial M25P10 ROM (ST), chip IDs from ROM 1100 - Serial M25P05 ROM (ST), chip IDs from ROM 1101 - Serial NX25F0118 ROM (ISSI), chip IDs from ROM	
VIP_DEVICE	DVPDATA_20 (VHADO net)	Indicates if any slave VIP host devices drove this in low during reset. 0 - Slave VIP host port devices present 1 - No slave VIP host port devices reporting presence during reset	



STRAP P	INTERRUPT
LOW	ENABLED (DEFAULT)
HIGH	DISABLED

MEMORY TYPE STRAPS		
	Mem_Strap0	Mem_Strap1
SAM	0	0
INF	1	0
HYN	0	1
ELPIDA	1	1

## SERIAL EEPROM 512K





<Variant Name>





ATI Technologies Inc.  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7Y6  
(905) 882-2600

Title	PCI-E RV380/370 256M pterm TSOP V-VV-DI	Rev	1
Size	Document Number	105-A334xx-00B	
Date	Monday, December 29, 2003	Sheet	12 of 20



## PRIMARY CRT





## OPTIONAL ESD/HOTPLUG PROTECTION DIODES



## SECONDARY CRT



## OPTIONAL ESD/HOTPLUG PROTECTION DIODES



<Variant Name>



ATI Technologies Inc.  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7X6  
(905) 882-2600

Doc. Monday, December 29, 2003  
Size 13 of 20  
Title PCI-E RV380/370 256M pterm TSOP V-VV-DI  
Document Number 105-A334xx-00B  
Rev 1


Component Place close to ASIC

Pr  
Y  
Pb

(2) A\_R/C\_DAC2  
(2) A\_G/Y\_DAC2  
(2) A\_B/COMP\_DAC2

A\_R/C\_DAC2  
A\_G/Y\_DAC2  
A\_B/COMP\_DAC2


+3.3V\_BUS  
R582 10K 402  
(2) DEMUX\_SEL




A\_R\_DAC2 (13)  
A\_G\_DAC2 (13)  
A\_B\_DAC2 (13)

Pr  
Y  
Pb


Place close to connector




MUX BYPASS



TV Out (SVHS)



VIVO MiniDIN 9-pin




Put 0R on Cx if 9-pin MiniDIN is not used

<Variant Name>



ATI Technologies Inc. 1 Commerce Valley Drive East Markham, Ontario Canada L3T 7X6 (905) 882-2600			
Title	PCI-E RV380/370 256M pterm TSOP V-VV-DI		
Size	Document Number	105-A334xx-00B	Rev 1
Issue	Monday, December 28, 2003	Sheet 14 of 20	

# PRIMARY DVI-I CONNECTOR




<Variant Name>



ATI Technologies Inc.  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7Y6  
(905) 882-2600

Title	PCI-E RV380/370 256M pterm TSOP V-VV-DI	Rev	1
Size	Document Number	105-A334xx-00B	
Date	Monday, December 29, 2003	Sheet	15 of 20






#### Layout Guide line of THEATER


- #1 : C27 and C28 have to be placed as close as possible to the respective pins of Rage THEATER
- #2 : VINGND should be separated from Digital or Chassis Ground and have no loops
- #3 : VINGND should be connected to Digital GND plane at one point as close as possible to pin 56 of THEATER

Footprint can be replaced with zero ohm or other.



#### IMPORTANT

Put 2D line as close as possible to pin 56 of Rage Theater




<Variant Name>



ATI Technologies Inc.  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7W6  
(905) 882-2600

Title	PCI-E RV380/370 256M pterm TSOP V-VV-DI	Rev	1
Size	Document Number	105-A334xx-00B	
Date	Monday, December 29, 2003	Sheet	1 of 20

# TEMPERATURE SENSE AND SPEED CONTROLLED FAN



<Variant Name>



ATI Technologies Inc.  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7Y6  
(905) 882-2600

Title	PCI-E RV380/370 256M pterm TSOP V-VV-DI	Rev	1
Size	Document Number	105-A334xx-00B	
Customer	Monday, December 29, 2003	Sheet	17 of 20



ASSY1  
SCREW  
JACKSCREW  
<3rd part field>

ASSY2  
SCREW  
JACKSCREW  
<3rd part field>

ASSY3  
SCREW  
JACKSCREW  
<3rd part field>


ASSY4  
SCREW  
JACKSCREW  
<3rd part field>

MISC. BOARD PARTS  
  
ASSY7  
ANTISTATIC  
BAG  
  
6\_X\_11  
<3rd part field>  
  
9040000900


REF5  
ATI LOGO  
LABEL  
ATI\_LOGO\_LABEL

ASSY8  
BLANK  
LABEL  
  
1.5W\_X\_0.50H  
<ATIPartNumbers>

ASSY11  
BRACKET  
  
DVI, DIN, VGA, 335





<Variant Name>



ATI Technologies Inc.  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7Y6  
(905) 882-2600

Title		PCI-E RV380/370 256M pterm TSOP V-VV-DI	
Size	Document Number	Rev	
A	105-A334xx-00B	1	
Date	Monday, December 29, 2003	Sheet	1A of 20



<variant Name>					5		4		3		2		1	
		Title						Schematic No.			Date:			
		PCI-E RV380/370 256M pterm TSOP V-VV-DI						105-A334xx-00B			Monday, December 29, 2003			
		REVISION HISTORY										Rev		
												1		
		Sch Rev	Date	REVISION DESCRIPTION										
		0 00A	2003-11-24	PRELIMINARY BASED ON 105-A297xx-00A 03-11-24										
		1 00B	2003-12-29	<ul style="list-style-type: none"><li>- (pg 02) Swap DVI DDC clock and data lines</li><li>- (pg 07) Add R1043 for power dissipation</li><li>- (Layout) Move C284, blocking Grantsdale PCIE connector latch</li></ul>										