

P216-A03 DESIGN - - NV43, 128 MB DDR3, VGA, DVI-I, SD/HDTV, VIVO

PAGE SUMMARY:

Page1: TABLE OF CONTENTS & REVISION HISTORY  
Page2: PCI EXPRESS 16X, NVVDD DECOUPLING CAPS,PEX\_IOVDD/Q DECOUPLING CAPS  
Page3: FBA MEMORY INTERFACE, GPU FBVDD/Q DECOUPLING CAPS  
Page4: FBA 8Mx32 DDR3 MEMORIES, FBA COMMAND BUS PU'S, FBA CLK PU'S  
Page5: FBA MEMORY FBVDD/Q DECOUPLING CAPS  
Page6: FBC MEMORY INTERFACE, GPU FBVTT  
Page7: FBC 8MX32 DDR3 MEMORIES, FBC CMD BUS PU'S, FBC CLK PU's  
Page8: FBC MEMORY FBVDD/Q DECOUPLING CAPS, GPU GND CONNECTIONS  
Page9: DACA FILTERS, DACA SYNC BUFFERS & DB15 SOUTH  
Page10: DACC FILTERS, DACC SYNC BUFFERS & DB15 MID  
Page11: TMDS LINK A/B & PU's, TMDS IO BACKDRIVE PREVENTION,DVI CONNECTOR SOUTH  
Page12: TMDS LINK C/D & PU's,DVI CONNECTOR MID  
Page13: MIOA & MIOB, FEATURE CONNECTOR  
Page14: PHILIPS SAA7115 VIDEO DECODER  
Page15: DACB FILTERS, SYNC STRIPPER, MINIDIN CONNECTOR NORTH  
Page16: 4-PIN & 12-PIN VIDEO HEADERS, XTAL  
Page17: JTAG, BIOS ROM, HDCP ROM, FAN CONTROL, TEMP SENSOR & GPIO's  
Page18: BIOS STRAPS & MECHANICALS  
Page19: POWER SUPPLY: DDC5V, TMDS PLL VDD LINEAR, DACB VDD LINEAR,  
Page20: POWER SUPPLY: 5V & A3V3 SWITCHER AND LINEAR's  
Page21: PEX ZERO DELAY BUFFER  
Page22: POWER SUPPLY: ISL6534 NVVDD, FBVDD, PEX1V2  
Page23: SIGNAL CROSS REFERENCE 1  
Page24: PART CROSS REFERENCE 1  
Page25: PART CROSS REFERENCE 2

sku	VARIANT	NVPN	ASSEMBLY
8	BASE	600-10216-base-sch	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO-STUFF ASSEMBLY NOTES AND BOM NOT FINAL
1	000	602-10216-0000-300	NV43-U 500/500MHZ 128MB DDR3 8MX32 DVI+VGA+HDTVOUT
2	001	602-10216-0001-300	NV43-U 500/500MHZ 128MB DDR3 8MX32 DVI+VGA+HD/VIVO
3	002	602-10216-0002-300	NV43-U 350/350MHZ 128MB DDR3 8MX32 DVI+VGA+HDTVOUT
4	003	602-10216-0003-300	NV43-U 400/400MHZ 128MB DDR3 8MX32 DVI+VGA+HDTVOUT
5	004	602-10216-0004-300	NV43-U 500/500MHZ 128MB DDR3 8MX32 DVI+DVI+HDTVOUT
6	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
7	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
8	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
9	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
10	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
11	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
12	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
13	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
14	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
15	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>


X13

ASSEMBLY	NV43-U 500/500MHZ 128MB DDR3 8MX32 DVI+VGA+HD/VIVO
PAGE DETAIL	TABLE OF CONTENTS & REVISION HISTORY

NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	602-10216-0001-300		
ID	p216	PAGE	1 OF 25
NAME	brtchois	DATE	9-SEP-2004


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

# 16X PCIe Interface






Framebuffer: Partition A 8Mx32 BGA144 DDR3







FRAME BUFFER: PARTITION A DECOUPLING

Decoupling for FBA 0..31




Decoupling for FBA 32..63





# FRAMEBUFFER: PARTITION C 8Mx32 BGA144 DDR3



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA



NV\_PN 602-10216-0001-300

ID	p216	PAGE	7 OF 25
NAME	brtchois	DATE	9-SEP-2004

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	NV43-U 500/500MHZ 128MB DDR3 8Mx32 DV1+VGA+HD/VI/O
PAGE DETAIL	FBC 8Mx32 DDR3 MEMORIES, FBC CMD BUS PU'S, FBC CLK PU'S

## 5

PLACE NEAR MEMORY FBVDDQ PINS

FBVDD

GND

GND

Capacitor values and ratings:

- C764: 4.7uF, 6.3V, 10%, X5R, 0603, COMMON
- C743: .01uF, 16V, 10%, X7R, 0402, COMMON
- C1: .01uF, 25V, 10%, X7R, 0402, COMMON
- C650: 4.7uF, 6.3V, 10%, X5R, 0603, COMMON
- C521: .01uF, 25V, 10%, X7R, 0402, COMMON
- C525: .01uF, 25V, 10%, X7R, 0402, COMMON
- C563: 1uF, 10V, 10%, X7R, 0603, COMMON
- C539: .01uF, 25V, 10%, X7R, 0402, COMMON
- C551: .01uF, 25V, 10%, X7R, 0402, COMMON
- C70: .01uF, 25V, 10%, X7R, 0402, COMMON
- C2: .01uF, 25V, 10%, X7R, 0402, COMMON
- C735: 1uF, 10V, 10%, X7R, 0603, COMMON
- C733: 1uF, 10V, 10%, X5R, 0603, COMMON
- C522: .01uF, 25V, 10%, X7R, 0402, COMMON
- C526: .01uF, 25V, 10%, X7R, 0402, COMMON
- C540: .01uF, 25V, 10%, X7R, 0402, COMMON

FBVDD

PLACE NEAR MEMORY FBVDDQ PINS

C553  
10V  
10X  
X7R  
0603  
COMMON

C537  
25V  
10X  
X7R  
0402  
COMMON

C567  
25V  
10X  
X7R  
0402  
COMMON

C577  
6.3V  
10X  
X5R  
0603  
COMMON

C724  
10V  
10X  
X5R  
0402  
COMMON

C686  
16V  
10X  
X5R  
0402  
COMMON

C731  
6.3V  
10X  
X5R  
0402  
COMMON

C559  
25V  
10X  
X7R  
0402  
COMMON

C558  
25V  
10X  
X7R  
0402  
COMMON

C520  
25V  
10X  
X7R  
0402  
COMMON

C524  
25V  
10X  
X7R  
0402  
COMMON

C899  
6.3V  
10X  
X5R  
0603  
COMMON

C895  
16V  
10X  
X5R  
0402  
COMMON

C728  
10V  
10X  
X5R  
0402  
COMMON

C538  
25V  
10X  
X7R  
0402  
COMMON

C550  
25V  
10X  
X7R  
0402  
COMMON

C561  
25V  
10X  
X7R  
0402  
COMMON

C568  
25V  
10X  
X7R  
0402  
COMMON

C545  
6.3V  
10X  
X5R  
0603  
COMMON


C822  
6.3V  
10X  
X5R  
0402  
COMMON

C523  
25V  
10X  
X7R  
0402  
COMMON

C519  
25V  
10X  
X7R  
0402  
COMMON

GND



<b>NVIDIA CORPORATION</b> 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA			
<b>NV_PN</b>		<b>602-10216-0001-300</b>	
<b>ID</b>	<b>p216</b>	<b>PAGE</b>	<b>8 OF 25</b>
<b>NAME</b>	<b>bnichols</b>	<b>DATE</b>	<b>9-SEP-2004</b>



BT	DACA_RED	20MIL	111 AH11-R101:1:37.50 ohm:2 #
BT	DACA_GREEN	20MIL	111 AH12-R104:1:37.50 ohm:2 #
BT	DACA_BLUE	20MIL	111 AH12-R98:1:37.50 ohm:2 #
BT	DACA_R_F	20MIL	115 2:116:1.75:0 ohm:2 #
BT	DACA_G_F	20MIL	117 2:118:1.75:0 ohm:2 #
BT	DACA_B_F	20MIL	117 2:119:1.75:0 ohm:2 #
BT	DACA_RED_C	20MIL	116 2:108:1.75:0 ohm:2 #
BT	DACA_GREEN_C	20MIL	118 2:108:2.75:0 ohm:2 #
BT	DACA_BLUE_C	20MIL	114 2:108:3.75:0 ohm:2 #


DDC\_5V ○ DDC\_5V 12MIL

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

Secondary Display (DACC), Slim DB15

DACC RGB-FILTER

NET_NAME	NET_SPACING_RULE	IMPEDANCE	MIN_LINE_WIDTH
DACC_VDD			12MIL
DACC_VREF			12MIL
DACC_RSET			12MIL
DACC_RED	20MIL	U11.AF6:R59 1:37.50 ohm:2 %	
DACC_GREEN	20MIL	U11.A66:R70 1:37.50 ohm:2 %	
DACC_BLUE	20MIL	U11.AE5:R50 1:37.50 ohm:2 %	
DACC_RED_C	20MIL	I10.2:I9 1:75.00 ohm:2 %	
DACC_GREEN_C	20MIL	I12.2:I11 1:75.00 ohm:2 %	
DACC_BLUE_C	20MIL	I8.2:I7 1:75.00 ohm:2 %	
DACC_RED_T	20MIL	I12.2:I11 1:75.00 ohm:2 %	
DACC_GREEN_T	20MIL	I11.2:I6 2:75.00 ohm:2 %	
DACC_BLUE_T	20MIL	I7.2:I6 3:75.00 ohm:2 %	





FOR ESD DIODES


Place in output filter section!

## INTERNAL TMDS .. LINK A &amp; B


NOTE: GPU HAS ON DIE PULL UPS ON TMD5 LINES .. EXTERNAL PULLUPS ADDED (FOR CYA) IN CASE ON-DIE CURRENT DRAW IS EXCESSIVE



## TMDS\_IOVDD BACKDRIVE PREVENTION



## Hotplug Detection



	NETNAME	MIN_LINE_WIDTH	VOLTAGE
TMD5_P1LLVDD	TMD5_P1LLVDD	12MIL	3.3V
	IFPAB_P1LLVDD	12MIL	3.3V
TMD5_10VDD	TMD5_10VDD	12MIL	3.3V
	IFPAB_10VDD	12MIL	3.3V
	IFPABRESET	12MIL	
	TMD5_10BACK	12MIL	

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY  
SANTA CLARA, CA 95050, USA





NV_PN	602-10216-0001-300
-------	--------------------

ID	p216	PAGE	11 OF 25
NAME	bnichols	DATE	9-SEP-2004


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

INTERNAL TMDS .. LINK C & D




NETNAME	DIFF PAIR NAME	MIN_LINE_WIDTH	SPACING RULE
IFPC_TXC	CTXC	3.5MIL	25MIL
IFPC_TXD0	CTXD0	3.5MIL	25MIL
IFPC_TXD1	CTXD1	3.5MIL	25MIL
IFPC_TXD2	CTXD2	3.5MIL	25MIL
IFPD_TXC	TP_DTXC*		
IFPD_TXD4	DTXD4	3.5MIL	25MIL
IFPD_TXD5	DTXD5	3.5MIL	25MIL
IFPD_TXD6	DTXD6	3.5MIL	25MIL

↑  
FOR MICROSTRIP 100 OHM DIFFERENTIAL IMPEDANCE



Hotplug Detection



NETNAME	MIN_LINE_WIDTH	VOLTAGE
IFPCD_RSET	12MIL	
IFPCD_PLLVDD	12MIL	3.3V
IFPCD_I0VDD	12MIL	3.3V

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY


SANTA CLARA, CA 95050, USA



NV\_PN 602-10216-0001-300


ID	p216	PAGE	12 OF 25
NAME	brtchois	DATE	9-SEP-2004

## G3 VIP/MIOB




	NETNAME	MIN_LINE_WIDTH	SPACING RULE
14..3A><	18..2A><	MIOBD<7..0>	3.5MIL
	13..1E><	MIOBD<11..10>	3.5MIL
18..2A><	13..1E><		15MIL
			10MIL
14..4A>	13..2E><	VIPPCLK	3.5MIL
	15..3A><		20MIL_G26_30MIL
	18..1A><	MIOAD<11..0>	3.5MIL
			15MIL
		MIOA_CLKOUT	20MIL_G26_30MIL
		MIOA_CLKOUT*	20MIL_G26_30MIL
	NETNAME	MIN_LINE_WIDTH	
MIOB_VDDQ○	MIOB_VDDQ	12MIL	
	MIOB_VREF	12MIL	
MIOA_VDDQ○	MIOA_VDDQ	12MIL	
	MIOA_VREF	12MIL	

G3 MIOA



## Feature Connector



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA

NV_PN	602-10216-0001-300
-------	--------------------


ID	p216	PAGE	13 OF 25
NAME	bnichols	DATE	9-SEP-2004

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.



## PHILIPS VIDEO CAPTURE

NETNAME	MIN_LINE_WIDTH
B1 VDDA	12MIL
B1 VDDX	12MIL
B1 VDDE	12MIL



ASSEMBLY	NV43-U 500/500MHZ 128MB DDR3 8MX32 DVI+VGA+HD/VIVO
PAGE DETAIL	PHILIPS SAA7115 VIDEO DECODER

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY  
SANTA CLARA, CA 95050, USA



NV_PN	602-10216-0001-300
-------	--------------------



ID	p216	PAGE	14 OF 25
NAME	bnichols	DATE	9-SEP-2004

## DACB .. MiniDIN VIDEO IN/OUT CONNECTOR /STEREO GLASSES

	NET_NAME	MIN_LINE_WIDTH	IMPEDANCE	NET_SPACING_RULE
	DACB_C_OUT		U11 R6:R544 1:37.50 ohm/2 %	20MIL
	DACB_CVB5_OUT		U11 T5:R561 1:37.50 ohm/2 %	20MIL
	DACB_PB_OUT		U11 T6:R541 1:37.50 ohm/2 %	20MIL
	MDIN_PBout_C			20MIL
	MDIN_Cout_C			20MIL
	MDIN_Yout_C			20MIL
V_A	MINIDIN_Y_CVB5in			20MIL
	MDIN_Yin_C			20MIL
	MDIN_Yin_clamp			20MIL
	MDIN_Cin_C			20MIL
	MINIDIN_Cin			20MIL
	MDIN_Cin_clamp			20MIL
V_B	DACB_VDD	12MIL		
	DACB_VREF	12MIL		
	DACB_RSET	12MIL		

# SYNC STRIPPER

PLACE RESISTORS AS CLOSE AS POSSIBLE  
TO EXISTING SYNC LINES .. AVOID EXTRA STUBS ON GPU SIDE




PLACE NEAR CONNECTOR

For STEREO GLASSES 3pin MiniDIN only:  
Stuff bead!  
And replace 0 Ohm resistor with 220PF cap!

## STEREO GLASSES BUFFER


Place close to MiniDIN connector!



FOR DEBUG PURPOSES ONLY .. DEFAULT IS NO STUFF


ASSEMBLY	NV43-U 500/500MHZ 128MB DDR3 8MX32 DVI+VGA+HD/VIVO
PAGE DETAIL	DACB FILTERS, SYNC STRIPPER, MINIDIN CONNECTOR NORTH

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	602-10216-0001-300		
ID	p216	PAGE	15 OF 25
NAME	bnichols	DATE	9-SEP-2004

4-Pin Video In, 12-pin Video In connectors


EXTERNAL 4-PIN VIDEO IN CONNECTOR



EXTERNAL 12-PIN PVA CONNECTOR




XTAL/PLLVD



NETNAME	MIN_LINE_WIDTH	NET_SPACING_RULE
16.1A> 14.2A< 16.2A> 14.2A< 16.2A> 14.2A<	20MIL	20MIL
16.3A> 14.3A<	20MIL	20MIL
SEC_CVBS1	20MIL	20MIL
SEC_CVBS2	20MIL	20MIL
SEC_CVBS3	20MIL	20MIL
SEC_CVBS4	20MIL	20MIL
SEC_CVBS5	20MIL	20MIL
SEC_CVBS6	20MIL	20MIL
SEC_CVBS7	20MIL	20MIL
SEC_CVBS8	20MIL	20MIL
SEC_CVBS9	20MIL	20MIL
SEC_CVBS10	20MIL	20MIL
SEC_CVBS11	20MIL	20MIL
SEC_CVBS12	20MIL	20MIL
SEC_CVBS13	20MIL	20MIL
SEC_CVBS14	20MIL	20MIL
SEC_CVBS15	20MIL	20MIL
SEC_CVBS16	20MIL	20MIL
SEC_CVBS17	20MIL	20MIL
SEC_CVBS18	20MIL	20MIL
SEC_CVBS19	20MIL	20MIL
SEC_CVBS20	20MIL	20MIL
SEC_CVBS21	20MIL	20MIL
SEC_CVBS22	20MIL	20MIL
SEC_CVBS23	20MIL	20MIL
SEC_CVBS24	20MIL	20MIL
SEC_CVBS25	20MIL	20MIL
SEC_CVBS26	20MIL	20MIL
SEC_CVBS27	20MIL	20MIL
SEC_CVBS28	20MIL	20MIL
SEC_CVBS29	20MIL	20MIL
SEC_CVBS30	20MIL	20MIL
SEC_CVBS31	20MIL	20MIL
SEC_CVBS32	20MIL	20MIL
SEC_CVBS33	20MIL	20MIL
SEC_CVBS34	20MIL	20MIL
SEC_CVBS35	20MIL	20MIL
SEC_CVBS36	20MIL	20MIL
SEC_CVBS37	20MIL	20MIL
SEC_CVBS38	20MIL	20MIL
SEC_CVBS39	20MIL	20MIL
SEC_CVBS40	20MIL	20MIL
SEC_CVBS41	20MIL	20MIL
SEC_CVBS42	20MIL	20MIL
SEC_CVBS43	20MIL	20MIL
SEC_CVBS44	20MIL	20MIL
SEC_CVBS45	20MIL	20MIL
SEC_CVBS46	20MIL	20MIL
SEC_CVBS47	20MIL	20MIL
SEC_CVBS48	20MIL	20MIL
SEC_CVBS49	20MIL	20MIL
SEC_CVBS50	20MIL	20MIL
SEC_CVBS51	20MIL	20MIL
SEC_CVBS52	20MIL	20MIL
SEC_CVBS53	20MIL	20MIL
SEC_CVBS54	20MIL	20MIL
SEC_CVBS55	20MIL	20MIL
SEC_CVBS56	20MIL	20MIL
SEC_CVBS57	20MIL	20MIL
SEC_CVBS58	20MIL	20MIL
SEC_CVBS59	20MIL	20MIL
SEC_CVBS60	20MIL	20MIL
SEC_CVBS61	20MIL	20MIL
SEC_CVBS62	20MIL	20MIL
SEC_CVBS63	20MIL	20MIL
SEC_CVBS64	20MIL	20MIL
SEC_CVBS65	20MIL	20MIL
SEC_CVBS66	20MIL	20MIL
SEC_CVBS67	20MIL	20MIL
SEC_CVBS68	20MIL	20MIL
SEC_CVBS69	20MIL	20MIL
SEC_CVBS70	20MIL	20MIL
SEC_CVBS71	20MIL	20MIL
SEC_CVBS72	20MIL	20MIL
SEC_CVBS73	20MIL	20MIL
SEC_CVBS74	20MIL	20MIL
SEC_CVBS75	20MIL	20MIL
SEC_CVBS76	20MIL	20MIL
SEC_CVBS77	20MIL	20MIL
SEC_CVBS78	20MIL	20MIL
SEC_CVBS79	20MIL	20MIL
SEC_CVBS80	20MIL	20MIL
SEC_CVBS81	20MIL	20MIL
SEC_CVBS82	20MIL	20MIL
SEC_CVBS83	20MIL	20MIL
SEC_CVBS84	20MIL	20MIL
SEC_CVBS85	20MIL	20MIL
SEC_CVBS86	20MIL	20MIL
SEC_CVBS87	20MIL	20MIL
SEC_CVBS88	20MIL	20MIL
SEC_CVBS89	20MIL	20MIL
SEC_CVBS90	20MIL	20MIL
SEC_CVBS91	20MIL	20MIL
SEC_CVBS92	20MIL	20MIL
SEC_CVBS93	20MIL	20MIL
SEC_CVBS94	20MIL	20MIL
SEC_CVBS95	20MIL	20MIL
SEC_CVBS96	20MIL	20MIL
SEC_CVBS97	20MIL	20MIL
SEC_CVBS98	20MIL	20MIL
SEC_CVBS99	20MIL	20MIL
SEC_CVBS100	20MIL	20MIL







# BIOS, Straps, Misc


## Straps

Assembly: BIOS


## Mechanical parts




STUFF 2.0K  
BOND OPTION 0 = DISCRETE




CHANGED FROM MIOA<2,3,4,5>



CHANGED FROM:MIOA\_HSYNC



R83, R80 DELETED




REG: NV\_PEXTDEV\_BOOT\_0

Bit	Signal	VALUE_ID	VALUES
00:	PCI_AD_SWAP	PCI_AD_SWAP	0 REVERSED 1 NORMAL
01:	SUB_VENDOR	SUB_VENDOR	0 NO BIOS 1 P246 (from BIOS)
02:	RAM_CFG_0	RAM_CFG[3:0]	0000 RFU 1000 RFU 0001 RFU 1001 RFU 0010 RFU 1010 RFU 0011 RFU 1011 RFU 0100 RFU 1100 RFU 0101 8Mx3200R3, INFINEON/SAMSUNG 1101 RFU 0110 RFU 1110 RFU 0111 8Mx3200R3, SAMSUNG (SCREENED) 1111 RFU
06:	CRYSTAL_0	CRYSTAL[1:0]	00 13.500 Mhz 01 14.31818 Mhz 10 27.000 Mhz 11 UNKNOWN
22:	CRYSTAL_1		00 SECAM 01 NTSC 10 PAL 11 CRT
09:	AGP_ENABLE	AGP_30_BK	0 AGPBx enabled 1 AGPBx disabled
10:	AGP_SBA	AGP_SBA[0]	0 SBA enabled 1 SBA disabled
11:	AGP_FASTWR	AGP_FASTWR[0]	0 enabled 1 disabled
12:	PCI_DEVID_0	PCI_DEVID[3:0]	0000 0x140 ... 1111 0x014F 0000 (default 0x140) 0101 (0x145)
13:	PCI_DEVID_1		
20:	PCI_DEVID_2		
21:	PCI_DEVID_3		
14:	BUS_TYPE	BUS_TYPE[0]	0 PCI 1 AGP
15:	FP_1FACE	FP_1FACE[0]	0 248bit 1 128bit (DEFAULT)
23:	FB_0	FB[1:0]	00 64M 01 128M 10 256M (DEFAULT) 11 512M
24:	FB_1		0 BRIDGE disabled 1 BRIDGE enabled
25:	BR	BR[0]	0 BRIDGE disabled 1 BRIDGE enabled
26:	BR_128M	BR bits are ignored if BRIDGE is disabled	
27:	BR_AGP		
28:	BR_10		
29:	ROM_TYPE_0	ROM_TYPE[1:0]	00 Parallel 01 Serial_AT25F 10 Serial_SST45VF 11 RFU
30:	ROM_TYPE_1		
16:	USER_0	STRAP_USER[3:0]	0000 (default)
17:	USER_1		
18:	USER_2		
19:	USER_3		

REG: NV\_STRAP\_1

Bit	Signal	VALUE_ID	VALUES
11:	PEX_PL_L_EN_TERM100		0 (default -- internal term on)
12:	3G10_PADCFG_LUT_ADR[0]		
13:	3G10_PADCFG_LUT_ADR[1]		
14:	3G10_PADCFG_LUT_ADR[2]		



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA



NV\_PN 602-10216-0001-300


ID	p216	PAGE	18 OF 25
NAME	bn1cho1s	DATE	9-SEP-2004

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


ASSEMBLY	NV43-U 500/500MHZ 128MB DDR3 8MX32 DVI+VGA+HD/VIVO
PAGE DETAIL	BIOS STRAPS & MECHANICALS

Power Supply ... TMD5/A3V3/FBVDD

DDC 5V




TMD5 AB/CD PLL Supply



$$V_{out} = V_{ref} * (1 + R_{top}/R_{bot})$$
$$3.31V = 1.175V * (1 + (100/182))$$


MIOA\_VDDQ



$$V_{ref} = 2.5V$$
$$V_{out} = 2.495(1 + R_{top}/R_{bot}) + (I_{ref} + R_{top})$$
$$\text{For } V_{out} = V_{ref} \text{ (} R_{top} = 0\text{ohm, } R_{bot} = \text{NO STUFF)} \text{)}$$

NETNAME	MAX_CURRENT	MIN_LINE_WIDTH	VOLTAGE
B1	5V_FUSED	12MIL	5V
DDC_5V	DDC_5V	12MIL	5V
3V3	3V3	12MIL	3.3V
B1	5V	25MIL	5V
TMD5ABPLL_ADJ	TMD5ABPLL_ADJ	10MIL	3.3V
TMD5_PLLVDD	TMD5_PLLVDD	12MIL	3.3V
12V	12V	35MIL	12V
MIOA_2V5	MIOA_2V5	12MIL	2.5V
B1	MIOA2V5_VREF	10MIL	
GND		35MIL	0V
DACB_A3V3_ADJ	DACB_A3V3_ADJ	10MIL	3.3V
DACB_A3V3	DACB_A3V3	12MIL	3.3V

DACB Supply



$$V_{out} = V_{ref} * (1 + R_{top}/R_{bot})$$
$$3.31V = 1.175V * (1 + (100/182))$$

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA



NV\_PN 602-10216-0001-300

ID	p216	PAGE	19 OF 25
NAME	brtchois	DATE	9-SEP-2004

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

## 1

2

1

2

3

4

5



## 4

5

3.5MIL	
--------	--

ASSEMBLY	NV43-U 500/500MHZ 128MB DDR3 8MX32 DVI+VGA+HD/VIVO
PAGE DETAIL	POWER SUPPLY: 5V & A3V3 SWITCHER AND LINEAR's

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA

NV_PN	602-10216-0001-300
-------	--------------------

ID	p216	PAGE	20 OF 25
----	------	------	----------


NAME	bnichols	DATE	9-SEP-2004
------	----------	------	------------

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.



GPU PEX Reference Clock ZDB

NET	DIFFPAIR	NET_SPACING_RULE
B1 B1	R_CLK_OUT R_CLK_OUT*	20MIL_G2G_30MIL_USER_DIFF 20MIL_G2G_30MIL_USER_DIFF
B1 B1	CLK_OUT CLK_OUT*	20MIL_G2G_30MIL_USER_DIFF 20MIL_G2G_30MIL_USER_DIFF



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA





NV\_PN 602-10216-0001-300

ID	p216	PAGE	21 OF 25
NAME	brtchois	DATE	9-SEP-2004




ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

## External Power Connector



## 12V RAIL SWITCH


PEX1V2 = 1.2V @ 2.2A




## NV\_VDD Voltage Selection

NV_VSEL1	NV_VSEL0	NV_VDD
0	0	1.1V
0	1	1.2V (default)
1	0	1.3V
1	1	1.4V


Place close to NV\_VDD feedback loop!




NV\_VDD = 1.2-1.4V@32A



FBVDD, FBVDDQ: 1.8-2.2V@6.5A



## LAYOUT NOTE: THESE ARE PLACEMENT ALTERNATES



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY  
SANTA CLARA, CA 95050, USA

NV\_PN 602-10216-0001-300

ID p216 NAME D11C101S

PAGE 22 OF 25 DATE 9-SEP-2004

ASSEMBLY NV43-U-500/500MHZ 128MB DDR3 8MX32 DV1+VGA+HD/VIVO  
PAGE DETAIL POWER SUPPLY: ISL6534 NV\_VDD, FBVDD, PEX1V2

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

A		B		C		D		E		F		G		H	
1	*** Signal Cross-Reference for the entire design ***														
	5V_ENBL*	11.5A< 20.5G>	FBAD<62>	3.3B 4.5E	FBAD<63>	3.3B 4.5E	FBAD<64>	3.3B 4.5E	MDIN_CIN_CLAMP	15.2A<> 15.2G	PEX_TXX0	2.2B 2.3G<>	2	2	2
	5V_FUSED	19.1A 19.1G<>	FBADQM<0>	3.3B 4.4B 4.4C	FBADQM<7..0>	3.3A> 4.1G<> 4.4B<>	FBADQM<1>	3.3B 4.4B 4.4D	MDIN_COUT_C	15.1A<> 15.2E	PEX_TXX0*	2.2B 2.3G<>			
	A3V3_IN	19.2B< 19.4A< 20.5C> 20.5C>	FBADQM<2>	3.3B 4.4B 4.4E	FBADQM<3>	3.3B 4.4B 4.4E	FBADQM<4>	3.3B 4.4B 4.5C	MDIN_PROUT_C	15.1A<> 15.1E	PEX_TXX1	2.2B 2.3G<>			
	CLK_OUT	21.1G<> 21.3D	FBADQM<5>	3.3B 4.4B 4.5D	FBADQM<6>	3.3B 4.4B 4.5E	FBADQM<7>	3.3B 4.4B 4.5E	MDIN_YIN_C	15.1A<> 15.2E	PEX_TXX1*	2.2B 2.3G<>			
	DACA_BLUE	9.1A<> 9.5D	FBADQM<8>	3.3B 4.4B 4.5C	FBADQM<9>	3.3B 4.4B 4.5D	FBADQM<10>	3.3B 4.4B 4.5E	MDIN_YIN_CLAMP	15.1A<> 15.2D	PEX_TXX2	2.2B 2.3G<>			
	DACA_BLUE_C	9.1A<> 9.4F> 11.3G<	FBADQM<11>	3.3B 4.4B 4.5C	FBADQM<12>	3.3B 4.4B 4.5D	FBADQM<13>	3.3B 4.4B 4.5E	MDIN_YOUT_C	15.1A<> 15.2F	PEX_TXX2*	2.2B 2.3G<>			
	DACA_B_F	9.1A<> 9.5E	FBADQM<14>	3.3B 4.4B 4.5C	FBADQM<15>	3.3B 4.4B 4.5D	FBADQM<16>	3.3B 4.4B 4.5E	MINIDIN_CIN	14.2A< 15.2A<> 15.2H>	PEX_TXX3	2.3B 2.3G<>			
	DACA_GREEN	9.1A<> 9.4D	FBADQM<17>	3.3B 4.4B 4.5E	FBADQM<18>	3.3B 4.4B 4.5E	FBADQM<19>	3.3B 4.4B 4.5E	MINIDIN_Y_CVBSIN	14.1A< 15.1A<> 15.2C>	PEX_TXX3*	2.3B 2.3G<>			
	DACA_GREEN_C	9.1A<> 9.4F> 11.3G<	FBADQM<20>	3.3B 4.4B 4.5E	FBADQM<21>	3.3B 4.4B 4.5E	FBADQM<22>	3.3B 4.4B 4.5E	MIOA2V5_VREF	19.1G<> 19.2E	PEX_TXX4	2.3B 2.3G<>			
DACA_G_F	9.1A<> 9.4E	FBADQM<23>	3.3B 4.4B 4.5E	FBADQM<24>	3.3B 4.4B 4.5E	FBADQM<25>	3.3B 4.4B 4.5E	MIOA4<0>	13.4D 13.4G 18.1B 18.5B	PEX_TXX4*	2.3B 2.3G<>				
DACA_HSYNC_C	9.3F> 9.3F> 11.3G<	FBADQM<26>	3.3B 4.4B 4.5E	FBADQM<27>	3.3B 4.4B 4.5E	FBADQM<28>	3.3B 4.4B 4.5E	MIOA4<11..0>	13.1G<> 13.3D 13.3G 18.1A<>	PEX_TXX5	2.3B 2.3G<>				
DACA_RED	9.1A<> 9.4D	FBADQM<29>	3.3B 4.4B 4.5E	FBADQM<30>	3.3B 4.4B 4.5E	FBADQM<31>	3.3B 4.4B 4.5E	MIOA4<1>	13.4D 13.4G 18.1B 18.2B	PEX_TXX5*	2.3B 2.3G<>				
DACA_RED_C	9.1A<> 9.4F> 11.3G<	FBADQM<32>	3.3B 4.4B 4.5E	FBADQM<33>	3.3B 4.4B 4.5E	FBADQM<34>	3.3B 4.4B 4.5E	MIOA4<2>	13.4D 13.4G 18.1B 18.4B	PEX_TXX6	2.3B 2.3G<>				
DACA_RESET	9.1A<> 9.4F> 11.3G<	FBADQM<35>	3.3B 4.4B 4.5E	FBADQM<36>	3.3B 4.4B 4.5E	FBADQM<37>	3.3B 4.4B 4.5E	MIOA4<3>	13.4D 13.4G 18.1B	PEX_TXX6*	2.3B 2.3G<>				
DACA_RSET	9.1A< 9.3B	FBADQM<38>	3.3B 4.4B 4.5E	FBADQM<39>	3.3B 4.4B 4.5E	FBADQM<40>	3.3B 4.4B 4.5E	MIOA4<4>	13.4D 13.4G 18.1B	PEX_TXX7	2.3B 2.3G<>				
DACA_R_F	9.1A<> 9.4E	FBADQM<41>	3.3B 4.4B 4.5E	FBADQM<42>	3.3B 4.4B 4.5E	FBADQM<43>	3.3B 4.4B 4.5E	MIOA4<5>	13.4D 13.4G 18.1B	PEX_TXX7*	2.3B 2.3G<>				
DACA_VDD	9.1A< 9.3B	FBADQM<44>	3.3B 4.4B 4.5E	FBADQM<45>	3.3B 4.4B 4.5E	FBADQM<46>	3.3B 4.4B 4.5E	MIOA4<6>	13.4D 13.4G 18.1B 18.5B	PEX_TXX8	2.3G<> 2.4B				
DACA_VREF	9.1A< 9.3B	FBADQM<47>	3.3B 4.4B 4.5E	FBADQM<48>	3.3B 4.4B 4.5E	FBADQM<49>	3.3B 4.4B 4.5E	MIOA4<7>	13.4D 13.4G 18.1B	PEX_TXX8*	2.3G<> 2.4B				
DACA_VSYNC_C	9.3F> 9.3F> 11.3G<	FBADQM<50>	3.3B 4.4B 4.5E	FBADQM<51>	3.3B 4.4B 4.5E	FBADQM<52>	3.3B 4.4B 4.5E	MIOA4<8>	13.4D 13.4G 18.1B 18.5B	PEX_TXX9	2.3G<> 2.4B				
DACB_R_F	10.1A<> 10.5E	FBADQM<53>	3.3B 4.4B 4.5E	FBADQM<54>	3.3B 4.4B 4.5E	FBADQM<55>	3.3B 4.4B 4.5E	MIOA4<9>	13.4D 13.4G 18.1B 18.5B	PEX_TXX9*	2.3G<> 2.4B				
DACB_C_F	10.1A<> 10.4E	FBADQM<56>	3.3B 4.4B 4.5E	FBADQM<57>	3.3B 4.4B 4.5E	FBADQM<58>	3.3B 4.4B 4.5E	MIOA4<10>	13.4D 13.4G 18.1B	PEX_TXX10	2.3G<> 2.4B				
DACB_R_F	10.1A<> 10.4E	FBADQM<59>	3.3B 4.4B 4.5E	FBADQM<60>	3.3B 4.4B 4.5E	FBADQM<61>	3.3B 4.4B 4.5E	MIOA4<11>	13.4D 13.4G 18.2B	PEX_TXX10*	2.3G<> 2.4B				
DACB_A3V3_ADJ	19.2G<> 19.4B	FBADQM<62>	3.3B 4.4B 4.5E	FBADQM<63>	3.3B 4.4B 4.5E	FBADQM<64>	3.3B 4.4B 4.5E	MIOA_CLKOUT	13.1G<> 13.5D	PEX_TXX11	2.3G<> 2.4B				
DACB_CVBS_OUT	15.1A< 15.2G 15.5D	FBADQM<65>	3.3B 4.4B 4.5E	FBADQM<66>	3.3B 4.4B 4.5E	FBADQM<67>	3.3B 4.4B 4.5E	MIOA_CLKOUT*	13.1G<>	PEX_TXX11*	2.3G<> 2.4B				
DACB_C_OUT	15.1A< 15.2C 15.4C 15.5D	FBADQM<68>	3.3B 4.4B 4.5E	FBADQM<69>	3.3B 4.4B 4.5E	FBADQM<70>	3.3B 4.4B 4.5E	MIOA_HSYNC	13.5H<> 18.3A<>	PEX_TXX12	2.3G<> 2.4B				
DACB_PB_OUT	15.1A< 15.1C 15.3C 15.5D	FBADQM<71>	3.3B 4.4B 4.5E	FBADQM<72>	3.3B 4.4B 4.5E	FBADQM<73>	3.3B 4.4B 4.5E	MIOA_VREF	13.1G<> 13.4C	PEX_TXX12*	2.3G<> 2.4B				
DACB_RSET	15.2A< 15.5B	FBADQM<74>	3.3B 4.4B 4.5E	FBADQM<75>	3.3B 4.4B 4.5E	FBADQM<76>	3.3B 4.4B 4.5E	MIOA_VSYNC	13.4H<>	PEX_TXX13	2.3G<> 2.5B				
DACB_VDD	15.2A< 15.4B	FBADQM<77>	3.3B 4.4B 4.5E	FBADQM<78>	3.3B 4.4B 4.5E	FBADQM<79>	3.3B 4.4B 4.5E	MIOB<0>	13.1D 14.3D 18.2B 18.2B	PEX_TXX13*	2.3G<> 2.5B				
DACB_VREF	15.2A< 15.5B	FBADQM<80>	3.3B 4.4B 4.5E	FBADQM<81>	3.3B 4.4B 4.5E	FBADQM<82>	3.3B 4.4B 4.5E	MIOB<7..0>	13.1G<> 14.3A<>	PEX_TXX14	2.3G<> 2.5B				
DACC_BLUE	10.1A<> 10.4C 10.5D	FBADQM<83>	3.3B 4.4B 4.5E	FBADQM<84>	3.3B 4.4B 4.5E	FBADQM<85>	3.3B 4.4B 4.5E	MIOB<11..0>	13.1E<> 18.2A<>	PEX_TXX14*	2.4G<> 2.5B				
DACC_BLUE_C	10.1A<> 10.4G> 12.3G<	FBADQM<86>	3.3B 4.4B 4.5E	FBADQM<87>	3.3B 4.4B 4.5E	FBADQM<88>	3.3B 4.4B 4.5E	MIOB<1>	13.2D 14.3D 18.2B 18.2B	PEX_TXX15	2.4G<> 2.5B				
DACC_GREEN	10.1A<> 10.4C 10.4D	FBADQM<89>	3.3B 4.4B 4.5E	FBADQM<90>	3.3B 4.4B 4.5E	FBADQM<91>	3.3B 4.4B 4.5E	MIOB<2>	13.2D 14.3D 18.2B	PLLVD0	16.4B 16.5G<				
DACC_GREEN_C	10.1A<> 10.4G> 12.3G<	FBADQM<92>	3.3B 4.4B 4.5E	FBADQM<93>	3.3B 4.4B 4.5E	FBADQM<94>	3.3B 4.4B 4.5E	MIOB<3>	13.2D 14.3D 18.2B 18.3B	RESET_BUF*	14.3A<> 17.4D>				
DACC_HSYNC_C	10.3F> 12.3G<	FBADQM<95>	3.3B 4.4B 4.5E	FBADQM<96>	3.3B 4.4B 4.5E	FBADQM<97>	3.3B 4.4B 4.5E	MIOB<4>	13.2D 14.3D 18.2B 18.3B	ROMCS*	17.4D> 17.4F<>				
DACC_RED	10.1A<> 10.4C 10.4D	FBADQM<98>	3.3B 4.4B 4.5E	FBADQM<99>	3.3B 4.4B 4.5E	FBADQM<100>	3.3B 4.4B 4.5E	MIOB<5>	13.2D 14.3D 18.2B	ROM_SCLK	17.4D> 17.4F<>				
DACC_REQ_C	10.1A<> 10.4G> 12.3G<	FBADQM<101>	3.3B 4.4B 4.5E	FBADQM<102>	3.3B 4.4B 4.5E	FBADQM<103>	3.3B 4.4B 4.5E	MIOB<6>	13.2D 14.3D 18.2B	ROM_S1	17.4D> 17.4F<>				
DACC_RSET	10.1A<> 10.4A	FBADQM<104>	3.3B 4.4B 4.5E	FBADQM<105>	3.3B 4.4B 4.5E	FBADQM<106>	3.3B 4.4B 4.5E	MIOB<7>	13.2D 14.3D 18.2B	ROM_S0	17.4D> 17.4F<>				
DACC_VDD	10.1A<> 10.4A	FBADQM<107>	3.3B 4.4B 4.5E	FBADQM<108>	3.3B 4.4B 4.5E	FBADQM<109>	3.3B 4.4B 4.5E	MIOB<8>	13.2D 18.2B 18.2B	R_CLK_OUT	21.1G<> 21.3E				
DACC_VREF	10.1A<> 10.4A	FBADQM<110>	3.3B 4.4B 4.5E	FBADQM<111>	3.3B 4.4B 4.5E	FBADQM<112>	3.3B 4.4B 4.5E	MIOB<9>	13.2D 18.2B 18.3B	R_CLK_OUT*	21.1G<> 21.3E				
DACC_VSYNC_C	10.3F> 12.3G<	FBADQM<113>	3.3B 4.4B 4.5E	FBADQM<114>	3.3B 4.4B 4.5E	FBADQM<115>	3.3B 4.4B 4.5E	MIOB<10>	13.2D 18.2B 18.4B	SEC_CHROMA	16.2C 16.2G 16.5G<>				
DV1_M1D_HPD	12.5C> 17.1D<	FBADQM<116>	3.3B 4.4B 4.5E	FBADQM<117>	3.3B 4.4B 4.5E	FBADQM<118>	3.3B 4.4B 4.5E	MIOB<11..10>	13.1G<>	SEC_CVBS	16.2C 16.2G 16.5G<>				
DV1_SOUTH_HPD	11.5C> 17.1D<	FBADQM<119>	3.3B 4.4B 4.5E	FBADQM<120>	3.3B 4.4B 4.5E	FBADQM<121>	3.3B 4.4B 4.5E	MIOB_VREF	13.1G<> 13.2C	SEC_CVBS1	14.3A< 16.3A> 16.4G<>				
EXTSENSE	17.2E< 22.1A>	FBADQM<122>	3.3B 4.4B 4.5E	FBADQM<123>	3.3B 4.4B 4.5E	FBADQM<124>	3.3B 4.4B 4.5E	NVDD0_SENSE	2.3F> 2.5G<> 22.2G<	SEC_CVBS1A	16.3B 16.4G<>				
FAN_PWM_B	17.1F 17.5G<>	FBADQM<125>	3.3B 4.4B 4.5E	FBADQM<126>	3.3B 4.4B 4.5E	FBADQM<127>	3.3B 4.4B 4.5E	PEX_PLL_VDD	2.4E 2.5G<>	SEC_LUMA	16.1C 16.2G 16.5G<>				
FAN_PWM_C	17.1G 17.5G<>	FBADQM<128>	3.3B 4.4B 4.5E	FBADQM<129>	3.3B 4.4B 4.5E	FBADQM<130>	3.3B 4.4B 4.5E	PEX_REFCLK	2.1G<> 2.2C> 21.3B<	STEREO	15.4F< 17.5D>				
FAN_PWM_D	17.1G 17.5G<>	FBADQM<131>	3.3B 4.4B 4.5E	FBADQM<132>	3.3B 4.4B 4.5E	FBADQM<133>	3.3B 4.4B 4.5E	PEX_REFCLK*	2.1G<> 2.2C> 21.3B<	SWAPROF_A	13.4E<> 17.5E<>				
FBAD<0>	3.1B 4.4C	FBADQM<134>	3.3B 4.4B 4.5E	FBADQM<135>	3.3B 4.4B 4.5E	FBADQM<136>	3.3B 4.4B 4.5E	PEX_RX0	2.2B 2.4G<>	THERM0A	17.1B 17.3A 17.5G<>				
FBAD<63..0>	3.1A<> 4.1G<> 4.4B<>	FBADQM<137>	3.3B 4.4B 4.5E	FBADQM<138>	3.3B 4.4B 4.5E	FBADQM<139>	3.3B 4.4B 4.5E	PEX_RX0*	2.2B 2.4G<>	THERM0C	17.1B 17.3A 17.5G<>				
FBAD<1>	3.1B 4.4C	FBADQM<140>	3.3B 4.4B 4.5E	FBADQM<141>	3.3B 4.4B 4.5E	FBADQM<142>	3.3B 4.4B 4.5E	PEX_RX1	2.2B 2.4G<>	TM0SABPLL_ADJ	19.1G<> 19.2C				
FBAD<2>	3.1B 4.4C	FBADQM<143>	3.3B 4.4B 4.5E	FBADQM<144>	3.3B 4.4B 4.5E	FBADQM<145>	3.3B 4.4B 4.5E	PEX_RX1*	2.2B 2.4G<>	TM0S_I0BACK	11.4G<> 11.5B				
FBAD<3>	3.1B 4.4C	FBADQM<146>	3.3B 4.4B 4.5E	FBADQM<147>	3.3B 4.4B 4.5E	FBADQM<148>	3.3B 4.4B 4.5E	PEX_RX2	2.2B 2.4G<>	TUNER_CVBS	16.2G 16.3C 16.5G<>				
FBAD<4>	3.1B 4.4C	FBADQM<149>	3.3B 4.4B 4.5E	FBADQM<150>	3.3B 4.4B 4.5E	FBADQM<151>	3								

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA



NV\_PN 602-10216-0001-300

ID	p216	PAGE	23 OF 25
NAME	brtchois	DATE	9-SEP-2004

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	NV43-U 500/500MHZ 128MB DDR3 8MX32 DVI+VGA+HD/VIVO
PAGE DETAIL	SIGNAL CROSS REFERENCE 1

		A		B		C		D		E		F		G		H	
		*** Part Cross-Reference for the entire design ***															
		BKT1 BRACKET 18.2F															
		C1 C 8.3A															
		C2 C 8.3B															
		C3 C_POL 22.1C															
		C4 C_POL 22.1D															
		C5 C 3.1D															
		C6 C 3.1D															
		C7 C_POL 22.1D															
		C8 C_POL 22.1E															
		C9 C 16.2G															
		C10 C 22.1B															
		C11 C 15.4G															
		C12 C 16.2G															
		C13 C 16.2G															
		C14 C 16.2G															
		C15 C 22.2F															
		C16 C 15.1F															
		C17 C_POL 20.3H															
		C18 C 16.1D															
		C19 C 16.1D															
		C20 C 15.2F															
		C21 C 15.3F															
		C22 C_POL 20.1E															
		C23 C 15.1E															
		C24 C_POL 22.3H															
		C25 C_POL 22.3H															
		C26 C_POL 22.2A															
		C27 C_POL 22.3H															
		C28 C_POL 22.3H															
		C29 C 14.2D															
		C30 C 14.2C															
		C31 C 20.2B															
		C32 C 20.2A															
		C33 C 20.1D															
		C34 C 22.4E															
		C35 C 12.2G															
		C36 C 17.1E															
		C37 C 10.5E															
		C38 C 10.5F															
		C39 C_POL 20.2A															
		C40 C 10.5E															
		C41 C 22.3C															
		C42 C 10.4E															
		C43 C 17.3B															
		C44 C 10.4F															
		C45 C 10.4E															
		C46 C_POL 22.5H															
		C47 C_POL 22.5H															
		C48 C 5.4C															
		C49 C 10.4E															
		C50 C 3.1E															
		C51 C 10.4F															
		C52 C 17.4H															
		C53 C 10.4E															
		C54 C 13.5C															
		C55 C 20.2B															
		C56 C 20.2B															
		C57 C 20.2A															
		C58 C 19.4A															
		C59 C_POL 22.5G															
		C60 C_POL 22.5G															
		C61 C 20.4B															
		C62 C 16.5C															
		C63 C 19.2B															
		C64 C 16.5D															
		C65 C 13.2C															
		C66 C_POL 22.3A															
		C67 C 11.1D															
		C68 C 3.1D															
		C69 C 11.1E															
		C70 C 8.3B															
		C71 C 11.1E															
		C72 C 11.2G															
		C73 C 9.5E															
		C74 C 9.5E															
		C75 C 9.5F															
		C76 C 9.4E															
		C77 C 20.4E															
		C78 C 17.1G															
		C79 C_POL 22.3A															
		C80 C 9.4E															
		C81 C 21.2C															
		C82 C 9.4F															
		C83 C 22.3A															
		C84 C 9.4E															
		C85 C 17.1A															
		C86 C 9.4E															
		C87 C 9.4F															
		C88 C 21.3F															
		C89 C 17.1H															
		C90 C 17.1H															
		C91 C 21.3F															
		C92 C 21.3C															
		C93 C 2.1B															
		C94 C 2.1A															
		C95 C 2.1A															
		C96 C 2.1F															
		C97 C 2.1C															
		C98 C 14.4C															
		C99 C 15.4C															
		C100 C 15.3C															
		C101 C 15.3D															
		C102 C 15.4D															
		C103 C 19.2D															
		C104 C 19.2D															
		C105 C_POL 22.4A															
		C106 C 15.3B															
		C107 C 19.1E															
		C501 C 16.3C															



