


PG413 A00


GP104 - 8GB GDDR5X, 256b, 256Mx32  
Tall DVI-D + DP + DP + DP/HDMI + DP


TABLE OF CONTENTS


Page	Description
1	Table of Contents
2	Block Diagram
3	PCI Express
4	MEMORY: GPU Partition A/B
5	MEMORY: FBA[31:0]
6	MEMORY: FBA[63:32]
7	MEMORY: FBB[31:0]
8	MEMORY: FBB[63:32]
9	MEMORY: GPU Partition C/D
10	MEMORY: FBC[31:0]
11	MEMORY: FBC[63:32]
12	MEMORY: FBD[31:0]
13	MEMORY: FBD[63:32]
14	GPU PWR and GND
15	GPU Decoupling
16	IFPAB DVI-D-DL
17	IFPE DP
18	IFPEF DP
19	IFPC HDMI 2.0/DP
20	IFPD DP
21	MIOA/B Interface and Frame Lock
22	MISC1: Fan, Thermal, JTAG, GPIO, Stereo
23	MISC2: ROM, XTAL, Straps
24	PS: 1V8, 1V8_AON
25	PS: 5V, PEX_VDD








Page	Description
26	PS: FBVDD
27	PS: NVVDD_OVR8
28	PS: Blank Page
29	PS: NVVDD Phase 1-4
30	PS: NVVDD Phase 5 & 6
31	PS: Blank Page
32	PS: Dynamic Power Balance Phases
33	PS: Dynamic Power Balance Logic
34	PS: NV3V3, NV12V
35	PS: Inputs, Filtering, and Monitoring
36	PS: Shutdown and Sequencing
37	PS: 12V Current Steering PSI Control and LED
38	MECH: Bracket/Thermal




































«ASSEMBLY DESCRIPTION»  
MEMORY: FBD[31..0]


**MICRO-STAR INT'L CO.,LTD**  
**MS-V336**

Size	Document Description	Rev
Custom	MEMORY: FBD Partition 31..0	3.0
Date:	Wednesday, April 13, 2016	Sheet 12 of 40








FBVDD



NVDD




NVDD




1V8\_AON


place 1 0.1uF cap near BA10



place 1 0.1uF cap for BB14 and BC14 to share



VDD18











1. DP AUX to DP connector: AUX AC coupled
2. DP AUX to DP-DVI dongle: AUX pass through





2. DP AUX to DP-DVI dongle: AUX pass through











STRAP2	STRAP1	STRAP0	RAMCFG[4:0]	
L	L	L	00000	
L	H	L	00010	
L	H	H	00011	
H	H	L	00110	
H	H	H	00111	
ROM_SO	ROM_SI	ROM_SCLK	SOR_EXPOSED[3:0]	1:ENABLE 0:DISABLE
L	L	L	1111 DEFAULT	SOR0/1/2/3 ENABLE
L	L	H	1110	
L	H	L	1101	
L	H	H	1100	
H	L	L	1011	
H	L	H	1010	
H	H	L	1001	
H	H	H	1000	
L	L	M	0111	
L	M	L	0110	
L	M	H	0101	
L	H	M	0100	
H	L	M	0011	
H	M	L	0010	
H	M	H	0001	
H	H	M	0000	

STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
M	H	H	1	1	1	1
M	H	L	1	1	1	0
M	L	H	1	1	0	1
M	L	L	1	1	0	0
L	H	M	1	0	1	1
L	M	H	1	0	1	0
L	M	L	1	0	0	1
L	L	M	1	0	0	0
H	H	H	0	1	1	1
H	H	L	0	1	1	0
H	L	H	0	1	0	1
H	L	L	0	1	0	0
L	H	H	0	0	1	1
L	H	L	0	0	1	0
L	L	H	0	0	0	1 DEFAULT
L	L	L	0	0	0	0


H=High :Tied to 1.8V  
M=Middle:Tied to 0.9V  
L=Low :Tied to 0V


1:SMB\_ALT\_ADDR ENABLE  
0:SMB\_ALT\_ADDR DISABLE

1:DEVID\_SEL REBRAND  
0:DEVID\_SEL ORIGNAL

1:PCIE\_CFG LOW POWER  
0:PCIE\_CFG HIGH POWER



1:VGA\_DEVICE ENABLE  
0:VGA\_DEVICE DISABLE










## PEX PLL Switcher








default not stuff



Stuff PR227/PR228 when disable Phase7/8





# NVDD Output CAP

The image displays three circuit diagrams for NVDD output capacitors, arranged vertically. Each diagram shows a series of capacitors connected to a common ground. The capacitors are labeled with their values and part numbers. The diagrams are for power planes 1, 2, and 3.

**Power Plane 1 (Top Diagram):**


- PC506: 2.5V COMMON, VVVV33603S1, C11-10B7217-N07
- PC505: 2.5V COMMON, VVVV33603S1, C11-10B7217-N07
- PC504: 2.5V COMMON, VVVV33603S1, C11-10B7217-N07
- PC503: 2.5V COMMON, VVVV33603S1, C11-10B7217-N07
- PC502: 2.5V COMMON, VVVV33603S1, C11-10B7217-N07
- PC501: 2.5V COMMON, VVVV33603S1, C11-10B7217-N07
- PC124: 10UF, 6.3V, 20%, C0803, VVVV33603S1, C11-10B7215-T04
- PC123: 10UF, 6.3V, 20%, C0803, VVVV33603S1, C11-10B7215-T04
- PC122: 10UF, 6.3V, 20%, C0803, VVVV33603S1, C11-10B7215-T04
- PC121: 10UF, 6.3V, 20%, C0803, VVVV33603S1, C11-10B7215-T04
- PC120: 10UF, 6.3V, 20%, C0803, VVVV33603S1, C11-10B7215-T04

**Power Plane 2 (Middle Diagram):**


- PC512: 2.5V COMMON, VVVV33603S1, C11-10B7217-N07
- PC511: 2.5V COMMON, VVVV33603S1, C11-10B7217-N07
- PC510: 2.5V COMMON, VVVV33603S1, C11-10B7217-N07
- PC509: 2.5V COMMON, VVVV33603S1, C11-10B7217-N07
- PC508: 2.5V COMMON, VVVV33603S1, C11-10B7217-N07
- PC507: 2.5V COMMON, VVVV33603S1, C11-10B7217-N07
- PC129: 10UF, 6.3V, 20%, C0803, VVVV33603S1, C11-10B7215-T04
- PC128: 10UF, 6.3V, 20%, C0803, VVVV33603S1, C11-10B7215-T04
- PC127: 10UF, 6.3V, 20%, C0803, VVVV33603S1, C11-10B7215-T04
- PC126: 10UF, 6.3V, 20%, C0803, VVVV33603S1, C11-10B7215-T04
- PC125: 10UF, 6.3V, 20%, C0803, VVVV33603S1, C11-10B7215-T04

**Power Plane 3 (Bottom Diagram):**

- PC139: 10UF, 6.3V, 20%, C0803, VVVV33603S1, C11-10B7215-T04
- PC138: 10UF, 6.3V, 20%, C0803, VVVV33603S1, C11-10B7215-T04
- PC137: 10UF, 6.3V, 20%, C0803, VVVV33603S1, C11-10B7215-T04
- PC136: 10UF, 6.3V, 20%, C0803, VVVV33603S1, C11-10B7215-T04
- PC135: 10UF, 6.3V, 20%, C0803, VVVV33603S1, C11-10B7215-T04
- PC134: 10UF, 6.3V, 20%, C0803, VVVV33603S1, C11-10B7215-T04
- PC133: 10UF, 6.3V, 20%, C0803, VVVV33603S1, C11-10B7215-T04
- PC132: 10UF, 6.3V, 20%, C0803, VVVV33603S1, C11-10B7215-T04
- PC131: 10UF, 6.3V, 20%, C0803, VVVV33603S1, C11-10B7215-T04
- PC130: 10UF, 6.3V, 20%, C0803, VVVV33603S1, C11-10B7215-T04




Size Custom	Document Description <b>PS: NVDD Phase 5-8</b>	Rev 3.0
Date: Wednesday, April 13, 2016		Sheet 30 of 40



MICRO-STAR INT'L CO.,LTD


MS-V336

Size	Document Description	Rev
Custom	PS: Blank Page	3.0
Date: Saturday, April 08, 2016		Sheet 31 of 40







MICRO-STAR INT'L CO.,LTD		
MS-V336		
Size	Document Description	Rev
Custom	Dynamic Power Balance Phases	3.0
Date: Saturday, April 08, 2016		Sheet 32 of 40






MICRO-STAR INT'L CO.,LTD		
MS-V336		
Size	Document Description	Rev
Custom	PS: Dynamic Power Balance Logic	3.0
Date: Saturday, April 08, 2016		Sheet 33 of 40








PEX 3V3 INPUT - 10W



PEX\_12V INPUT - 66W






PEX8 INPUT 2 - 2x4 PCIE CON 150W




STUFF FOR 8-PIN CONNECTOR  
OR REVERSE CPU 8-PIN CONNECTOR





LED HEADER  
(COMMON)




## Remove Logo LED





**MICRO-STAR INT'L CO.,LTD**  
**MS-V336**

Size Custom	Document Description <b>PS: 12V Current Steering, PSI Control, and LED</b>	Rev 3.0
Date: Wednesday, April 13, 2016		Sheet 37 of 40

Brackets:



GPU Stiffner







MICRO-STAR INT'L CO.,LTD		
MS-V336		
Size	Document Description	Rev
Custom	VOLTAGE SUPERVISOR	3.0
Date: Saturday, April 08, 2016		Sheet 40 of 40