PG180-A02

256b GDDR6 x16 TALL DP + DP + DP + HDMI/DP + USB

TABLE OF CONTENTS

Page	Description	Page	Description	Page	Description
1	Table of Contents	26	MISC: XTAL, PLL	51	SEQUENCE: MISC
2	Block Diagram	27	MISC: USB PPC	52	LED & FAN HEADERS
3	PCI Express	28	PS: USB VR	53	LED 2
4	PCI Termination	29	PS: 5V, 5V BACKUP	54	Mechanical: Bracket/Thermal Solution
5	MEMORY: GPU Partition A/B	30	PS: PEXVDD, 1V8		
6	MEMORY: FBA Partition 310	31	PS: FBVDD CONTROLLER		
7	MEMORY: FBA Partition 6332	32	PS: FBVDD CONTROLLER OVR3		
8	MEMORY: FBB Partition 310	33	PS: FBVDD PHASE 1, 2		
9	MEMORY: FBB Partition 6332	34	PS: NVVDD CONTROLLER OVR8		
10	MEMORY: GPU Partition C/D	35	PS: NVVDD Phase 1, 2		
11	MEMORY: FBC Partition 310	36	PS: NVVDD Phase 3, 4		
12	MEMORY: FBC Partition 6332	37	PS: NVVDD Phase 5, 6	base on V3	372-02S change for D18 Z
13	MEMORY: FBD Partition 310	38	PS: NVVDD Phase 7, 8	1. P.23 rem 2. P.52 rem	872-02S change for D18 Z nove SLI & BRIDGE_LED_VDD & SLI_BRG_PRST* nove LED change FAN connector nove LED add FUSE nem add <>>
14	MEMORY: FBD Partition 6332	39	PS: INPUT SWITCH RTD3	3. P.53 rem 4. P.3&44 a	nove LED add FUSE
15	GPU PWR and GND	40	PS: INPUT SWITCH RTD3 USB	I 6. P.53 LEU	JUSE V336-UD
16	GPU Decoupling	41	PS: INPUT SWITCH RAIL BALANCE	7. P.32 rem 8. P.35~38	nove Idual MOS
17	GPU DECOUPLING	42	PS: 12V CURRENT STEERING	9. P.33 cha	nge dual MOS move
18	IFPAB TALL-DP	43	PS: VR THERMAL PROTECTION	11. P.31 ch	nange to UP1666 move colay DP
19	IFPE DP	44	PS: INPUTS, FILTERING AND MONITORING	12. P.21 lei	move colay Dr
20	IFPF USBC	45	PS: CURRENT STEERING, HOT UNPLUG DETECT		
21	IFPC HDMI 2.0/DP	46	PS: PRE-FILTER		
22	IFPD DP	47	SEQUENCE: 5V, 1V8, NV3V3 ENABLE		
23	NVHS INTERFACE	48	SEQUENCE: NV, PEX, FB ENABLE		
24	MISC: FAN,THERMAL,JTAG,GPIO,STEREO	49	SEQUENCE: PCIE VOLTAGE MONITOR		
25	MISC3: ROM, STRAPS	50	SEQUENCE: DISCHARGE		

page	24:	REMOVE GPIO29_IDLE_IN_SW
		remove GPIO9_INPUT_DYN_BAL2
page	29:	12V_F RTD3 change to 12V_F
page	30:	12V_F RTD3 change to 12V_F

0727:

page 46: remove PFM_SKIP net

page 47: remove PS_VMON_PGOOD net 12V_F RTD3 change to 12V_F remove 3V3_PORT

移除保護線路 page 39: remove INPUT SWITCH RTD3

page 40: remove INPUT SWITCH RTD3 USB page 49: PCIE Voltage Monitor1

page 44: remove INA3221

page 33: 12V_F RTD3 change to 12V_F


remove PS_RTD3_12V_SW net


page 48: remove OC_CRIT* NET from ina3221 remove PS_VMON_PGOOD net


page 52: REMOVE VIN =>12V_PEX6_8_IN_OVRS


page 54: change GPU scrow holes to small size


MICRO-STAR INT'L CO.,LTD MS-V373











































































































PAGE 39: PS: INPUT SWITCH RTD3 AND GATE LOGIC FOR P-BOARD AND GATE LOGIC FOR P-BOARD GPIO29 VOUT GPIO1 GPIO29 SWITCH VOUT 0 3V3 12V_F 0 0 0 3V3 0 12V_F 3V3 12V_F 0 3V3A 3V3A 0727: remove MICRO-STAR INT'L CO.,LTD MS-V373 Size Document Description Page 39:PS_INPUT SWITCH RTD3 7.0
| Date: Tuesday, August 21, 2018 | Sheet 39 of 54

