

V084: G72, DDR2 MEMORY 32Mx8


base on V056 - 1.0

- Page1: V084 Overview
- Page2: PCI Express Interface
- Page3: Frame Buffer Interface
- Page4: Memory 1st bank 0..31
- Page5: Memory 1st bank 32..63
- Page6: DACA
- Page7: DACB
- Page8: DACB,MINIDIN
- Page9: TMD5 Interface
- Page10: MIOA, MIOB Interface, LPC-ROM
- Page11: STRAPS, Mechanical Parts
- Page12: XTAL, GPIO, BIOS, FAN, JTAG, THERMAL
- Page13: PowerSupplyI: NVVDD, PLLVDD
- Page14: PowerSupplyII: 5V, DDC5V, F3V3,FBVDDQ

REV	VARIANT	M/PN	ASSEMBLY
0	BASE	600-10381-0000-000	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO STUFF ASSEMBLY NOTES AND BOM NOT FINAL
1	SKU01	600-10381-0000-100	P081: G72C34A 32 BIT DDR2 MEMORY, VGA/SDTV
2	SKU01	600-10381-0001-100	P081: G72C34A 64 BIT DDR2 MEMORY, VGA/SDTV
3	SKU02	600-10381-0002-100	P081: G72C34A 32 BIT DDR2 MEMORY, DVI/SDTV
4	SKU02	600-10381-0003-100	P081: G72C34A 64 BIT DDR2 MEMORY, DVI/SDTV
5	SKU04	600-10381-0004-100	P081: G72C34A 64 BIT DDR2 MEMORY, VGA/DVI/SDTV
6	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
7	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
8	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
9	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
10	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
11	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
12	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
13	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
14	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
15	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARD FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	P081 Overview



Micro-Star International Co., LTD.


V084-0A

Size: 1" Document Number
Custom

Rev: 00A


Date: Tuesday, January 02, 2007 | Sheet: 1 of 14

PEX-Interface




ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VULNERABILITIES OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS. CRYPTOMONSTER AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY CUSTOMS.

GPU: FB-Interface









PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE TO MEMORY






Memory Bit 32..63

PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE TO MEMORY




DAC-A, DB15 Connector

Net Name	MIN_LINE_WIDTH	CRITICAL_NET	IMPEDANCE
DACA_VREF	2		50OHM
DACA_VREF_C	2		50OHM
DACA_VREF_E	2		50OHM
DACA_VREF_F	2		50OHM
DACA_VREF_G	2		50OHM
DACA_VREF_H	2		50OHM
DACA_VREF_I	2		50OHM
DACA_VREF_J	2		50OHM
DACA_VREF_K	2		50OHM
DACA_VREF_L	2		50OHM
DACA_VREF_M	2		50OHM
DACA_VREF_N	2		50OHM
DACA_VREF_O	2		50OHM
DACA_VREF_P	2		50OHM
DACA_VREF_Q	2		50OHM
DACA_VREF_R	2		50OHM
DACA_VREF_S	2		50OHM
DACA_VREF_T	2		50OHM
DACA_VREF_U	2		50OHM
DACA_VREF_V	2		50OHM
DACA_VREF_W	2		50OHM
DACA_VREF_X	2		50OHM
DACA_VREF_Y	2		50OHM
DACA_VREF_Z	2		50OHM



VIDEO CONNECTORS: MiniDIN

Name	LINE_WIDTH	CRITICAL	IMPEDANCE
IN C_MUX	2		50OHM
IN CVBS_V_MUX	2		50OHM
IN CVBS_OUT	1		50OHM
IN CVBS_OUT	1		50OHM



Replace MiniDin with Compupack Part

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, MATERIALS) ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY PAGE DETAIL BASE LEVEL GENERIC SCHEMATIC ONLY. COMMON & NO STUFF ASSEMBLY NOTES AND DISCARD FINAL VIDEO CONNECTORS: MiniDIN, 248 HDR



Micro-Star International Co., LTD.

Size: Custom Document Number: V056-10 Rev: 00A Date: Tuesday, January 02, 2007 Sheet: 8 of 14


Internal TMD5, DVI-Connector

Net Name Diff CRITICAL IMPEDANCE

N1	ATX0	ATX0	1	1000FT
N1	ATX0	ATX0	1	1000FT
N1	ATX0	ATX0	1	1000FT
N1	ATX0	ATX0	1	1000FT
N1	ATX0	ATX0	1	1000FT
N1	ATX0	ATX0	1	1000FT
N1	ATX0	ATX0	1	1000FT
N1	ATX0	ATX0	1	1000FT

Net Name Min Line Width Voltage

N1	FP_ABULLB0	100M	3.3V
N1	FP_AB_VB	100M	3.3V
N1	FP_AB_VD13	100M	3.3V






ASSEMBLY PAGE DETAIL BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO STUFF ASSEMBLY NOTES AND BOARD FINAL TMD5 Interface

Micro-Star International Co., LTD.
V084-0A
Size Document Number
Date Tuesday, January 02, 2007 Sheet 9 of 14

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN UNKNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE, WITH RESPECT TO THE MATERIALS. NVIDIA DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

MIOA, MIOB Interface



ALL NIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, MATERIALS) ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	MIOA, MIOB Interface, LPC-ROM




Micro-Star International Co., LTD.

V084-0A




25







Date: Tuesday, January 02, 2007 Sheet 10 of 14

STRAPS, Mechanical Parts



Bit Signal		Values	
00:	PCI_ID_SWAP	0 REVERSED 1 NORMAL	
01:	SUB_VENDOR	0 NO BIOS 1 READ FROM BIOS	
02:	RAM_CFG_0	0000 0000 1000 0000 0001 0000 0010 0000 1000 0000 0011 0000 0100 0000 0101 0000 0110 0000 0111 0000 1000 0000	1000 0000 1000 0000 1001 0000 1010 1000 1000 1000 1011 0000 1100 0000 1101 0000 1110 0000 1111 0000 1000 1000
03:	RAM_CFG_1		
04:	RAM_CFG_2		
05:	RAM_CFG_3		
06:	CRYSTAL_0	00 13.500 MHz 01 14.318 MHz 10 27.000 MHz 11 UNKNOWN	
22:	CRYSTAL_1		
07:	TV_MODE_0	00 SECAM 01 NTSC 10 PAL 11 DST	
08:	TV_MODE_1		
09:	AGP_30_Bn	0 AGP/A ENABLED 1 AGP/A DISABLED	
10:	AGP_30A	0 SBA ENABLED 1 SBA DISABLED	
11:	AGP_FASTWRITE	0 FW ENABLED 1 FW DISABLED	
12:	PCI_DEV_0	1100 (default 0x0C)	
13:	PCI_DEV_1		
20:	PCI_DEV_2		
21:	PCI_DEV_3		
14:	BUS_TYPE	0 PCI 1 AGP	
15:	FP_FACE	0 2MB 1 12MB (DEFAULT)	
23:	FB_0	00 0MB 01 12MB 10 25MB (DEFAULT) 11 512M	
24:	FB_1		
25:	BR_0M	0 BRIDGE DISABLED 1 BRIDGE ENABLED	
26:	BR_1M	BR-075 IGNORED IF BRIDGE 0 DISABLED	
27:	BR_2M		
28:	BR_ID		
29:	ROM_TYPE_0	00 PROM/BLK 01 SERIAL_1T25P 10 SERIAL_SST401F 11 UVC	
30:	ROM_TYPE_1		
16:	USER_0	0000 (DEFAULT)	
17:	USER_1		
18:	USER_2		
19:	USER_3		
PCI_XL_0A_TERR00			
XG0_FANCFG_LUT_ADDR[0]			
XG0_FANCFG_LUT_ADDR[1]			
has2det_det_clock_configpin			



- MEC7
MEC, SCREW, JR
COMMON
- 
- MEC4
MEC, SCREW, HEXWOD
COMMON
- 
- MEC5
MEC, SCREW, HEXWOD
COMMON
- 
- MEC6
MEC, SCREW, HEXWOD
COMMON
- 
- MEC3
MEC, SCREW, HEXWOD
COMMON
- 
- POB8
POB, BOARD
COMMON
- 

XTAL, GPIO, BIOS, FAN, JTAG, THERMAL

Net Name	LINE_WIDTH	Voltage
PLLVDD	1.2MM	3.3V
XTALIN	1	3.3V
XTALOUT	1	3.3V
Net Name	LINE_WIDTH	Voltage
CRITICAL_NET	1	3.3V
IMPEDANCE	1	3.3V

