G94-P545-A01 - GDDR3, DVI/VGA + DVI/VGA + HDTV/SDTV-Out

3	au	VARIANT	NVPN	ASSEMBLY
	В	BASE	600-10545-base-100	P545 BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
	1	SKU9100	600-10545-9100-100	G94-400 650MHz/1000MHz 512MB 16Mx32 BGA136 GDDR3, DVI-I-DL+DVI-I-DL+DVI-I-DL+DVI-I-DL+DVI-I-DL+DVI-I-DL+DVI-I-DL+DVI-I-DL+DVI-I-DL+DVI-I-DL+DVI-I-DL+DVI-I-DL+DVI-I-DL+DVI-I-DL+DVI-I-DL+DVI-I-DL+DVI-I-DL+DVI-I-DL+DVI-I-DL
	2	SKU0000	600-10545-0000-100	G94-400 650MHz/1000MHz 512MB 16Mx32 BGA136 GDDR3, DVI-I-DL+DDVI-I-DL+DDVI-Out
	3	SKU0010	600-10545-0010-100	G94-300 500MHz/800MHz 512MB 16Nk32 BGA136 GDDR3, DVI-I-DL+PDTV-Out
	4	SKU0020	600-10545-0020-100	G94:200 500MHz/800MHz 384MB 16Mx32 BGA136 GDDR3, DVI-I-DL+DVI-I-DL+HDTV-Out
	5	<undefined></undefined>	<undefined></undefined>	«UNDEFINED»
	6	<undefined></undefined>	<undefined></undefined>	«UNDEFINED»
	7	<undefined></undefined>	<undefined></undefined>	«UNDEFINED»
	8	<undefined></undefined>	<undefined></undefined>	«UNDEFINED»
	9	<undefined></undefined>	<undefined></undefined>	«UNDEFINED»
1	۰ ا	<undefined></undefined>	<undefined></undefined>	«UNDEFINED»
1	1	<undefined></undefined>	<undefined></undefined>	«UNDEFINED»
1	2	<undefined></undefined>	<undefined></undefined>	«UNDEFINED»
1	3	<undefined></undefined>	<undefined></undefined>	«UNDEFINED»
1	4	<undefined></undefined>	<undefined></undefined>	«UNDEFINED»
1	5	<undefined></undefined>	<undefined></undefined>	«UNDEFINED»
_	_		l	

Table of Contents:

Page 1: Overview

Page 2: PCI Express

Page 3: MEMORY: GPU Partition A/B Page 4: MEMORY: GPU Partition C/D

Page 5: FBA Partition Page 6: FBA Partition Decoupling

Page 7: FBB Partition

Page 8: FBB Partion Decoupling

Page 9: FBC Partition

Page 10: FBC Partition Decoupling

Page 11: FBD Partition

Page 12: FBD Partition Decoupling

Page 13: FB Net Properties

Page 14: DACA Interface

Page 15: DACC Interface

Page 16: IFP A/B Interface -- DVI Connector South

Page 17: IFP C/D Interface -- DVI Connector MID

Page 18: IFP E/F Interface -- Unused Page 19: DACB and HDTV/SDTV-Out

Page 20: MIO A/B Interface

Page 21: MISC: GPIO, I2C, ROM, HDCP, and XTAL

Page 22: Strap Configuration

Page 23: PWR and GND Signals

Page 24: NVVDD and FBVDDQ Decoupling

Page 25: SPDIF Input, Backdrive Protection, and IFP_IOVDD Power Supply

Page 26: PS I: 3V3, 12V, and 12V EXT Power Supply Filter

Page 27: PS II: PEX_VDD, IFP_PLLVDD, 2V5, 5V, and DDC_5V Power Supply

Page 28: PS III: FBVDDQ Power Supply Page 29: PS IV: NVVDD VID Control

Page 30: PS V: NVVDD Power Supply

Page 31: Thermal Diode and Fan Control Page 32: Thermal, Mechanical, and Bracket V127-0A Base on P545

1.PAGE18: ADD Display port circuit

2.PAGE21: ADD GPIO circuit

3.PAGE 21: change SPDIF circuit

4.PAGE 27: remove PEX VDD power switch circuit

5.PAGE 27: remove IFP_PLLVDD/2V5 power switch circuit cahnge APL5713 and APL5910 circuit

6.PAGE 28: remove FBVDDQ power switch circuit change APW7067N power circuit

7.PAGE 29: remove NVVDD VID circuit

8.PAGE 30: change NNVDD POWER APW7088 circuit

9.PAGE 16/17: ADD EMI bridge R

10.PAGE 17 CO-LAYOUT HDIM CONNECT

11.PAGE 15 remove J2 D_SUB SLIM CONNECT

12.PAGE 29 ADD CH7322 circuit

V127-20 Base on V127-0A

1.PAGE30 .CO-LAYOUT RT9258 circuit

V127-0C Base on V127-20

1.PAGE18 remove Display port co-lay circuit

2.PAGE32 remove MEC8

Micro-Star International Co., LTD. nt Number MS-V127

PAGE DETAIL





























































