



IRF7201TR (2020005500)
for Iout > 5A (rated 7A)




Vin = 3.3V AGP
Vout = 1.5V
Iout = 5A MAX (load consumption)
Iout = 2560mA MAX (Power rail consumption)

Alt. Compensation 1

This compensation circuit is simplified and will only work with the IRU3037(A)




Common



Alt. Compensation 2

This is required for the ISL6522CB regulator, and provides maximum regulation speed for IRU3037 Regulator



Note: Alternative Compensation Circuit 2 will only work if Rc1 is a 1k Ohm Resistor. Alternative Compensation Circuit 1 has no requirements for the divider circuit.

Cout1 470uF thru hole capacitor (P/N 4051047700) has 30mR ESR where as 470uF SMT (P/N 4262047700) capacitor has 150mR ESR. For current below 4.5A, 1 thru 470uF is enough.

*** Indicates number of vias required for the connection

Part	INSTALL	Compensation Circuit	DO NOT INSTALL
IRU3037 IRU3037A	Alternative1	Common, and Either Alt. Compensation 1, or Alt. Compensation 2	Cc4, Rc6 Alternative 2
ISL6522CB	Alternative2	Common and Alt. Compensation 2	Alternative1

Table for IRU3037 and IRU3037A with Alt.
Compensation Circuit 1

Part		Rc1	Rc2	Rc3
IRU3037	0.9V	887R 1%	DNI	1.40K 1%
	1.2V	110R 1%	DNI	1.21K 1%
	1.25V	1.00K 1%	DNI	DNI
	1.4V	511R 1%	6.49K 1%	DNI
	1.5V	1.33K 1% 511R 1%	6.49K 1% 2.43K 1%	DNI DNI
IRU3037A	0.9V	1.00K 1%	8.06K 1%	DNI
	1.2V	1.00K 1%	2.00K 1%	DNI
	1.25V	976R 1% 1.00K 1%	1.62K 1% 1.78K 1%	DNI DNI
	1.5V	1.00K 1%	1.15K 1%	DNI

Table for IRU3037, IRU3037A and ISL6522 with Alt. Compensation Circuit 2

Part		Rc1	Rc2	Rc3
IRUJ037	0.9V	1.00K 1%	DNI	1.56K 1%
	1.2V	1.00K 1%	DNI	11K 1%
	1.25V	1.00K 1%	DNI	DNI
	1.5V	1.00K 1%	4.99K 1%	DNI
IRU307A ISL6522C	0.9V	1.00K 1%	8.06K 1%	DNI
	1.2V	1.00K 1%	2.00K 1%	DNI
	1.25V	1.00K 1%	1.78K 1%	DNI
	1.5V	1.00K 1%	1.15K 1%	DNI



ATI Technologies Inc.
33 Commerce Valley Drive East
Thornhill, Ontario
Canada, L3T 7N6
(905) 882-2600


Title AGP LC DDR TSOP RV200/RV250 VGA VO

Size	Document Number	105-988xx-00 1
------	-----------------	----------------

Size C	Document Number 105-988xx-00_1	Rev 1
Date: Friday, June 14, 2002	Sheet 2 of 14	


Regulator for VDD_CORE/VDDC

Vin = 5V
Vout = 3.3V 2A MAX




Regulator for MVDDQ (MEM IO)

Vin = 3.3V
Vout = 2.5V 1A MAX




Regulator for VDDC_CT (Core Transform) and AVDD/A2VDDQ/AVDDDI/A2VDDDI TXVDDR, LVDDRx

Vin = 3.3V Vout = 1.85V 0.8A MAX




AVDD/A2VDDQ (1st DAC & 2nd DAC Band Gap)




Regulator for PVDD (R200 PLLs) and optional TPVDD (TMDS PLLs)

Vin = 3.3V
Vout = 1.8V 75mA MAX



Regulator For A2VDD (2nd DACs)

Vin = 3.3V
Vout = 2.5V
Iout = 120mA MAX



A2VDD and A2VSSN routed with at least 15 mil trace and not longer than 1.5 inch. A2VSSN with single via to GND at the regulator



ATI Technologies Inc.
33 Commerce Valley Drive East
Thornhill, Ontario
Canada L3T 7N6
(905) 882-2600


Title AGP LC DDR TSOP RV200/RV250 VGA VO

Size B Document Number 105-988xx-00_1


Date: Friday, June 14, 2002

Sheet 3 of 14


Rev 1



MEMORY CHANNEL A



MEMORY CHANNEL B



MEMMODE[1:0]	MEMORY IO VOLTAGE	
0	2.5V (DDR)	Default
1 0	1.8V (DDR)	
1 1	3.3V (SDR)	

All references to SDR Memory in this schematic are for legacy support of the RV200 chip.

9801 BCM




ATI Technologies Inc.
33 Commerce Valley Drive East
Thornhill, Ontario
Canada, L3T 7N6
(905) 882-2600

Title: AGP LC DDR TSOP RV200/RV250 VGA VO
Size: C Document Number: 105-988xx-00_1 Rev: 1
Date: Friday, June 14, 2002 Sheet: 6 of 14

OPTION STRAPS

NOTE: THE RV250 SUPPORTS THE USE OF STRAP RESISTORS (AS AN ALTERNATIVE TO CUSTOMIZED BIOS) TO CONFIGURE CERTAIN ASPECTS OF THE GRAPHICS SUBSYSTEM. THE USE OF EXTERNAL STRAPS PROVIDES ADDED FLEXIBILITY AND EASE OF FUTURE UPGRADE. STRAPPED VALUES ARE LOADED INTO INTERNAL REGISTERS ON THE FIRST PCI COMMAND AFTER RESET. IF INACTIVE.



TO BE CHECKED


NOTE:
THE I/O BUFFERS HAVE WEAK PULLDOWN RESISTORS, IT IS RECOMMENDED TO RE-INFORCE THESE PULLDOWNS WITH STRAPS TO GROUND VIA 10K RESISTORS
THIS DICTATES THE FOLLOWING STRAP

CONFIGURATION:
STRAP TO VCC VIA 10K RESISTOR.
STRAP TO GROUND VIA 10K RESISTOR.
THIS PROVIDES THE LOGIC LEVELS SHOWN:
'0' WHEN 10K RESISTOR TO GROUND INSTALLED.
'1' WHEN 10K RESISTOR TO +3.3V_BUS INSTALLED.

STRAPS	PIN	DESCRIPTION	DEFAULT
AGPFBSKEW(1:0)	GPIO(1:0)	AGP 1x clock feedback phase adjustment wrt refclk(cpucik) 00 - refclk slightly earlier than feedback 01 - refclk 1 tap earlier than feedback 10 - refclk 1 tap later than feedback 11 - refclk 2 taps earlier than feedback clock	00 (internal pull-down)
X1CLK_SKWE(1:0)	GPIO(3:2)	Clock phase adjustment between x1 clk and x2clk 00 - 0 tap delay 01 - 1 tap delay 10 - 2 taps delay 11 - 3 taps delay	00 (internal pull-down)
ROMIDCFG(3:0)	GPIO(9,13:11)	If no ROM attached, controls chip IDIs. If rom attached identifies ROM type 0000 - No ROM, CHG_ID=0 0001 - No ROM, CHG_ID=1 0100 - reserved 0110 - reserved 1000 - Parallel ROM, chip IDIs from ROM 1001 - Serial AT25F1024 ROM (Atmel), chip IDIs from ROM 1010 - Serial AT45DB011 ROM (Atmel), chip IDIs from ROM 1011 - Serial M25P10 ROM (ST), chip IDIs from ROM 1100 - Serial M25P05 ROM (ST), chip IDIs from ROM 1100 - Serial NX25F011B ROM (ISSI), chip IDIs from ROM	1001
ID_DISABLE	GPIO(8)	0 - Normal operation 1 - Shuts the chip down by not responding to any config cycles In a system with two graphics chips, one on the motherboard, the other on add-in card, the strap can be used to disable one of the two through a jumper.	0 (internal pull-down)
BUSCFG(2:0)	GPIO(6:4)	Controls bus type, CLK PLL select, and IDSEL 000 - 1.5V BUS -> AGP 4x, PLL clk, IDSEL=AD16 000 - 3.3V BUS -> AGP 1x/2x, PLL clk, IDSEL=AD16 001 - 1.5V BUS -> AGP 4x, PLL clk, IDSEL=AD17 001 - 3.3V BUS -> AGP 1x/2x, PLL clk, IDSEL=AD17 010 - 1.5V BUS -> AGP 1x/2x, PLL clk, IDSEL=AD16 010 - 3.3V BUS -> AGP 1x/2x, PLL clk, IDSEL=AD16 011 - 1.5V BUS -> AGP 1x/2x, PLL clk, IDSEL=AD17 011 - 3.3V BUS -> AGP 1x/2x, PLL clk, IDSEL=AD17 100 - PCI 66MHz, PLL clk 101 - PCI 33MHz, 3.3v, REF clk 110 - 1.5V BUS -> AGP 1x, REF clk, IDSEL=AD16 110 - 3.3V BUS -> AGP 1x, REF clk, IDSEL=AD16 111 - 1.5V BUS -> AGP 1x, REF clk, IDSEL=AD17 111 - 3.3V BUS -> AGP 1x, REF clk, IDSEL=AD17 Note that for AGP configurations GPIO(4) acts as the IDSEL strap. For PCI it acts as the PLL bypass (33 or 66MHz) strap.	000 (internal pull-down)
VGA_DISABLE	GPIO(7)	0 - VGA controller capability enabled. 1 - The device will not be recognized as the system's VGA controller.	0
MULTIFUNC(1:0)	LCDDATA(17:16)	Multi-function device select 00 - single function device. 01 - two function device. No AGP in either function 10 - two function device. AGP only in function 0 11 - two function device. AGP in both functions If BUSCFG pin based straps are set to PCI, then AGP will not be enabled in any function. See AGP function table below for detail on AGP ability claims.	00
VIP_DEVICE	LCDDATA(20) STRAP T	Indicates if any slave VIP host devices drove this in low during reset. 0 - Slave VIP host port devices present 1 - No slave VIP host port devices reporting presence during reset	0


STRAP P	INTERRUPT
LOW	ENABLED (DEFAULT)
HIGH	DISABLED

98801.BOM



ATI Technologies Inc.
33 Commerce Valley Drive East
Thornhill, Ontario
Canada, L3T 7N6
(905) 882-2600

Title	AGP LC DDR TSOP RV200/RV250 VGA VO		
Size B	Document Number	105-988xx-00_1	Rev 1
Date:	Friday, June 14, 2002	Sheet 7	of 14




98801.BOM



ATI Technologies Inc.
 33 Commerce Valley Drive East
 Thornhill, Ontario
 Canada, L3T 7N6
 (905) 882-2600

Title			AGP LC DDR TSOP RV200/RV250 VGA VO		
Size	Document Number	105-988xx-00_1			Rev
A					1
Date:	Friday, June 14, 2002	Sheet	8	of	14

TERMINATION FOR MEMORY CHANNEL A




Differential CLOCK termination

Change from 1:1 spacing to at least a
2.5:1 spacing between the pair

CLOCK terminations

These resistors and caps must be placed to minimize any stubs. These
must also be placed close to the memory



Clocks can be terminated in several ways. This circuitry
shows complementary termination for Differential Clocks in
conjunction with standard memory interface terminations
(Series or Parallel). If Series termination is used, 121 Ohms
Resistance between the differential lines is recommended
(eg: R1168=121 Ohms, R1169=0 Ohms, C1221 DNI)..


99801 BCM



ATI Technologies Inc.
33 Commerce Valley Drive East
Thornhill, Ontario
Canada, L3T 7N6
(905) 882-2600


Title	AGP LC DDR TSOP RV200/RV250 VGA VO		
Size	Document Number	105-988xx-00_1	Rev
C	File	File	1
Date	File	File	File

TERMINATION FOR MEMORY CHANNEL B



Differential CLOCK termination
Change from 1:1 spacing to at least a 2.5:1 spacing between the pair

CLOCK terminations



Clocks can be terminated in several ways. This circuitry shows complementary termination for Differential Clocks in conjunction with standard memory interface terminations (Series or Parallel). If Series termination is used, 121 Ohms Resistance between the differential lines is recommended (eg: R1168=121 Ohms, R1169=0 Ohms, C1221 DNI)..


9801.BCM




ATI Technologies Inc.
33 Commerce Valley Drive East
Thornhill, Ontario
Canada, L3T 7N6
(905) 882-2600

Title	AGP LC DDR TSOP RV200/RV250 VGA VO		
Size	Document Number	105-988xx-00_1	Rev 1
Date	Friday, June 14, 2002	Sheet 10	of 14

64MBytes DDR SDRAM 64Mbit 1Mx16x4




C81, C82 SHOULD BE
PLACED CLOSE TO THE
REFERENCE LAYER
CHANGE OF CLOCKS FOR
EMI REDUCE.



ATI Technologies Inc.
33 Commerce Valley Drive East
Thornhill, Ontario
Canada L3T 7N6

Title		AGP LC DDR TSOP RV200/RV250 VGA VO	
Size C	Document Number	105-988xx-00_1	
Date:	Friday, June 14, 2002	Sheet	11 of 18


TV-OUT



ATI Technologies Inc.
33 Commerce Valley Drive East
Thornhill, Ontario
Canada, L3T 7N6
(905) 882-2600

Title				AGP LC DDR TSOP RV200/RV250 VGA VO			
Size B	Document Number					105-988xx-00_1	Rev 1
Date:	Friday, June 14, 2002			Sheet	12	of	14

CRT INTERFACE



98801.BOM



ATI Technologies Inc.

33 Commerce Valley Drive East
Thornhill, Ontario
Canada L3T 7N6
(905) 882-2800

Title: AGP LC DDR TSOP RV200/RV250 VGA VO

Size B Document Number 105-988xx-00_1

Date: Friday, June 14, 2002 Sheet 13 of 14 Rev 1

CRT SCREWS

ASSY2

SCREW
JACKSCREW

ASSY3

SCREW
JACKSCREW

BRACKET SCREWS

REF1




REF2



MISC. BOARD PARTS

ASSY1



ASSY8



H1



HEATSINK

ASSY4

BRACKET

VID OUT, VGA, 297

ASSY6

BRACKET

VGA, 305

98801.BOM



ATI Technologies Inc.

33 Commerce Valley Drive East
Thornhill, Ontario
Canada, L3T 7N6
(905) 882-2600

Title		AGP LC DDR TSOP RV200/RV250 VGA VO		
Size B	Document Number		105-988xx-00_1	Rev 1
	Date:	Friday, June 14, 2002	Sheet 14 of 14	

