


P218 - NV43 Ultra AGP 128MB DDR3 Board

PAGE SUMMARY:


- 1. This page: Page Summary and Revision History
- 2. AGP to BR02 Interface
- 3. BR02PWR/GND/De-Coupling
- 4. BR02 JTAG and Straps
- 5. BR02 Native PCI Express
- 6. NV32 Native PCI Express
- 7. FBA GPU Interface
- 8. FBA Bank 0
- 9. FBA Decoupling caps -- FBVDDQ,FBVDD
- 10. FBC GPU Interface
- 11. FBC Bank 0
- 12. FBC Decoupling caps -- FBVDDQ,FBVDD
- 13. DACA RGB and EMI filters, DB15 primary slim VGA connector
- 14. DACC RGB and EMI filters, DB15 primary slim VGA connector
- 15. TMDS Internal Link A-B with DVI-I Connector
- 16. TMDS Internal Link C-D with DVI-I Connector
- 17. GPU - MIOA - MIOB
- 18. Video-In - SAA7115
- 19. DACB - Sync Stripper - Video-Out with Minidin Connector
- 21. GPIO - Temp Sensor - FAN Control - BIOS ROM
- 20. GPU Crystal and GPU GND
- 22. Power - TMDSPLLVDD - TMDSIOVDD - DACB - External Power Connector withn Sense Circuit
- 23. Power - FBVDD and A3V3
- 24. Power - NVVDD - BR02VDD - GPUPEXVDD
- 25. Straps - General Use
- 26 - 27. Signal Cross Reference
- 28 - 31 Part Cross Reference

SKU	VARIANT	NVPN	ASSEMBLY
8	BASE	600-10218-base-sch	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
1	600102180000200	602-10218-0000-200	NV43-U+BR02 AGP board, 8Mx32 DDR3, 128MB/128-bit, VGA + DVI-I+HDTV-out
2	600102180001200	602-10218-0001-200	NV43-U+BR02 AGP board, 8Mx32 DDR3, 128MB/128-bit, VGA + DVI-I + VIDEO-In + HDTV-out +Thermal
3	600102180002200	602-10218-0002-200	NV43-U+BR02 AGP board, 8Mx32 DDR3, 128MB/128-bit, DVI-I + DVI-I + VIDEO-In
4	600102180003200	602-10218-0003-200	NV43-U+BR02 AGP board, 8Mx32 DDR3, 128MB/128-bit, VGA + DVI-I + VIDEO-In + HDTV-out
5	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
6	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
7	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
8	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
9	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
10	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
11	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
12	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
13	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
14	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
15	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>


2. AGP to BR02 Interface



3. BR02 PWR/GND/De-Coupling



4. BR02 JTAG / Straps / Misc.



ASSEMBLY	NV43-U+BR02 AGP board, 8Mx32 DDR3, 128MB/128-bit, VGA + DVI-I + VIDEO-In + HDTV-out +Thermal
PAGE DETAIL	BR02 JTAG / Straps / Misc.

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA



NV_PN	602-10218-0001-200
-------	--------------------

ID	p218 a02	PAGE	4 OF 31
----	----------	------	---------


NAME	fwynhamer	DATE	27-SEP-2004
------	-----------	------	-------------

5. BR02 PCI Express

1	2	3	4	5
SignName	NetSpacing	Min_Line_Width	DiffPair	
PEXBR_TX0a	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX0a	OUT
PEXBR_TX0a*	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX0a	OUT
PEX_BRG_TX0	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX0b	OUT
PEX_BRG_TX0*	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX0b	OUT
PEX_GPU_TXX0	20MIL_G26_30MIL	3.5MIL	PEX_GPU_TXX0	OUT
PEX_GPU_TXX0*	20MIL_G26_30MIL	3.5MIL	PEX_GPU_TXX0	OUT
PEXBR_TX1a	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX1a	OUT
PEXBR_TX1a*	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX1a	OUT
PEX_BRG_TX1	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX1b	OUT
PEX_BRG_TX1*	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX1b	OUT
PEX_GPU_TXX1	20MIL_G26_30MIL	3.5MIL	PEX_GPU_TXX1	OUT
PEX_GPU_TXX1*	20MIL_G26_30MIL	3.5MIL	PEX_GPU_TXX1	OUT
PEXBR_TX2a	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX2a	OUT
PEXBR_TX2a*	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX2a	OUT
PEX_BRG_TX2	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX2b	OUT
PEX_BRG_TX2*	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX2b	OUT
PEX_GPU_TXX2	20MIL_G26_30MIL	3.5MIL	PEX_GPU_TXX2	OUT
PEX_GPU_TXX2*	20MIL_G26_30MIL	3.5MIL	PEX_GPU_TXX2	OUT
PEXBR_TX3a	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX3a	OUT
PEXBR_TX3a*	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX3a	OUT
PEX_BRG_TX3	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX3b	OUT
PEX_BRG_TX3*	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX3b	OUT
PEX_GPU_TXX3	20MIL_G26_30MIL	3.5MIL	PEX_GPU_TXX3	OUT
PEX_GPU_TXX3*	20MIL_G26_30MIL	3.5MIL	PEX_GPU_TXX3	OUT
PEXBR_TX4a	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX4a	OUT
PEXBR_TX4a*	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX4a	OUT
PEX_BRG_TX4	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX4b	OUT
PEX_BRG_TX4*	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX4b	OUT
PEX_GPU_TXX4	20MIL_G26_30MIL	3.5MIL	PEX_GPU_TXX4	OUT
PEX_GPU_TXX4*	20MIL_G26_30MIL	3.5MIL	PEX_GPU_TXX4	OUT
PEXBR_TX5a	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX5a	OUT
PEXBR_TX5a*	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX5a	OUT
PEX_BRG_TX5	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX5b	OUT
PEX_BRG_TX5*	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX5b	OUT
PEX_GPU_TXX5	20MIL_G26_30MIL	3.5MIL	PEX_GPU_TXX5	OUT
PEX_GPU_TXX5*	20MIL_G26_30MIL	3.5MIL	PEX_GPU_TXX5	OUT
PEXBR_TX6a	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX6a	OUT
PEXBR_TX6a*	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX6a	OUT
PEX_BRG_TX6	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX6b	OUT
PEX_BRG_TX6*	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX6b	OUT
PEX_GPU_TXX6	20MIL_G26_30MIL	3.5MIL	PEX_GPU_TXX6	OUT
PEX_GPU_TXX6*	20MIL_G26_30MIL	3.5MIL	PEX_GPU_TXX6	OUT
PEXBR_TX7a	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX7a	OUT
PEXBR_TX7a*	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX7a	OUT
PEX_BRG_TX7	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX7b	OUT
PEX_BRG_TX7*	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX7b	OUT
PEX_GPU_TXX7	20MIL_G26_30MIL	3.5MIL	PEX_GPU_TXX7	OUT
PEX_GPU_TXX7*	20MIL_G26_30MIL	3.5MIL	PEX_GPU_TXX7	OUT
PEXBR_TX8a	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX8a	OUT
PEXBR_TX8a*	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX8a	OUT
PEX_BRG_TX8	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX8b	OUT
PEX_BRG_TX8*	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX8b	OUT
PEX_GPU_TXX8	20MIL_G26_30MIL	3.5MIL	PEX_GPU_TXX8	OUT
PEX_GPU_TXX8*	20MIL_G26_30MIL	3.5MIL	PEX_GPU_TXX8	OUT
PEXBR_TX9a	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX9a	OUT
PEXBR_TX9a*	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX9a	OUT
PEX_BRG_TX9	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX9b	OUT
PEX_BRG_TX9*	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX9b	OUT
PEX_GPU_TXX9	20MIL_G26_30MIL	3.5MIL	PEX_GPU_TXX9	OUT
PEX_GPU_TXX9*	20MIL_G26_30MIL	3.5MIL	PEX_GPU_TXX9	OUT
PEXBR_TX10a	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX10a	OUT
PEXBR_TX10a*	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX10a	OUT
PEX_BRG_TX10	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX10b	OUT
PEX_BRG_TX10*	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX10b	OUT
PEX_GPU_TXX10	20MIL_G26_30MIL	3.5MIL	PEX_GPU_TXX10	OUT
PEX_GPU_TXX10*	20MIL_G26_30MIL	3.5MIL	PEX_GPU_TXX10	OUT
PEXBR_TX11a	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX11a	OUT
PEXBR_TX11a*	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX11a	OUT
PEX_BRG_TX11	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX11b	OUT
PEX_BRG_TX11*	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX11b	OUT
PEX_GPU_TXX11	20MIL_G26_30MIL	3.5MIL	PEX_GPU_TXX11	OUT
PEX_GPU_TXX11*	20MIL_G26_30MIL	3.5MIL	PEX_GPU_TXX11	OUT
PEXBR_TX12a	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX12a	OUT
PEXBR_TX12a*	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX12a	OUT
PEX_BRG_TX12	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX12b	OUT
PEX_BRG_TX12*	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX12b	OUT
PEX_GPU_TXX12	20MIL_G26_30MIL	3.5MIL	PEX_GPU_TXX12	OUT
PEX_GPU_TXX12*	20MIL_G26_30MIL	3.5MIL	PEX_GPU_TXX12	OUT
PEXBR_TX13a	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX13a	OUT
PEXBR_TX13a*	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX13a	OUT
PEX_BRG_TX13	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX13b	OUT
PEX_BRG_TX13*	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX13b	OUT
PEX_GPU_TXX13	20MIL_G26_30MIL	3.5MIL	PEX_GPU_TXX13	OUT
PEX_GPU_TXX13*	20MIL_G26_30MIL	3.5MIL	PEX_GPU_TXX13	OUT
PEXBR_TX14a	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX14a	OUT
PEXBR_TX14a*	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX14a	OUT
PEX_BRG_TX14	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX14b	OUT
PEX_BRG_TX14*	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX14b	OUT
PEX_GPU_TXX14	20MIL_G26_30MIL	3.5MIL	PEX_GPU_TXX14	OUT
PEX_GPU_TXX14*	20MIL_G26_30MIL	3.5MIL	PEX_GPU_TXX14	OUT
PEXBR_TX15a	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX15a	OUT
PEXBR_TX15a*	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX15a	OUT
PEX_BRG_TX15	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX15b	OUT
PEX_BRG_TX15*	20MIL_G26_30MIL	3.5MIL	PEX_BRG_TX15b	OUT
PEX_GPU_TXX15	20MIL_G26_30MIL	3.5MIL	PEX_GPU_TXX15	OUT
PEX_GPU_TXX15*	20MIL_G26_30MIL	3.5MIL	PEX_GPU_TXX15	OUT

BR02_REFCLK_OUT	20MIL_G26_30MIL	3.5MIL	BR02_PEX_REFCLK	OUT	5>	6<
BR02_REFCLK_OUT*	20MIL_G26_30MIL	3.5MIL	BR02_PEX_REFCLK	OUT	5>	6<
BR02_REFCLK	20MIL_G26_30MIL	3.5MIL	BR02_REFCLK	OUT		
BR02_REFCLK*	20MIL_G26_30MIL	3.5MIL	BR02_REFCLK	OUT		
BR02_REFCLKC	20MIL_G26_30MIL	3.5MIL	BR02_REFCLKC	OUT		
BR02_REFCLKC*	20MIL_G26_30MIL	3.5MIL	BR02_REFCLKC	OUT		
PEX_REFCLK_RSET	3.5MIL			OUT		
PEX_TSTCLK_OUT	20MIL_G26_30MIL	3.5MIL	PEX_TSTCLK_OUT	OUT		
PEX_TSTCLK_OUT*	20MIL_G26_30MIL	3.5MIL	PEX_TSTCLK_OUT	OUT		
BR02_REFCLK_OUT	20MIL_G26_30MIL	3.5MIL	BR02_REFCLK_OUT	OUT	5>	6<
BR02_REFCLK_OUT*	20MIL_G26_30MIL	3.5MIL	BR02_REFCLK_OUT	OUT	5>	6<

6>	5>	OUT	PEX_GPU_TXX0*	AA26	PEX_RX0P	TX15P
6>	5>	OUT	PEX_GPU_TXX0	AA27	PEX_RX0N	TX15N
6<	5>	OUT	PEX_BRG_TX0*	C716	PEX_TX0P	TX15P
6<	5>	OUT	PEX_BRG_TX0	C717	PEX_TX0N	TX15N
6>	5>	OUT	PEX_GPU_TXX1*	Y25	PEX_RX1P	TX14P
6>	5>	OUT	PEX_GPU_TXX1	Y26	PEX_RX1N	TX14N
6<	5>	OUT	PEX_BRG_TX1*	C719	PEX_TX1P	TX14P
6<	5>	OUT	PEX_BRG_TX1	C720	PEX_TX1N	TX14N
6>	5>	OUT	PEX_GPU_TXX2*	AA23	PEX_RX2P	TX13P
6>	5>	OUT	PEX_GPU_TXX2	AA24	PEX_RX2N	TX13N
6<	5>	OUT	PEX_BRG_TX2*	C707	PEX_TX2P	TX13P
6<	5>	OUT	PEX_BRG_TX2	C709	PEX_TX2N	TX13N
6>	5>	OUT	PEX_GPU_TXX3*	Y22	PEX_RX3P	TX12P
6>	5>	OUT	PEX_GPU_TXX3	Y23	PEX_RX3N	TX12N
6<	5>	OUT	PEX_BRG_TX3*	C690	PEX_TX3P	TX12P
6<	5>	OUT	PEX_BRG_TX3	C694	PEX_TX3N	TX12N
6>	5>	OUT	PEX_GPU_TXX4*	AA20	PEX_RX4P	TX11P
6>	5>	OUT	PEX_GPU_TXX4	AA21	PEX_RX4N	TX11N
6<	5>	OUT	PEX_BRG_TX4*	C673	PEX_TX4P	TX11P
6<	5>	OUT	PEX_BRG_TX4	C681	PEX_TX4N	TX11N
6>	5>	OUT	PEX_GPU_TXX5*	Y19	PEX_RX5P	TX10P
6>	5>	OUT	PEX_GPU_TXX5	Y20	PEX_RX5N	TX10N
6<	5>	OUT	PEX_BRG_TX5*	C663	PEX_TX5P	TX10P
6<	5>	OUT	PEX_BRG_TX5	C668	PEX_TX5N	TX10N
6>	5>	OUT	PEX_GPU_TXX6*	AA17	PEX_RX6P	TX9P
6>	5>	OUT	PEX_GPU_TXX6	AA18	PEX_RX6N	TX9N
6<	5>	OUT	PEX_BRG_TX6*	C660	PEX_TX6P	TX9P
6<	5>	OUT	PEX_BRG_TX6	C661	PEX_TX6N	TX9N
6>	5>	OUT	PEX_GPU_TXX7*	Y16	PEX_RX7P	TX8P
6>	5>	OUT	PEX_GPU_TXX7	Y17	PEX_RX7N	TX8N
6<	5>	OUT	PEX_BRG_TX7*	C639	PEX_TX7P	TX8P
6<	5>	OUT	PEX_BRG_TX7	C644	PEX_TX7N	TX8N
6>	5>	OUT	PEX_GPU_TXX8*	Y12	PEX_RX8P	TX7P
6>	5>	OUT	PEX_GPU_TXX8	Y13	PEX_RX8N	TX7N
6<	5>	OUT	PEX_BRG_TX8*	C618	PEX_TX8P	TX7P
6<	5>	OUT	PEX_BRG_TX8	C623	PEX_TX8N	TX7N
6>	5>	OUT	PEX_GPU_TXX9*	AA11	PEX_RX9P	TX6P
6>	5>	OUT	PEX_GPU_TXX9	AA12	PEX_RX9N	TX6N
6<	5>	OUT	PEX_BRG_TX9*	C613	PEX_TX9P	TX6P
6<	5>	OUT	PEX_BRG_TX9	C617	PEX_TX9N	TX6N
6>	5>	OUT	PEX_GPU_TXX10*	Y9	PEX_RX10P	TX5P
6>	5>	OUT	PEX_GPU_TXX10	Y10	PEX_RX10N	TX5N
6<	5>	OUT	PEX_BRG_TX10*	C605	PEX_TX10P	TX5P
6<	5>	OUT	PEX_BRG_TX10	C612	PEX_TX10N	TX5N
6>	5>	OUT	PEX_GPU_TXX11*	AA8	PEX_RX11P	TX4P
6>	5>	OUT	PEX_GPU_TXX11	AA9	PEX_RX11N	TX4N
6<	5>	OUT	PEX_BRG_TX11*	C595	PEX_TX11P	TX4P
6<	5>	OUT	PEX_BRG_TX11	C602	PEX_TX11N	TX4N
6>	5>	OUT	PEX_GPU_TXX12*	Y6	PEX_RX12P	TX3P
6>	5>	OUT	PEX_GPU_TXX12	Y7	PEX_RX12N	TX3N
6<	5>	OUT	PEX_BRG_TX12*	C589	PEX_TX12P	TX3P
6<	5>	OUT	PEX_BRG_TX12	C593	PEX_TX12N	TX3N
6>	5>	OUT	PEX_GPU_TXX13*	AA5	PEX_RX13P	TX2P
6>	5>	OUT	PEX_GPU_TXX13	AA6	PEX_RX13N	TX2N
6<	5>	OUT	PEX_BRG_TX13*	C577	PEX_TX13P	TX2P
6<	5>	OUT	PEX_BRG_TX13	C586	PEX_TX13N	TX2N
6>	5>	OUT	PEX_GPU_TXX14*	Y3	PEX_RX14P	TX1P
6>	5>	OUT	PEX_GPU_TXX14	Y4	PEX_RX14N	TX1N
6<	5>	OUT	PEX_BRG_TX14*	C570	PEX_TX14P	TX1P
6<	5>	OUT	PEX_BRG_TX14	C574	PEX_TX14N	TX1N
6>	5>	OUT	PEX_GPU_TXX15*	AA2	PEX_RX15P	TX0P
6>	5>	OUT	PEX_GPU_TXX15	AA3	PEX_RX15N	TX0N
6<	5>	OUT	PEX_BRG_TX15*	C562	PEX_TX15P	TX0P
6<	5>	OUT	PEX_BRG_TX15	C567	PEX_TX15N	TX0N





ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	NV43-U+BR02 AGP board, 8Mx32 DDR3, 128MB/128-bit, VGA + DVI-I + VIDEO-In + HDTV-out +Thermal
PAGE DETAIL	BR02 PCI Express

NVIDIA CORPORATION		2701 SAN TOMAS EXPRESSWAY	
SANTA CLARA, CA 95050, USA			
NV_PN	602-10218-0001-200		
ID	p218_a02	PAGE	5 OF 31
NAME	Twynhamer	DATE	27-SEP-2004





6. NV43 PCI Express Interface



NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	602-10218-0001-200		
ID	p218_a02	PAGE	6 OF 31
NAME	fwynhamer	DATE	27-SEP-2004


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

7. GPU Frame Buffer A Interface




FBA_AVDD is TBD. This may not be hooked up on the Package.

8. GPU Frame Buffer A Bank 0




9. FRAME BUFFER: PARTITION A DECOUPLING

Decoupling for FBA 0..31




Decoupling for FBA 32..63



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

10. GPU Frame Buffer C Interface



FBVTT
AA23
AB23
H16
R17
J10
J23
J24
J9
K11
K12
K21
K22
K24
K9
L23
W23
U25
U25
FBVTT
FBVTT
FBVTT

Place near BGA

C738
10F
10V
10K
X7R
0603
COMMON

Value TBD

FBC_CMD0 C13 FBC_CMD<0> 0
FBC_CMD1 A16 FBC_CMD<1> 1
FBC_CMD2 A13 FBC_CMD<2> 2
FBC_CMD3 B20 FBC_CMD<3> 3
FBC_CMD4 A19 FBC_CMD<4> 4
FBC_CMD5 B19 FBC_CMD<5> 5
FBC_CMD6 B14 FBC_CMD<6> 6
FBC_CMD7 E16 FBC_CMD<7> 7
FBC_CMD8 A14 FBC_CMD<8> 8
FBC_CMD9 C15 FBC_CMD<9> 9
FBC_CMD10 B16 FBC_CMD<10> 10
FBC_CMD11 F17 FBC_CMD<11> 11
FBC_CMD12 C19 FBC_CMD<12> 12
FBC_CMD13 D15 FBC_CMD<13> 13
FBC_CMD14 C17 FBC_CMD<14> 14
FBC_CMD15 A17 FBC_CMD<15> 15
FBC_CMD16 C16 FBC_CMD<16> 16
FBC_CMD17 D14 FBC_CMD<17> 17
FBC_CMD18 F16 FBC_CMD<18> 18
FBC_CMD19 C14 FBC_CMD<19> 19
FBC_CMD20 C18 FBC_CMD<20> 20
FBC_CMD21 E14 FBC_CMD<21> 21
FBC_CMD22 B13 FBC_CMD<22> 22
FBC_CMD23 F15 FBC_CMD<23> 23
FBC_CMD24 F15 FBC_CMD<24> 24
FBC_CMD25 A20 FBC_CMD<25> 25
FBC_CMD26 A20 NTP_FBC_CMD<26>

FBC_CLK0 E13 FBC_CLK0 11<
FBC_CLK1 F18 FBC_CLK1 11<
FBC_CLK1 E17 FBC_CLK1* 11<

TP NOW

RFU C20 TP_FBC_DB10
RFU D1 TP_FBC_DB11

FBC_DEBUG F12 TP_FBC_DEBUG

FBC_REFCLK B1 FBC_REFCLK
FBC_REFCLK C1 FBC_REFCLK*

FBC_PLLVDD G8 FBC_PLLVDD

FBC_PLLAVDD G10 FBC_PLLAVDD

FBC_PLLGND G9

FBAL_PD_VDD K26 FBAL_PD

FBAL_PU_GND H26 FBAL_PU

FBAL_TERM_GND J26 FBAL_TERM


PLACE close to GPU

R33 2.2K
R31 2.2K
R34 2.2K
R30 2.2K
0402 NO STUFF
0402 NO STUFF
0402 COMMON
0402 COMMON

Place close to balls

C857 .01UF
16V
10K
X7R
0402
COMMON
C866 .1UF
10V
10K
XSR
0402
COMMON
C887 .1UF
10V
10K
XSR
0402
COMMON
C855 .01UF
16V
10K
X7R
0402
COMMON
C856 .1UF
10V
10K
XSR
0402
COMMON
C863 .1UF
10V
10K
XSR
0402
COMMON
LB525 BEAD_0603 COMMON
LB520 BEAD_0603 COMMON
C899 4.7UF
6.3V
10K
XSR
0603
COMMON
C869 4.7UF
6.3V
10K
XSR
0603
COMMON

FBA_AVDD Connection is TBD. This may not be tied on the Package



PLACE NEAR GPU

FBVDD
R631 10K
5%
0402
STUFF
FBC_CMD<11>
R632 10K
5%
0402
COMMON
GND

DDR3: DETERMINES THE ODT VALUE FOR ADDR AND CONTROL PINS
on-die terminations at the memory
IMPORTANT FOR POWER ON INITIALIZATION OF DDR3 MEMS


DDR3: DETERMINES THE ODT VALUE FOR ADDR AND CONTROL PINS
CKE = 0 --> ODT = ZQ/2
CKE = 1 --> ODT = ZQ

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	NV43-U+BR02 AGP board, 8Mx32 DDR3, 128MB/128-bit, VGA + DVI-I + VIDEO-In + HDTV-out +Thermal
PAGE DETAIL	GPU Frame Buffer C Interface


NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	602-10218-0001-200		
ID	p218_a02	PAGE	10 OF 31
NAME	twynhamer	DATE	27-SEP-2004

11. FRAMEBUFFER: PARTITION C 8Mx32 BGA144 DDR3






12. FRAMEBUFFER: PARTITION C DECOUPLING

Decoupling for FBC 0..31




Decoupling for FBC 32..63



Primary Display (DACA), Slim DB15

DACA RGB-FILTER

NET_NAME	NET_SPACING_RULE	IMPEDANCE	MIN_LINE_WIDTH
DACA_VDD			12MIL
DACA_VREF			12MIL
DACA_RSET			12MIL
DACA_RED	20MIL		
DACA_GREEN	20MIL		
DACA_BLUE	20MIL		
DACA_R_F	20MIL		
DACA_G_F	20MIL		
DACA_B_F	20MIL		
DACA_RED_C	20MIL		
DACA_GREEN_C	20MIL		
DACA_BLUE_C	20MIL		



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	602-10218-0001-200		
ID	p218_a02	PAGE	13 OF 31
NAME	twynhamer	DATE	27-SEP-2004

1


D	E
---	---

DACC RGB-FILTER





ASSEMBLY	NV43-U+BR02 AGP board, 8Mx32 DDR3, 128MB/128-bit, VGA + DVI-I + VIDEO-In + HDTV-out +Therm
PAGE DETAIL	DACC Secondary Display With Connector

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


NVIDIA CORPORATION				
2701 SAN TOMAS EXPRESSWAY				
SANTA CLARA, CA 95050, USA				
NV_PN		602-10218-0001-200		
ID	p218_a02	PAGE	14 OF 31	
NAME	fwynhamer	DATE	27-SEP-2004	



INTERNAL TMDS .. LINK A & B
SOUTH




		NETNAME	DIFF PAIR NAME	MIN_LINE_WIDTH	SPACING RULE
IFPA_TXC	AJ9	ATXC*	ATXC	3.5MIL	25MIL
IFPA_TXC	AK9	ATXC	ATXC	3.5MIL	25MIL
IFPA_TXD0	AJ6	ATXD0*	ATXD0	3.5MIL	25MIL
IFPA_TXD0	AH6	ATXD0	ATXD0	3.5MIL	25MIL
IFPA_TXD1	AH7	ATXD1*	ATXD1	3.5MIL	25MIL
IFPA_TXD1	AH8	ATXD1	ATXD1	3.5MIL	25MIL
IFPA_TXD2	AK8	ATXD2*	ATXD2	3.5MIL	25MIL
IFPA_TXD2	AJ8	ATXD2	ATXD2	3.5MIL	25MIL
IFPA_TXD3	AH5	TP_ATXD3*			
IFPA_TXD3	AJ5	TP_ATXD3			
IFPB_TXC	AL4	TP_BTXC*			
IFPB_TXC	AK4	TP_BTXC			
IFPB_TXD4	AM5	BTXD4*	ATXD4	3.5MIL	25MIL
IFPB_TXD4	AM6	BTXD4	ATXD4	3.5MIL	25MIL
IFPB_TXD5	AL7	BTXD5*	ATXD5	3.5MIL	25MIL
IFPB_TXD5	AM7	BTXD5	ATXD5	3.5MIL	25MIL
IFPB_TXD6	AK5	BTXD6*	ATXD6	3.5MIL	25MIL
IFPB_TXD6	AK6	BTXD6	ATXD6	3.5MIL	25MIL
IFPB_TXD7	AL8	TP_BTXD7*			
IFPB_TXD7	AK7	TP_BTXD7			





FOR MICROSTRIP 100 OHM DIFFERENTIAL IMPEDANCE

Hotplug Detection




	NETNAME	MIN_LINE_WIDTH	VOLTAGE
51	1FPAB_PLLVDD	12MIL	3.3V
51	1FPAB_IQVDD	12MIL	3.3V
51	1FPABRSET	12MIL	

INTERNAL TMDS .. LINK C & D
MID



	NETNAME	MIN_LINE_WIDTH	VOLTAGE
B1	IFPCD_RSET	12MIL	
B1	IFPCD_PLLVDD	12MIL	3.3V
B1	IFPCD_IOVDD	12MIL	3.3V

Hotplug Detection



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA




NV_PN	602-10218-0001-200
-------	--------------------

ID	p218_a02	PAGE	16 OF 31
NAME	fwynhamer	DATE	27-SEP-2004


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

G3 VIP/MIOB




NETNAME		MIN_LINE_WIDTH	SPACING RULE
18<>	25<>	MIOB<7..0>	4MIL 15MIL
25<>	17<>	MIOB<11..10>	4MIL 10MIL
19<	18>	VIPPCLK	4MIL 15MIL
25>	17<	MIOA<11..0>	4MIL
		MIOA_CLKOUT	15MIL
		MIOA_CLKOUT*	15MIL
NETNAME		MIN_LINE_WIDTH	
MIOB_VDDQ	MIOB_VDDQ	12MIL	
	MIOB_VREF	12MIL	
	MIOA_VREF	12MIL	

G3 MIOA



PHILIPS VIDEO CAPTURE


NETNAME	MIN_LINE_WIDTH
B1	VDDA 12MIL
B2	VDDX 12MIL
B3	VODE 12MIL



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	602-10218-0001-200		
ID	p218_a02	PAGE	18 OF 31
NAME	twynhamer	DATE	27-SEP-2004

A	B	C	D	E	F	G	H
---	---	---	---	---	---	---	---


[illegible][illegible][illegible][illegible]

	NET_NAME	MIN_LINE_WIDTH	NET_SPACING_RULE
	OUT1 DACB_C_OUT	7.5MIL	20MIL
	OUT1 DACB_CVBS_OUT	7.5MIL	20MIL
	OUT1 DACB_PB_OUT	7.5MIL	20MIL
	BT1 MDIN_PBout_C	5MIL	20MIL
	BT1 MDIN_Cout_C	5MIL	20MIL
	BT1 MDIN_Yout_C	5MIL	20MIL
18<	BT1 MINIDIN_Y_CVBSin	7.5MIL	20MIL
	BT1 MDIN_Yin_C	5MIL	20MIL
	BT1 MDIN_Yin_clamp	5MIL	20MIL
	BT1 MDIN_Cin_C	5MIL	20MIL
18<	BT1 MINIDIN_Cin	5MIL	20MIL
	BT1 MDIN_Cin_clamp	5MIL	20MIL
	IN1 DACB_VDD	12MIL	
	IN1 DACB_VREF	12MIL	
	IN1 DACB_RSET	12MIL	

XTAL and GPU's GND



NETNAME	MIN_LINE_WIDTH	NET_SPACING_RULE
B1 VidInt_Y_CVBSin	20MIL	
B1 VidInt_Cin	20MIL	
B1 VidInt_CVBSin	20MIL	
B1 VidInt_Y_F	20MIL	
B1 VidInt_C_F	20MIL	
B1 VidInt_CVBS_F	20MIL	
B1 SEC_CVBS1A	20MIL	
B1 SEC_LUMA	20MIL	
B1 SEC_CHROMA	20MIL	
B1 SEC_CVBS	20MIL	
B1 TUNER_CVBS	20MIL	
IN XTALIN	4MIL	
IN XTALOUT	4MIL	
IN PLLVDD	12MIL	
IN VID_PLLVDD	12MIL	



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


The schematic diagram illustrates the SW SIDE of the board, divided into two main functional areas: GPIO & JTAG and GPIO PWM FAN Control1.

GPIO & JTAG Section:

- GPIO Connections:** The 9/14 MISC1 header is connected to various components. J1 (THERMDC) and K1 (THERMDA) are connected to the THERMDC and THERMDA pins. J2 (JT-TCK) and K2 (JT-TMS) are connected to the JT-TCK and JT-TMS pins. J3 (JT-TDI GPU) and K3 (JT-TDI GPU) are connected to the JT-TDI GPU pins. J4 (JT-TDO GPU) and K4 (JT-TDO GPU) are connected to the JT-TDO GPU pins. J5 (JT-TRST) and K5 (JT-TRST) are connected to the JT-TRST pins.
- JTAG Connections:** The JTAG connections are shown as follows:
 - JTAG_TCK: Connected to A111.
 - JTAG_TMS: Connected to A111.
 - JTAG_TDI: Connected to A112.
 - JTAG_TDO: Connected to A112.
 - JTAG_TRST: Connected to A113.
- Thermal Monitoring:** The THERMDC and THERMDA pins are connected to the THERMDC and THERMDA pins. The THERMDC pin is connected to the THERMDC pin. The THERMDA pin is connected to the THERMDA pin.
- Power and Grounding:** The 5V AGP pin is connected to the 5V AGP pin. The GND pin is connected to the GND pin.


GPIO PWM FAN Control1 Section:

- FAN Control:** The FAN control circuit is shown. The FAN pin is connected to the FAN pin. The FAN pin is connected to the FAN pin. The FAN pin is connected to the FAN pin.
- Power and Grounding:** The 12V AGP pin is connected to the 12V AGP pin. The GND pin is connected to the GND pin.

[illegible][illegible]

Schematic diagram of the AT25F1024 SPI memory chip connected to an AVR microcontroller. The chip is connected via a 10K pull-up resistor (R29) to the A3V3 supply. The chip's pins are: 7 (HOLD) to A3V3, 3 (WP) to A3V3, 1 (CS) to ROMCS*, 5 (S1) to ROM_S1, 2 (S0) to ROM_S0, 6 (SCK) to ROM_SCLK, 8 (VCC) to 3V3, and 4 (GND) to GND. A 0.1uF capacitor (C34) is connected between VCC and GND. The chip is labeled U1 AT25F1024 with pins SOB, SOB, and COMMON.


SROM MAPPING	
ROM	1V4x
S0	ROM_S0
S1	ROM_S1
SCK	ROM_SCK
CS*	ROM_CS*



```

|SROM MAPPING-----
|ROM              NV4x
|S0               ROM_S0
|SI               ROM_SI
|SCK              ROM_SCK
|CS*              ROM_CS*



```




DETAIL	DRAWING DETAIL CONTINUED...		
ID	p218_a02	PAGE	21 OF 31
NAME	fwynhamer	DATE	SEP 03 2001

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

Power Supply: TMDPSPLLVDV/TMDSIOVDD/EXT-POWER CONNECTOR




NETNAME	MIN_LINE_WIDTH	VOLTAGE
B1 5V_FUSED	12MIL	5V
DDC_5V	DDC_5V	5V
B1 TMD5ABPLL_ADJ	10MIL	3.3V
TMD5_PLLVDD	TMD5_PLLVDD	3.3V
B1 M10A2V5_VREF	10MIL	
TMD5_I0VDD	TMD5_I0VDD	3.3V
GND		0V
B1 DACB_A3V3_ADJ	10MIL	3.3V
DACB_A3V3	DACB_A3V3	3.3V



POWER_TMDSPPLL_REGO



$$V_{out} = V_{Ref} * (1 + R_{top}/R_{bot})$$
$$3.31V = 1.175V * (1 + (100/182))$$

External Power Connector



NOTE:
Shutdown the power before connecting or disconnecting External Power


External Power Detection



POWER_DDC5



Power Supply .. ISL6549 FBVDD and A3V3



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA


NV_PN	602-10218-0001-200
-------	--------------------

ID	p218 a02	PAGE	23 OF 31
----	----------	------	----------


ID	p218_a02	PAGE	23 of 31
NAME	fwynhamer	DATE	27-SEP-2004

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVVDD and PEX Power



BR02VDD: 1.3V @ 5A
(INCLUDES GPUPEXVDD @ 2A)

NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	602-10218-0001-200		
ID	p218_a02	PAGE	24 OF 31
NAME	fwynhamer	DATE	27-SEP-2004

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

BIOS, Straps, Misc

Assembly: BIOS

Mechanical parts

1

2

3

4

5



1

2

3


4

5



Straps

STUFF BETWEEN 1K & 2.7K
BOND OPTION 0 = DISCRETE




REG: NV_PEXTDEV_BOOT_0

Bit	Signal	VALUE_ID	VALUES
00:	PCI_AD_SWAP	PCI_AD_SWAP	0 REVERSED 1 NORMAL
01:	SUB_VENDOR	SUB_VENDOR	0 NO_BIOS 1 read from BIOS
02:	RAM_CFG_0	RAM_CFG[3:0]	0000 RFU 0001 RFU 0010 RFU 0011 RFU 0100 RFU 0101 RFU 0110 RFU 1111 RFU
03:	RAM_CFG_1		
04:	RAM_CFG_2		
05:	RAM_CFG_3		
06:	CRYSTAL_0	CRYSTAL[1:0]	00 15.500 Mhz 01 14.31818 Mhz 10 27.000 Mhz
22:	CRYSTAL_1		
07:	TV_MODE_0	TV_MODE[1:0]	11 unknown 00 SECAM 01 NTSC 10 PAL
08:	TV_MODE_1		
09:	AGP8xEnable	AGP_30_8x	11 CRT 0 AGP8x enabled
10:	AGP_8Bx	AGP_8Bx[0]	1 AGP8x disabled 0 8Bx enabled
11:	AGP_FASTWR	AGP_FASTWR[0]	1 8Bx disabled 0 enabled
12:	PCI_DEVIO_0	PCI_DEVIO[3:0]	1 disabled 0000 0x140 ... 1111 0x014F 0000 (default 0x140)
13:	PCI_DEVIO_1		
20:	PCI_DEVIO_2		
21:	PCI_DEVIO_3		
14:	BUS_TYPE	BUS_TYPE[0]	0 PCI 1 AGP
15:	FP_IFACE	FP_IFACE[0]	0 24bit 1 128bit (DEFAULT)
23:	FB_0	FB[1:0]	00 64M 01 128M 10 256M (DEFAULT)
24:	FB_1		
25:	BR	BR[0]	11 512M 0 BRIDGE disabled 1 BRIDGE enabled
26:	BR_128M	BR bits are ignored if BRIDGE is disabled	
27:	BR_AGP		
28:	BR_10		
29:	ROM_TYPE_0	ROM_TYPE[1:0]	00 Parallel 01 Serial_AT25F 10 Serial_SST45VF 11 RFU
30:	ROM_TYPE_1		
16:	USER_0	STRAP_USER[3:0]	0000 (default)
17:	USER_1		
18:	USER_2		
19:	USER_3		

REG: NV_STRAP_1

Bit	Signal	VALUE_ID	VALUES
11:	PEX_PLL_EN_TERM100		0 (default -- internal term on)
12:	3G10_PADCfg_LUT_ADR[0]		
13:	3G10_PADCfg_LUT_ADR[1]		
14:	3G10_PADCfg_LUT_ADR[2]		



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



NV_PN	602-10218-0001-200		
ID	p218_a02	PAGE	25 OF 31
NAME	twynhamer	DATE	27-SEP-2004

ASSEMBLY	NV43-U+BR02 AGP board, 8Mx32 DDR3, 128MB/128-bit, VGA + DVI-I + VIDEO-In + HDTV-out +Thermal
PAGE DETAIL	STRAPS - Mechanical

[illegible]

A		B		C		D		E		F		G		H	
1	*** Part Cross-Reference for the entire design ***														
	BKT1	BRACKET	25												
	C1	C	16	C87	C	24	C571	C	3	C660	C	5			
	C2	C	14	C88	C	24	C572	C	6	C661	C	3			
	C3	C	14	C89	C	24	C573	C	9	C662	C	9			
	C4	C	14	C90	C_POL	23	C574	C	5	C663	C	5			
	C5	C	15	C91	C	24	C575	C	3	C664	C	9			
	C6	C	13	C92	C	24	C576	C	3	C665	C	12			
	C7	C	13	C93	C_POL	24	C577	C	5	C666	C	3			
	C8	C	13	C94	C_POL	24	C578	C	2	C667	C	9			
2	C9	C	14	C95	C_POL	24	C579	C	2	C668	C	5			
	C10	C	14	C96	C_POL	24	C580	C	12	C669	C	3			
	C11	C	14	C97	C_POL	24	C581	C	9	C670	C	9			
	C12	C	13	C98	C_POL	24	C582	C	23	C671	C	6			
	C13	C	13	C99	C_POL	23	C583	C	9	C672	C	6			
	C14	C	13	C100	C	24	C584	C	3	C673	C	5			
	C15	C	14	C101	C	24	C585	C	3	C674	C	3			
	C16	C	19	C102	C	24	C586	C	5	C675	C	6			
	C17	C	19	C103	C	24	C587	C	6	C676	C	6			
	C18	C	14	C104	C	24	C588	C	9	C677	C	6			
3	C19	C	14	C110	C	2	C589	C	5	C678	C	6			
	C20	C	19	C501	C	22	C590	C	9	C679	C	9			
	C21	C	13	C502	C	22	C591	C	9	C680	C	9			
	C22	C	13	C503	C	22	C592	C	3	C681	C	5			
	C23	C	13	C504	C	22	C593	C	5	C682	C	3			
	C24	C	19	C505	C	24	C594	C	9	C683	C	9			
	C25	C	21	C506	C	23	C595	C	5	C684	C	3			
	C26	C	12	C507	C	23	C596	C	9	C685	C	9			
	C27	C	18	C508	C	24	C597	C	8	C686	C	8			
	C28	C	21	C509	C	24	C598	C	3	C687	C	3			
4	C29	C	7	C510	C	24	C599	C	3	C688	C	9			
	C30	C	18	C511	C	24	C600	C	9	C689	C	9			
	C31	C	21	C512	C	24	C601	C	3	C690	C	5			
	C32	C	21	C513	C	23	C602	C	5	C691	C	8			
	C33	C	21	C514	C	24	C603	C	9	C692	C	6			
	C34	C	21	C515	C	24	C604	C	6	C693	C	9			
	C35	C	7	C516	C	23	C605	C	5	C694	C	5			
	C36	C	12	C517	C	24	C606	C	8	C695	C	3			
	C37	C	21	C518	C	24	C607	C	9	C696	C	3			
	C38	C	22	C519	C	23	C608	C	3	C697	C	12			
5	C39	C	4	C520	C	22	C609	C	2	C698	C	6			
	C40	C	2	C521	C	23	C610	C	2	C699	C	3			
	C41	C	2	C522	C	22	C611	C	12	C700	C	12			
	C42	C	17	C523	C	24	C612	C	5	C701	C	9			
	C43	C	15	C524	C	23	C613	C	5	C702	C	6			
	C44	C	15	C525	C	22	C614	C	9	C703	C	9			
	C45	C	15	C526	C	22	C615	C	3	C704	C	6			
	C46	C	2	C527	C	22	C616	C	9	C705	C	6			
	C47	C	2	C528	C	23	C617	C	5	C706	C	3			
	C48	C	2	C529	C	23	C618	C	5	C707	C	5			

ASSEMBLY		NV43-U+BR02 AGP board, 8Mx32 DDR3, 128MB/128-bit, VGA + DV1-1 + VIDEO-In + HDTV-out +Thermal													
PAGE DETAIL		<edit here to insert page detail>													

NV_PN		602-10218-0001-200													
ID	p218_a02	PAGE	28 OF 31												
NAME	fwynhamer	DATE	27-SEP-2004												

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA

	A	B	C	D	E	F	G	H
1	C749 C 16 C750 C 6 C751 C 16 C752 C 13 C753 C 6 C754 C 6 C755 C 9 C756 C 6 C757 C 15 C758 C 12 C759 C 7 C760 C 6 C761 C 6 C762 C 7 C763 C 6 C764 C 6 C765 C 7 C766 C 6 C767 C 13 C768 C 6 C769 C 7 C770 C 6 C771 C 16 C772 C 15 C773 C 13 C774 C 12 C775 C 15 C776 C 15 C777 C 7 C778 C 7 C779 C 6 C780 C 6 C781 C 15 C782 C 9 C783 C 6 C784 C 6 C785 C 16 C786 C 15 C787 C 15 C788 C 7 C789 C 12 C790 C 6 C791 C 6 C792 C 17 C793 C 15 C794 C 6 C795 C 6 C796 C 14 C797 C 14 C798 C 12 C799 C 6 C800 C 9 C801 C 7 C802 C 17 C803 C 16 C804 C 15 C805 C 7 C806 C 7 C807 C 7 C808 C 12 C809 C 16 C810 C 7 C811 C 9 C812 C 23 C813 C 6 C814 C 6 C815 C 6 C816 C 7 C817 C 7 C818 C 16 C819 C 6 C820 C 14 C821 C 6 C822 C 7 C823 C 16 C824 C 16 C825 C 17 C826 C 14 C827 C 20 C828 C 7 C829 C 20 C830 C 7 C831 C 6 C832 C 15 C833 C 19 C834 C 7 C835 C 6 C836 C 2 C837 C 20	C838 C 16 C839 C 7 C840 C 12 C841 C 13 C842 C 19 C843 C 6 C844 C 16 C845 C 7 C846 C 12 C847 C 16 C848 C 9 C849 C 16 C850 C 12 C851 C 9 C852 C 19 C853 C 20 C854 C 6 C855 C 10 C856 C 10 C857 C 10 C858 C 17 C859 C 16 C860 C 15 C861 C 7 C862 C 2 C863 C 10 C864 C 6 C865 C 20 C866 C 10 C867 C 15 C868 C 6 C869 C 10 C870 C 19 C871 C 9 C872 C 9 C873 C 20 C874 C 15 C875 C 12 C876 C 12 C877 C 21 C878 C 12 C879 C 11 C880 C 16 C881 C 21 C882 C 22 C883 C 9 C884 C 20 C885 C 11 C886 C 12 C887 C 10 C888 C 20 C889 C 12 C890 C 12 C891 C 12 C892 C 12 C893 C 22 C894 C 12 C895 C 9 C896 C 22 C897 C 20 C898 C 12 C899 C 10 C900 C 17 C901 C 12 C902 C 12 C903 C 12 C904 C 9 C905 C 22 C906 C 7 C907 C 12 C908 C 22 C909 C 22 C910 C 21 C911 C 9 C912 C 22 C913 C 11 C914 C 22 C915 C 11 C916 C 12 C917 C 9 C918 C 12 C919 C 9 C920 C 9 C921 C 11 C922 C 12 C923 C 12 C924 C 11 C925 C 12 C926 C 18	C927 C 18 C928 C 18 C929 C 12 C930 C 12 C931 C 18 C932 C 9 C933 C 12 C934 C 18 C935 C 18 C936 C 18 C937 C 12 C938 C 18 C939 C 18 C940 C 12 C941 C 12 C942 C 12 C943 C 12 C944 C 18 C945 C 18 C946 C 12 C947 C 12 C948 C 18 C949 C 18 C950 C 18 C951 C 9 C952 C 9 C953 C 18 C954 C 18 C955 C 11 C956 C 18 C957 C 11 C958 C 18 C959 C 18 C960 C 9 C961 C 18 C962 C 18 C963 C 19 C964 C 18 C965 C 18 C966 C 18 C967 C 18 C968 C 18 C969 C 18 C970 C 19 C971 C 19 C972 C 18 C973 C 18 C974 C 18 C975 C 18 C976 C 18 C977 C 18 C978 C 18 C979 C 18 C980 C 13 C981 C 14 C982 C 19 C983 C 18 C984 C 19 C985 C 19 C986 C 19 C987 C 19 C988 C 19 C989 C 19 C990 C 19 C991 C 19 C992 C 19 C993 C 19 C994 C 19 C995 C 19 C996 C 19 C997 C 19 C998 C 19 C999 C 13 C1000 C 14 C1001 C 14 C1002 C 14 C1003 C 16 C1004 C 14 C1005 C 13 C1006 C 13 C1007 C 13 C1008 C 15 C1009 C 13 C1010 C 22 C1011 C 22 CN501 CON_AGP 2 D1 D_3PIN_AC 19 D2 D_3PIN_AC 19 D3 D_3PIN_AC 13	D4 D_3PIN_AC 13 D5 D_3PIN_AC 13 D6 D_3PIN_AC 14 D7 D_3PIN_AC 14 D8 D_3PIN_AC 14 D9 D_SCHOTTKY 21 D10 D_SCHOTTKY 24 D11 D_SCHOTTKY 23 D12 D_SCHOTTKY 24 D501 D_3PIN_AA 24 D502 D_ZENER_3PIN_AA 24 D503 D_SCHOTTKY_3PIN_AA 24 D504 D_SCHOTTKY_3PIN_AA 23 D505 D_3PIN_AA 24 D506 D_SCHOTTKY 22 D507 D_3PIN_AC 19 D508 D_3PIN_AC 19 D509 D_3PIN_AC 19 D510 D_3PIN_AC 19 D511 D_3PIN_AC 15 D512 D_3PIN_AC 16 D513 D_3PIN_AC 19 D514 D_3PIN_AC 14 D515 D_3PIN_AC 14 D516 D_3PIN_AC 13 D517 D_3PIN_AC 13 D518 D_3PIN_AC 13 D519 D_3PIN_AC 14 D520 D_3PIN_AC 13 D521 D_3PIN_AC 14 F1 F_POLYSW 24 F501 F_POLYSW 22 J1 CON_DSUB15HD 14 J2 CON_DSUB15HD 13 J3 CON_MINIDIN_10 19 J4 CON_DVI_I 16 J5 CON_DVI_I 15 J6 HDR_1X2 21 J7 HDR_1X4 22 J501 HDR_2X4 4 L1 L 14 L2 L 14 L3 L 14 L4 L 13 L5 L 13 L6 L 13 L7 L 14 L8 L 14 L9 L 14 L10 L 13 L11 L 13 L12 L 13 L13 L 21 L14 L 23 L15 L 24 L16 L 24 L17 L 24 L18 L 24 L19 L 23 L501 L 19 L502 L 19 L503 L 19 L504 L 19 L505 L 19 L506 L 14 L507 L 14 L508 L 13 L509 L 13 LB1 L 22 LB2 L 19 LB3 L 19 LB501 L 3 LB502 L 3 LB503 R 6 LB504 L 6 LB505 L 3 LB506 L 3 LB507 L 3 LB508 L 6 LB509 L 6 LB510 L 6 LB511 L 15 LB512 L 7 LB513 L 14 LB514 L 7 LB515 L 13 LB516 L 16 LB517 L 16 LB518 L 17				
2								
3								
4								
5								
		ASSEMBLY NV43-U+BR02 AGP board, 8Mx32 DDR3, 128MB/128-bit, VGA + DVI-I + VIDEO-In + HDTV-out +Thermal						NVIDIA CORPORATION 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA
		PAGE DETAIL <edit here to insert page detail>						NV_PN 602-10218-0001-200
						ID p218_a02	PAGE 29 OF 31	
						NAME fwynhamer	DATE 27-SEP-2004	
	A	B	C	D	E	F	G	H

A		B		C		D		E		F		G		H	
1	LB519	L	15	R32	R	21	R531	R	23	R620	R	16			
	LB520	L	10	R33	R	10	R532	R	24	R621	R	16			
	LB521	L	19	R34	R	10	R533	R	23	R622	R	16			
	LB522	L	22	R35	R	21	R534	R	23	R623	R	19			
	LB523	L	20	R36	R	21	R535	R	23	R624	R	19			
	LB524	L	20	R37	R	21	R536	R	23	R625	R	4			
	LB525	L	10	R38	R	21	R537	R	23	R626	R	4			
	LB526	L	22	R39	R	21	R538	R	24	R627	R	4			
	LB527	L	18	R40	R	21	R539	R	23	R628	R	4			
	LB528	L	18	R41	R	11	R540	R	24	R629	R	22			
2	LB529	L	18	R42	R	11	R541	R	24	R630	R	22			
	LB530	L	14	R43	R	11	R542	R	24	R631	R	10			
	LB531	L	14	R44	R	20	R543	R	23	R632	R	10			
	LB532	L	16	R45	R	20	R544	R	24	R633	R	2			
	LB533	L	13	R46	R	17	R545	R	24	R634	R	17			
	LB534	L	13	R47	R	17	R546	R	24	R635	R	11			
	LB535	L	15	R48	R	19	R547	R	24	R636	R	21			
	MEC1	MEC_SCREW	25	R49	R	17	R548	R	24	R637	R	11			
	MEC2	MEC_SCREW	25	R50	R	19	R549	R	5	R638	R	22			
	MEC3	MEC_SCREW	25	R51	R	17	R550	R	5	R639	R	11			
3	MEC4	MEC_SCREW	25	R52	R	16	R551	R	5	R640	R	22			
	MEC5	HEATSINK	25	R53	R	16	R552	R	8	R641	R	22			
	Q1	Q_PNP	19	R54	R	16	R553	R	4	R642	R	11			
	Q2	Q_FET_N_ENH	19	R55	R	16	R554	R	8	R643	R	21			
	Q3	Q_FET_N_ENH	21	R56	R	16	R555	R	8	R644	R	22			
	Q4	Q_FET_N_ENH	21	R57	R	16	R556	R	4	R645	R	22			
	Q5	Q_FET_N_ENH	19	R58	R	8	R557	R	4	R646	R	23			
	Q6	Q_FET_N_ENH	19	R59	R	8	R558	R	4	R647	R	25			
	Q7	Q_FET_N_ENH	21	R60	R	8	R559	R	4	R648	R	25			
	Q8	Q_PNP	2	R61	R	8	R560	R	4	R649	R	11			
4	Q9	Q_FET_N_ENH	2	R62	R	8	R561	R	8	R650	R	22			
	Q10	Q_FET_N_ENH	24	R63	R	8	R562	R	8	R651	R	21			
	Q11	Q_FET_N_ENH	24	R64	R	2	R563	R	4	R652	R	25			
	Q12	Q_FET_N_ENH	24	R65	R	2	R564	R	4	R653	R	11			
	Q13	Q_FET_N_ENH	23	R66	R	5	R565	R	4	R654	R	25			
	Q14	Q_FET_N_ENH	23	R67	R	4	R566	R	4	R655	R	25			
	Q15	Q_FET_P_ENH	24	R68	R	4	R567	R	8	R656	R	25			
	Q16	Q_FET_N_ENH	24	R69	R	4	R568	R	8	R657	R	25			
	Q17	Q_FET_N_ENH	24	R70	R	2	R569	R	8	R658	R	25			
	Q18	Q_FET_N_ENH	24	R71	R	2	R570	R	8	R659	R	21			
5	Q19	Q_FET_N_ENH	19	R72	R	2	R571	R	8	R660	R	25			
	Q501	Q_FET_N_ENH	24	R73	R	2	R572	R	8	R661	R	25			
	Q502	Q_FET_N_ENH	24	R74	R	2	R573	R	2	R662	R	25			
	Q503	Q_FET_N_ENH	23	R75	R	2	R574	R	8	R663	R	25			
	Q504	Q_FET_N_ENH	23	R76	R	2	R575	R	2	R664	R	11			
	Q505	Q_FET_N_ENH	22	R77	R	2	R576	R	8	R665	R	25			
	Q506	Q_FET_P_ENH	24	R78	R	2	R577	R	8	R666	R	21			
	Q507	Q_FET_N_ENH	23	R79	R	5	R578	R	8	R667	R	25			
	Q508	Q_FET_N_ENH	23	R80	R	24	R579	R	8	R668	R	25			
	Q509	Q_FET_N_ENH	23	R81	R	24	R580	R	8	R669	R	11			

ASSEMBLY

NV43-U+BR02 AGP board, 8Mx32 DDR3, 128MB/128-bit, VGA + DVI-I + VIDEO-In + HDTV-out +Thermal

PAGE DETAIL

<edit here to insert page detail>

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA

NV_PN

602-10218-0001-200

ID

p218_a02

PAGE

30 OF 31

NAME

fwynhamer

DATE

27-SEP-2004

[illegible]