








V038-0A







UNIVERSAL VREFGC CIRCUIT (2X, 4X, 8X)




RSET	499R	THE VALUES OF RSET AND R2SET SHOWN IN THE TABLE MAY BE APPROXIMATE VALUES ONLY (SUITABLE FOR PROTOTYPING) BEFORE GOING INTO PRODUCTION. CONTACT YOUR ATI REPRESENTATIVE FOR THE RSET/R2SET VALUES QUALIFIED FOR MASS PRODUCTION
R2SET	715R	



MEMORY CHANNEL A




MEMORY CHANNEL B








MEMMODE[0]	MEMORY IO VOLTAGE	
01	2.5V (DDR)	Default
1 0	1.8V (DDR)	
11	3.3V (SDR)	


CORE REGULATOR VDDC

APW7120 Application Circuit





Alt. regulator for +1.8V
Vout = 1.8V
Iout = 500mA MAX



I31-0111719-A35

I31-0111719-N03

I31-0111719-A30

MS-V038 ATI 9250


Size	Document Number	Rev
Cuspm		10
Date:	Monday, August 01, 2005	Sheet 7 of 16

OPTION STRAPS


STRAPS	PIN	DESCRIPTION	DEFAULT
AGPFBSKEW(1:0)	GPIO(1:0)	AGP 1x clock feedback phase adjustment wrt refclk(cpucclk) 00 - refclk slightly earlier than feedback 01 - refclk 1 tap earlier than feedback 10 - refclk 1 tap later than feedback 11 - refclk 2 taps earlier than feedback clock	00 (internal pull-down)
X1CLK_SKWE(1:0)	GPIO(3:2)	Clock phase adjustment between x1 clk and x2clk 00 - 0 tap delay 01 - 1 tap delay 10 - 2 taps delay 11 - 3 taps delay	00 (internal pull-down)
ROMIDCFG(3:0)	GPIO(9,13:11)	If no ROM attached, controls chip IDIs. If rom attached identifies ROM type 0000 - No ROM, CHG_ID=0 0001 - No ROM, CHG_ID=1 0100 - reserved 0110 - reserved 1000 - Parallel ROM, chip IDIs from ROM 1001 - Serial AT25F1024 ROM (Atmel), chip IDIs from ROM 1010 - Serial AT45DB01 ROM (Atmel), chip IDIs from ROM 1011 - Serial M25P05/10 ROM (ST), chip IDIs from ROM 1100 - Reserved 1100 - Serial NX25F011B ROM (ISSI), chip IDIs from ROM	1100
ID_DISABLE	GPIO(8)	0 - Normal operation 1 - Shuts the chip down by not responding to any config cycles In a system with two graphics chips, one on the motherboard, the other on add-in card, the strap can be used to disable one of the two through a jumper.	0 (internal pull-down)
BUSCFG(2:0)	GPIO(6:4)	Controls bus type, CLK PLL select, and IDSEL 000 - 1.5V BUS -> AGP 4x, PLL clk, IDSEL=AD16 000 - 3.3V BUS -> AGP 1x/2x, PLL clk, IDSEL=AD16 001 - 1.5V BUS -> AGP 4x, PLL clk, IDSEL=AD17 001 - 3.3V BUS -> AGP 1x/2x, PLL clk, IDSEL=AD17 010 - 1.5V BUS -> AGP 1x/2x, PLL clk, IDSEL=AD16 010 - 3.3V BUS -> AGP 1x/2x, PLL clk, IDSEL=AD16 011 - 1.5V BUS -> AGP 1x/2x, PLL clk, IDSEL=AD17 011 - 3.3V BUS -> AGP 1x/2x, PLL clk, IDSEL=AD17 100 - PCI 66MHz, PLL clk 101 - PCI 33MHz, 3.3v, REF clk 110 - 1.5V BUS -> AGP 1x, REF clk, IDSEL=AD16 110 - 3.3V BUS -> AGP 1x, REF clk, IDSEL=AD16 111 - 1.5V BUS -> AGP 1x, REF clk, IDSEL=AD17 111 - 3.3V BUS -> AGP 1x, REF clk, IDSEL=AD17 Note that for AGP configurations GPIO(4) acts as the IDSEL strap. For PCI it acts as the PLL bypass (33 or 66MHz) strap.	000 (internal pull-down)
VGA_DISABLE	GPIO(7)	0 - VGA controller capability enabled. 1 - The device will not be recognized as the system's VGA controller.	0
MULTIFUNC(1:0)	LCDDATA(17:16)	Multi-function device select 00 - single function device. 01 - two function device. No AGP in either function 10 - two function device, AGP only in function 0 11 - two function device. AGP in both functions If BUSCFG pin based straps are set to PCI, then AGP will not be enabled in any function. See AGP function table below for detail on AGP ability claims.	10
VIP_DEVICE	LCDDATA(20) STRAP T	Indicates if any slave VIP host devices drove this in low during reset. 0 - Slave VIP host port devices present 1 - No slave VIP host port devices reporting presence during reset	0

STRAP P	INTERRUPT
LOW	ENABLED (DEFAULT)
HIGH	DISABLED


STRAPS	PIN	DESCRIPTION
DC_STRAP1	LCDDATA12	Internal TMDS Enabled 0 - Disabled 1 - Enabled
DC_STRAP2	LCDDATA13	Video Capture Enabled 0 - Disabled 1 - Enabled
DC_STRAP4 DC_STRAP5	LCDDATA15 LCDDATA19	DAC2 Configuration DAC2 Off DAC2 On as CRT DAC2 On as TV/OUT DAC2 On as TV/OUT and CRT
DC_STRAP6	LCDDATA18	TVO Standard Default (Resistor pull-up and switch short to GND) 0 - PAL (on board resistor pull-down and switch closed) 1 - NTSC (on board resistor pull-up)






Daughter Card Straps



MS-V038 ATI 9250






Put 1 1uF cap per power pin of memory

PRIMARY CRT


Place close to ASIC

OPTIONAL ESD/HOTPLUG PROTECTION DIODES




MS-V038 ATI 9250

Size	Document Number	Rev
Cuspm		10
Date:	Monday, August 01, 2005	Sheet 11 of 16




PRIMARY DVI-I CONNECTOR

CRT SCREWS




Heatsink



MS-V038 ATI 9250

Size	Document Number	Rev
Custom		10
Date:	Monday, August 01, 2005	Sheet 14 of 16

		Title		Schematic No.		Date:	
		RV280 LP AGP8x 128MB 16Mx16 DDR		105-A165XX-00		Friday, July 29, 2005	
		REVISION HISTORY					Rev 10
Sch Rev	Date	REVISION DESCRIPTION					
0 00A	03/25/03	Based on 105-A062xx-00 schematic (pg2) Add pull-up on CS# for flashrom (pg5) Replace swiching VDDC regulator with Op-Amp regulator circuit (pg5) Add Op-Amp regulator circuit for low-cost design (pg6) Add Op-Amp regulator circuit for low-cost design (pg6) Remove C317 Thru-hole Alum. Cap for MVDDC (pg6) Add +3.3V_BUS directly to +MVDDC option (pg11) Modify VO connector filter chassis ground connections					
	04/01/03	(pg5) Replace VDDC 470uF with thru-hole (pg6) Add thru-hole 470uF on +MVDDC for option					
	04/10/03	(pg6) Remove C1, C17 and C1034					
1 00B	05/14/03	(pg5) Remove Q811 and Q814 (pg6) Add C805 10uF tant. cap on +MPVDD (pg6) Add R112 to bypass opamp for +MVDDC (pg6) Remove diodes (D10 and D11) and resistors (R111, R1261, R1262, R1263 and R1264) for +MVDDC (pg5, 6) Add R104 to drive +MVDDC from alternate shunt reference (pg7) Add jumper J1 for PAL TVO default (Layout) Add silscreen for switch and jumper (Layout) Correct MiniDIN J6 footprint (Layout) Correct diode clearance for manufacturing request (Layout) Move sticker location					
2 00	05/30/03	(pg9) Replace a 2-pin with a 3-pin jumper for NTSC/PAL section. (pg5) Add R812, R813 and R815 for +MVDDC voltage adjustment (Layout) Change footprint of P/N4238010600					
3 0A	07/15/05	Redesign form 8999-1A schematic					

D

C

B

A

D

C

B

A