
MS-V005 00A


ATI-PCIEXPRESS RV410 BGA 8MX32 DDRIII, VGA, SCART(VIA VT1623M), TV-OUT, DVI

TITLE	PAGE
COVER	1
BLOCK	2
PCI-EXPRESS CONNECTOR	3
RV410 PCIE_INTERFACE	4
RV410_MAIN	5
RV410_POWER	6
RV410 GND	7
REGULATOR FOR GPU,MEMORY AND OTHERS	8-10
RV410_MEM_A_B	11
GDDRIII_A_B_Rank0 & Bank1	12,13
STRAPPING	14
FAN	15
CRT FILTER	16
DVI-I CONNECTOR	17
VIA-VT1623M	18


FREQUENCY	MHZ
CORE	425
MEMORY	430


	MS-V005 ATI RV410						
Size B	Document Number	COV	ER				Rev 00A
Date:	Friday, December 10,	2004	Sheet	1	of	18	







NOTE: some of the PCIE testpoints will be available trought via on traces.












VDDC




	MS-V00			-		
Size B	Pocument Number Regulation	tor of (3P l	J		Rev 00A
Date:	Friday, December 10, 2004	Sheet	8	of	18	•
	2			1		

7 6 5 4 4









RV410 Shared	Straps		REV. 0.5
STRAPS	PIN	DESCRIPTION	VALUE
PCIE_SWING	GPIO(0)	Transmitter Swing Control 0: 50% Tx output swing mode 1: full Tx output swing	1
TRANSMIT_DE-EMPHASIS	GPIO(1)	Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled	1
PCIE_MODE (ATI Internal)	GPIO(3:2)	PCE mode: 00: PCI Express 1.0 k mode 01: Kyrene-compatible mode 10: PCI Express 1.0 mode 11: RESERVED	00
TX_IEXT	GPIO(4)	Transmitter Extra Current 0: normal mode 1: extra current in Tx output stage	0
FORCE_COMPLIANCE	GPIO(5)	Force chip to get to compliance state quickly for Tester purposes 0: Normal operation 1: Force to compliance state	0
PLL_BW (ATI Internal)	GPIO(6)	0: Full PLL Bandwidth 1: Reduced PLL bandwidth	0
DEBUG_ACCESS	GPIO(8)	Strap to set the debug muxes to bring out DEBUG signals even if registers are inaccessible 0: Disable debug access 1: Enable debug access	0
ROMIDCFG(3:9)	GPIO(9,13:11)	If no ROM attached, controls chip IDIs. If rom attached identifies ROM type. GPP(0)1,11,2,11] 000x- No ROM,CHG_ID=00 001x- No ROM,CHG_ID=01 001x- No ROM,CHG_ID=01 101x- No Serial MZSP06 ROM (ST) 101x- No Serial MZSP06 ROM (ST) 110x- STAN Serial MZSP06 ROM (ST) 111x- No S	1100
VIP_DEVICE	VSYNC	Indicates if any slave VIP host devices drove this in low during reset. 0 - Slave VIP host port devices present 1 - No slave VIP host port devices reporting presence during reset	1
RFU	HSYNC	RFU 0 - Normal 1 - Not used	0

RV410 Dedicated Straps			REV. 0.2
ZV_VOLTAGE_SEL0	DVOVMODE_0	DVOVMODE_0 is for ZV_LCDCNTL and ZV_LCDDATA(11:0). 0-33 V signaling 1-1.8 V signaling	0
ZV_VOLTAGE_SEL1	DVOVMODE_1	DVOVMODE_1 is for ZV_LCDDATA(23:12) 0-3.3 vsignaling 1 - 1.8 V signaling	0

Board Strai	os		REV. 0.3
STRAPS	PIN	DESCRIPTION	VALUE
MEMTYPE(1:0) GDDR3 loading selection	DVALID, PSYNC.	0 0 2 loads(Dual ranks) 0 1 load(Single rank) 1 0 Reserved 1 1 Reserved	000
DC_Strap1	GPIO(10)	Internal TMDS Enabled 0 - Disabled 1 - Enabled	1
DC_Strap2	LCDDATA(13)	Video Capture Enabled 0 - Disabled 1 - Not detected	0
DC_Strap3	LCDDATA(14)	HDTV out detect 0 - Detected 1 - Enabled	1
DC_Strap4, DEMUX_SEL	LCDDATA(15,19)	Video capture enable 00 - DACZ Off 01 - DACZ On as CRT 10 - DACZ On as CVUT 11 - DACZ On as TVOUT and CRT	01
PAL/NTSC	LCDDATA(18)	TVO Standard Default (Resistor pull-up and switch short to GND) 0 - PAL (on board resistor pull-down and switch closed) 1 -NTSC (on board resistor pull-up)	1

MS-V005 ATI RV410						
Size C	Straps	Rev 00A				
Date:	Eriday Dacombar 10, 2004 Chart of 19					





PRIMARY DVI-I CONNECTOR (DVI-I1)

