





PCI-EXPRESS EDGE CONNECTOR



SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND
BUO	BRING UP ONLY



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title				RV630 GDDR3 - PCI-E Edge Connector			
Size	Document Number					105-B148xx-00D	Rev
C							3
Date:	Wednesday, May 09, 2007			Sheet	1	of	21

Recommended caps:
(see BOM for qualified values/vendors)
10uF , X6S, 0805, 6.3V, 1.4MM MAX THICK
1uF , X6S, 0402, 6.3V
100nF, X7R, 0402
10nF , X7R, 0402

Place close to ASIC

Place close to ASIC

Place R_RTCLK close to XTAL so the main clock line has shortest stub

ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

ATI


RV630 - ASIC MAIN

105-B148xx-00D


Rev 3

Date: Wednesday, May 09, 2007



Sheet 3 of 21



Recommended caps:
(see BOM for qualified values/vendors)
10uF , X6S, 0805, 6.3V, 1.4MM MAX THICK
1uF , X6S, 0402, 6.3V
100nF, X7R, 0402
10nF , X7R, 0402




ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada L3T 7X6
(905) 882-2600



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600


Title RV630 GDDR3 - ASIC Memory Interface (Channel A & B)

Size C	Document Number 105-B148xx-00D	Rev 3
Date: Wednesday, May 09, 2007	Sheet 5 of 21	




ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title		RV630 GDDR3 - ASIC Grounds	
Size	Document Number	105-B148xx-00D	Rev 3
C			
Date:	Wednesday, May 09, 2007	Sheet	6 of 21





Bundle B (closer to the bracket)



C	105-BT48XX-00D		
Date:	Wednesday, May 09, 2007	Sheet	7 of 21









Information on Compatible Controller Parts				
	PWM IC #1	PWM IC #2	PWM IC #3	PWM IC #4
Gate drive voltage	5V, 6V, 12V	5V, 6V, 12V	5V only	12V only
Vref	0.6V	0.6V	0.6V	0.6V
Bootstrap diodes	Internal (DMP D601, D611)	Internal (DMP D601, D611)	External (Populate D601, D611)	Internal (DMP D601, D611)
Phase current adjustable (unbalanced between phases)	Yes	Yes	Yes	TBD
Option Pin Selection				
Pin 10 (IOUT/IMAX/DROOP)	IOUT/DROOP (R662)	IOUT/IMAX	IOUT	IOUT/IMAX
Pin 11 (RT)	R_RT → 10,000,000/Fsw	TBD	R_RT → 18,600,000/Fsw	TBD
Pin 12 (COMP/DROOP)	COMP	DROOP (R663)	COMP	COMP
Pin 14 (SS/ICOMP)	SS/EN	GND (SS fixed internally)	ICOMP (SS dependent on Fsw)	SS
Pin 16 (REFOUT/POK)	POK (Open drain)	IMREFOUT/POK POK voltage = 1.2V	IMREFOUT/POK POK voltage = 1.25V	IMREFOUT/POK POK voltage = 0.6V
Pin 21 (VCC2BV/DROOP)	VCC2BV	VCC2BV	DROOP (R664)	DROOP (R664)

Choosing Different Gate Drive		
Gate Drive	Populate	Do Not Populate
5V Gate Drive	R631, R632	R630, R670, C660, R661, Q661
8V Gate Drive	R630, C660, R661, Q661	R631, R632, R670
12V Gate Drive	R630, C660, R670	R631, R632, R661, Q661

Cases	Behaviour	Notifications
External cable not plugged in +12V_BUS not in regulation	12V_EXT_DET0 = X EN0 → "0" (by R12) EN01 → 3.3V EN02 → "0"	VDDC disabled
External cable not plugged in +12V_BUS in regulation	12V_EXT_DET0 = "1" EN0 → 3V (by R11 and R12) EN01 = 0V EN02 → "1"	VDDC enabled External Power Missing
External cable plugged in +12V_BUS not in regulation	12V_EXT_DET0 = "0" EN0 < 3V (due to low 12V) EN01 = 3.3V EN02 → "0"	VDDC disabled
External cable plugged in +12V_BUS in regulation	12V_EXT_DET0 = "0" EN0 > 3V EN01 = 0V EN02 → "1"	VDDC enabled Normal Operation











Vout = 1.8V ~ 2.85V

Part	Vout	RFB1	RFB2
0.8V Ref	2.03V (1.98V~2.08V)	4.99K p/n 3160499100G	3.24K p/n 3160324100G

	Nominal Value	/ Tolerance	Adjustable range / Notes
Vin (power stage)	12V	/ +/-8% PCIe	ATX12V ver. 2.2 +/-5%
Vout	2V	/ +/-2%-2%	1.8V - 2.85V
Vout ripple (DC)	50mVpp		
Iout	6Aavg, 8Adc_max		
Step load	3Amax		
Vout ripple (AC)	+/-10% or 200mVpp @ 3A step load		
Switching Freq.	~100kHz		THD
Protections			




132-
For Testing purposes only



SMPS03- Regulator for VDDC
Vout = .9V ~ 1.2V

	VDDC	RS1	PWRCNTL_0
0.6V Ref	.9V	N/A	LOW
	1.0V	59.0K 1% ATI # 3160590200G	HIGH
	1.1V	30.9K 1% ATI # 3160309200G	HIGH
	1.2V	20.0K 1% ATI # 3160200200G	HIGH



ATI Technologies Inc.

1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title RV630 GDDR3 - Power Management

Size C Document Number 105-B148xx-00D


Date: Wednesday, May 09, 2007 Sheet 13 of 21

Rev 3


Power up Sequencing



LDO #1: Vin = 2.1V to 3.6V MAX Vout = +1.8V +/- 2% Iout = 0.8A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling






LDO #3: Vin = +1.45V to 2.1VMAX Vout = +1.1V +/- 2% Iout = 1.1A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling



Shared Power Rails



Regulators for +5V, +5V VESA and +5V VESA2





ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title RV630 GDDR3 - Linear Regulators

Size	Document Number	105-B148xx-00D
------	-----------------	----------------

C	Date: Wednesday, May 09, 2007			Sheet	14	of	21
---	-------------------------------	--	--	-------	----	----	----



Date: Wednesday, May 09, 2007 Sheet 14 of 21



SYNC and DDC should be routed from the ASIC to the display connector without switching reference plane or running over split plane


For ESD Protection




A_R_DAC1_F
A_G_DAC1_F
A_B_DAC1_F
DDCDATA_DAC1_R
DDCCLK_DAC1_R
HSYNC_DAC1_R
VSNC_DAC1_R



DB15 pin	Standard VGA	DDC1 Host	DDC2B or DDC2B Host	DDC2AB Host	DDC1/2 Display
11	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Optional
12	Monitor ID bit 1	Data from display	SDA	SDA	Optional
4	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Optional
15	Monitor ID bit 3	Open	SCL	SCL	Optional
9	N/C	+5V	+5V	+5V	Optional
Support	No	Yes	Yes	No	Yes



Based on VESA Display Data Channel (DDC) Standard Ver. 3 Dec. 15, 1997







DB15 pin	Standard VGA	DDC1 Host	DDC2B or DDC2B+ Host	DDC2AB Host	DDC1/2 Display
11	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Optional SDA
12	Monitor ID bit 1	Monitor ID bit 1	Monitor ID bit 1	Monitor ID bit 1	Optional SDA
4	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Optional SCL
15	Monitor ID bit 3	Open	Monitor ID bit 3	Monitor ID bit 3	Optional SCL
9	N/C	+5V	+5V	+5V	Optional
Hardware Support	No	Yes	Yes	No	Yes

Based on VESA Display Data Channel (DDC) Standard Ver. 3 Dec. 15, 1997






The 7-pin MiniDIN footprint allows one of the two MiniDINs:
 - 7-pin Svideo/Composite MiniDIN P/N 6071001500G
 - 4-pin Svideo MiniDIN P/N 6070001000G





ATI Technologies Inc.
 1 Commerce Valley Drive East
 Markham, Ontario
 Canada, L3T 7X6
 (905) 882-2600

Title		RV630 GDDR3 - TVO	
Size	Document Number	105-B148xx-00D	Rev
C			3
Date:	Wednesday, May 09, 2007	Sheet	17 of 21

LM63 is for BU only, until built-in fan controller is verified.



Warning: TS_FDO is not 5V tolerant. MAX sink current 1.65mA



FANSINK FOR RV630 DDR2, p/n 7120033200G



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title RV630 GDDR3- Thermal Management

Size	Document Number	105-B148xx-00D
------	-----------------	----------------

C	Date: Wednesday, May 09, 2007				Sheet	18	of	21
---	-------------------------------	--	--	--	-------	----	----	----

Re

DVI/DVI SCREWS with top tab

BKT1
BRACKET
82200386B0G

DNI
SK1
RV410SOCKET

MT2
MT_Hole_0.136_in_6VIA

PCB1
PCB
109-B14831-00C

<Variant Name>



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title		RV630 GDDR3- Mechanical	
Size	C	Document Number	105-B148xx-00D
Date:	Wednesday, May 09, 2007	Sheet	19 of 21

Rev
3



Title	Schematic No.	Date:
RH PCIE RV630 2x256MB GDDR3 DUAL DL-DVI-I VIVO FH	105-B148xx-00D	Saturday, May 05, 2007


REVISION HISTORY

NOTE: This schematic represents the PCB, it does not represent any specific SKU.
For Stuffing options (component values, DNI , ? please consult the product specific BOM.
Please contact ATI representative to obtain latest BOM closest to the application desired.

Rev

3

Sch Rev	PCB Rev	Date	REVISION DESCRIPTION
0	00A	07/02/06	Initial design for RV630 GDDR3
1	00B	04/09/07	Added pull down MR5 on JTAG_MODE (pg 7) Connected C239, C241, C289, C291, C339, C341, C389, C391 to GND instead of MVDD (MTAG recommendation) (pg 8/9) Added C244, C245, C292, C293, C344, C345, C394, C395, C444, C445, C492, C493, C544, C545, C592, C593 for noise reduction (pg 8/9) Removed duplicated footprints R723 and B703 on MVDD power supply (pg 12) I2C block removed (pg 13) / Off page connection for MVDDC_FB removed (pg 12) Label changed from LDO2_POK to LDO1_POK (pg 14) HDMI connector (dual footprint for DVI and HDMI) NJ2001 added (pg 16) R2013~R2020 added for TMDS lines (pg 16) C4010 added for ripple reduction when using 2-wire fan (pg 18) Component PN changed to match updated BOM (no footprint changes) (Layout) Q842 moved close to MVDD SMPS block (Layout) Move MVDD caps close to DRAM
2	00C	04/13/07	(Layout) Enlarged VDDC plane
3	00D	05/04/07	(Layout) Update. No Schematic changes.



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title RV630 GDDR3 - BLOCK DIAGRAM

Size	Document Number	105-B148xx-00D	Rev
C			3
Date:	Saturday, May 05, 2007	Sheet	21 of 21