

PAGE SUMMARY:

Page 1: TABLE OF CONTENTS & REVISION HISTORY
Page 2: PCI EXPRESS 16X, NVVDD DECOUPLING CAPS,PEX, IOVDDQ DECOUPLING CAPS
Page 3: FBA MEMORY INTERFACE, GPU FBVDDQ DECOUPLING CAPS, FBVTT TERMINATION
Page 4: FBA 16Mx16 DDR2 MEMORIES, BANK 0.31
Page 5: FBA 16Mx16 DDR2 MEMORIES, 1ST BANK 32.63
Page 6: FBC MEMORY INTERFACE, GPU FBVTT, FBVDDQ
Page 7: FBC 16MX16 DDR2 MEMORIES, 2ND BANK 0.31
Page 8: FBC 16MX16 DDR2 MEMORIES, 2ND BANK 32.63
Page 9: DACA FILTERS, DACA SYNC BUFFERS & DB15 SOUTH
Page 10: DACC FILTERS, DACC SYNC BUFFERS & DB15 MID
Page 11: TMDS LINK A & PU's, DVI CONNECTOR SOUTH
Page 12: TMDS LINK C
Page 13: MIOA & MIOB
Page 14: DACB FILTERS, SYNC STRIPPER, MINIDIN CONNECTOR NORTH,HDTV HEADER
Page 15: GPU GND CONNECTION, XTAL
Page 16: JTAG, BIOS ROM, HDCP ROM, FAN CONTROL, GPIO
Page 17: BIOS STRAPS & MECHANICALS
Page 18: POWER SUPPLY: TMDS IOVDD,5V,A3V3
Page 19: PowerSupplyI: NVVDD, A2V5
Page 20: PowerSupplyIII: FBVDDQ, PLLVDD


REV
HISTORY

Base on P501_A01 modify


- 1.PAGE:09 Removed D-sub connector
2.PAGE:10 :Removed D-sub connector
3.PAGE:11/12 :EMI common choke change to 0ohm R (0402)
4.PAGE:14 :Change TVout connector to 2x3 pin header
5.PAGE:19 L8 change to footprint CHK_D2_P8_5

REV	VARIANT	NVRN	ASSEMBLY
B	0000	600-10501-0000-100	G73 400/350MHz 256MB 128bit DDR2 16MX16 DVI-I+VGA+HDTVOUT
1	0001	600-10501-0001-100	G73-V 375/350MHz 256MB 128bit DDR2 16MX16 DVI-I+VGA+HDTVOUT
2	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
3	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
4	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
5	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
6	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
7	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
8	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
9	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
10	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
11	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
12	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
13	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
14	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
15	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>

16X PCIe Interface








GPU: FB-Interface A






FBA MEMORY 1st bank 0..31

PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE TO MEMORY




FBA MEMORY 1st bank 32..63

PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE TO MEMORY






GPU: FB-Interface C






FBC MEMORY 2nd bank 0..31

PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE TO MEMORY



FBC MEMORY 2nd bank 32..63

PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE TO MEMORY




Primary Display (DACA), Slim DB15


DACA NET RULES

	NET	NV_CRITICAL	NV_IMPEDANCE	DIFF_PAIR
	DACA_RED	1	50OHM	
	DACA_GREEN	1	50OHM	
	DACA_BLUE	1	50OHM	
	DACA_RED_C	1	50OHM	
5.11	DACA_GREEN_C	1	50OHM	
5.11	DACA_BLUE_C	1	50OHM	
	DACA_HYINC	2	50OHM	
	DACA_HYINC	2	50OHM	
	AVB	2	50OHM	
	AVB	2	50OHM	
	DACA_HYINC_BUF	2	50OHM	
	DACA_HYINC_BUF	2	50OHM	
	DACA_HYINC_C	2	50OHM	
5.11	DACA_HYINC_C	2	50OHM	
5.11	DACA_HYINC_C	2	50OHM	
	ISCA_SCL	2	50OHM	
	ISCA_SDA	2	50OHM	
	ISCA_SCL_T	2	50OHM	
	ISCA_SDA_T	2	50OHM	
	ISCA_SCL_C	2	50OHM	
5.11	ISCA_SDA_C	2	50OHM	
5.11	ISCA_SDA_C	2	50OHM	
	NET	VOLTAGE	MAX_CURRENT	MIN_WIDTH
5.11	DACA_VDD	3.30000	0.07	16.0
5.11	DACA_VREF			15.0
5.11	DACA_RESET			10.0

DACA RGB-FILTER



FOR ESD DIODES





Secondary Display (DACC), DB15

DACC NET RULES

NET	NV_CRITICAL	NV_IMPEDANCE	DIFFPAIR
DACC_RED	1	50OHM	
DACC_GREEN	1	50OHM	
DACC_BLUE	1	50OHM	
DACC_RED_C	1	50OHM	
DACC_GREEN_C	1	50OHM	
DACC_BLUE_C	1	50OHM	
DACC_HSYNC	2	50OHM	
DACC_VSYNC	2	50OHM	
CVR_PMS	2	50OHM	
DACC_HSYNC_BUF	2	50OHM	
DACC_HSYNC_BUF	2	50OHM	
DACC_HSYNC_C	2	50OHM	
DACC_VSYNC_C	2	50OHM	
DCB_SCL	2	50OHM	
DCB_SDA	2	50OHM	
DCB_SCL_T	2	50OHM	
DCB_SDA_T	2	50OHM	
DCB_SCL_C	2	50OHM	
DCB_SDA_C	2	50OHM	
NET	VOLTAGE	MAX_CURRENT	MIN_WIDTH
DACC_VDD	3.30000	0.14	16.0
DACC_VREF			10.0
DACC_RSET			10.0


I2C B for HDMI.




INTERNAL TMDS .. LINK A & B

IFPAB NET RULES


NET	NV_CRITICAL	NV_IMPEDANCE	DIFFPAIR
NET	VOLTAGE	MAX_CURRENT	MIN_WIDTH
IFPAB_FLV1D0	3.300V	0.24	16.0
IFPAB_FLV0D0	3.300V	0.24	16.0
IFPABSET			12.0
DIVL_SOUTH_XPD_C	1	500m	
DIVL_SOUTH_XPD_E	1	500m	




Hotplug Detection




INTERNAL TMDS .. LINK C



G3 VIP/MIOB



G3 MIOA





DACB .. MiniDIN VIDEO OUT CONNECTOR



DACB .. MiniDIN VIDEO OUT CONNECTOR

DACB NET RULES

	NET	NV_CRITICAL	NV_IMPEDANCE	DIFFPAIR
18	DACL_C_OUT	1	SC08H	
18	MON_COUT_C	1	SC08H	
18	DACL_CVBS_OUT	1	SC08H	
18	MON_VOUT_C	1	SC08H	
18	DACL_PIS_OUT	1	SC08H	
18	MON_PISOUT_C	1	SC08H	
18	MON_SIL_C	2	SC08H	
18	MON_BSA_C	2	SC08H	
18				
	NET	VOLTAGE	MAX_CURRENT	MIN_WIDTH
18	DACL_VDD	3.30000	0.07	16.0
18	DACL_VBSH			16.0
18	DACL_PASST			16.0




GND/XTAL/PLLVDD



NET	NV_CRITICAL	NV_IMPEDANCE	DIFFPAIR
XTALIN			
XTALOUT	L	SOIM	
	L	SOIM	


NET	VOLTAGE	MAX_CURRENT	MIN_WIDTH
P1A_VDD	2.0V	0.3	18MIL
VDD_P1A_VDD	2.0V	0.3	12.0

GPIO / JTAG / HDCP / BIOS / SPDIF




GPIO & JTAG


HDCP



SPDIF




GPIO ON/OFF FAN Control



BIOS (serial)

BIOS (serial) ROM MAPPING

ROM	IO	FUNCTION
ROM_0	IN	ROM_0
ROM_1	IN	ROM_1
ROM_2	IN	ROM_2
ROM_3	IN	ROM_3
ROM_4	IN	ROM_4
ROM_5	IN	ROM_5
ROM_6	IN	ROM_6
ROM_7	IN	ROM_7
ROM_8	IN	ROM_8
ROM_9	IN	ROM_9
ROM_10	IN	ROM_10
ROM_11	IN	ROM_11
ROM_12	IN	ROM_12




MISC NET RULES

	NET	IO	FUNCTION	IO	FUNCTION
			NV_CRITICAL		NV_IMPEDANCE
					DIFFPAIR
14,16	DCC_SCL	2		SQDM	
14,16	DCC_BSA	2		SQDM	
14,16	DCC_SCL_G	2		SQDM	
14,16	TDC_TSP_E	2		SQDM	
14,16	QCC_SCL	2		SQDM	
14,16	QCC_BSA	2		SQDM	
14,16	ROM_CS	2		SQDM	
14,16	ROM_BA	2		SQDM	
14,16	ROM_SCL	2		SQDM	
14,16	ROM_BSA	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	
14,16	DVI_SOUTH_HPD	2		SQDM	


STRAPS, Mechanical Parts

Straps

Assembly: BIOS




Mechanical parts




Power Supply:TMDS_IOVDD/A3V3/5V


DDC 5V




TMDS IO SUPPLY WITH BACKDRIVE PROTECTION





A3V3 Power Supply





NETNAME	MAX_CURRENT	MIN_LINE_WIDTH	VOLTAGE
DDC_5V	0.1	18.0	5.000000
AZV5	0.98	20.0	2.000000
TMD5_VOIDD	0.24	20.0	3.300000
A3V3	0.4	20.0	3.300000
GND		30.0	0.000000



EMC suggestion reserve



PowerSupplyI: NVVDD, A2V5




A2V5



$$\begin{aligned} V_{out} &= V_{Ref} * (1 + R_{top}/R_{bot}) \\ 2.48V &= 0.8V * (1 + (3.32k/1.07k)) \quad (ISL6549) \\ 2.5V &= 0.5V * (1 + (4.53k/1.13k)) \quad (SC2621A) \end{aligned}$$


NVVDD

$$\begin{aligned} V_{out} &= V_{ref} * (1 + R_{top}/R_{bot}) \\ 1.2V &= 0.8V * (1 + (1.54k/3.09k)) \quad (ISL6549) \\ 1.2V &= 0.5V * (1 + (14.7k/10.5k)) \quad (SC2621A) \end{aligned}$$



PowerSupplyIII: FBVDDQ, PEX1V2



	Micro-Star International Co., LTD.		
	MS-V079		
	Size	Document Number	Rev
	Custom	GND/XTAL/PLLVD	0A
Date:	Thursday, August 24, 2006	Sheet	20 of 20