

# TABLE OF CONTENTS

Page	Description
------	-------------

	base on V263 1.0 NVIDIA P1310 A01 modify
	P4, remove D3 64Mx16, change D3 128Mx8 [D0..D31]
	P5, remove D3 64Mx16, change D3 128Mx8 [D32..D64]
	P7, J4 change N31-2060061-H06 (2x6pin), cable change K10-1012002-V03
	P8, J3 change N5B-30F0621-K06 (BLACK)
	P10, remove BKT1 screw hole for DFM issue, add mark pad, J4x for single-end and diff pair trace.
	P11, removed U501 infor rom, TP50x test pad Y1 change D04-1104600-F07
	P12, change 2.0 pitch FAN conn. ; remove fan control part
	P13, removed 5V co-lay DIP part U2, PEX_VDD U4 change I31-0010402-U33
	P14, FBVDD U4 change I32-8120B02-R11, gate R52 0402 footprint change 0805, Q9 dual N MOS change D03-0150312-N03, remove co-lay 3V3 drv MOS
	P15, NVVDD U1 change I32-8120B02-R11, gate R41 0402 footprint change 0805, remove GPIO7 parts, Q11Q12 MOS change D03-0903B4B-N03 L8 choke change

File MS-V263 2.0			
Size	Document Number	Rev	
Customer	<Doc>	<Rev Code>	
Date	Monday, May 09, 2011	Sheet	1 of 15



NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	600-11310-BASE-100		
PCB REV	P1310-A01	PAGE	
BCM REV	A	DATE	08-DEC-2010

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	BASIC LEVEL GENERIC SCHEMATIC ONLY
PAGE DETAIL	Table of Contents




## PCI Express Interface



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VULNERABILITIES OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY
PAGE DETAIL	PCI Express Interface

File			
MS-V263 2.0			
Size	Document Number	Rev	Order
00000000	00000000	00000000	00000000
Date	Monday, May 06, 2011		
	Printed	2	of 15



**NVIDIA CORPORATION**  
 2701 SAN TOMAS EXPRESSWAY  
 SANTA CLARA, CA 95050, USA

NV_PN	600-11310-BASE-100
PCB REV	P1310-A01
BOM REV	A
DATE	PAGE
	08-DEC-2010



<b>NVIDIA CORPORATION</b> 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA			
NV_PN	600-11310-BASE-100		
PCB REV	P1310-A01	PAGE	
BOM REV	A	DATE	08-DEC-2010


## Frame Buffer Interface





ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


## DDR3 128Mx8 0..31



File MS-V263 2.0			
Size	Document Number	Rev	Other Codes
Class	Doc		
Date: Friday, May 26, 2011	Sheet 5	of 15	
NVIDIA CORPORATION 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA			
NV_PN 600-11310-BASE-100			
POR REV	P11310-001	PAGE	
PCB REV	A	DATE	08-DEC-2010


## DDR3 128Mx8 32..64



File				MS-V263 2.0			
Size		Document Number		Rev		vRev Code	
Cm		Cm					
Date: Friday, May 26, 2011				Sheet		5 of 15	
<div>  </div>							
2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA							
NV_PN		600-11310-BASE-100					
PCR REV		P1310A01		PAGE			
BOM REV		A		DATE		05-02-2010	

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, OR EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


## DAC A VGA



Net Name		CRITICAL	IMPEDANCE
IN	DACA_RED	1	50Ω
IN	DACA_GREEN	1	50Ω
IN	DACA_BLUE	1	50Ω
IN	DACA_RED_X	1	50Ω
IN	DACA_GREEN_X	1	50Ω
IN	DACA_BLUE_X	1	50Ω
IN	DACA_YELLOW	2	50Ω
IN	DACA_VIOLET	2	50Ω
IN	DACA_PIE_BLUE	2	50Ω
IN	DACA_PIE_ORANGE	2	50Ω
IN	DACA_VIOLET_X	2	50Ω
IN	DACA_YELLOW_X	2	50Ω
Net Name		MIN_WIDTH	MAX_CURRENT
IN	DACAB_VDD	120μ	0.065


File			
MS-V263 2.0			
Size	Document Number	Rev	
Customer Desc	e-Info Center		
Date	Tuesday, May 10, 2011	Printed	6 of 15

<b>NVIDIA CORPORATION</b> 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA		
NV_PN	600-11310-BASE-100	
PCB REV	P1310/R01	
BOM REV	A	
		PAGE DATE 08-DEC-2010

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

## DAC B VGA Header




Net Name	CRITICAL	IMPEDANCE
IN DACL_RED	1	50OHM
IN DACL_GREEN	1	50OHM
IN DACL_BLUE	1	50OHM
IN DACL_RED_C	1	50OHM
IN DACL_GREEN_C	1	50OHM
IN DACL_BLUE_C	1	50OHM
IN DACR_HVING	2	50OHM
IN DACR_VSTING	2	50OHM
IN DACR_HVING_C	2	50OHM
IN DACR_VSTING_C	2	50OHM
IN DACR_HS_BUF	2	50OHM
IN DACR_VS_BUF	2	50OHM

Title							
MS-V263 2.0							
Size	Document Number			Rev			
Customer	DocID			0	Rev C		
Date:	Tuesday, May 10, 2011		Sheet	7	of	15	

**NVIDIA CORPORATION**

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA



NV_PN	6001-1330-BASE-100		
PCB REV	P1310-R01	DATE	
BOM REV	A	DATE	08 DEC-2010


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOW AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.








## IFPC HDMI/DP Connector



	Net Name	DIFF_PAIR	CRITICAL	IMPEDANCE
1	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
2	FFPC_T0D1^	FFPC_T0D1_	+	50OHM
3	FFPC_T0D1^	FFPC_T0D1_	+	50OHM
4	FFPC_T0D1^	FFPC_T0D1_	+	50OHM
5	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
6	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
7	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
8	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
9	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
10	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
11	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
12	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
13	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
14	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
15	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
16	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
17	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
18	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
19	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
20	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
21	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
22	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
23	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
24	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
25	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
26	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
27	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
28	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
29	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
30	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
31	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
32	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
33	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
34	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
35	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
36	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
37	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
38	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
39	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
40	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
41	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
42	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
43	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
44	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
45	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
46	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
47	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
48	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
49	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
50	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
51	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
52	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
53	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
54	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
55	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
56	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
57	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
58	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
59	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
60	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
61	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
62	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
63	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
64	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
65	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
66	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
67	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
68	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
69	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
70	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
71	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
72	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
73	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
74	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
75	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
76	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
77	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
78	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
79	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
80	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
81	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
82	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
83	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
84	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
85	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
86	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
87	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
88	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
89	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
90	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
91	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
92	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
93	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
94	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
95	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
96	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
97	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
98	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
99	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
100	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
101	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
102	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
103	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
104	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
105	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
106	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
107	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
108	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
109	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
110	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
111	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
112	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
113	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
114	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
115	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
116	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
117	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
118	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
119	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
120	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
121	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
122	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
123	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
124	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
125	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
126	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
127	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
128	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
129	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
130	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
131	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
132	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
133	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
134	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
135	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
136	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
137	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
138	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
139	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
140	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
141	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
142	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
143	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
144	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
145	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
146	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
147	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
148	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
149	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
150	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
151	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
152	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
153	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
154	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
155	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
156	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
157	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
158	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
159	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
160	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
161	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
162	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
163	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
164	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
165	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
166	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
167	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
168	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
169	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
170	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
171	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
172	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
173	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
174	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
175	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
176	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
177	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
178	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
179	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
180	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
181	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
182	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
183	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
184	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
185	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
186	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
187	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
188	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
189	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
190	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
191	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
192	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
193	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
194	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
195	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
196	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
197	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
198	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
199	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
200	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
201	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
202	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
203	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
204	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
205	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
206	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
207	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
208	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
209	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
210	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
211	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
212	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
213	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
214	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
215	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
216	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
217	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
218	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
219	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
220	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
221	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
222	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
223	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
224	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
225	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
226	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
227	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
228	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
229	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
230	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
231	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
232	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
233	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
234	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
235	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
236	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
237	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
238	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
239	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
240	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
241	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
242	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
243	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
244	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
245	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
246	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
247	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
248	FFPC_T0D0^	FFPC_T0D0_	+	50OHM
249	FFPC_T0D0^	FFPC_T0D0_	+	50OHM

Net Name	VOLTAGE	MAX_CURRENT
IN IFPC_I0VDD	1.05V	0.5A
IN IFPC_P0VDD	3.3V	0.085A

NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN		600-11310-BASE-100	
PCB REV	P1310-A01	PAGE	
BOM REV	A	DATE	08-DEC-2010




ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

00029980 MS/

G194  
BGA\_2022\_P000\_2200200\_03\_0049  
COMPARA



2012 PPD

[illegible]

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOW AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.




## Thermal Protection, Protected 3V3, Straps, Fan




Strap	PU/PD	Rval
0	PD	5k
1	PD	10k
2	PD	15k
3	PD	20k
4	PD	25k
5	PD	30k
6	PD	35k
7	PD	45k
8	PU	5k
9	PU	10k
A	PU	15k
B	PU	20k
C	PU	25k
D	PU	30k
E	PU	35k
F	PU	45k

STRAP PIN MODE TABLE


		STRAP PIN MODE TABLE		
PIN NAME		MULTI-LEVEL bit [3:0]	BINARY PRODUCTION	BINARY BRINGUP
GF119	STRAP0	USER[3:0]	RAMCFG0	3GIO_PADCFG_LUT_ADR0
	STRAP1	3GIO_PADCFG_ADR[3:0]	RAMCFG1	3GIO_PADCFG_LUT_ADR1
	STRAP2	PCI_DEVID[3:0]	RAMCFG2	3GIO_PADCFG_LUT_ADR2
	STRAP3	SOR[3:0]_EXPOSED	TBD	TBD
GF119	STRAP4	RESERVED, RESERVED, PCIE_MAX_SPEED, DP_PLL_VDD33V	TBD	TBD
GF119	ROM_SCLK	PCIDEVID[4], SUB_VENDOR, SLOT_CLK, PEX_PLL_EN_TERM	PCI_DEVID3	3GIO_PADCFG_LUT_ADR3
	ROM_SCLK	PCI_DEVID[4], SUB_VENDOR, PCI_DEVID[5], PEX_PLL_EN_TERM	TBD	TBD
	ROM_SI	RAMCFG[3:0]	PCI_DEVID_EXT	SUB_VENDOR
GF119	ROM_SO	XCLK_417, FB0_BAR_SIZE, SMB_ALT_ADDR, VGA_DEVICE	XCLK_417	XCLK_277
	ROM_SO	FB[1], FB[0], SMB_ALT_ADDR, VGA_DEVICE	TBD	TBD



### FAN CIRCUIT



File		MS-V263 2.0	
Size	Document Number	View	View Code
Customer/Doc			
Date	Thursday, May 12, 2011	Sheet	12 of 15



**NVIDIA CORPORATION**  
 2701 SAN TOMAS EXPRESSWAY  
 SANTA CLARA, CA 95050, USA

NV_PN	600-11310-BASE-100
PAGE REV	P1310/A01
PCB REV	A
DATE	08-DEC-2010

SV

PEX\_VDD

3V3\_FUSE

3V3\_PEX

3V3\_FUSE

00029980 MS1

FOR RMA (下場用)

CONFIDENTIAL

ONLY

20110809001

Fused DP\_PWR, STUFF FOR DP SKU

5V = 5V @ 165mA

removed co-lay DIP part U2

U5 change up0104 I31-0010402-U33

1.05V @ 1.6A

PEX\_VDD

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY
PAGE DETAIL	Power Supply 1: 3V3_FUSE, 3V_PEX_VDD

File: MS-V283.2.0

Size: 10000000

Customer: Docu

Date: Tuesday, 1/1/2011

NVIDIA CORP

2701 SAN TOMAS EXPRESS


SANTA CLARA, CA 95050

NV\_PN: 600

PCB REV: P1310

BOM REV: A

REFERENCE: BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN ERRORS, OMISSIONS, AND/OR INACCURACIES. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS AND EXPRESSLY DISCLAIMS ALL LIABILITY FOR ANY SUCH ERRORS, OMISSIONS, AND/OR INACCURACIES. THE MATERIALS ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

File				MS-V263 2.0			
Serial Number		Document Number		Rev		Rev Code	
Customer		Docu					
Date: Tuesday, May 10, 2011		Sheet		13		of 15	
<b>NVIDIA CORPORATION</b> 							
2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA							
NV_PN		600-11310-BASE-100					
PCB REV		P1310-AD1					
BOM REV		A					
		PAGE		DATE			
				08-DEC-2010			

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.



## Power Supply III: NVVDD

