

P1555-A00


GF119 MXM3.0 TYPE A GB2b-128 1024/512MB 64-BIT DDR3
LVDS, QUAD DP, DVI, VGA

TABLE OF CONTENTS


Page	Description
1	Table of Contents
2	PCI EXPRESS Interface
3	Frame Buffer GPU Interface
4	Frame Buffer Partition A Lower 32 Bits
5	Frame Buffer Partition A Upper 32 Bits
6	Memory Decoupling Caps, MxM Test point
7	DAC_A, DAC_B, SPREAD, CRYSTAL
8	DP LINKS C, D, E, F
9	MXM Connector, I/O-Section
10	GPIOs, JTAG, Thermal Sensor, Info ROM
11	LVDS, VBIOS
12	MIOA, MIOB, GPU VDD\DCPLNG\GND
13	NVVDD Power Supply and 3V3_RUN
14	FBVDDQ, PEXVDD, and VDD_IO_PLL Power Supplies
15	STRAPS and MOUNTING HOLES
16-17	Basenet Report
18	Part Cross-Reference

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


2. MXM 3.0 CONNECTOR, PCI EXPRESS INTERFACE



3. GPU MEMORY INTERFACE




4. MEMORY PARTITION A LOWER 32 BITS



MEMORY PARTITION A SIGNAL CONSTRAINTS			
	NET	DIFPAIR	NW_NETCLASS
3.40s	TV	FBA_CLK0	FBA_CLK0
3.40s	TV	FBA_CLK0*	FBA_CLK0
3.40s	TV	FBA_CLK1	FBA_CLK1
3.40s	TV	FBA_CLK1*	FBA_CLK1
3.4As	BT	FBA_D05_WP0	FRAD0S0
3.4As	BT	FBA_D05_RN0	FRAD0S0
3.4As	BT	FBA_D05_WP1	FRAD0S1
3.4As	BT	FBA_D05_RN1	FRAD0S1
3.4As	BT	FBA_D05_WP2	FRAD0S2
3.4As	BT	FBA_D05_RN2	FRAD0S2
3.4As	BT	FBA_D05_WP3	FRAD0S3
3.4As	BT	FBA_D05_RN3	FRAD0S3
3.4As	BT	FBA_D05_WP4	FRAD0S4
3.4As	BT	FBA_D05_RN4	FRAD0S4
3.4As	BT	FBA_D05_WP5	FRAD0S5
3.4As	BT	FBA_D05_RN5	FRAD0S5
3.4As	BT	FBA_D05_WP6	FRAD0S6
3.4As	BT	FBA_D05_RN6	FRAD0S6
3.4As	BT	FBA_D05_WP7	FRAD0S7
3.4As	BT	FBA_D05_RN7	FRAD0S7
3.1As	BT	FBA_DATA63_0s	ER_DATA
3.3As	TV	FBA_DATA67_0s	ER_DATA
3.3Ds	FBA_CMD-30_0s	FR_D0M to FR_DATA for 1811TY Sync problem	ER_CMD

5. MEMORY PARTITION A UPPER 32 BITS



GF1XX	SDR3_BGA100
QMD0	CS0*
QMD1	QMD0
QMD2	QMD1
QMD3	QMD2
QMD4	QMD3
QMD5	QMD4
QMD6	QMD5
QMD7	QMD6
QMD8	QMD7
QMD9	QMD8
QMD10	QMD9
QMD11	QMD10
QMD12	QMD11
QMD13	QMD12
QMD14	QMD13
QMD15	QMD14
QMD16	QMD15
QMD17	QMD16
QMD18	QMD17
QMD19	QMD18
QMD20	QMD19
QMD21	QMD20
QMD22	QMD21
QMD23	QMD22
QMD24	QMD23
QMD25	QMD24
QMD26	QMD25
QMD27	QMD26
QMD28	QMD27
QMD29	QMD28
QMD30	QMD29

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA



NV_PN 600-11555-0001-QS1

PCB REV P1555-A00

BOM REV A

PAGE 5 OF 18


DATE 19-MAY-2011

ASSEMBLY	SKU0001
PAGE DETAIL	Frame Buffer Partition A Upper 32 Bits



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

6. MEMORY DECOUPLING CAPS, MXM TESTPOINT

DECOUPLING CAPS AROUND MEMORIES OF PARTION A LOWER BITS 0-31




DECOUPLING CAPS AROUND MEMORIES OF PARTION A UPPER BITS 32-63




ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


7. DAC_A, DAC_B, PLL, CRYSTAL




8. DP LINKS CD, LINK EF




9. MXM CONNECTOR




10. GPIO, JTAG, TEMP SENSOR, Info ROM



11. LVDS, VBI OS




12. MI OA, MI OB, GPU VDD/DCPLNG/GND



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

13. NVVDD POWER SUPPLY AND 3V3_RUN

NET	VOLTAGE	MIN_WIDTH_LINE	NV_NET_MAX_CURRENT
NVVD0	1V	0.5MM	14A



ASSEMBLY	SKU0001
PAGE DETAIL	MOVDD Power Supply and 3V3 R

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY




NV_PN	600-11555-0001-QS1
-------	--------------------

PCB REV	P1555-A00	PAGE	13 OF 18
---------	-----------	------	----------


BOM REV	A	DATE	19-MAY-2011
---------	---	------	-------------


14. FBVDDQ, PEXVDD, AND VDD_IO_PLL POWER SUPPLIES



PEX_VDD

Switcher Option For PEXVDD



NVI D I A C O R P O R A T I O N 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA			
NV_PN	600-11555-0001-QS1		
PCB REV	A1555-A00	PAGE	14 OF 18
BOM REV	A	DATE	19-MAY-2011

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

15. STRAPS, MOUNTING HOLES

1

2

3

4

5


1

2

3

4

5



USER_BI T0
USER_BI T1
USER_BI T2
USER_BI T3

Default t All SKU(s):
0xF = 45K PU
LVDS Panel EDID Mode

3GIO_PADCFG_LUT_ADR0
3GIO_PADCFG_LUT_ADR1
3GIO_PADCFG_LUT_ADR2
3GIO_PADCFG_LUT_ADR3

Set at HW reset by the PEX_PADCFG Circuit
0x0: Desktop default (normal swing) - 5k PD
0x6: Mobile default (low swing) - 35k PD

PCI_DEVID_0
PCI_DEVID_1
PCI_DEVID_2
PCI_DEVID_3

PCDEVID_3:0] Definitions (Note Actual DEVID set also depends on PCI_DEVID_4)
0000 5K PD GF119 GF119-730-A1

SOR0_EXPOSED
SOR1_EXPOSED
SOR2_EXPOSED
SOR3_EXPOSED

0: IFPAB
1: IFPC
1: IFPD
1: IFPEF

0: Display Link not Require Audio
1: Display Link Require Audio

DP_PLL_VDD33V
PCI_E_MAX_SPEED
RESERVED
RESERVED

0: USE 1V8
1: USE 3V3
0: GEN1
1: GEN23
0
0

VGA_DEVICE
SMB_ALT_ADDR
FB_0_BAR_SIZE
FB_1_BAR_SIZE

0: 3D DEVICE
1: VGA DEVICE
0: Thermal Sensor ADR = 0x9E
0: Default
1: Default

Set at HW reset by the Device Detect Circuit
0x1 = 10K PD

RAM_CFG_0
RAM_CFG_1
RAM_CFG_2
RAM_CFG_3

RAM_CFG[3:0] Definitions
GF119 64Mx16
0000 5K PD Reserved
0001 10K PD Reserved
0010 15K PD HYUNDA
0011 20K PD SAMSUNG

GF119 128Mx16
0100 25k PD Reserved
0101 30k PD Reserved
0110 35k PD HYUNDA
0111 45k PD SAMSUNG

PEX_PLL_EN_TERM100
PCI_DEVID_EXT_BI T5
SUB_VENDOR
PCI_DEVID_EXT

0: DISABLED
0: PCDEVID[5] = 0 or 1 (SKU Specific)
1: VBIOS ROM IS PRESENT
1: PCDEVID[4] = 0 or 1 (SKU Specific)

0xC = 25K PU PCI DEVID = 0x1050

PEX_PRSNT_STDSW*
FLOAT
GND

R_STRAP1
35kPD
5kPD (10k || 10k)

3_GIO_PADCFG_LUT<3..0>
0x6 MOBILE_DEFAULT
0x0 DESKTOP_DEFAULT

FLOAT
GND

34.8kPU
5kPU (34.8K//5.9k)

0xE MOBILE_DEFAULT
0x8 DESKTOP_DEFAULT

VGA_DISABLE#
FLOAT
GND
GND

R_ROM_SO
10k
5k (10k || 10k)
15k (5k + 10k)

MODE
0x1 VGA MODE
0x0 3D ACCELERATOR
0x2 3D Device with SMB_ALT_ADDR

NVIDIA CORPORATION	
2701 SAN TOMAS EXPRESSWAY	
SANTA CLARA, CA 95050, USA	
NV_PN	600-11555-0001-QS1
PCB REV	P1555-A00
BOM REV	A
PAGE	15 OF 18
DATE	19-MAY-2011

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

A			B			C			D			E			F			G			H		
1	Title: Basenet Report		FBA_DATA<11>		3.1B 4.4D	GPI04_BLEN		9.3C< 10.3G>	IFPE_L3		8.4F> 9.2F<	PEX_TX10		2.4C	SNN_FBA1_NC_T11		4.3D	SNN_FBB_DATA<35>		3.2E			
	Desig: p1555_a00		FBA_DATA<12>		3.1B 4.4D	GPI05_NVVDD_VI_D0		10.3E> 13.5B<	IFPE_L3*		8.4F> 9.2F<	PEX_TX10*		2.4C	SNN_FBA1_ODT1		4.2D	SNN_FBB_DATA<36>		3.2E			
	Date: Mar 26 1:26:36 2011		FBA_DATA<13>		3.1B 4.4D	GPI06_NVVDD_VI_D1		10.3E> 13.4B<	IFPF_AUX		8.4F<> 9.2F<>	PEX_TX11		2.4C	SNN_FBA1_Z01		4.2D	SNN_FBB_DATA<37>		3.2E			
	Base nets and synonyms for		FBA_DATA<14>		3.1B 4.4D	GPI07_NVVDD_VI_D2		10.3E> 13.4B<	IFPF_AUX*		8.4F<> 9.2F<>	PEX_TX11*		2.4C	SNN_FBA2_CE1		5.2B	SNN_FBB_DATA<38>		3.2E			
	p1555_a00.lib p1555_A00(ep1555_a00.lib p1555_a00(sch_1))		FBA_DATA<15>		3.1B 4.4D	GPI08_SLOWDOWN_R*		10.2C	IFPF_LO		8.5F> 9.2F<	PEX_TX12		2.4C	SNN_FBA2_CS1		5.2B	SNN_FBB_DATA<39>		3.2E			
	Base Signal Location([Zone][dir])		FBA_DATA<16>		3.1B 4.4C	GPI08_THERM_SHOWIN*		9.3A< 10.3E>	IFPF_LO*		8.5F> 9.2F<	PEX_TX12*		2.4C	SNN_FBA2_NC_A1		5.3B	SNN_FBB_DATA<40>		3.2E			
	3V3		FBA_DATA<17>		3.2B 4.4C	GPI08_THERM_SHOWIN_9.3C			IFPF_L1		8.5F> 9.2F<	PEX_TX13		2.4C	SNN_FBA2_NC_A11		5.3B	SNN_FBB_DATA<41>		3.2E			
	3V3_RUN		FBA_DATA<18>		3.2B 4.4C	R*			IFPF_L1*		8.5F> 9.2F<	PEX_TX13*		2.4C	SNN_FBA2_NC_T1		5.3B	SNN_FBB_DATA<42>		3.2E			
	3V3_RUN_EN		FBA_DATA<19>		3.2B 4.4C	GPI09_THERM_ALERT*		9.3A< 10.3E>	IFPF_L2		8.5F> 9.2F<	PEX_TX14		2.5C	SNN_FBA2_NC_T11		5.3B	SNN_FBB_DATA<43>		3.2E			
	3V3_RUN_EN_R		FBA_DATA<20>		3.2B 4.4C	GPI09_THERM_ALERT_9.3C			IFPF_L2*		8.5F> 9.2F<	PEX_TX14*		2.5C	SNN_FBA2_ODT1		5.2B	SNN_FBB_DATA<44>		3.2E			
2	5V		FBA_DATA<21>		3.2B 4.4C	R*			IFPF_L3		8.5F> 9.2F<	PEX_TX15		2.5C	SNN_FBA2_Z01		5.2B	SNN_FBB_DATA<45>		3.2E			
	DACA_BLUE		FBA_DATA<22>		3.2B 4.4C	GPI011_MXM2		9.2A<> 10.3E<>	IFPF_L3*		8.5F> 9.2F<	PEX_TX15*		2.5C	SNN_FBA3_CE1		5.2E	SNN_FBB_DATA<46>		3.3E			
	DACA_GREEN		FBA_DATA<23>		3.2B 4.4C	GPI011_MXM2_R		9.2C	IROM_VCC		6.3G> 10.1G<	PEX_VDD		14.1G	SNN_FBA3_CS1		5.2E	SNN_FBB_DATA<47>		3.3E			
	DACA_HSYNC		FBA_DATA<24>		3.2B 4.4B	GPI012_AC_BATT*		9.4C> 10.3F<	JTAG_TCLK		9.4B> 10.3B>	PS1_BOOT		13.2C	SNN_FBA3_NC_A1		5.3E	SNN_FBB_DATA<48>		3.3E			
	DACA_RED		FBA_DATA<25>		3.2B 4.4B	GPI015_I_FPE_HPD		8.4G< 9.1F>	JTAG_TCLK_R		9.4D	PS1_BOOT_R		13.2C	SNN_FBA3_NC_A11		5.3E	SNN_FBB_DATA<49>		3.3E			
	DACA_RSET		FBA_DATA<26>		3.2B 4.4B	GPI015_I_FPE_HPD_R		8.4D	JTAG_TDI		9.4B< 10.3B<	PS1_CP		13.2B	SNN_FBA3_NC_T1		5.3E	SNN_FBB_DATA<50>		3.3E			
	DACA_VDD		FBA_DATA<27>		3.2B 4.4B	GPI017_MXM0		9.2C<> 10.4E<>	JTAG_TDI_R		9.4D	PS1_CP_R		13.3C	SNN_FBA3_NC_T11		5.3E	SNN_FBB_DATA<51>		3.3E			
	DACA_VREF		FBA_DATA<28>		3.2B 4.4B	GPI018_MXM1		9.2C>> 10.4E<>	JTAG_TDO		9.4B> 10.3B>	PS1_FB		13.3D	SNN_FBA3_ODT1		5.2E	SNN_FBB_DATA<52>		3.3E			
	DACA_VSYNC		FBA_DATA<29>		3.2B 4.4B	GPI019_I_FPD_HPD		8.3G< 9.3F>	JTAG_TDO_R		9.4D	PS1_FB_TP		6.2E< 13.3F>	SNN_FBA3_Z01		5.3E	SNN_FBB_DATA<53>		3.3E			
	DAGB_VDD		FBA_DATA<30>		3.2B 4.4B	GPI019_I_FPD_HPD_R		8.3D	JTAG_TMS		9.4B> 10.3B>	PS1_FS		13.2B	SNN_FBA_CMD<1>		3.3C	SNN_FBB_DATA<54>		3.3E			
3	FBA_CLK0		FBA_DATA<31>		3.2B 4.4B	GPI021_I_FPF_HPD		8.5G< 9.2F>	JTAG_TMS_R		9.4D	PS1_I_SEN		13.2C	SNN_FBA_CMD<17>		3.3C	SNN_FBB_DATA<55>		3.3E			
	FBA_CLK0*		FBA_DATA<32>		3.2B 5.4C	GPI021_I_FPF_HPD_R		8.5D	JTAG_TRST		9.4B> 10.3B>	PS1_LG		13.2C	SNN_FBA_CMD<31>		3.4C	SNN_FBB_DATA<56>		3.3E			
	FBA_CLK1		FBA_DATA<33>		3.2B 5.4C	GPI023_STEREO_OUT		9.2A< 10.4E>	JTAG_TRST_R		9.4D	SNN_FBA_WCK0		3.4B	SNN_FBB_DATA<57>		3.3E	SNN_FBB_DATA<57>		3.3E			
	FBA_CLK1_C		FBA_DATA<34>		3.2B 5.4C	GPI023_STEREO_OUT_9.2C			MI0A_CLKI_N		12.2G	PS1_PH		13.2C	SNN_FBA_WCK0*		3.4B	SNN_FBB_DATA<58>		3.3E			
	FBA_CMD<0>		FBA_DATA<35>		3.2B 5.4C	R			MI0B_CLKI_N		12.4G	PS1_RC		13.2E	SNN_FBA_WCK1		3.4B	SNN_FBB_DATA<59>		3.3E			
	FBA_CMD<30...0>		FBA_DATA<36>		3.2B 5.4C	GPU_PG000		2.3F	MMC_DAT_A2		10.1H	PS1_UC		13.2D	SNN_FBA_WCK1*		3.4B	SNN_FBB_DATA<60>		3.3E			
	FBA_CMD<2>		FBA_DATA<37>		3.2B 5.4C	GPU_PLLVDD		7.3B	MULTI_STRAP_REF2_G		2.3F	PS1_UC_R		13.2C	SNN_FBA_WCK2		3.4B	SNN_FBB_DATA<61>		3.3E			
	FBA_CMD<3>		FBA_DATA<38>		3.2B 5.4C	GPU_TESTMODE		2.5F	ND			PS1_VCC		13.2B	SNN_FBA_WCK2*		3.4B	SNN_FBB_DATA<62>		3.3E			
	FBA_CMD<4>		FBA_DATA<39>		3.2B 5.4C	I2CA_SCL		7.1D	MXM_PWR_EN		9.4A> 11.2A< 13.5F<	PS1_VI_D0		13.4D	SNN_FBA_WCK3		3.4B	SNN_FBB_DATA<63>		3.3E			
	FBA_CMD<5>		FBA_DATA<40>		3.2B 5.4D	I2CA_SCL_R		7.1F> 9.2C<	MXM_PWR_EN_R		9.4C	PS1_VI_D0_Q		13.4E	SNN_FBB_DEBUG1		3.4G	SNN_FBB_DATA<64>		3.3E			
4	FBA_CMD<6>		FBA_DATA<41>		3.2B 5.4D	I2CA_SDA		7.1D	MXM_PWR_GOOD		9.4C< 14.2B> 14.3B>	PS1_VI_D1		13.4D	SNN_FBB_CLK0		3.4G	SNN_FBB_DATA<65>		3.3E			
	FBA_CMD<7>		FBA_DATA<42>		3.2B 5.4D	I2CA_SDA_R		7.1F<> 9.2C<>	MXM_TH_PMM		14.3B>	PS1_VI_D1_Q		13.4D	SNN_FBB_CLK0*		3.4G	SNN_FBB_DATA<66>		3.3E			
	FBA_CMD<8>		FBA_DATA<43>		3.2B 5.4D	I2CB_SCL		7.3D	NVVDD		13.1G	PS1_VI_D2		13.4C	SNN_FBB_CLK1		3.4G	SNN_FBB_DATA<67>		3.3E			
	FBA_CMD<9>		FBA_DATA<44>		3.2B 5.4D	I2CB_SCL_R		7.3F> 9.3C<	NVVDD_SENSE		2.4G> 13.3G<	PS2_BOOT		14.1C	SNN_FBB_CMD<0>		3.3G	SNN_FBB_DATA<68>		3.3E			
	FBA_CMD<10>		FBA_DATA<45>		3.2B 5.4D	I2CB_SDA		7.3D	NVVDD_SENSE_FB		13.3F	PS2_BOOT_R		14.1D	SNN_FBB_CMD<1>		3.3G	SNN_FBB_DATA<69>		3.3E			
	FBA_CMD<11>		FBA_DATA<46>		3.2B 5.4D	I2CC_SCL		10.3D	PEX_CLKREQ_Q		2.1E	PS2_CP		14.2B	SNN_FBB_CMD<2>		3.3G	SNN_FBB_DATA<70>		3.3E			
	FBA_CMD<12>		FBA_DATA<47>		3.2B 5.4D	I2CC_SCL_R		6.3G> 10.2F> 10.2F>	NVVDD_SENSE_TP		6.2E< 13.3G>	PS2_CP_R		14.2C	SNN_FBB_CMD<3>		3.3G	SNN_FBB_DATA<71>		3.3E			
	FBA_CMD<13>		FBA_DATA<48>		3.2B 5.4D	I2CC_SDA		10.3D	PEX_CLKREQ_R		2.2B	PS2_FB		14.2D	SNN_FBB_CMD<4>		3.3G	SNN_FBB_DATA<72>		3.3E			
	FBA_CMD<14>		FBA_DATA<49>		3.2B 5.4D	I2CC_SDA_R		6.3G>> 10.2F<>	PEX_PLLVDD		2.4F	PS2_FBVDDQ_FCCM		14.1B	SNN_FBB_CMD<5>		3.3G	SNN_FBB_DATA<73>		3.3E			
	FBA_CMD<15>		FBA_DATA<50>		3.2B 5.4D	IFPAB_I_OVDD		11.2D	PEX_PRSNIT_R_Q		15.4B	PS2_FBVDDQ_I_SEN_N		6.3E	SNN_FBB_CMD<6>		3.3G	SNN_FBB_DATA<74>		3.3E			
5	FBA_CMD<16>		FBA_DATA<51>		3.2B 5.4E	IFPAB_I_OVDD_EN		11.2A	PEX_REFCLK		2.2C	PS2_FBVDDQ_I_SEN_P		6.3E	SNN_FBB_CMD<7>		3.3G	SNN_FBB_DATA<75>		3.3E			
	FBA_CMD<17>		FBA_DATA<52>		3.2B 5.4E	IFPAB_I_OVDD_EN*		11.2B	PEX_RST		2.1B 2.1E	PS2_FB_TP		6.2E< 14.3G>	SNN_FBB_CMD<8>		3.3G	SNN_FBB_DATA<76>		3.3E			
	FBA_CMD<18>		FBA_DATA<53>		3.2B 5.4E	IFPAB_I_OVDD_R		11.2B	PEX_RX0		2.2C	PS2_FB_R		14.2D	SNN_FBB_CMD<9>		3.3G	SNN_FBB_DATA<77>		3.3E			
	FBA_CMD<19>		FBA_DATA<54>		3.2B 5.4E	IFPAB_I_OVDD_R*		11.2D	PEX_RX0*		2.2C	PS2_FB_TP		6.2E< 14.3G>	SNN_FBB_CMD<10>		3.3G	SNN_FBB_DATA<78>		3.3E			
	FBA_CMD<20>		FBA_DATA<55>		3.2B 5.4E	IFPAB_PLLVDD		11.2D	PEX_RX1		2.2C	PS2_FS		14.2B	SNN_FBB_CMD<11>		3.3G	SNN_FBB_DATA<79>		3.3E			
	FBA_CMD<21>		FBA_DATA<56>		3.2B 5.4B	IFPAB_RSET		11.2D	PEX_RX1*		2.2C	PS2_LG		14.2C	SNN_FBB_CMD<12>		3.3G	SNN_FBB_DATA<80>		3.3E			
	FBA_CMD<22>		FBA_DATA<57>		3.2B 5.4B	IFPA_TXC		9.5F< 11.2H>	PEX_RX2		2.2C	PS2_PHASE		14.1C	SNN_FBB_CMD<13>		3.3G	SNN_FBB_DATA<81>		3.3E			
	FBA_CMD<23>		FBA_DATA<58>		3.2B 5.4B	IFPA_TXC*		9.5F< 11.2H>	PEX_RX2*		2.2C	PS2_RC		14.2E	SNN_FBB_CMD<14>		3.3G	SNN_FBB_DATA<82>		3.3E			
	FBA_CMD<24>		FBA_DATA<59>		3.2B 5.4B	IFPA_TXDD		9.4F< 11.1H>	PEX_RX3		2.2C	PS2_UG		14.1D	SNN_FBB_CMD<15>		3.3G	SNN_FBB_DATA<83>		3.3E			
	FBA_CMD<25>		FBA_DATA<60>		3.2B 5.4B	IFPA_TXDD*		9.4F< 11.1H>	PEX_RX3*		2.2C	PS2_UG_R		14.1C	SNN_FBB_CMD<16>		3.3G	SNN_FBB_DATA<84>		3.3E			

ASSEMBLY	SKU0001
PAGE DETAIL	Basenet Report

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.		NVIDIA CORPORATION 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA	
NV_PN	600-11555-0001-QS1	PAGE	16 OF 18
PCB REV	P1555-A00	DATE	19-MAY-2011

A		B		C		D		E		F		G		H	
<div>Title: Cref Part</div> <div>Report</div> <div>Desl gn: p1555_a00</div> <div>Date: Mar 26</div> <div>1:26:36 2011</div>															
C1 [14. 5A]		C522 [13. 1F]		C623 [11. 2C]		R21 [11. 3B]		R567 [2. 5G]							
C2 [14. 5C]		C523 [13. 1F]		C624 [2. 3G]		R22 [14. 4D]		R568 [9. 4C]							
C3 [14. 5C]		C524 [2. 2A]		C625 [2. 1H]		R23 [2. 2C]		R569 [9. 2B]							
C4 [14. 5A]		C525 [13. 2B]		C626 [8. 1B]		R24 [15. 4D]		R570 [7. 2E]							
C5 [10. 2B]		C526 [13. 4D]		C627 [11. 2C]		R25 [8. 4B]		R571 [9. 2B]							
C6 [2. 1A]		C527 [13. 2A]		C628 [8. 2B]		R26 [12. 4G]		R572 [2. 1D]							
C7 [14. 5C]		C528 [13. 1D]		C629 [7. 3A]		R27 [11. 2B]		R573 [7. 2E]							
C8 [14. 5B]		C529 [13. 1E]		C630 [2. 3G]		R28 [11. 2B]		R574 [10. 4B]							
C9 [10. 1G]		C530 [14. 4G]		C631 [2. 1H]		R29 [8. 3F]		R575 [7. 2E]							
C10 [3. 5D]		C531 [13. 4C]		C632 [8. 2B]		R30 [13. 4G]		R576 [7. 1B]							
C11 [8. 2A]		C532 [9. 4A]		C633 [8. 1A]		R31 [13. 4G]		R577 [2. 1D]							
C12 [3. 5D]		C533 [6. 2C]		C634 [2. 2G]		R32 [2. 5G]		R578 [2. 1D]							
C13 [12. 5D]		C534 [6. 2B]		C635 [8. 3B]		R33 [4. 2D]		R579 [11. 2D]							
C14 [2. 4H]		C535 [6. 2B]		C636 [7. 1A]		R34 [4. 3D]		R580 [15. 1D]							
C15 [8. 5A]		C536 [14. 4G]		C637 [11. 2D]		R35 [5. 3D]		R581 [15. 1D]							
C16 [2. 4G]		C537 [6. 2B]		C638 [7. 1A]		R36 [4. 5C]		R582 [15. 2D]							
C17 [7. 5D]		C538 [14. 1E]		C639 [11. 2C]		R37 [5. 3D]		R583 [15. 2D]							
C18 [7. 5C]		C539 [6. 3C]		C640 [2. 4H]		R38 [5. 3B]		R584 [2. 3G]							
C19 [8. 5B]		C540 [5. 4D]		C641 [11. 3D]		R39 [4. 5D]		R585 [8. 2B]							
C20 [8. 5B]		C541 [6. 2B]		C642 [2. 1A]		R40 [14. 1B]		R586 [7. 3D]							
C21 [11. 2B]		C542 [4. 2H]		C643 [10. 2D]		R41 [14. 2B]		R587 [7. 3E]							
C22 [11. 2C]		C543 [4. 2H]		CN1 [2. 3B]		R42 [4. 3D]		R588 [7. 3B]							
C23 [13. 4G]		C544 [6. 2B]		CN1 [9. 3E]		R43 [4. 3D]		R589 [9. 4C]							
C24 [12. 5B]		C545 [6. 4A]		CN501 [6. 3F]		R44 [14. 2E]		R590 [15. 1C]							
C25 [12. 5C]		C546 [6. 3B]		D1 [10. 1F]		R45 [14. 4F]		R591 [2. 3G]							
C26 [2. 1H]		C547 [6. 3C]		G1 [2. 3E]		R46 [14. 4F]		R592 [11. 4A]							
C27 [3. 2D]		C548 [6. 4B]		G1 [3. 3F 3. 3C]		R47 [14. 2B]		R593 [7. 3E]							
C28 [12. 5C]		C549 [6. 2A]		G1 [7. 4C 7. 1C		R48 [13. 3F]		R594 [7. 3E]							
C29 [14. 2H]		C550 [6. 2C]		7. 3C]		R49 [14. 1B]		R595 [15. 1B]							
C30 [6. 2B]		C551 [3. 1C]		G1 [8. 4C 8. 3C		R50 [13. 2E]		R596 [15. 2B]							
C31 [6. 3B]		C552 [3. 1D]		8. 2C]		R51 [13. 5D]		R597 [8. 1E]							
C32 [6. 3A]		C553 [3. 5D]		G1 [10. 3C]		R52 [14. 3G]		R598 [10. 3E]							
C33 [14. 2C]		C554 [3. 2D]		G1 [11. 2E 11. 4B]		R53 [14. 2F]		R599 [7. 1D]							
C34 [6. 2B]		C555 [3. 1D]		G1 [12. 2C 12. 2F		R54 [13. 5C]		R600 [10. 4G]							
C35 [6. 4B]		C556 [3. 1D]		12. 4F 12. 3A]		R88 [15. 4B]		R601 [11. 4A]							
C36 [6. 4B]		C557 [3. 5D]		L1 [14. 4G]		R501 [14. 2C]		R602 [7. 1E]							
C37 [14. 2H]		C558 [3. 1D]		L2 [14. 2E]		R502 [13. 5D]		R603 [7. 4B]							
C38 [14. 4H]		C559 [2. 1F]		L3 [13. 2F]		R503 [14. 2B]		R604 [8. 1B]							
C39 [5. 3D]		C560 [12. 5B]		LB1 [3. 5E]		R504 [14. 3F]		R605 [10. 3E]							
C40 [4. 3D]		C561 [12. 3C]		LB2 [8. 4A]		R505 [13. 2D]		R606 [9. 4C]							
C41 [6. 2B]		C562 [12. 4C]		LB501 [11. 2C]		R506 [13. 5E]		R607 [8. 1E]							
C42 [14. 2G]		C563 [2. 1G]		LB502 [7. 3A]		R507 [14. 2F]		R608 [10. 1C]							
C43 [14. 4H]		C564 [12. 5C]		LB503 [2. 4H]		R508 [13. 2B]		R609 [10. 1C]							
C44 [4. 3D]		C565 [2. 1H]		LB504 [8. 1A]		R509 [13. 2C]		R610 [10. 2D]							
C45 [14. 4H]		C566 [12. 4B]		LB505 [8. 2B]		R510 [13. 3G]		R611 [8. 2E]							
C46 [6. 3B]		C567 [12. 4D]		LB506 [7. 1A]		R511 [13. 4E]		R612 [7. 1E]							
C47 [6. 2A]		C568 [12. 3C]		LB507 [11. 2C]		R512 [13. 2F]		R613 [7. 4D]							
C48 [6. 3A]		C569 [12. 4C]		M1 [4. 4D 4. 4C		R513 [13. 2C]		R614 [7. 1E]							
C49 [6. 3B]		C570 [2. 1G]		4. 2E]		R514 [13. 5E]		R615 [11. 3F]							
C50 [14. 4G]		C571 [2. 1G]		M2 [5. 4E 5. 4D		R515 [13. 2B]		R616 [10. 3F]							
C51 [6. 2A]		C572 [12. 5C]		5. 2C]		R516 [13. 4D]		R617 [8. 2E]							
C52 [14. 1E]		C573 [3. 5D]		M501 [4. 4E 4. 4B		R517 [14. 2D]		R618 [10. 2C]							
C53 [14. 1E]		C574 [12. 5D]		4. 2C]		R518 [14. 1D]		R619 [10. 2D]							
C54 [6. 4B]		C575 [12. 4C]		M502 [5. 4B 5. 2F		R519 [13. 3F]		R620 [10. 2C]							
C55 [6. 2A]		C576 [12. 4C]		5. 4C]		R520 [13. 3E]		R621 [15. 2C]							
C56 [6. 4A]		C577 [2. 1H]		MEC1 [15. 2A 15. 3A		R521 [13. 3B]		R622 [15. 4B]							
C57 [14. 4E]		C578 [2. 2G]		15. 2A 15. 2A		R522 [13. 2B]		R623 [10. 2B]							
C58 [14. 4E]		C579 [12. 5C]		15. 2A 15. 2A]		R523 [13. 4E]		R624 [10. 1B]							
C59 [13. 1E]		C580 [2. 1H]		O1 [8. 5F]		R524 [13. 2B]		R625 [10. 1B]							
C60 [14. 2E]		C581 [12. 4D]		O2 [8. 4F]		R525 [14. 5G]		R626 [15. 1C]							
C61 [13. 1E]		C582 [12. 4C]		O3 [14. 4D]		R526 [13. 4D]		R627 [15. 2C]							
C62 [14. 1E]		C583 [3. 1E]		O4 [14. 4D]		R527 [13. 4D]		R628 [10. 2B]							
C63 [13. 1F]		C584 [2. 1F]		O5 [11. 2A]		R528 [13. 4D]		R629 [15. 3C]							
C64 [13. 2F]		C585 [12. 4C]		O6 [15. 4D]		R529 [13. 2A]		R630 [10. 2B]							
C65 [14. 1E]		C586 [12. 4D]		O7 [8. 2F]		R530 [13. 2B]		R631 [11. 3C]							
C66 [13. 1E]		C587 [12. 4B]		O8 [11. 2B]		R531 [14. 1D]		R632 [15. 3C]							
C67 [14. 1F]		C588 [2. 1G]		O9 [13. 4G]		R532 [14. 4G]		R633 [10. 4F]							
C68 [13. 2E]		C589 [2. 1G]		O10 [13. 5G]		R533 [14. 4G]		R634 [10. 2D]							
C69 [14. 1B]		C590 [7. 1B]		O11 [8. 3F]		R534 [14. 5G]		R635 [8. 4E]							
C70 [13. 2G]		C591 [12. 3B]		O12 [14. 1D]		R535 [13. 3D]		R636 [15. 3C]							
C71 [14. 1C]		C592 [12. 3C]		O13 [13. 2D]		R536 [9. 4B]		R637 [15. 3B]							
C72 [14. 1B]		C593 [12. 3D]		O14 [14. 2D]		R537 [13. 3C]		R638 [8. 4E]							
C73 [13. 2H]		C594 [12. 4D]		O15 [13. 2D]		R538 [5. 3D]		R639 [10. 2D]							
C501 [14. 2B]		C595 [7. 1B]		O16 [13. 2E]		R539 [5. 4D]		R640 [10. 2B]							
C502 [13. 2D]		C596 [2. 4G]		O501 [13. 4E]		R540 [13. 4C]		R641 [10. 4G]							
C503 [14. 2C]		C597 [12. 3D]		O502 [13. 4D]		R541 [9. 3A]		R642 [8. 5F]							
C504 [14. 2C]		C598 [12. 3D]		O503 [9. 3A]		R542 [4. 5E]		R643 [10. 2D]							
C505 [13. 5D]		C599 [12. 3C]		O504 [13. 4D]		R543 [9. 3B]		R644 [9. 4C]							
C506 [13. 2A]		C600 [7. 1B]		O505 [14. 5E]		R544 [14. 4E]		R645 [15. 3B]							
C507 [2. 2A]		C601 [12. 4D]		O506 [9. 3A]		R545 [13. 4C]		R646 [8. 5F]							
C508 [2. 2A]		C602 [2. 1G]		O507 [15. 4A]		R546 [4. 3D]		R647 [15. 3C]							
C509 [13. 2G]		C603 [2. 3F]		R1 [8. 4F]		R547 [9. 3B]		RP1 [9. 4C 9. 4C 9. 4C							
C510 [13. 2H]		C604 [8. 4B]		R2 [8. 4F]		R548 [5. 3E]		9. 4C]							
C511 [12. 5D]		C605 [7. 4B]		R3 [10. 1G]		R549 [14. 4E]		RS1 [6. 3E]							
C512 [13. 2B]		C606 [2. 3F]		R4 [8. 4E]		R550 [4. 5D]		U1 [10. 2C]							
C513 [13. 2D]		C607 [2. 3G]		R5 [10. 1G]		R551 [4. 5E]		U2 [11. 3D]							
C514 [13. 3C]		C608 [8. 1B]		R6 [10. 1H]		R552 [9. 3A]		U3 [10. 1G]							
C515 [13. 3C]		C609 [12. 4C]		R7 [8. 4E]		R553 [14. 4H]		U4 [14. 5B]							
C516 [14. 1D]		C610 [7. 3B]		R8 [14. 5B]		R554 [4. 1H]		U5 [14. 4F]							
C517 [13. 2H]		C611 [7. 3B]		R9 [14. 4D]		R555 [4. 2H]		U6 [14. 2C]							
C518 [12. 5C]		C612 [7. 4B]		R10 [14. 5B]		R556 [4. 1G]		U501 [13. 2C]							
C519 [2. 2A]		C613 [11. 2D]		R11 [15. 4C]		R557 [4. 2G]		Y1 [7. 5C]							
C520 [13. 2C]		C614 [12. 4C]		R12 [15. 4C]		R558 [4. 1H]									
C521 [13. 1F]		C615 [12. 5C]		R13 [10. 1F]		R559 [4. 2H]									
		C616 [8. 2B]		R14 [15. 4A]		R560 [4. 3B]									
		C617 [11. 2C]		R15 [15. 4D]		R561 [3. 4D]									
		C618 [11. 2D]		R16 [15. 4B]		R562 [3. 5G]									
		C619 [12. 5D]		R17 [8. 2F]		R563 [3. 4D]									
		C620 [8. 5B]		R18 [12. 2C]		R564 [3. 5G]									
		C621 [8. 2B]		R19 [8. 2F]		R565 [3. 5G]									
		C622 [11. 2C]		R20 [8. 3F]		R566 [9. 2B]									

ASSEMBLY

PAGE DETAIL

SKU0001

Part Cross-Reference

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA

NV_PN

600-11555-0001-QS1

PCB REV

P1555-A00

PAGE

18 OF 18

BOM REV

A

DATE

19-MAY-2011