MS-V041 VER 31

NV43-PCIE NV43 256MB/128bit, BGA 16MX16 DDR2, VGA, DVI-I, TV-OUT(HT-10)

P295-A00 DESIGN NV43 300/267MHZ 128MB/256MB/512MB DDR2 84-FBGA

PAGE SUMMARY: DDR2 84-FBGA Clock setting 350MHZ

Page1: P295 Overview

Page2: PCI EXPRESS, NVVDD, VDD33

Page3: FB BANK A, FBVTT TERMINATIONS, FBVDDQ DECOUPLING

Page4: FB BANK C, FBVTT TERMINATIONS
Page5: MEMORY PARTITION A 0..31
Page6: MEMORY PARTITION A 32..63
Page7: MEMORY PARTITION C 0..31

Page8: MEMORY PARTITION C 32..63

Page9: GPU GND Page10: DACA - VGA

Page11: DACB - TVOUT, VIDEO IN

Page12: DACC - VGA

Page13: STRAPS, FANSINK, MECHANICALS

Page14: GPIO, HDCP ROM, VBIOS ROM, FAN CONTROL

Page15: INTERNAL TMDS LINK A/B Page16: INTERNAL TMDS LINK C/D

Page17: MIOA, MIOB, NVPLL

Page18: POWER SUPPLY (RT9218) for NVVDD,FBVDDQ

Page19: Other Powers - A3V3, DDC_5, TMDSPLL, TMDSIO, FBVTT and 5V-3V3 POWER SEQUENCING

| _ | | | | | |
|----|-----|-------------------------|-------------------------|---|--|
| SH | JJ. | VARIANT | NVPN | ASSEMBLY | |
| _ | | | | | |
| | В | BASE | 602-10295-BASE-SCH | BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL | |
| | 1 | SKU000 | 602-10295-0000-000 | GF-6600-A04 GEN 300/267MHZ 256MB 84-FBGA DDR2 16MX16 VGA+DVI-I+HDTV | |
| | 2 | SKU001 | 602-10295-0001-000 | GF-6600-A04 GEN 300/267MHZ 128MB 84-FBGA DDR2 8MX16 VGA+DVI-I+HDTV | |
| | 3 | <undefined></undefined> | <undefined></undefined> | <un></un> | |
| | 4 | <undefined></undefined> | <undefined></undefined> | <un></un> | |
| | 5 | <undefined></undefined> | <undefined></undefined> | <un></un> | |
| | 6 | <undefined></undefined> | <undefined></undefined> | <undefined></undefined> | |
| | 7 | <undefined></undefined> | <undefined></undefined> | <un></un> | |
| | 8 | <undefined></undefined> | <undefined></undefined> | <un></un> | |
| | 9 | <undefined></undefined> | <undefined></undefined> | <un></un> | |
| 10 |) | <undefined></undefined> | <undefined></undefined> | <un></un> | |
| 11 | | <undefined></undefined> | <undefined></undefined> | <undefined></undefined> | |
| 12 | 2 | <undefined></undefined> | <undefined></undefined> | <un></un> | |
| 13 | 3 | <undefined></undefined> | <undefined></undefined> | <un></un> | |
| 14 | : | <undefined></undefined> | <undefined></undefined> | <un></un> | |
| 15 | 5 | <undefined></undefined> | <undefined></undefined> | <undefined></undefined> | |

REV HISTORY

A00

- -08/04/2005:
- 1.Page18: change power solution to RT9218 for NVVDD & FBVDDQ

10S

- -08/04/2005:
- 1.Page18: Move C913~C916 out form C910,C911 & Move C930,C931 out form C929
- 2.Page19: Add C940 near C36
- 3.Page19: Remove C16, C35, C55

B00

- -12/06/2005:
- 1.ADD G73 circuit


COO

- -04/26/2006:
- 1.Remove NV43 reserve circuit
- 2.Page14: Add SPDIF circuit
- 3.Page15: Add TMDS Dual_Link A/B
- 4.Page17: Add MIOA Feature SLI CON
- 5.Page18,19: Modify Power solution same as P345

C01

- -06/26/2006:
- 1.Page18:Add MIOA SLI referenc power
- 2.Page18:Add R0805 NVVDD to PEX1V2
- 3.Page18:Add NVVDD Choke Footprint
- 4.Page15/16:Add Bridge R for EMI






03 FB BANK A, FBVDDQ DECOUPLING **FB PARTITION A** 0619 4700PF 29/ 10% XIR 062 COMMON C593 .022UF 19/ 10% X0R 0602 COMMON 0395 .022UF C717 C743 4700PF 0500 4700PF 0997 .022UF C594 .1UF 0802 .1UF 10V 10% XSR 062 C681 4700PF 20/ 50% XIR 662 C0MMON 0631 47UF 6.3V 10% XSR 003 COMMX 0992 .022UF GND C704 022UF 10/ 10/ 10/ 10/ 10/ 10/ 002 0570 47UF 63V 10% XSR 0003 0545 4700PF 25V 15% X7R 962 COMMC CB17 .1UF 10V 10% XSR 0402 0626 .022UF GÑD GB13 4700PF 29/ 10% X/R 962 COMM 0664 .1UF 10V 10% XSR 0402 CE29 2ZCPF 50V 5% CDG 0K2 COMMOR 0627 .1UF GÑD C567 .01UF 16V 10% X7R 0402 00MM0 0550 .01UF 10/ 10% X7R 062 M29 FBADQM0 M30 FBADQM1 G30 FBADQM2 F29 FBADQM3 AA29 FBADQM4 AK30 FBADQM6 AC30 FBADQM6 FBADQM6 FBADQM7 L28 FBADOS_WP0 FBADOS_WP1 FBADOS_WP2 FBADOS_WP2 FBADOS_WP3 AB.28 FBADOS_WP4 FBADOS_WP5 FBADOS_WP5 FBADOS_WP5 FBADOS_WP7 FBADOS_WP7 M28 FBADOS_RNO K32 FBADOS_RN1 G31 FBADOS_RN2 G27 FBADOS_RN2 A28 FBADOS_RN4 A131 FBADOS_RN6 AE31 FBADOS_RN6 AH29 FBADOS_RN7 FBA DEBUG G23 FBA PLLAVDD G25 OR22 .1UF 10V 10% 35R 062 COMMO C943 1UF C589 .1UF VREF = 0.70 * FBVDDQ 1.26V = 1.8V * 2.7Ki()1.15K + 2.7K) Micro-Star International Co., LTD. Etor FB BANK A, FBVDDQ DECOUPLING


04 FB BANK C, FBVTT TERMINATIONS FB PARTITION C USC BGASSO_PIO_33XXXMM COMMON 37 14 F80 314 F80 75 F8 OUT FRC PLLVDD G10 OEBO JOHUF 1997 1976 XDR 0002 COMMO FBC_PLLGND 0685 .1UF 10V 10% XSR 0602 COMMO C945 4.7UF 6.3V 10% XSR 0003 A28 FB_VREF2 FBCAL_PU_GND FBCAL TERM GND



05 MEMORY PARTITION A 0..31

FBA MEMORY 1st bank 0..31






06 MEMORY PARTITION A 32..63


FBA MEMORY 1st bank 32..63






07 MEMORY PARTITION C 0..31

FBC MEMORY 2nd bank 0..31





08 MEMORY PARTITION C 32..63

FBC MEMORY 2nd bank 32..63




09 GPU GND / TMDS_PLLVDD











11 DACB - TVOUT, VIDEO IN









12 DACC - VGA




DACC - VGA


13 STRAPS, FANSINK, MECHANICALS

























19 Others Power Supply (Linears) A3V3,A2V5,TMDS_PLLVDD,TMDS_IOVDD


A3V3






| NA FEX | 70,765 | N. | 1.80 | N. | 1.80


A2V5



TMDS PLL Supply



DDC 5V



Power Sequencing for FBVDDQ & A2V5

