

PCI-EXPRESS EDGE CONNECTOR






Table 1: Connection for JTAG

Production (No JTAG)	Install R1, R2 & Don't Install TSW1	
Internal Use Only	Install TSW1 & Don't Install R1 & R2	
	JTAG	TSW1 Switch #1, 2, 3, 4, 5 and 6 closed (ON) #8 and 7 open
	NO JTAG	TSW1 Switch #1, 2, 3, 4, 5 and 6 open #8 & 7 closed (ON)

TSW1, R1 & R2 are located on the bottom side of the board close to PCIe connector.


[illegible]


Recommended caps:
(see BOM for qualified values/vendors)
10uF , X6S, 0805, 6.3V, 1.4MM MAX THICK
4.7uF , X6S/X5R, 0603, 6.3V/4V
1uF, X6S, 0402, 6.3V
100nF, X7R, 0402
10nF , X7R, 0402





CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices

This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no warranties or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario		
Date: Thursday, June 05, 2008		Rev 25
Sheet 3	of 21	
















U1J			
BK49	SP_RX0P	SP_TX0P	BH48
BL51	SP_RX0N	SP_TX0N	BH49
BL50	SP_RX1P	SP_TX1P	BC45
BG52	SP_RX1N	SP_TX1N	BC44
BF48	SP_RX2P	SP_TX2P	BB45
BE49	SP_RX2N	SP_TX2N	BB44
BE51	SP_RX3P	SP_TX3P	AV42
BD52	SP_RX3N	SP_TX3N	AT43
BD48	SP_RX4P	SP_TX4P	AV45
BC49	SP_RX4N	SP_TX4N	AV44
BC51	SP_RX5P	SP_TX5P	AW42
BS52	SP_RX5N	SP_TX5N	AW41
BS48	SP_RX6P	SP_TX6P	AW45
BA49	SP_RX6N	SP_TX6N	AW44
BA51	SP_RX7P	SP_TX7P	AU42
AV52	SP_RX7N	SP_TX7N	AU41
AV48	SP_RX8P	SP_TX8P	AU45
AW49	SP_RX8N	SP_TX8N	AU44
AW51	SP_RX9P	SP_TX9P	AT42
AV52	SP_RX9N	SP_TX9N	AT41
AV48	SP_RX10P	SP_TX10P	AT45
AU49	SP_RX10N	SP_TX10N	AT44
AU51	SP_RX11P	SP_TX11P	AR42
AT52	SP_RX11N	SP_TX11N	AR41
AT48	SP_RX12P	SP_TX12P	AR45
AR49	SP_RX12N	SP_TX12N	AR44
AR51	SP_RX13P	SP_TX13P	AN42
AF52	SP_RX13N	SP_TX13N	AN41
AP48	SP_RX14P	SP_TX14P	AN45
AN49	SP_RX14N	SP_TX14N	AN44
AN51	SP_RX15P	SP_TX15P	AM42
AM52	SP_RX15N	SP_TX15N	AM41
BM47	SP_REFCLKP	SP_CALRP	AH38
BK46	SP_REFCLKN	SP_CALRN	AH39

RV770 PRO A12HF MVE SLT BIN1

Figure 10 illustrates the recommended layout for the power plane, showing six different configurations arranged in a 3x2 grid. Each configuration shows a top layer with a power source (+VDDC_Source or +VDDC_ExtSource) and a bottom layer with a ground connection. The top layer is connected to the bottom layer via a via. The sub-diagrams are labeled with component values: MK623, MK626, MK630, MK637, MK636, and MK657. The top layer is labeled 'TH 10x12.5mm' or 'TH 10mm Dia'. The bottom layer is labeled 'TH 10mm Dia'. The word 'Overlap' is written in the bottom right of each sub-diagram.

Gate Drive	Populate	Do Not Populate
5V Gate Drive	R631, R632	R630, R670, C660, R661, Q661
8V Gate Drive	R630, C660, R661, Q661	R631, R632, R670
12V Gate Drive	R630, C660, R670	R631, R632, R661, Q661






Layout guideline

1-Position the controller (U703) such that LGate(pin4) is the closest to gate of the MOSFETS. You can place the gate resistors R71 and R722 next to the gate of the MOSFETS. Make the gate drive traces(PW MVIDDC L and PW MVIDDC HSD) as short and as wide as possible to reduce the trace inductance.

2-Place 100pF bypass capacitors for the gate pins as close as possible to the controller as possible. They are as follows:


3- Bypass cap is C703, and Boost cap is C705.

4-Voltage amplifier compensation network. Place C714 close to the pin 7. Place the rest of the compensation network components close to the pins 7 and 6. These are R710, R711, R713, C713 and R712. C711 and C712.




MULTI FOOTPRINT

COMPENSATION CIRCUIT




share pad of R714,R709

FILTERED SMPS VCC



BOOT CIRCUIT



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES
© 2007 Advanced Micro Devices
This document and its contents are the exclusive property of AMD
and is provided only to entities under a non-disclosure agreement
with AMD for evaluation purposes. Further distribution or disclosure
is strictly prohibited. Use of this schematic and design for any purpose
other than evaluation requires a Board Technology License Agreement
with AMD. AMD makes no representations or warranties of any kind
regarding this schematic and design, including, not limited to,
any implied warranty of merchantability or fitness for a particular
purpose, and disclaims responsibility for any consequences resulting
from the use of the information included herein.

Title RH PCIE RV770 512MB GDDR3

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario






Date: Thursday, June 05, 2008


Sheet 12 of 21

Rev 20


Title	BH PCIE RV770 512MB GDDR3 DUAL DL-DVI-I VO FB	Doc No.	102-B50102-00
-------	---	---------	---------------




PCB: Min 70mm sq. copper area for cooling





Install R817 if Y1 is a 1.8V Device
Install R807 if Y1 is a 3.3V Device



PCB: Min 70mm sq. copper area for cooling



$V_{out}(V) = V_{ref} (1 + R2/R1)$



Install only R839 or MR839
See BOM for qualified options

(11,13) 5VCC

5V_BAK

5VCC

R839

MR839

0R

5V

C839

1uF 6.3V

C838

1uF 6.3V






CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario




Date: Thursday, June 05, 2008
Sheet 14 of 21



Title		RH PCIE RV770 512MB GDDR3 DUAL DL-DVI-I VO F		Doc No.		102-B50102-00	
-------	--	--	--	---------	--	---------------	--



DB15 pin	Standard VGA	DDC1 Host	DDC2B or DDC2B+ Host	DDC2AB Host	DDC1/2 Display
11	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Optional
12	Monitor ID bit 1	Data from display	SDA	SDA	Optional
4	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Optional
15	Monitor ID bit 3	Open	SCL	SCL	Optional
9	N/C	+5V	+5V	+5V	Optional
Hardware Support	No	Yes	Yes	No	Yes

Based on VESA Display Data Channel (DDC) Standard Ver. 3 Dec. 15, 1997








DDC2_MONID0
DDC2_MONID1(SDA)
DDC2_MONID2
DDC2_MONID3(SCL)


DB15 pin	Standard VGA	DDC1 Host	DDC2B or DDC2B+ Host	DDC2AB Host	DDC1/2 Display
11	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Optional
12	Monitor ID bit 1	Data from display	SDA	SDA	Optional
4	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Optional
15	Monitor ID bit 3	Open	SCL	SCL	SCL
9	N/C	+5V 50mA min 1A max	+5V 50mA min 1A max	+5V 300mA min 1A max	Optional
Hardware Support	No	Yes	Yes	No	Yes


Based on VESA Display Data Channel (DDC) Standard Ver. 3 Dec. 15, 1997





- 4-pin Svideo MiniDIN P/N 6070001000G





Title	RH PCIE RV770 512MB GDDR3 DUAL DL-DVI-I VO FH
-------	---

Schematic No.
102-B50102-00

Date:
Thursday, June 05, 2008

REVISION HISTORY

NOTE: This schematic represents the PCB, it does not represent any specific SKU.
For Stuffing options (component values, DNI's, ...) please consult the product specific BOM.
Please contact AMD representative to obtain latest BOM closest to the application desired.

**This schematic represents the PCB, it does not represent any specific SKU.
For Stuffing options (component values, DNI's, ...) please consult the product specific BOM.
Please contact AMD representative to obtain latest BOM closest to the application desired.**

25


Sch Rev	PCB Rev	Date	REVISION DESCRIPTION
------------	------------	------	----------------------

Initial design for RV770 GDDR3

Improvement:

- 1) Add 1 uF CAP on memory reset, Pg5
- 2) MVDCC current leakage board workaround; Pg13
- 3) MVDD Thermal Protection, Pg 13
- 4) Improvement on Hot Plug protection Pg13
- 5) 12V_BUS & 12V_EXT Input Switch Circuit Page 13

1. Correct PTC comparator power connection.
2. Add Fuse NF1200 on page 13



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
The AMD Board schematic and design is the exclusive property of AMD,
and is provided only to entities under a non-disclosure agreement
with AMD for evaluation purposes. Further distribution or disclosure
is strictly prohibited. Use of this schematic and design for any purpose
other than evaluation requires a Board Technology License Agreement
with AMD. AMD makes no representations or warranties of any kind
regarding this schematic and design, including, not limited to,
any implied warranty of merchantability or fitness for a particular
purpose, and disclaims responsibility for any consequences resulting
from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario

Date: Thursday, June 05, 2008 Rev 25

Sheet 21 of 21

Title: RH PCIE RV770 512MB GDDR3 DUAL DL-DVI-I VO FH Doc No.