






(2) ELLESMERE PCIE INTERFACE




(3) ELLESMERE MEM INTERFACE CH A/B




(4) ELLESMERE MEM INTERFACE CH C/D



(5) GDDR5 MEMORY CH A/B



(6) GDDR5 MEMORY CH C/D



(7) ELLESMERE GPIO STRAP CF XTAL


DC/DCDA BUS:

DC ADDRESS	FUNCTION	DEVICE


DC/DCDA BUS:

DC ADDRESS	FUNCTION	DEVICE
0000	ROT TRAMP SENSOR	14000003


AMD reply: Pulled up to VDD_{IO}18 through a 1K resistor, pull down 1K resistor need to be deleted




PIN BASED STRAPS




(9) ELLESMERE Dual-Link DVI




(10) ELLESMERE TMDPCD unused




Anney: TMDPCD unused, all pins NC





(13) ELLESMERE GROUND




(14) VDDC&VDDCI Controller


OCPPR_HOT active Low

F_PROCTOTL_10 PRESET 2
Amey Liu PRESET and VDDC_VDDCI_OCP_1
due to VDDC_RMON


VR TSEN




PerPhase OCP=60A DCR Current Sense



UG TON SET




Thermal Compensation




Close to GPU




VDDC Compensation




VDDCI Compensation




VOU OFFSET SET



VDDCI OFS=6V




VDDCI OUT




Title : POLARIS/D009P1	
Engineer: Amey_Liu	
Doc No: D009P1	Rev: 1.00
Doc No: D009P1	Rev: 1.00

(15) VDDC Phase 1 ~ 2




(16) VDDC Phase 3 ~ 4

12V_PEX6 --> +VDDC




(17) VDDCI 1 Phase

+12V_EXT_A --> +VDDCI




(18) MVDD 1 Phase



+12V_BUS--> +MVDD







12V_PEX6 --> +0.875V




Anney_GPD_31.dwg



0.875V VDDC/VDDCI Power up Sequencing




(21) POWER MANAGEMENT2




SWD RESET UP VOLTAGE (VDDC1/VDDC2)



SWD	SWD	VOLTAGE
0	0	1.1V
0	1	1.0V
1	0	0.9V
1	1	0.8V



Power Flow




POWER SEQUENCE



ASUS		Title : POLARIS/D009PI	
PCB Designer		Engineer: Anney_Liu	
Rev	Project Name	Rev	
0001	D009PI	0001	1.00
Date: 2024-06-05 10:00:00		Page: 31 of 38	

(24) DEBUG CIRCUITS



E-FUSE CAPABILITY

DEFAULT = GPIO-CONTROLLED
(MANUAL OPTION AS BACK-UP)

Anney: EVDDQ Debug E-fuse deleted

(25) BLOCK DIAGRAM

