



LAYOUT NOTE: SOME OF THE CAPS BELOW MAY BE REMOVED IF SPACE IS AN ISSUE, ASK BEFORE REMOVING




Place C2 on left side of AGP connector

4X/8X AGP BUS


SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND




Caps for EMI - install close to AGP connector



UNIVERSAL VREFGC CIRCUIT (4X, 8X)



UNIVERSAL VREFGC CIRCUIT (4X, 8X)




ATI Technologies Inc.

1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title		AGP R480+Rialto 256MB BGA DVII DVII VIVO	
Size	C	Document Number	105-A49000-00A
Date:	Friday, January 29, 2005	Sheet	2 of 28

Place the Test Points close to U1

ATI PN# 215RBKAGA11F





<Variant Name>



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600



Title				AGP R480+Rialto 256MB BGA DVII DVII VIVO			
Size		Document Number					Rev
C		105-A49000-00A					0
Date:			Friday, January 28, 2005		Sheet		3 of 28





ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada L3T 7X6
(905) 882-2600

Title	AGP R480+Rialto 256MB BGA DVII DVII VIVO	Rev	0
Size	Document Number	105-A49000-00A	
Date	Friday, January 28, 2005	Sheet	5 of 28



<Variant Name>



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title AGP R480+Rialto 256MB BGA DVII DVII VIVO

Size	Document Number	105-A-10000-00A
------	-----------------	-----------------


C	105-A49000-00A		
Date:	Friday, January 28, 2005	Sheet	6 of 28

Category	1. 1st round	2. 2nd round	3. 3rd round	4. 4th round	5. 5th round	6. 6th round	7. 7th round	8. 8th round	9. 9th round	10. 10th round	11. 11th round	12. 12th round	13. 13th round	14. 14th round	15. 15th round	16. 16th round	17. 17th round	18. 18th round	19. 19th round	20. 20th round	21. 21st round	22. 22nd round	23. 23rd round	24. 24th round	25. 25th round	26. 26th round	27. 27th round	28. 28th round	29. 29th round	30. 30th round	31. 31st round	32. 32nd round	33. 33rd round	34. 34th round	35. 35th round	36. 36th round	37. 37th round	38. 38th round	39. 39th round	40. 40th round	41. 41st round	42. 42nd round	43. 43rd round	44. 44th round	45. 45th round	46. 46th round	47. 47th round	48. 48th round	49. 49th round	50. 50th round	51. 51st round	52. 52nd round	53. 53rd round	54. 54th round	55. 55th round	56. 56th round	57. 57th round	58. 58th round	59. 59th round	60. 60th round	61. 61st round	62. 62nd round	63. 63rd round	64. 64th round	65. 65th round	66. 66th round	67. 67th round	68. 68th round	69. 69th round	70. 70th round	71. 71st round	72. 72nd round	73. 73rd round	74. 74th round	75. 75th round	76. 76th round	77. 77th round	78. 78th round	79. 79th round	80. 80th round	81. 81st round	82. 82nd round	83. 83rd round	84. 84th round	85. 85th round	86. 86th round	87. 87th round	88. 88th round	89. 89th round	90. 90th round	91. 91st round	92. 92nd round	93. 93rd round	94. 94th round	95. 95th round	96. 96th round	97. 97th round	98. 98th round	99. 99th round	100. 100th round
1st round	1st round	2nd round	3rd round	4th round	5th round	6th round	7th round	8th round	9th round	10th round	11th round	12th round	13th round	14th round	15th round	16th round	17th round	18th round	19th round	20th round	21st round	22nd round	23rd round	24th round	25th round	26th round	27th round	28th round	29th round	30th round	31st round	32nd round	33rd round	34th round	35th round	36th round	37th round	38th round	39th round	40th round	41st round	42nd round	43rd round	44th round	45th round	46th round	47th round	48th round	49th round	50th round	51st round	52nd round	53rd round	54th round	55th round	56th round	57th round	58th round	59th round	60th round	61st round	62nd round	63rd round	64th round	65th round	66th round	67th round	68th round	69th round	70th round	71st round	72nd round	73rd round	74th round	75th round	76th round	77th round	78th round	79th round	80th round	81st round	82nd round	83rd round	84th round	85th round	86th round	87th round	88th round	89th round	90th round	91st round	92nd round	93rd round	94th round	95th round	96th round	97th round	98th round	99th round	100th round

Trace as short as possible for 2A current

Do not install
This resistor will
be shorted in layout.


VID					+VDDC
4	3	2	1	0	
1	0	0	1	1	1.200
1	0	0	1	0	1.225
1	0	0	0	1	1.250
1	0	0	0	0	1.275
0	1	1	1	0	1.300
0	1	1	0	1	1.350
0	1	1	0	0	1.400



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600


Title	AGP R480+Rialto 256MB BGA DVII DVII VIVO		
Size C	Document Number	105-A49000-00A	R
Date:	Friday, January 28, 2005	Sheet	7 of 28

+1.8V Regulator for analog power supplies




Max 400 mA if all 1.8 V analog power supplies are connected


+1.5V Regulator for VDDC_CT (VDD15)




REGULATOR FOR A2VDD(+2.5V)




REGULATOR FOR PVDD (+1.8V)




REGULATOR FOR TPVDD (+1.8V)




REGULATOR FOR MPVDD(+1.8V)




Regulator for PCIE_VDDR Vout = 1.2V Iout = 2400mA



Regulator for B_VDDC Vout = 1.2V Iout = 1000mA MAX





Regulator for PCIE_PVDD_18 Vout = 1.8V Iout = 800mA MAX



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada L3T 7X6
(905) 882-2600

Title: AGP R480+Rialto 256MB BGA DVII DVII VIVO
Size: C Document Number: 105-A49000-00A Rev: 0
Date: Friday, January 28, 2005 Sheet: 9 of 28

R423 MEMORY CHANNELS A and B




ATI Technologies Inc.

1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title		AGP R480+Rialto 256MB BGA DVII DVII VIVO	
Size	C	Document Number	105-A49000-00A
Date:	Friday, January 28, 2005	Sheet	10 of 28

Rev
0

R-420 MEMORY CHANNELS C and D




ATI Technologies Inc.

1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600


Title		AGP R480+Rialto 256MB BGA DVII DVII VIVO	
Size	C	Document Number	105-A49000-00A
Date:	Friday, January 28, 2005	Sheet	11 of 28
Rev	0		

256 Mbit GDDRIII Channels A and B

Channel A




Channel B





ATI Technologies Inc.
 1 Commerce Valley Drive East
 Markham, Ontario
 Canada, L3T 7X6
 (905) 882-2000

Channel D



OPTION STRAPS

Overlap pads to save space
and to prevent assembly of
both resistors.



R423 Shared Straps

REV. 0.0

STRAPS	PIN	DESCRIPTION	DEFAULT
MOBILE_FEATURE0	GPIO(0)	Transmitter Power Savings Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Desktop must have an external pullup)	0
MOBILE_FEATURE1	GPIO(1)	Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Desktop must have an external pullup)	0
PCI_E_MODE (ATI Internal)	GPIO(3/2)	PCI mode: 00: PCI Express 1.0A mode 01: Kyrene-compatible mode 10: PCI Express 1.0 mode 11: Short-circuit internal loopback and PCI Express 1.0A mode	00
TX_IEXT	GPIO(4)	Transmitter Extra Current 0: normal mode 1: extra current in Tx output stage - potential power savings for mobile mode	0
FORCE_COMPLIANCE	GPIO(5)	Force chip to get to compliance state quickly for Tester purposes 0: Normal operation 1: Force to compliance state	0
PLL_BW (ATI Internal)	GPIO(6)	0: Full PLL Bandwidth 1: Reduced PLL bandwidth	0
DEBUG_ACCESS	GPIO(8)	Strap to set the debug muxes to bring out DEBUG signals even if registers are inaccessible 0: Disable debug access 1: Enable debug access	0
ROMIDCFG(3:0)	GPIO(9,13:11)	If no ROM attached, controls chip IDs. If rom attached identifies ROM type. GPIO(9,13,12,11) 000x - No ROM, CHG_ID=00 001x - No ROM, CHG_ID=01 010x - No ROM, CHG_ID=10 011x - No ROM, CHG_ID=11 1001 - 1M Serial AT25F1024 ROM (Atmel) 1010 - 1M Serial AT45DB011 ROM (Atmel) 1011 - 1M Serial M25P10 ROM (ST) 1100 - 512K Serial M25P05 ROM (ST) 1101 - 1M Serial SST45LF010 ROM (SST) 1101 - 1M Serial W45B512 ROM (Winbond) 1110 - 512K Serial W45B012 ROM (Winbond) 1110 - 1M Serial SST25VF012 ROM (SST) 1111 - 1M NX25P01B ROM (NexFlash) Chip IDs: Chip ID is based on substrate fuses and CHG_ID strap (which comes from ROM if used, or pin straps if no ROM is connected): CHG_ID = ROMIDCFG[2:1] = GPIO[13:12]	1100
MULTIFUNC(1:0)	H2SYNC, V2SYNC	Multi-function device select 00 - single function device. 01 - two function device. 10 - two function device. 11 - two function device.	10
VIP_DEVICE	VSYNC	Indicates if any slave VIP host devices drove this in low during reset. 0 - Slave VIP host port devices present 1 - No slave VIP host port devices reporting presence during reset	1
RFU	HSYNC	RFU 0 - Normal 1 - Not used	0

R423 Dedicated Straps



REV. 0.0

ZV_VOLTAGE_SEL0	DVOMODE_0	DVOMODE_0 is for ZV_LCDCTRL and ZV_LCDATA(11:0). 0 - 3.3 V signaling 1 - 1.8 V signaling	0
ZV_VOLTAGE_SEL1	DVOMODE_1	DVOMODE_1 is for ZV_LCDATA(23:12) 0 - 3.3 V signaling 1 - 3.3 V signaling	0

Board Straps



REV. 0.0

STRAPS	PIN	DESCRIPTION	DEFAULT
MEMTYPE(1:0)	DVALID, PSYNC	Memory connected to R420 identification for BIOS 00 - Samsung GDDR 3 memory 144 Ball BGA package 01 - TBD 10 - TBD 11 - TBD	000
DC_Strap1	GPIO(10)	Internal TMDs Enabled 0 - Disabled 1 - Enabled	1
DC_Strap2	LCDDATA(13)	Video Capture Enabled 0 - Disabled 1 - Enabled	0
DC_Strap3	LCDDATA(14)	Not defined	0
DC_Strap4, DEMUX_SEL	LCDDATA(15,19)	Video capture enable 00 - DAC2 Off 01 - DAC2 On as CRT 10 - DAC2 On as TVOUT 11 - DAC2 On as TVOUT and CRT	01
PAL/NTSC	LCDDATA(18)	TV0 Standard Default (Resistor pull-up and switch short to GND) 0 - PAL (on board resistor pull-down and switch closed) 1 - NTSC (on board resistor pull-up)	1
EXT_PWR	GPIO15	External power cable detect 0 - Cable is properly connected 1 - Cable is not properly connected. Software should prevent the board from booting, should display a warning at screen and should decrease engine and memory clock speed.	NA



WARNING

Some of those straps must be connected to +VDD_1.8V
if ZV_LCDATA bus is set to 1.8 V.



<Variant Name>





ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title AGP R480+Rialto 256MB BGA DVII DVII VIVO
Size C Document Number 105-A49000-00A Rev 0
Date: Friday, January 28, 2005 Sheet 14 of 28

H1

HEATSINK_FAN





<Variant Name>



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600


Title AGP R480+Rialto 256MB BGA DVII DVII VIVO

Size C Document Number 105-A49000-00A

Date: Friday, January 28, 2005

Sheet 16 of 28

Rev 0




<Variant Name>



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600


Title	AGP R480+Rialto 256MB BGA DVII DVII VIVO		
Size	Document Number	105-A49000-00A	Rev 0
Date	Friday, January 28, 2005	Sheet 17 of 28	

PRIMARY DVI-I CONNECTOR (DVI-I1)



SECONDARY DVI-I CONNECTOR


**NOTE:
ALL ITEMS ARE DNI**



ATI Technologies Inc.			
1 Commerce Valley Drive East			
Markham, Ontario			
Canada, L3T 7X6			
(905) 882-2600			
Title	AGP R480+Rialto 256MB BGA DVII DVII VIVO		
Size	Document Number	105-A49000-00A	Rev
C			0
Date:	Friday, January 28, 2005	Sheet	18 of 28

NOTE:
ITEMS ON THIS
PAGE ARE ALL DNI

SILICON IMAGE TMDS TRANSMITTER



<Variant Name>



ATI Technologies Inc.

1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title			AGP R480+Rialto 256MB BGA DVII DVII VIVO	
Size	Document Number	105-A49000-00A		Rev
B				0
Date:	Friday, January 28, 2005	Sheet	19	of 28

Layout Guide line of THEATER

- #1 : Ca1 and Ca2 have to be placed as close as possible to the respective pins of Rage THEATER
- #2 : GND_VIN should be separated from Digital or Chassis Ground and have no loops
- #3 : GND_VIN should be connected to Digital GND plane at one point as close as possible to pin 56 of THEATER


Put 2D line as close as possible to pin 56 of Rage Theater

The diagram shows a horizontal line with three vertical connections. The leftmost connection is to a ground symbol. The middle connection is to a pin labeled GND_RT. The rightmost connection is to a pin labeled GND_VIN.




Title				AGP R480+Rialto 256MB BGA DVII DVII VIVO			
Size		Document Number				105-A49000-00A	
C						Re	
Date: Friday, January 28, 2005				Sheet 20 of 28			

TV-OUT




Footprint - M1

TV Out (SVHS) MiniDIN 7-pin



(A)


Connector Jm1 uses the same footprint as Jm2 and Jm3




NOTE:
ALL ITEMS ARE DNI

(C)


Connector Jm2 uses the same footprint as Jm1 and Jm3



NOTE:
ALL ITEMS ARE DNI




VI MUX BYPASS DNI



NOTE:
ALL ITEMS ARE DNI

VI MUX

NOTE:
ALL ITEMS ARE DNI



	Install	DNI
TV-OUT 7-PIN MiniDIN 102-00302-00 102-00305-00	(A) (B) (E)	(C)
VIVO 9-PIN MiniDIN 102-00303-00 102-00306-00	(C)	(A) (B) (E)
No Options (Just DB15)		(A) (B) (C) (E)
(A) (C) share the same footprint		


<Variant Name>



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title	AGP R480+Rialto 256MB BGA DVII DVII VIVO		
Size	Document Number	105-A49000-00A	Rev
C			0
Date:	Friday, January 28, 2005	Sheet	21 of 28


Rialto ASIC p/n is: 218BAPAGA11F





CLK	R42	R36
1.2V	3150030100 (300R)	3150018100 (180R)
3.3V	3150000000 (0R)	DNI



Title				AGP R480+Rialto 256MB BGA DVII DVII VIVO			
Size		Document Number					
C		105-A49000-00A					
Date:		Friday, January 28, 2005			Sheet		22 of 28



NOTE: Place REG1 close to ASIC.




NOTE: THIS IS A DRAWING. THESE GROUNDS MUST BE MANUALLY CONNECTED TO THE GROUND PLANE

<Variant Name>




ATI Technologies Inc.
 1 Commerce Valley Drive East
 Markham, Ontario
 Canada, L3T 7X6
 (905) 882-2600


File	AGP R480+Rialto 256MB BGA DVII DVII VIVO		
Size	Document Number	105-A49000-00A	Rev
C			0
Date:	Friday, January 28, 2005	Sheet	24 of 28



Overlap pads to save space and to prevent assembly of both resistors.



OPTION STRAPS




PCIe_AGP Bridge Shared Straps			
STRAPS	PIN	DESCRIPTION	DEFAULT
PCIe_PTX_PWRS_ENB	GPIO(0)	PCI Express transmitter power-saving enable bar 0 - 50% Tx output swing for mobile applications 1 - Full output swing	1
PCIe_PTX_DEEMPH_EN	GPIO(1)	PCI Express transmitter de-emphasis enable 0 - de-emphasis disable 1 - de-emphasis enable	1
PCIe_ICP (1:0)	GPIO(3:2)	Charge pump current setting 00 - 5.0uA 01 - 10.0uA 10 - 15.0uA 11 - 20.0uA	01
PCIe_PTX_EXT	GPIO(4)	PCI Express transmitter extra output current 0 - no extra current 1 - extra current in output stage	0
PCIe_PRX_IDLE_MODE	GPIO(5)	Controls sensitivity of the electrical idle detectors 0 - normal idle detect 1 - improve idle detect	0
PCIe_PPLL_BW	GPIO(6)	PCI Express PLL bandwidth setting 0 - Full PLL bandwidth 1 - Reduces PLL bandwidth	0
PCIe_REVERSE_ALL	GPIO(7)	0 - Don't reverse physical PCIe lanes 1 - Reverse physical PCIe lanes	1
PCI_RETRY_Enb	GPIO(8)	0 - Enable all PCI read/write retry, retry cycle 0x3 1 - Disable PCI read/write retry	0
	GPIO(9)		0
DEBUG_ACCESS	GPIO(10)	1 - Set the debug bus muxes to bring out debug signals even if registers are inaccessible	0
ROMIDCFG(2:0)	GPIO(13:11)	If no ROM attached, controls chip IDis. If rom attached identifies ROM type 000 - No ROM, CHG_ID=0 001 - 512Kb Serial AT27SF512 ROM (Atmel) 010 - Reserved 011 - 1M Serial M25P10A ROM (ST) 100 - 512K Serial W25P05A ROM (ST) 101 - 1M Serial SST45LF10 ROM (SST) 110 - 1M Serial W45B512 ROM (WinBond) 111 - Reserved	100
VGA_MONO_MODE(1:0)	GPIO(24, 14)	00 - only VGA controller 01 - only MONO controller 10 - neither VGA/MONO controller 11 - both VGA/MONO controller	00
MEM_AP_SIZE	GPIO(15)	Used only there is no valid ROM 0 - 128Mb(2x64Mb) 1 - 256Mb(2x128Mb)	0
MULTIFUNC	GPIO(16)	For MULTIFUNC, when TESTEN(pin)=0, 0 = 00 - Single function device 1 = 01 - Two function device. No AGP in either function	0
PCI_FORCE_COMPLIANCE		For PCIe_FORCE_COMPLIANCE, when TESTEN(pin)=1, 0 - Normal operation 1 - Force LC into compliance mode	0
AGPFBSKEW(1:0)	GPIO(18:17)	AGP 1xclk feedback phase adjustment wrt refclk(cputck) 00 - refclk slightly earlier than feedback 01 - refclk 1 tap later than feedback 10 - refclk 1 tap earlier than feedback 11 - refclk 2 tap earlier than feedback clock	00 internal pulldown
X1CLK_SKEW(1:0)	GPIO(20:19)	Clock phase adjustment between x1clk and x2clk 00 - 0 tap delay 01 - 1 tap delay 10 - 2 tap delay 11 - 3 tap delay	00 internal pulldown
BUSCFG	GPIO(21)	Control BUS type, CLK PLL select	0 internal pulldown
AGP_ONLY	GPIO(22)	0 - normal operation, assume VPU is working 1 - for debugging, shut off VPU so the bridge is working in AGP only mode	0
PCI_LINK_TIMEOUT_OVERRIDE	GPIO(23)	0 - Timeout is active 1 - Timeout is disabled	0
MOBILE_EN	REFCLKBYP		0
BUS_PCI_CFG_RETRY_Enb	STP_AGPB	when internal MOBILE_EN=0 STRAP_BUS_PCI_CFG_RETRY_Enb	1



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title				AGP R480+Rialto 256MB BGA DVII DVII VIVO
Size	C	Document Number	105-A49000-00A	Rev
C				0
Date:	Friday, January 28, 2005	Sheet	26	of 28




DVI SCREWS



DVI SCREWS



MISC. BOARD PARTS



<Variant Name>



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title			AGP R480+Rialto 256MB BGA DVII DVII VIVO		
Size	Document Number				Rev
B	105-A49000-00A				0
Date:		Friday, January 28, 2005		Sheet	28 of 28