PG611 A00

12GB GDDR5X, 384b, 256Mx32
TALL DVI-D + DP + DP + HDMI/DP + DP

TABLE OF CONTENTS

Page	Description
1	Table of Contents
2	BLOCK DIAGRAM
3	PCI EXPRESS
4	MEMORY: GPU PARTITION A/B
5	MEMORY: FBA PARTITION[31:0]
6	MEMORY: FBA PARTITION[63:32]
7	MEMORY: FBB PARTITION[31:0]
8	MEMORY: FBB PARTITION[63:31]
9	MEMORY: GPU PARTITION C/D
10	MEMORY: FBC PARTITION[31:0]
11	MEMORY: FBC PARTITION[63:32]
12	MEMORY: FBD PARTITION[31:0]
13	MEMORY: FBD PARTITION[63:32]
14	MEMORY: GPU PARTITION E/F
15	MEMORY: FBE PARTITION[31:0]
16	MEMORY: FBE PARTITION[63:32]
17	MEMORY: FBF PARTITION[31:0]
18	MEMORY: FBF PARTITION[63:32]
19	GPU PWR AND GND
20	GPU DECOUPLING
21	IFPAB DVI-D-DL
22	IFPE DP
23	IFPF DP
24	IFPC HDMI/DP
25	IFPD DP
26	MIOA/B INTERFACE & FRAME LOCK
27	MISC: FAN, THERMAL, JTAG, GPIO, STEREO
28	MISC: ROM, STRAPS
29	MISC: XTAL, PLL
30	PS: 5V, PEXVDD
31	PS: 1V8 Rails
32	PS: FBVDDQ
33	PS: NVVDD Controller_OVR8
34	PS: NVVDD Controller_PWR-MODULE
35	PS: NVVDD Phase 1, 2
36	PS: NVVDD Phase 3, 4
37	PS: NVVDD Phase 5
38	PS: NVVDD Phase 6, 7
39	PS: Dynamic power balance phase
40	PS: Dynamic power balance logic
41	PS: Input, filtering, and Monitoring
42	PS: Current Sterring, Hot Unplug
43	PS: NVVDD ENABLE
44	PS: GC6 MISC
45	GEFORCE LED AND SLI LED
46	PS: NV3V3, NV12V
47	PS: MCU
48	MECH
49	VR Thermal Protection

MICRO-STAR INT'L CO.,LTD
MS-V360
Size: Custom | Document Description: Table of Contents | Rev: 2.0
Date: Friday, March 03, 2017 | Sheet 1 of 50

Page2: Block Diagram





MICRO-STAR INT'L CO.,LTD

MS-V360

Size: Custom | Document Description: Block Diagram | Rev: 2.0

Date: Friday, March 03, 2017 | Sheet 2 of 50

Page3: PCI Express



Page4: MEMORY: GPU Partition A/B



MICRO-STAR INT'L CO.,LTD	
MS-V360	
Size: Custom	Document Description: MEMORY: GPU Partition A/B
Rev: 2.0	
Date: Friday, March 03, 2017	Sheet 4 of 50

Page5: MEMORY: FBA Partition 31..0



Page6: MEMORY: FBA Partition 63..32









MICRO-STAR INT'L CO.,LTD		
MS-V360		
Size: Custom	Document Description: MEMORY: FBA Partition 63..32	Rev: 2.0
Date: Friday, March 03, 2017	Sheet 6 of 50	

Page7: MEMORY: FBB Partition 31..0



Page8: MEMORY: FBB Partition 63..32















MICRO-STAR INT'L CO.,LTD		
MS-V360		
Size: Custom	Document Description: MEMORY: FBB Partition 63..32	Rev: 2.0
Date: Friday, March 03, 2017	Sheet 8 of 50	

Page9: MEMORY: GPU Partition C/D



Page10: MEMORY: FBC Partition 31..0



Page11: MEMORY: FBC Partition 63..32

















MICRO-STAR INT'L CO.,LTD		
MS-V360		
Size: Custom	Document Description: MEMORY: FBC Partition 63..32	Rev: 2.0
Date: Friday, March 03, 2017	Sheet 11 of 50	

Page12: MEMORY: FBD Partition 31..0



MICRO-STAR INT'L CO.,LTD	
MS-V360	
Size: Custom	Document Description: MEMORY: FBD Partition 31..0
Rev: 2.0	
Date: Friday, March 03, 2017	Sheet 12 of 50

Page13: MEMORY: FBD Partition 63..32

















MICRO-STAR INT'L CO.,LTD		
MS-V360		
Size: Custom	Document Description: MEMORY: FBD Partition 63..32	Rev: 2.0
Date: Friday, March 03, 2017	Sheet 13 of 50	

Page14: MEMORY: GPU Partition E/F



Page15: MEMORY: FBE Partition 31..0



Page16: MEMORY: FBE Partition 63..32



MICRO-STAR INT'L CO.,LTD		
MS-V360		
Size: Custom	Document Description: MEMORY: FBE Partition 63..32	Rev: 2.0
Date: Friday, March 03, 2017	Sheet 16 of 50	

Page17: MEMORY: FBF Partition 31..0















MICRO-STAR INT'L CO.,LTD

MS-V360

Size	Document Description	Rev
Custom	MEMORY: FBF Partition 63..32	2.0

Date: Friday, March 03, 2017 Sheet 18 of 50

Page19: GPU PWR and GND



MICRO-STAR INT'L CO.,LTD
MS-V360
Size: Custom
Document Description: GPU PWR and GND
Rev: 2.0
Date: Friday, March 03, 2017
Sheet 19 of 50

Page20: GPU Decoupling







1V8_MAIN

1V8_AON

MICRO-STAR INT'L CO.,LTD		
MS-V360		
Size: Custom	Document Description: GPU Decoupling	Rev: 2.0
Date: Friday, March 03, 2017	Sheet 20 of 50	

Page21: IFPAB DVI-D-DL



MICRO-STAR INT'L CO.,LTD			
MS-V360			
Size: Custom	Document Description: IFPAB DVI-D-DL		Rev: 2.0
Date: Friday, March 03, 2017	Sheet 21 of 50		

Page22: IFPE DP



Page23: IFPF DP





MSI	MICRO-STAR INT'L CO.,LTD	
	MS-V360	
Size: Custom	Document Description: IFPF DP	Rev: 2.0
Date: Friday, March 03, 2017	Sheet 23 of 50	

Page24: IFPC HDMI 2.0/DP



Page25: IFPD HDMI



MICRO-STAR INT'L CO.,LTD	
MS-V360	
Size: Custom	Document Description: IFPD HDMI
Rev: 2.0	
Date: Friday, March 03, 2017	Sheet 25 of 50

Page26: MIOA/B Interface



MICRO-STAR INT'L CO.,LTD		
MS-V360		
Size: Custom	Document Description: MIOA/B Interface	Rev: 2.0
Date: Friday, March 03, 2017	Sheet 26 of 50	

Page27: MISC1: Fan, Thermal, JTAG, GPIO, STEREO



MICRO-STAR INT'L CO.,LTD	
MS-V360	
Size: Custom	Document Description: MISC1: Fan, Thermal, JTAG, GPIO, STEREO
Rev: 2.0	
Date: Friday, March 03, 2017	Sheet 27 of 50

Page28: MISC2: ROM, Straps

STRAP2	STRAP1	STRAP0	RAMCFG[4:0]
L	L	L	00000
L	H	L	00010
L	H	H	00011
H	H	L	00110
H	H	H	00111

ROM_SO	ROM_SI	ROM_SCLK	SOR_EXPOSED[3:0]	1:ENABLE 0:DISABLE
L	L	L	1111 DEFAULT	SOR0/1/2/3 ENABLE
L	L	H	1110	
L	H	L	1101	
L	H	H	1100	
H	L	L	1011	
H	L	H	1010	
H	H	L	1001	
H	H	H	1000	
L	L	M	0111	
L	M	L	0110	
L	M	H	0101	
L	H	M	0100	
H	L	M	0011	
H	M	L	0010	
H	M	H	0001	
H	H	M	0000	

STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
M	H	H	1	1	1	1
M	H	L	1	1	1	0
M	L	H	1	1	0	1
M	L	L	1	1	0	0
L	H	M	1	0	1	1
L	M	H	1	0	1	0
L	M	L	1	0	0	1
L	L	M	1	0	0	0
H	H	H	0	1	1	1
H	H	L	0	1	1	0
H	L	H	0	1	0	1
H	L	L	0	1	0	0
L	H	H	0	0	1	1
L	H	L	0	0	1	0
L	L	H	0	0	0	1 DEFAULT
L	L	L	0	0	0	0

H=High :Tied to 1.8V
M=Middle:Tied to 0.9V
L=Low :Tied to 0V

1:SMB_ALT_ADDR ENABLE
0:SMB_ALT_ADDR DISABLE

1:DEVID_SEL REBRAND
0:DEVID_SEL ORIGNAL

1:PCIE_CFG LOW POWER
0:PCIE_CFG HIGH POWER

1:VGA_DEVICE ENABLE
0:VGA_DEVICE DISABLE





MSI	MICRO-STAR INT'L CO.,LTD	
	MS-V360	
Size: Custom	Document Description: MISC2: ROM, Straps	Rev: 2.0
Date: Friday, March 03, 2017	Sheet 28 of 50	



MICRO-STAR INT'L CO.,LTD	
MS-V360	
Size: Custom	Document Description: MISC2: XTAL. PLL
Rev: 2.0	
Date: Friday, March 03, 2017	Sheet 29 of 50


PEX PLL Switcher
Vout = Vref * (1+Rtop/Rbot)
1.008 = 0.6 * (1+6.81K/10K)
STUFF R826 FOR LOCAL SENSE
STUFF R838 FOR REMOTE SENSE
Remove co-lay Fuse
U526
up1728QDDA
U27
MP1475DJ
U6
PEX_VDD
DDC_5V
PS_PEXVDD_EN
PS_1V8_ADN_EN
PS_NVDD_PGOOD
PEX_OVREG_PGOOD
PEX_OVREG_EN
PEX_OVREG_VCC
PEX_OVREG_FB
PEX_OVREG_SW
PEX_OVREG_BOOT
PEX_FB_SENSE
PS_5V_SW_BOOT
PS_5V_SW_PHASE
PS_5V_SW_FB
PS_5V_SW_VCC
PS_5V_ENABLE
PS_PEX_DSH_EN
PS_PEX_DSH_QC
MICRO-STAR INT'L CO.,LTD
MS-V360
PS: 5V, PEX_VDD
Rev 2.0
Date: Friday, March 03, 2017
Sheet 30 of 50

Page31: PS: 1V8 Rails



MICRO-STAR INT'L CO.,LTD	
MS-V360	
Size: Custom	Document Description: PS: 1V8 Rails
Rev: 2.0	
Date: Friday, March 03, 2017	Sheet 31 of 50

Page32: PS: FBVDDQ



Page33: PS: NVVDD Controller_OVR8



Page34: PS: NVVDD CONTROLLER_PWR-MODULE

MICRO-STAR INT'L CO.,LTD	
MS-V360	
Size: Custom	Document Description: PS: NVVDD CONTROLLER_PWR-MODULE
Rev: 2.0	
Date: Friday, March 03, 2017	Sheet 34 of 50



MICRO-STAR INT'L CO.,LTD	
MS-V360	
Size: Custom	Document Description: PS: NVVDD Phase 1,2
Rev: 2.0	
Date: Friday, March 03, 2017	Sheet 35 of 50

Page36: PS: NVVDD Phase 3,4



MICRO-STAR INT'L CO.,LTD			
MS-V360			
Size: Custom	Document Description: PS: NVVDD Phase 3,4		Rev: 2.0
Date: Friday, March 03, 2017	Sheet 36 of 50		

Page37: PS: NVVDD Phase 5,6





MICRO-STAR INT'L CO.,LTD			
MS-V360			
Size: Custom	Document Description: PS:NVVDD Phase 6,7		Rev: 2.0
Date: Friday, March 03, 2017	Sheet 38 of 50		

Page39: PS: Dynamic Power Balance Phases

MICRO-STAR INT'L CO.,LTD	
MS-V360	
Size: Custom	Document Description: Dynamic Power Balance Phases
Rev: 2.0	
Date: Friday, March 03, 2017	Sheet 39 of 50

Page40: PS: Dynamic Power Balance Logic

MSI	MICRO-STAR INT'L CO.,LTD MS-V360	
Size: Custom	Document Description: PS: Dynamic Power Balance Logic	Rev: 2.0
Date: Friday, March 03, 2017	Sheet 40 of 50	

Page41: PS: Inputs, Filtering, and Monitoring



PEX 3V3 INPUT - 10W



PEX_12V INPUT - 66W



PEX_6 INPUT1 - 2x4 PCIE CON 150W



PEX8 INPUT 2 - 2x4 PCIE CON 150W



MICRO-STAR INT'L CO.,LTD		
MS-V360		
Size: Custom	Document Description: PS: Inputs, Filtering, and Monitoring	Rev: 2.0
Date: Friday, March 03, 2017	Sheet 41 of 50	

Page42: PS: 12V Current Steering & Hot Unplug Detect

QUADRO/TESLA:

12V CURRENT STEERING (UNDER POWER BOOT):

GUIDES CURRENT FROM PEX EDGE TO PEX 8 PIN INPUT AREA

For OpenVreg Type4 + Phase Doubler, 2 phase PSI mode







A 2 x 4 auxiliary power connector plug from the power supply unit must not use the 75 W sense coding (Sense1=Open and Sense0=Ground) to avoid end-user confusion.

MSI	MICRO-STAR INT'L CO.,LTD	
	MS-V360	
Size: Custom	Document Description: PS: 12V Current Steering & Hot Unplug Detect	Rev: 2.0
Date: Friday, March 03, 2017	Sheet 42 of 50	

Page43: PS: NVVDD ENABLE

NVVDD ENABLE



PEXVDD ENABLE



MICRO-STAR INT'L CO.,LTD	
MS-V360	
Size: Custom	Document Description: PS: NVVDD ENABLE
Rev: 2.0	
Date: Friday, March 03, 2017	Sheet 43 of 50

Remove PEX_CLKREQ*

Remove GPU_EVENT*

PEX_RST# LOGIC



FBVDD/Q ENABLE



MICRO-STAR INT'L CO.,LTD

MS-V360

Size	Document Description	Rev
Custom	GC6 MISC	2.0

Date: Friday, March 03, 2017 Sheet 44 of 50

Remove LED HEADER(GEFORCE ONLY)

SLI LED (GEFORCE ONLY)





MSI	MICRO-STAR INT'L CO.,LTD	
	MS-V360	
Size: Custom	Document Description: NV3V3, NV12V	Rev: 2.0
Date: Friday, March 03, 2017	Sheet 46 of 50	

Page47: MCU

MICRO-STAR INT'L CO.,LTD	
MS-V360	
Size: Custom	Document Description: MCU
Rev: 2.0	
Date: Friday, March 03, 2017	Sheet 47 of 50

Page48: Mechanical: Bracket/Thermal Solution

Brackets:



Screw





Mechanical Holes Symbol



GPU HOLES SYMBOL



MSI	MICRO-STAR INT'L CO.,LTD	
	MS-V360	
Size: Custom	Document Description: Mechanical: Bracket/Thermal Solution	Rev: 2.0
Date: Friday, March 03, 2017	Sheet 48 of 50	

Page49: VR THERMAL PROTECTION

MICRO-STAR INT'L CO.,LTD	
MS-V360	
Size: Custom	Document Description: VR THERMAL PROTECTION — Rev: 2.0
Date: Friday, March 03, 2017	Sheet 49 of 50

Page39: LED_CONTROLLER_ENE3574













MICRO-STAR INT'L CO.,LTD		
MS-V360		
Size: Custom	Document Description: LED_CONTROLLER_ENE3574	Rev: 2.0
Date: Friday, March 03, 2017	Sheet 50 of 50	