# NV20, 4MX16 DDR, RGB, EXTERNAL DVI-I, TV-DOWN, TV IF, AGP4X

PCI DEVICE ID 0X0=0X200 FOR NV20.

NVDD SET TO 1.60 FOR -VP CHIP

FBVDD SET TO: 3.47V FBVDDO SET TO: 2.59V

# HISTORY REVISION:

# X00: Based on P50-A06

- See change list in 149- file.
- Set FBVDDQ=2.59V

### P50-A07-X01:

- Changed all memory clk/clk# diff pair resistors to 68R 5% (from 47R)

#### D50-208:


- X04: Delay PLL\_VDD to come up after NVVDD.
- X05: Added 1UF accross R257.
- X06: Removed X04-5 above, added a switcher generated PLL delay option.
  - SSENA cap for 2nd SW changed to 1UF.
  - A05 Si, NVVDD=1.52V


# P50-A09:


- XO2: Changed PLL VDD and DAC VDD to be gated by Fet controlled by FBVDD power good signal.
- X03: Added option to pull up power good to 12V
- ECO1235: Changed R841 PU to 10K (from 4.7K)
- ECO1373: Moved 75 ohm termination closer to filter for noise level reduction. Replaced C303,306,309 with 75ohm and no stuffed R208-210.


- 1. GOLD FINGER
- HOST
- 3. DAC/TV/TMDS
- 4. DECOUPING
- 5. STRAPS
- 6. CRT
- 7. FBA/FBB
- 8. DECOUPING
- 9. 2\*32 DDR
- 10. 2\*32 DDR
- 11. 1M FLASH ROM 3.3V
- 12. TV PH/7108
- 13. POWER
- 14. HARDWARE MONITOR

















4,12,13 CCIR\_DATA[11:0] 4,12,13 VIP\_VID[15:0] 4 FP\_DATA\_LO[11:0] 3.3V CCIR\_DATA0 R212 1 2 10K [0] STRAP\_AD\_SMAP=0 : PCIAD bus [31:0] swapped STRAP\_AD\_SMAP=1 : PCIAD bus [31:0] normal CCIR\_DATA5 R213 1 \_\_\_\_\_ 2 10K [1] STRAP\_SUB\_VENDOR STRAP\_SUB\_VENDOR=0 : System BIOS STRAP\_SUB\_VENDOR=1 : Adaptor BIOS [11] STRAP\_FAST\_WRITES STRAP\_FAST\_WRITES=0 : FAST WRITE ENABLED STRAP\_FAST\_WRITES=1 : FAST WRITE DISABLED R214 1 2 10K VIP\_VID9 R215 1 2 10K R218 1 2 10K VIP\_VID10 R219 1 2 10K NO STUFF R220 1 2 10K VIP\_VID6 R221 1 2 10K NO STUFF [CCIR10] STRAP\_CRYSTAL STRAP\_CRYSTAL=0 : 13.50000MHz STRAP\_CRYSTAL=1 : 14.31818MHz R224 1 2 10K CCIR\_DATA10 R225 1 2 10K R226 1 2 10K CCIR\_DATA9 R227 1 2 10K [9:6] STRAP\_RAM\_TYPE 1000 20x32, DLL on, low drive (Micron and Byundai 20x32, when eventually qualified)
1001 20x32, DLL on, high/no drive (Samsung 20x32, where bit 1 in BMSS needs to be low, when DLL is on) R228 1 2 10K CCIR\_DATA8 R229 1 2 10K 1011 19x32 Infineon DDI, dll-off with CAS+1 (these are the original Infineon parts we used)
1100 19x32 Infineon DDZ, DLL-off, but with 0x100880 set to CAS+0,rather than the standard CAS+1 that we have used with ELL-off (this is for the latest Infineon parts)
1010 4xx45 cmg. No Stuff R230 1 2 10K CCIR DATA7 R231 1 2 10K NO STUFF 1110 1Mx32 Infineon DD2, DLL on (reserved for future use if needed) For Hynex 4\*16 DDR-4 [VID7] STRAP\_AGP4X STRAP\_AGP4X=0 : AGP4X transfers enabled STRAP\_AGP4X=1 : AGP2X only [VID8] STRAP\_AGPSBA0: sidebund enabled STRAP\_AGPSBA=0: sidebund enabled STRAP\_AGPSBA=1: pipelimed only transfers Set SideBand OFF in the first prototype built.12/21/2K R236 1 2 10K VIP\_VID8 R237 1 2 10K NO STUFF [VID13] FP\_INTERFACE 0=24 bit FP 1=12 bit FP VIP\_VID12 R240 1 2 10K R241 1 2 10K VIP\_HAD3 R242 1 2 10K NO STUFF R243 1 2 10K VIP\_VID4 BRIDGE EN VIP\_VID3 R244 1 2 10K MULTI AGP VIP\_VID5 R245 1 2 10K R249 1 2 10K VIP\_VID15 R247 1 2 10K NO STUFF VID[15:14] Strap\_FB[1:0]: 00 = 64MB. Micro-Star International Co., LTD.


Micro-Star International Co., LTD.

MS-8850 based on P50A09

Size | Document Number | NV20 HOST STRAPS | NV20 HOST STRAPS | 1.1A |

Date: Monday. November 05, 2001 | Sheet 6 of 15





NV20 FBA/B/C/D

