



# PCI-EXPRESS EDGE CONNECTOR

REDWOOD WOLVERINE




SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND
BUO	BRING UP ONLY

(2) REDWOOD PCIe Interface


















### (3) REDWOOD MEM Interface Ch A&B




**(4) GDDR5 x16 MEM Channel A**

CH\_A0 =U2000 & U2100


[illegible]

5	
(5) GDDR5 x16 MEM Channel B	U3400






# (06) REDWOOD GPIOs Strap CF XTAL OSC




### (07) REDWOOD DAC1 and DAC2



**CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.**  
72007 Advanced Micro Devices


This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario			
Date: Tuesday, January 05, 2010		Rev P11	
Sheet 7	of 19		







(09) REDWOOD Display Port C & Display Port/HDMI D




(10) REDWOOD LVTMDP E&F













## (15) Linear Regulators

**LDO #1:** Vin = 3.00V to 3.60V (3.3V +/- 9%) Vout = +1.8V +/- 2%; Iout = 1.6A (TBV) RMS MAX  
PCB: 50 to 70mm sq. copper area for cooling




$$V_{OUT} = V_{ref} \times (1 + R_5/R_4)$$

**LDO #2: Vin = +1.32V to 1.84VMAX Vout = +1.01V +/- 2% Iout = 1.7A (TBV) RMS MAX**  
**PCB: 50 to 70mm sq. copper area for cooling**



$$V_{OUT} = V_{ref} \times (1 + R_5/R_4)$$

**Memory VREF:**       $V_{in} = MVDDQ$        $V_{out} = 0.7 \times MVDDQ$



There must be one 100nF at each VREF pin  
Place U360 (VIN - PIN#1) close to 10uF on MVDDQ in the middle point of memory devices



1.8V WORST-CASE REQUIREMENT

Display Config	Est. Current
DVI+HDMI+DP	1330mA

### 1.0V WORST-CASE REQUIREMENT

Display Config	Est. Current
DVI+HDMI+DP	1560mA

### Regulators for +5V, +5V\_VESA and +5V\_HDMI



**CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.**  
 12007 Advanced Micro Devices

This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information herein.

Advanced Micro Devices Inc.  
1 Commerce Valley Drive East  
Markham, Ontario



Date: Tuesday, January 05, 2011

Sheet 14 of 19


Rev P11

Title **BH REDWOOD GDDR5 1GB VGA/DP+HDMI/DP+DV**

Doc No. 105-C020xx-00C



(16) Power Management - Power Gating and Dynamic Voltage Control

12V\_BUS & 3V3\_BUS POWER SEQUENCING



Install R1010 to gate 1V LDO with 1.8V LDO.

[14] +1.8V\_LDO\_POK << R1010 0R >> +1V\_LDO\_EN [14]



MVDD Low Side Divider

[13] MVDD\_FB >>


- Hi-Side Divider RFB1 is Fixed to 10K  
-  $V_o = V_{ref} * (1 + RFB1 / RFB2)$   
-  $V_{ref} = 0.6V$




VDDC Low Side Divider

R650 must be populated only if VID is not used and VDDC VREFIN is pulled high to >4.5V. Then this will set VDDC to a fixed value.

- Hi-Side Divider R651 is Fixed to 5.11K  
-  $V_o = V_{ref} * (1 + R651 / R650)$   
-  $V_{ref} = 0.6V$



POWER SEQUENCING CIRCUIT




VDDC Reference Voltage Selection

VDDC Vref Mode Selection

Vref Mode	R636	R639/C689	Vref (V)
Internal	Populate	DNI	0.6
External	DNI	Populate	set by VID IC

I2C VOLTAGE REFERENCE FOR VDDC (not for production)



I2C VOLTAGE REFERENCE FOR VDDC (not for production)

I2C ADDRESS:  
A4

I2C ADDRESS:  
A4

CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.  
7287 Advanced Micro Devices  
This AMD Board schematic and design is the exclusive property of AMD. It is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, but not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information contained herein.

Advanced Micro Devices Inc.  
1 Commerce Valley Drive East  
Markham, Ontario



Date: Tuesday, January 05, 2010


Rev p11

Sheet 15 of 19

Doc No. 105-C020xx-00C






Title: RH REDWOOD GDDR5 1GB VGA/DP+HDMI/DP+DVI

## (19) Mechanical and Thermal Management




**Warning: TS\_FDO is not 5V tolerant. MAX sink current 1.65mA**


If Critical Temperature is reached this will force the fan to run at full speed while power is removed from GPU & rest of the board. This is an open collector signal. Active level is hard pull down to ground.



## (19) Debug Circuits



MSIS-RMA  
陳昌友  
20100427



**RH PCIE REDWOOD 1GB GDDR5  
VGA HDMI DVI-I FH**  
REV 2



<div>AMD</div>			Title		Schematic No.	Date:
			RH REDWOOD GDDR5 1GB VGA/DP+HDMI/DP+DVI		105-C020xx-00C	Thursday, December 17, 2009
			REVISION HISTORY			Rev P11
			NOTE: This schematic represents the PCB, it does not represent any specific SKU. For Stuffing options (component values, DNI , ? please consult the product specific BOM. Please contact AMD representative to obtain latest BOM closest to the application desired.			
Sch Rev	PCB Rev	Date	REVISION DESCRIPTION			
00	00A	2009/05/08				
01	00B	2009/08/20				
02	00C	2009/09/28	REDWOOD XT GDDR5 1GB - Initial Release			

MSIS-RMA  
陳昌友  
20100427