

C116-B, NV18B, 8MX16DDR, 128MB, Video IN/OUT, DVI-I, VGA

Page Overview

- 1 18P112 OVERVIEW
- 2 NV18 AGP Section and AGP connector
- 3 NV18 FRAMEBUFFER Interface
- 4 MEMORY 128MB, 8Mx16DDR Bits 0..31
- 5 MEMORY 128MB, 8Mx16DDR Bits 32..63
- 6 MEMORY 128MB, 8Mx16DDR Bits 64..95
- 7 MEMORY 128MB, 8Mx16DDR Bits 96..127
- 8 NV18 STRAPPING, I/O Interface
- BIOS, FAN CONTROL, THERMAL SENSOR
- 9 NV18 DACA, DACB output, SYNC amplifier
- PLL Section
- 10 DACB MULTIPLEXER
- 11 PRIMARY DISPLAY Filter and Connector
- 12 SECONDARY DISPLAY Filter and Connector
- 13 NV18 INTERNAL TMDS Power and Output
- TMDS Backdrive circuit
- 14 PRIMARY DISPLAY DVI-I option
- Hotplug detection and Connector
- 15 VIDEO CAPTURE Philips 7114 I/O
- 16 VIDEO IN/OUT, Filter and Connector
- 17 VIDEO INTERNAL Input
- Filter and Connector
- 18 1394 TEXAS TSB41AB2, PowerRails,
- I/O, Internal and external connector
- 19 POWER SUPPLY
- NVVD, MEM_VDD, A3V3, TMDS3V3, TMDSPLL
- 20 MECHANICS, and FBVDD

HISTORY:

- X00: INITIAL VERSION
- X01 Remove R117, C87, C131, C143 for CKE
- Change C736, C743 to 18pf capacitors.
- Remove C1099 - additional Capacitor for AGPVREFcg
- Changed AGPVREFcg circuit.

C116 Base on P112 to Modify.

1. Change page 4~7 & page 18 Reference.
2. Change J1 foot print from slim type to stand D-SUB.
3. Remove I1394 function.
- ~~4. Page 2, change voltage C75.1 & Q2.E from 3V3 to A3V3.~~
5. Page 8, Add Twin Bios for MSI function.
6. Page 16 ,replace INTERNAL VIDEO CAPTURE CONNECTOR.
7. Page 17 ,ADD C874 & C1098 ALE CAP. (DUAL-LAY)
8. Page 18 , Add H/W Monitor foundation for MSI .
9. Page 2 change Q508, Q509 footprint from SOT23 to SOT-6 U200 package.

00A change to version 100.

1. DACA and DACB signal swap.

600-10116-000X-A00

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, MATERIALS) ARE BEING PROVIDED AS IS: NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.




Micro-Star International Co., LTD.

MS-8907-A00

Size Custom Document Number TOP PAGE Rev A00

Date 2002.11.24 Sheet 1 of 19


NV18 AGP SECTION AND AGP CONNECTOR







AGP spacing rules

[illegible]









NV18 STRAPPING, I/O INTERFACE, BIOS, FAN CONTROL AND TEMP SENSOR



STRAPPING OPTIONS

[illegible]

NET	NET_PHYSICAL_TYPE	VOLTAGE
THEIRM	30M, 30M	
THEIRF	30M, 30M	
NET	Diffpair	NET_SPACING_RULE
THEIRM		30M, GGG, 30M
THEIRF		30M, GGG, 30M
CELLULA	30M	
DIVIDUE	30M	
DIVIDUEING	30M	
DIVIDUEING	30M	
ABORDA	30M	
ABORDA	30M, GGG, 30M	



Micro-Star International Co., LTD.


MS-8907-A00

Document Number
Custom **Strapping, I/O interface ,BIOS**


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

NV18 DAC_A, DAC_B, PLL, SYNC AMPL


NV18 DAC_A



NV18 DAC_B with RSet select



NV18 PLL




Please make sure to keep all components and nets related to pins XTALIN, XTALOUT, XTALSSIN, and XTALOUTBUFF away from everything else (place all on TOP).


NET	NET_PHYSICAL_TYPE	VOLTAGE
DACA_VDD	12M_TRACE	3.3V
DACA_VREF	12M_TRACE	3.3V
DACA_VDD	12M_TRACE	3.3V
DACA_VREF	12M_TRACE	3.3V
DACA_VDD	12M_TRACE	3.3V
DACA_VREF	12M_TRACE	3.3V
DACA_VDD	12M_TRACE	3.3V
DACA_VREF	12M_TRACE	3.3V
PLL_VDD	12M_TRACE	3.3V

NET	IMPEDANCE	NET_SPACING_RULE
DACA_RED	37.5 OHM	20M_QSG_30M
DACA_GREEN	37.5 OHM	20M_QSG_30M
DACA_BLUE	37.5 OHM	20M_QSG_30M
DACA_RED	37.5 OHM	20M_QSG_30M
DACA_GREEN	37.5 OHM	20M_QSG_30M
DACA_BLUE	37.5 OHM	20M_QSG_30M

SYNC Amplifier




DACB SWITCH BETWEEN VGA OUT AND TV OUT




NET	IMPEDANCE	NET_SPACING_RULE
11 DACB_RED_SW	37.5 OHM	20MIL_GST_20MIL
11 DACB_GREEN_SW	37.5 OHM	20MIL_GST_20MIL
11 DACB_BLUE_SW	37.5 OHM	20MIL_GST_20MIL
16 MININ_COUT	37.5 OHM	20MIL_GST_20MIL
16 MININ_Y_CVBSOUT	37.5 OHM	20MIL_GST_20MIL
16 MININ_PBOUT	37.5 OHM	20MIL_GST_20MIL

DACB output



NET	IMPEDANCE	NET_SPACING_RULE
SDA	37.5 OHM	200M CGG 200M
SCL	37.5 OHM	200M CGG 200M
SYNC	37.5 OHM	200M CGG 200M
DACB_RED_C	10MIL TRACE	200M CGG 200M
DACB_GREEN_C	10MIL TRACE	200M CGG 200M
DACB_BLUE_C	10MIL TRACE	200M CGG 200M


DACB output





NET	IMPEDANCE	NET_SPACING_RULE
REF	37.5 OHM	20M_100_20M
REF	37.5 OHM	20M_100_20M
REF	37.5 OHM	20M_100_20M
DACA_RED_C	10MIL TRACE	20M_100_20M
DACA_GREEN_C	10MIL TRACE	20M_100_20M
DACA_BLUE_C	10MIL TRACE	20M_100_20M

INTERNAL TMD5 POWER AND DECOUPLING

NET	NET_PHYSICAL_TYPE	VOLTAGE
IFPABUSEP	USB_TRACE	3.3V
IFPABLLVD	USB_TRACE	3.3V
IFPABVDD	USB_TRACE	3.3V
IFPABVDD2	USB_TRACE	3.3V
IFPABVDD3	USB_TRACE	3.3V
IFPABVDD4	USB_TRACE	3.3V
IFPABVDD5	USB_TRACE	3.3V
IFPABVDD6	USB_TRACE	3.3V
IFPABVDD7	USB_TRACE	3.3V
IFPABVDD8	USB_TRACE	3.3V





TMD5 backdrive prevention



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, MATERIALS) ARE BEING PROVIDED AS IS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.


DVI_I OUTPUT



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.




VIDEO CAPTURE






12V	5V	11VDD	A3/V3	3V3	NET	NET_PHYSICAL_TYPE	VOLTAGE
					ADJ	10M_TRACE	3.3V
					ADJ	10M_TRACE	3.3V
					2.5VREF	10M_TRACE	3.3V
					11VDD	10M_TRACE	1.80V
					5V	10M_TRACE	1.80V
					12V	10M_TRACE	1.20V
					2.5V	10M_TRACE	3.3V
					5V1	10M_TRACE	1.80V
					5V1BRED	10M_TRACE	5V
					5V2	10M_TRACE	5V
					5V3	10M_TRACE	5V
					5V3V	10M_TRACE	1.20V
					5V5V	10M_TRACE	5V
					DR_HH	10M_TRACE	
					DR_HL	10M_TRACE	
					DR_HL	10M_TRACE	
					5V1C1	10M_TRACE	
					5V1COMP	10M_TRACE	
					AN0_ADJ	10M_TRACE	
					164000	10M_TRACE	2.5V
					TMSPLVDD	10M_TRACE	3.3V



$$1.656V = 0.800V * (1+1070/1000)$$

The diagram shows a vertical blue line representing the power supply connector. At the top, it is labeled "COMMON". A horizontal red line labeled "MECHANICS" connects the "COMMON" line to a red line labeled "CGND". The bottom of the blue line is labeled "BRACKET".



[illegible]

[illegible][illegible]