


A	B	C	D	E	F	G	H
C116-B, NV18B/NV31/NV34, 8MX16DDR, 64MB, VIDEO OUT, VGA							
Page Overview							
<div>1 C116B PAGE OVERVIEW</div> <div>2 NV18B AGP Section and AGP connector</div> <div>3 NV18B FRAME BUFFER Interface</div> <div>4 MEMORY 64MB, 8Mx16DDR Bits 0..31</div> <div>5 MEMORY 64MB, 8Mx16DDR Bits 32..63</div> <div>6 NV18B STRAPPING, I/O Interface & BIOS, FAN CONNECTOR</div> <div>7 NV18B DACA, DACB output, SYNC amplifier & PLL Section</div> <div>8 PRIMARY DISPLAY Filter and Connector</div> <div>9 NV18 TMDS Power, VIDEO OUT CONNECTOR</div> <div>10 POWER SUPPLY & A3V3 & FBVDDQ & NVVDD & FBVDD</div> <div>11 MECHANICS</div>							
<div>HISTORY:</div> <div>0B</div> <div>A. Change R534 from 2.43K_1% to 2.55K_1% (R11-2551T13-Y01), R533 change from 1.05K_1% to 1.18K_1% (R11-1181T13-Y01) to get FBVDDQ=2.528V.</div> <div>B. Add R591 (2.2 ohm_0603_5%) and C409 (2200p_0603) to reduce VRM noise on L1 pin1.</div> <div>200. SHORT ALL MEMORY DAMPING RESISTOR AND CHANGE COLOR TO RED.</div> <div>210. ADD FBAA12 TO SUPPORT 16M*16 MEMORY</div>							
<div>1 change all 0402 footprint to 0603.</div> <div>2. Page 2</div> <div>a.removeC62,C590,C574,C566,C615,C628,C642,C631,C626,C648,C647,C645,C624,R609,R625</div> <div>b.add 2 MOSFET for U200 daul-lay</div> <div>3. Page 3</div> <div>remove C603,C609,C618,C611,C612,C610,C604,C592,R768,R770,R772,R774</div> <div>4. Page 4,5</div> <div>a.removeC1112,C238,C241,C1115,C250,C1113,C1114,C228,C230,C1120,C1119,C247,C245,C244,C1121,C232,C1122</div> <div>b.removeC1100,C247,C277,C1101,C1102,C286,C264,C1104,C1106,C280,C281,C299,C1107,C1108,C269,C270</div> <div>c.remove memory data all damping(15ohm).</div> <div>d.Move bypass capacitors(C1161,C1162,C1163,C1164)of memory clock to close GPU(PAGE3).</div> <div>5. Page 6</div> <div>remove U13(BIOS(ALTERNATIVE)),TEMP Sensor</div> <div>6. Page 7</div> <div>change Y3 package to DIP</div> <div>7. Page 8</div> <div>remove R695,R694,R693,R7,R1,C788,C797,C819,C806,C787,C796,C805,C818,C786,C795,C817,C804,L510,L509,L508</div> <div>8. Page 10</div> <div>a.remove S_OUT1,AV_OUT1,C789,C809,C790,C810,C791,C812,L519,L520,L521</div> <div>b.add 9pin-mini-din</div> <div>9. Page 11</div> <div>a.remove ISL6529</div> <div>b.add mosfet and OP(LM358) for NVVDD,FBVDD,FBVDDQ</div> <div>c.change C41,C39 to DIP package</div> <div>0728</div> <div>change data[48:63] sequence</div> <div>ddr suport 16*16M</div> <div>0728</div> <div>SUPORT NV18B</div>							
<div>ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS(TOGETHER AND SEPARATELY, MATERIALS) ARE BEING PROVIDED 'AS IS'.</div> <div>NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.</div> <div><div><div>MSI</div></div><div><div>Micro-Star International Co., LTD.</div><div>MS-8936-A04</div><div><div>Size Custom</div><div>Document Number</div><div>Rev A00</div></div><div>TOP PAGE</div><div><div>Date: Wednesday, January 07, 2004</div><div>Sheet 1 of 11</div></div></div></div>							
A	B	C	D	E	F	G	H

NV18 AGP SECTION AND AGP CONNECTOR



AGP spacing rules

PCINDEX14	25M
PCINDEX15	25M
<hr/>	
PCOLK	25M
PCORIP	50M
<hr/>	
PCORSD	50M
PCOINT	50M
<hr/>	
PCORAME	50M
PCORBY	50M
PCOTROY	50M
PCOSICP	50M
<hr/>	
PCODEVSL	50M
PCOFNR	50M
<hr/>	
PCOINTA	50M
<hr/>	
<hr/>	
AGP8BF	50M
AGP8BF8	50M
AGP8BLH	25M
AGP8BLD	20M
<hr/>	
AGPST0	15MIL
AGPST1	15MIL
AGPST2	15MIL
<hr/>	
AGPNDSTBF	25M
AGPNDSTBF8	25M
AGPNDSTBFH	25M
AGPNDSTBIS	25M
AGPNDSTBFH	25M
AGP8BTTB5	25M
AGP8BTTB5	25M
<hr/>	
AGP8BMT10	25M
<hr/>	
<hr/>	
AGP8VRF03	50M TRICE
AGP8VRF03	50M
AGP8MET	50M
AGPST0P	50M




Micro-Star International Co., LTD.


MS-8936-A04

Size Custom Document Number AGP INTERFACE



Date:	Wednesday, January 07, 2004	Sheet	2	of	11
-------	-----------------------------	-------	---	----	----



NV18 STRAPPING, BIOS, FAN CONNECTOR




PIN DESCRIPTION	NV18B	NV31	NV34
DVCMAL_P0_100Q	NOT USED	50 OHM 1% 1% TO GND	NOT USED
DVCMAL_P0_GND	NOT USED	50 OHM 1% 1% TO DVCMAL00Q	NOT USED
VPICAL_P0_100Q	NOT USED	50 OHM 1% 1% TO GND	NOT USED
VPICAL_P0_GND	NOT USED	50 OHM 1% 1% TO VPICAL00Q	NOT USED




STRAPPING OPTIONS

Bit	Signal	VALUE_ID	VALUES
00	PCI_ID_SWAP	PCI_ID	0 INVERTED 1 NORMAL
01	SUB_VENDOR	SUB_VENDOR	0 NO_BIOS 1 read from BIOS
02	RAM_CFG_0	RAMCFG[0]	0000 2Mx32DDR 0001 4Mx16SDR 0100 RFLU 0010 RFLU 0100 RFLU 0100 RFLU 0101 4Mx32DDR 0110 8Mx16SDR 0111 2Mx32DDR 1111 4Mx32DDR
03	RAM_CFG_1		1000 2Mx32DDR 1001 2Mx32DDR 1010 4Mx16DDR 1011 8Mx16DDR 1100 1Mx32DDR 1101 4Mx32DDR 1100 RFLU
04	RAM_CFG_2		
05	RAM_CFG_3		
06	CRYSTAL_0	CRYSTAL[1:0]	00 13.500 Mhz 01 14.31818 Mhz 10 27.000 Mhz 11 unknown
07	TV_MODE_0	TVMODE[0:1]	00 DVI-D 01 NTSC 10 PAL 11 CRT
08	TV_MODE_1		
09	AGP_RxTx		
10	AGP_SBA	AGP_SBA	0 SBA enabled 1 SBA disabled
11	AGP_FASTWR		
12	PCI_DEVID_0	PCI_DEVID[0]	0000 0x0180...1111 0x019F
13	PCI_DEVID_1		
14	BUS_TYPE	BUS_TYPE[0]	0 PCI 1 AGP
15	FP_FACE		
16	USER_0		
17	USER_1		
18	USER_2		
19	USER_3		
20	PCI_DEVID_2		
21	PCI_DEVID_3		
22	CRYSTAL_1		
23	FB_0		
24	FB_1		
25	BR		
26	BR_12M		
27	BR_AGP		
28	BR_ID		
29	ROM_TYPE_0	ROM_TYPE[0:1]	00 Parallel 01 Serial, AT29F 10 Serial, SST49VF 11 RFLU
30	ROM_TYPE_1		
31	13M_EN_0	13M[0]	0 disabled 1 enabled



NV18 GPIO




EEPROM



U1000 AND U1001 IS DUALAY.

FAN
Connector

VOLTAGE





Micro-Star International Co., LTD.

MS-8917-A00

Size	Document Number	Rev
Custom	NV18B STRAPPING, BIOS	A00
Date:	Wednesday, January 07, 2004	Sheet 6 of 11

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.


NV18 DAC_A, DAC_B, PLL, SYNC AMPL




NET		NET_PHYSICAL_TYPE		VOLTAGE	
	DACA_VDD	12VML_TRACE		3.3V	
	DACA_VREF	24VML_TRACE			
	DACA_PSET	24VML_TRACE			
	DACB_VDD	12VML_TRACE		3.3V	
	DACB_VREF	24VML_TRACE			
	DACB_PSET	24VML_TRACE			
	FLUXED	12VML_TRACE		3.3V	

NET		IMPEDANCE		NET_SPACING_RULE	
(8) DACA_RED >>>	DACA_RED	37.5 OHM	20VML_C003_20VML		
(8) DACA_GREEN >>>	DACA_GREEN	37.5 OHM	20VML_C003_20VML		
(8) DACA_BLUE >>>	DACA_BLUE	37.5 OHM	20VML_C003_20VML		
(9) DACB_RED >>>	DACB_RED	37.5 OHM	20VML_C003_20VML		
(9) DACB_GREEN >>>	DACB_GREEN	37.5 OHM	20VML_C003_20VML		
(9) DACB_BLUE >>>	DACB_BLUE	37.5 OHM	20VML_C003_20VML		



NV18 DAC_B with RSet select



NV18 PLL




SYNC Amplifier





DACB output

NET	IMPEDANCE	NET_SPACING_RULE
ABF	37.5 OHM	20MIL_GSD_30MIL
AGF	37.5 OHM	20MIL_GSD_30MIL
ABF	37.5 OHM	20MIL_GSD_30MIL
DACA_RED.C	10MIL_TRACE	20MIL_GSD_30MIL
DACA_GREEN.C	10MIL_TRACE	20MIL_GSD_30MIL
DACA_BLUE.C	10MIL_TRACE	20MIL_GSD_30MIL


EMI-FILTER



DDC 5V



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS(TOGETHER AND SEPARATELY, MATERIALS) ARE BEING PROVIDED "AS IS".
NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.



Micro-Star International Co., LTD.

MS-8936-A04

Size: Custom



Document Number: Custom

Rev: A00

Date: Wednesday, January 07, 2004


Sheet: 8 of 11

VIDEO OUT CONNECTOR




POWER SUPPLY

ANALOG 3V3




FBVDD 3.3V



NET	NET_PHYSICAL_TYPE	VOLTAGE
12V	12ML_TRACE	12V
5V	5ML_TRACE	5V
NV_VDD	12ML_TRACE	1.6V
A3V3	12ML_TRACE	3.3V
3V3	12ML_TRACE	3.3V
NET	12ML_TRACE	3.3V
FBVDDQ	12ML_TRACE	2.5V
FBVDD	12ML_TRACE	3.3V


For SAMSUNG DDR FBVDD=FBVDDQ=2.6
HYNIX DDR FBVDD=3V3=3.3V

FBVDDQ



$$FBVDDQ = V(fb) * (1 + R2009/R2008)$$
$$2.5V = 2.5 * (1 + 0/2000)$$


FBVDD



$$FBVDD = V(fb) * (1 + R2011/R2010)$$
$$2.5V = 2.5 * (1 + 0/2000)$$

NO STUFF


NV_VDD



$$NV_VDD = Vref * (1 + Rtop/Rbot)$$
$$1.6 = 1.24 * (1 + 261/2000)$$

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS(TOGETHER AND SEPARATELY, MATERIALS) ARE BEING PROVIDED 'AS IS'.
NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

MECHANICS




E22-8935010-C22
Mech, VGA Card, Bracket, SPCC/2.V,D-S,V122, FOR MS-8935/8936
Bracket Same as MS-8847



NET	NET_PHYSICAL_TYPE	VOLTAGE
3V3	3V3	3.3V
5V	5V	5V

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS(TOGETHER AND SEPARATELY, MATERIALS) ARE BEING PROVIDED 'AS IS'.
NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.



Micro-Star International Co., LTD.		
MS-8936-A04		
Size	Document Number	Rev
Custom	MECHANICS	A00
Date: Wednesday, January 07, 2004 Sheet 11 of 11		