

- (01) Block
- (02) AGP\_4X/8X\_BUS
- (03) R300\_AGP
- (04) R300\_MAIN
- (05) R300\_POWER
- (06) POWER\_REG\_1
- (07) POWER\_REG\_2
- (08) R300\_MEM\_A\_B
- (09) R300\_MEM\_C\_D
- (10) VTT\_TERM\_C\_D
- (11) BGA4Mx32\_DDR\_C\_D\_Rank1
- (12) BGA4Mx32\_DDR\_C\_D\_Rank2
- (13) STRAP
- (14) SPEED\_CONTROL\_FAN
- (15) BIOS
- (16) THEATER & TV-OUT
- (17) DISPLAY\_OPTIONS
- (18) CRT1
- (19) CRT2\_FILTERS
- (20) TV-OUT Strapping
- (21) Hijack Circuit
- (22) MECHANICAL
- (23) HISTORY

# MEMORY CHANNEL C D

DDR 4M X 32 (BGA)

MEMORY TERMINATIONS C D

PRIMARY CRT LOGIC

VGA1 DB15 CONN

INTEG TMSD LOGIC

DVI-I1 CONN

HDH

TVOUT LOGIC

TVout CONN

SECONDARY CRT LOGIC

MEM A B  
MEM C D  
DAC1  
TMSD  
TVO  
DVO  
VIP  
R300  
SHEET 3, 4, 5, 09, 10  
DAC2  
GPIO  
AGP

ROM

AGP

STRAPS

BIOS

FAN

External power

POWER REGULATION

AGP BUS 2X/4X/8X

VDDC VDDC18 VDD VTT VDDQ  
PVDD TPVDD MPVDD  
A2VDD Vref

AD31..0 CBE3..0 CPUCLK STOP# PAR REQ#  
IRDY# GNT# TRDY# DEVSEL# RESET#  
FRAME# CLK INTR SUSPEND# SERR#  
AGPREF SBA[7..0] ST2..0 SR\_STB SR\_STB#  
AD\_STB1 AD\_STB1# AD\_STB0 AD\_STB0# RBF#

MC/D[14..0]MDC/D[63..0]QSC/D[7..0]CS0C/D# DOMC/D[0..7]  
CASC/D#RASC/D# WEA/B# CKEC/DCLKC/D01 CLKC/D01#

R G B HSY VSY DDC1DATA DDC1CLK

TMSD\_TX[C.2..0]N TMSD\_TX[C.2..0]P HPD, DDC2CLK DDC2DATA

DVO, VIP Host, VIP Data

Y/R C/G COMP/B H2SYNC CRT2DDCCDATA CRT2DDCCCLK V2SYNC

GPIO




DEMUX



SECONDARY CRT LOGIC

[OrgName]		
Size	Document Number	Rev
Custom	Block	DA
Date:	Wednesday, December 18, 2002	Sheet 1 of 21




## 2X/4X/8X AGP BUS


**NOTE: THIS IS A DRAWING. THESE  
GROUNDS MUST BE MANUALLY  
CONNECTED TO THE GROUND PLANE**



SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND

[OrgName]			
Size B	Document Number AGP_4X/BX_BUS	Rev DA	
Date:	Wednesday, December 18, 2002	Sheet	2 of 23





APPLICATION	TVOVMODE	DVOVMODE
T'Vout w/ Rage Theatre	0V	X
ext 24b DDR TMDs	VDDC18	VDDC18
ext 12b DDR TMDs&TV	0V	VDDC18
24b SDR TMDs	0V	0V



Note1 : PVSS, and MPVSS go to ground plane directly through their own dedicated via. No connection with other VSS.


Note2 : Separate vias for AVSSQ (A2VSSQ), and AVSSN (A2VSSN) to ground plane.

Note3 : AVDD/AVSSN power need to use a pair of short traces (20mil at least) and direct to link to AVDD & AVSSN balls, the ground return point should be near the ground trace start point.


Note4: Rset resistor ground point should link to AVSSQ trace, or have via at resistor directly to ground plane.

Note5: Populate Ra9 and Ra10 only if they are not populated on page 24 or 25 or 31 or 32.













R-300  
MEMORY CHANNELS A and B







R-300  
MEMORY CHANNELS C and D




MEMMODE[1:0]	MEMORY IO VOLTAGE
0 1	2.5V (DDR)
1 0	1.8V (DDR)
1 1	3.3V (SDR)








64MBytes DDR 128Mbit 1Mx32x4 uBGA Channels C and D - rank1



[OrgName]			
Size B	Document Number BGA4Mx32_DDR_C_D_Rank1		Rev DA
Date:	Wednesday, December 18, 2002	Sheet 11 of 23	

64MBytes DDR 128Mbit 1Mx32x4 uBGA Channels C and D - rank2

STRAPS



AGPFBSKEW -- VID(1:0)				
Ra2	Ra1	Ri7	Ri8	
DNI	DNI	10K	10K	refclk slightly earlier than feedback (00)
DNI	10K	10K	DNI	refclk 1 tap earlier than feedback (01)
10K	DNI	DNI	10K	refclk 1 tap later than feedback DEFAULT (10)
10K	10K	DNI	DNI	refclk 2 taps earlier than feedback (11)

X0CLK_SKEW --VID(3:2)				
Ra4	Ra3	Ri5	Ri6	
DNI	DNI	10K	10K	x0clk to agpcik 0 tap delay DEFAULT
DNI	10K	10K	DNI	x0clk to agpcik 1 tap delay
10K	DNI	DNI	10K	x0clk to agpcik 2 taps delay
10K	10K	DNI	DNI	x0clk to agpcik 3 taps delay

INSTALL	DEVICE ID
Rh1	NORMAL ID (default) Install it all the time when it is normal device ID
Rh2	Use workstation DEVICE_ID when WSEN = 1


INSTALL	DNI	ID_DISABLE
Rh4	Rh10	Normal operation
Rh3	Rh10	CHIP SHUTS DOWN
Ⓒ Rh10	Rh3 Rh4	Circuitry for external power detection. (DEFAULT)

INSTALL	VIP DEVICE
Rh5	NO SLAVE VIP (DEFAULT) Install it when internal pull-up doesn't work SLAVE VIP --- VIP device will drive low when VIP is attached.

MEMORY TYPE STRAPS				
MEMORY TYPE	Rh6	Rh7	Rh8	Rh9
TBD	TBD	TBD	TBD	TBD
TBD	TBD	TBD	TBD	TBD
TBD	TBD	TBD	TBD	TBD
TBD	TBD	TBD	TBD	TBD





BUSTYPE_2						BUSTYPE_1		BUSTYPE_0		DESCRIPTION
VID6		VID5		VID4						
Ra7	Ri3	Ra6	Ri2	Ra5	Ri1					
DNI	10K	DNI	10K	DNI	10K	AGP 8X, 0.8V signaling PLL CLK, IDSEL = AD16				
DNI	10K	DNI	10K	10K	DNI	AGP 8X, 0.8V signaling PLL CLK, IDSEL = AD17				
DNI	10K	10K	DNI	DNI	10K	AGP 4X, 0.8V signaling PLL CLK, IDSEL = AD16				
DNI	10K	10K	DNI	10K	DNI	AGP 4X, 0.8V signaling PLL CLK, IDSEL = AD17				
						AGP8X_DET = 1 (either GC or MB not 8x capable)				
DNI	10K	DNI	10K	DNI	10K	AGP 4X, PLL CLK, IDSEL = AD16				
DNI	10K	DNI	10K	10K	DNI	AGP 4X, PLL CLK, IDSEL = AD17				
DNI	10K	10K	DNI	DNI	10K	AGP 1X/2X, PLL CLK, IDSEL = AD16				
DNI	10K	10K	DNI	10K	DNI	AGP 1X/2X, PLL CLK, IDSEL = AD17				
10K	DNI	DNI	10K	DNI	10K	PCI 66MHz, PLL CLK				
10K	DNI	DNI	10K	10K	DNI	PCI 33MHz, 3.3V, REF CLK				
10K	DNI	10K	DNI	DNI	10K	AGP 1X, REF CLK, IDSEL = AD16				
10K	DNI	10K	DNI	10K	DNI	AGP 1X, REF CLK, IDSEL = AD17				

Rj1	Rk1	Rj2	Rk2	Rj3	Rk3	Rj4	Rk4	ROMIDCFG[3:0]
DNI	10K	DNI	10K	DNI	10K	DNI	10K	No ROM, CHG ID = 00
DNI	10K	DNI	10K	10K	DNI	DNI	10K	No ROM, CHG ID = 01
DNI	10K	10K	DNI	DNI	10K	DNI	10K	No ROM, CHG ID = 10
DNI	10K	10K	DNI	10K	DNI	DNI	10K	No ROM, CHG ID = 11
10K	DNI	DNI	10K	DNI	10K	DNI	10K	Parallel ROM on TVO (default)
10K	DNI	DNI	10K	DNI	10K	DNI	10K	Serial AT25F1024, ID's from ROM
10K	DNI	DNI	10K	10K	DNI	DNI	10K	Serial AT45DB011, ID's from ROM
10K	DNI	DNI	10K	10K	DNI	DNI	10K	Serial ST M25P10, ID's from ROM
10K	DNI	10K	DNI	DNI	10K	DNI	10K	Serial ST M25P05, ID's from ROM
10K	DNI	10K	DNI	10K	DNI	DNI	10K	Serial SST45LF010, ID's from ROM
10K	DNI	10K	DNI	10K	DNI	DNI	10K	Parallel ROM on DVO
10K	DNI	10K	DNI	10K	DNI	DNI	10K	Serial ISSI NX25F011B, ID's from ROM







SPEED CONTROLLED FAN




VOLTAGE SENSING CIRCUIT



TEMPERATURE SENSING CIRCUIT



SERIAL EEPROM 512K/1M



{Variant Name}		
{OrgName}		
Size B	Document Number BIOS	Rev 0A
Date:	Wednesday, December 18, 2002	Sheet 15 of 23

**Layout Guide line of THEATER**


#1 : C385 and C386 have to be placed as close as possible to the pins of Rage THEATER

#2 : C397 should be placed close to J2

**Layout Guide line of THEATER**

#1 : C385 and C386 have to be placed as close as possible to the pins of Rage THEATER

#2 : C397 should be placed close to J2





**Layout Guide line of THEATER**


- #1 : C27 and C28 have to be placed as close as possible to the respective pins of Rage THEATER
- #2 : VINGND should be separated from Digital or Chassis Ground and have no loops
- #3 : VINGND should be connected to Digital GND plane at one point as close as possible to pin 56 of THEATER

**Layout Guide line of THEATER**


- #1 : C27 and C28 have to be placed as close as possible to the respective pins of Rage THEATER
- #2 : VINGND should be separated from Digital or Chassis Ground and have no loops
- #3 : VINGND should be connected to Digital GND plane at one point as close as possible to pin 56 of THEATER





**PLACE CLOSE TO RAGE THEATRE**



**PLACE CLOSE TO CONNECTOR**




## TV-OUT





(Variant Name)			
(OrgName)			
Size	Document Number		Re
Custom	THEATER & TV-OUT		DA
Date:	Wednesday, December 18, 2002	Sheet	16 of 23







### Impedence Test Line




# PRIMARY CRT INTERFACE





# Daughter Card Straps



**ADDED**

**TV00 TV03**  
**00 DAC2 OFF**  
**01 DAC2 ON AS TVO**  
**10 DAC2 ON AS CRT**  
**11 DAC2 ON FOR BOTH**



**TV02**  
**0 FOR YPrPb**  
**1 FOR SVHS/CVBS**

**TV01**  
**0 FOR PAL**  
**1 FOR NTSC**

**TV0 5**  
**0 FOR NO VIDEO CAPATURE**  
**1 FOR RAGE THEATER 1 OR 2**

**TV04**  
**0 FOR NO**  
**1 FOR YES**

# Hijack Circuit



(Variant Name)

(OrgName)

Size B

Document Number  
Hijack Circuit

Rev DA

Date: Wednesday, December 18, 2002

Sheet 21 of 23