GA102 GF SKU P-BOARD

370W, 7.4inch STD PCB, 320b, GDDR6x x16 10GB DP + DP + DP + HDMI

TABLE OF CONTENTS

Page	Description	
1	Table of Contents	
2	BLOCK DIAGRAM	
3	PCI EXPRESS	
4	MEMORY: GPU PARTITION A/B	
5	MEMORY: FBA PARTITION[31:0]	
6	MEMORY: FBA PARTITION[63:32]	
7	MEMORY: FBB PARTITION[31:0]	
8	MEMORY: FBB PARTITION[63:31]	
9	9 MEMORY: GPU PARTITION C/D	
10	10 MEMORY: FBC PARTITION[31:0]	
11	MEMORY: FBC PARTITION[63:32]	
12	MEMORY: FBD PARTITION[31:0]	
13		
14		
15	MEMORY: FBE PARTITION[31:0]	
16	MEMORY: FBE PARTITION[63:32]	
17	MEMORY: FBF PARTITION[31:0]	
18	MEMORY: FBF PARTITION[63:32]	
19	GPU: GND, NC	
20	GPU: GPU POWER	
21	GPU: NVVDD DECOUPLING	
22	GPU: FBVDD DECOUPLING	
23	GPU: MSVDD DECOUPLING	
24	•	
25 GPU: GPIO, THERMAL, JTAG, STEREO		

Description Page IFPA UNUSED, IFPB UNUSED 27 IFPC HDMI/DP IFPD DP 28 29 IFPE DP 30 IFPF DP MISC. ROM, STRAPS 32 MISC. XTAL, PLL PS: 5V 33 PS: PEX_DVDD, 1V8 PS: FBVDD CONTROLLER OVR4i PS: FBVDD PH3 (PWM2) and PH2 (PWM3/4) PS: FBVDD PH1 (PWM1) and PH4 (PWM3/4) PS: FBVDD OUTPUT CAP NEAR VR PS: FBVDD OUTPUT CAP NEAR MEMORY PS: MSVDD CONTROLLER OVR4i+ PS: MSVDD PH1 (PWM1) and PH2 (PWM2) PS: MSVDD PH3 (PWM6) and PH4 (PWM3) PS: MSVDD PH5 (PWM4) and PH6 (PWM5) PS: MSVDD OUTPUT CAP PS: NVVDD CONTROLLER OVR4i+ PS: NVVDD PH1 (PWM1) and PH2 (PWM2) PS: NVVDD PH3 (PWM3) and PH4 (PWM8) PS: NVVDD PH5 (PWM3) and PH6 (PWM7) PS: NVVDD PH7 (PWM6) and PH8 (PWM5) PS: NVVDD PH9 (PWM4), PH10 (PWM4)

•	•
51	PS: NVVDD OUTPUT CAP (1/2)
52	PS: NVVDD OUTPUT CAP (2/2)
53	PS: INPUT SWITCH RTD3 FB1/5V/1V8
54	PS: INPUTS, FILTERING, MONITORING
55	PS: PREFILTER A/INA3221
56	PS: PREFILTER B
57	SEQ: 5V/1V8 EN & VPP LOAD SW
58	SEQ: NV, PEX, FB EN
59	SEQ: MISC
60	SEQ: 3V3_PEX VOLTAGE MONITOR
61	SEQ: EXT-12V ACCURATE V MONITORS
62	ZERO IDLE POWER MCU
63	FAN & NORTH LOGO LED
64	X/V LEDs
65	MECH & VR THERMAL PROTECTION
66	PCIE TERM
67	PRESENCE DETECT & HOT UNPLUG PROT

Description


NVIDIA CORPORATION


2701 SAN TOMAS EXPRESSWAY


SANTA CLARA, CA 95050. USA NV_PN 600-1G133-0030-900


Table of Contents ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OF EVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


PCB REV PG133-A03 BOM REV A



























































Page 22: GPU: FBVDD DECOUPLING

FBVDDQ







NVIDIA CORPORATION

NV_PN 600-1G133-0030-900 PCB REV PG133-A03

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


DATE 11-JUN-2020





Page 23: GPU: MSVDD DECOUPLING MSVDD

UNDER GPU

2x SMD7343 220uF (EACH CO-LAYOUT WITH 10x 22uF 0805)







NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

NV_PN | 600-1G133-0030-900

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

 PCB REV
 PG133-A03
 PAGE
 23 OF

 BOM REV
 A
 DATE
 11-JUN-2020

LUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


A


B


C


D


E











































Page 38: PS: FBVDD OUTPUT CAP PLACE NEAR POWER SUPPLY 8x SMD7343 330uF CO-LAYOUT WITH 48x 0805 22uF TOP WEST OF PCB PCB CO-LAYOUT PCB CO-LAYOUT BACK WEST OF PCB BACK EAST OF PCB **NVIDIA CORPORATION** NV_PN 600-1G133-0030-900 ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS. PCB REV PG133-A03 DATE 11-JUN-2020





































Page 51: PS: NVVDD OUTPUT CAP (1/2) 20x SMD7343 220uF CO-LAYOUT WITH 120x 0805 22uF PCB CO-LAYOUT PCB CO-LAYOUT PCB CO-LAYOUT C1269 22uF 4V 20% X6S 0805 COMMON C2095
220uF
COMMON
20%
2V@105dec
AL-Polymer
3A@105dec
0.009ohm
SMD_7343 C2099
220uF
COMMON
20%
2V@105deg
AL-Polymer
3A@105degu
0.009ohm
SMD_7343 BACK WEST OF PCB **BACK WEST OF PCB NVIDIA CORPORATION** NV_PN 600-1G133-0030-900 ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS. PCB REV PG133-A03 PAGE 51 OF DATE 11-JUN-2020

















Page 60: SEQUENCE: 3V3_PEX VOLTAGE MONITOR PEX3V3 or EXT8-1-12V Monitor Vth=2.7V (+/- 0.0405V/1.5%). Vhys(Typ)=0.01*Vth, Vhys(Max)=0.016*Vth

1) Suppose that at t=0s, Vin is greater than (2.7V + Vhys), Vreset=LOW. After Vin decreases to 2.7V (+/- 0.0405V), Vreset=floating.

2) Suppose that at t=0s, Vin is smaller than (2.7V), Vreset=floating. After Vin increases to [2.7V (+/- 0.0405V) + Vhys], Vreset=LOW. Route the trace to PEX Golden Finger Route the trace to EXT PWR CONN 54.4D> EXT8_1_12V PU=2K (PU CAN'T BE TOO LARGE DUE TO LARGE INPUT LEAKAGE CURRENT ON 'RST' PIN) 115-2473-000 PCB CO-LAYOUT Rtop Rbot VTH = 2.7V SENSE<VTH RST:Floating SENSE>VTH RST:0 RT9818E-27GB: \$\overline{\overline{\text{GND}}}{\overline{\text{GND}}}\$

Ib=3uA (typ), 8uA (Max)

Vreset=(1+Rtop/Rbot)*Vth+Rtop*Ib

Vreset (typ)=(1+0)*2.7V+1K*3uA=2.703V. **NVIDIA CORPORATION** 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA ASSEMBLY SEQ: 3V3_PEX VOLTAGE MONITOR NV_PN 600-1G133-0030-900 ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS. PCB REV PG133-A03
BOM REV A PAGE 60 OF DATE 11-JUN-2020

