



PCI-EXPRESS EDGE CONNECTOR





ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title: RH RV610 256/128MB DDR2-BGA84 32/16Mx16 VIVO HDMI(VGA) dDVI
Size: C Document Number: 105-B169xx-00A Rev: 32
Date: Wednesday, November 14, 2007 Sheet: 1 of 19




ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600






CHANNEL A: RANK 0 128MB DDR2



CORE REGULATOR +VDDC



ATI Technologies Inc.




1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title TR RV630 - MVDD SMPS02

Size Custom Document Number 105-DB047-00A Rev 7

Date: Thursday, May 10, 2007

Sheet 8 of 21






ATI Technologies Inc.

1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title TR RV630 - MVDD SMPS02

Size Custom Document Number 105-DB047-00A
Date: Wednesday, November 14, 2007 Sheet 9 of 21

Rev 7





GPIO(0) - TX_PWRS_ENB (Transmitter Power Savings Enable) ATI PCIE FEATURE I	
0: 50% Tx output swing for mobile mode	
1: full Tx output swing (Default setting for Desktop)	
GPIO(1) - TX_DEEMPH_ENB (Transmitter De-emphasis Enable) ATI PCIE FEATURE II	
0: Tx de-emphasis disabled for mobile mode	
1: Tx de-emphasis enabled (Default setting for Desktop)	
GPIO(3,2) - ATI Internal Use Only - Reserved (Default: 00)	
GPIO(4) - DEBUG_ACCESS	
ATI Internal Use Only - Reserved (Default: 0)	
GPIO(5) - ATI Internal Use Only - Reserved (Default: 0)	
GPIO(6) - ATI Internal Use Only - Reserved (Default: 0)	
GPIO(7) - TV_OUT_STANDARD (Jumper position overwrite resistor settings)	
0 - PAL_TV0 (Jumper is closed)	
1 - NTSC_TV0 (Jumper is open)	
GPIO(8) - ATI Internal Use Only - Reserved (Default: 0)	
GPIO(9,13,11) - CONFIG[3..0] IF	
BIOS_ROM_EN=1 [default] (GPIO_22) If BIOS_ROM_EN = 0, then Config[2:0] defines the primary memory aperture size	
stm1 - AT25F12AA (1 Mbit) 0010 (Config 3 = don't care).	
T2 Microelectronics- M25P05A (512 kbit) 0100 x000 128MB	
M25P10A (1 Mbit) 0101 x001 256MB	
M25P20 (2 Mbit) 0101 x100 64MB	
Chingpie (formerly PWC) x011 32MB	
Pm25LV512 (512 kbit) 0100 x100 512MB	
Pm25LV010 (1 Mbit) 0101 x101 1GB	
x110 2GB	
x111 4GB	
GENERICC, GENERICB - ATI Internal Use Only - Reserved (Default: 0)	
VSYNC - VIP_DEVICE_STRAP_EN	
0: Slave VIP host port devices present (use if Theater is populated)	
1: No Slave VIP host port devices reporting presence during reset (use for configurations without video-in)	
HSYNC - ATI Internal Use Only - Reserved (Default: 0)	
PSYNC - VGA_DISABLE : 1 for disable (set to 0 for normal operation)	
GPIO_21 - ATI Internal Use Only - Reserved (Default: 0)	
VID_0 - ATI Internal Use Only - Reserved (Default: 0)	
VID_1 - MSI_DIS (Default: 0)	
VID_2 - ATI Internal Use Only - Reserved (Default: 0)	
VID_3 - BIF_AUDIO_EN	
0 - Disable HD Audio 1- Enable HD Audio	
VID_4 - ATI Internal Use Only - Reserved (Default: 0)	
VID_5 - 64BAR_AUDIO_A (Default: 0)	
Enable 64-bit BARS	
VID_6,7 - ATI Internal Use Only - Reserved (Default: 00)	
VSYNC - MEMORY_CONFIG ATI Board Feature I	
0 = single rank memory, 1 = dual rank memory	
HSYNC2 - ATI Internal Use Only - Reserved (Default: 0)	
BIF_CLK_PM_EN	
0 - Disable CLKREQ# power management capability	
1 - Enable CLKREQ# power management capability	
GPIO_15 - FOR FUTURE EXPANSION	
GPIO_22_ROMCsb - Enable external BIOS ROM device (Default: 1)	
GPIO_18 - MEMORY_CONFIG_BANK_SELECT	
0 - 4 BANKS, 1 - 8 BANKS	



ATI Technologies Inc.			
1 Commerce Valley Drive East Markham, Ontario Canada, L3T 7X6 (905) 882-2600			
RH RV610 256/128MB DDR2-BGA84 32/16Mx16 VIVO HDMI(VGA) dDVI			
Document Number	105-B169xx-00A		
Thursday, May 10, 2007	Sheet	12 of 19	Rev 32




Place close to Connector
Pseudo differential RGB signals should be routed from the ASIC to the display connector without switching reference plane or running over split plane
Resistors are footprint options for the inductors. Footprints should be overlapped. (R1024-26)



SYNC and DDC should be routed from the ASIC to the display connector without switching reference plane or running over split plane

Optional ESD Protection Diodes



DB15 pin	Standard VGA	DDC1 Host	DDC2B or DDC2B+ Host	DDC2AB Host	DDC1/2 Display
11	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Optional
12	Monitor ID bit 1	Monitor ID bit 1	Monitor ID bit 1	Monitor ID bit 1	Optional
4	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Optional
15	Monitor ID bit 3	Monitor ID bit 3	Monitor ID bit 3	Monitor ID bit 3	Optional
9	N/C	+5V	+5V	+5V	Optional
Hardware Support	Mechanical Key	Yes	Yes	No	Yes

Based on VESA Display Data Channel (DDC) Standard Ver. 3 Dec. 15, 1997



TMD5_2(Daul_Link) + DAC_1-CRT



ATI Technologies Inc.

1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600


Title	RH RV610 256/128MB DDR2-BGA84 32/16Mx16 VIVO HDMI(VGA) dVIO
Size	Custom
Document Number	105-B169xx-00A
Date	Thursday, May 10, 2007
Sheet	13 of 19
Rev	32



Very important to meet HDMI compliance requirements
Capacitance of SDADDC_HDMI & SCLDDC_HDMI nets to Power/GND planes must be less than 50pF (try to make it lower)

55mA current limited +5V rail

Optional ESD Protection Diodes



DB15 pin	Standard VGA	DDC1 Host	DDC2B or DDC2B+ Host	DDC2AB Host	DDC1/2 Display
11	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Optional SDA
12	Monitor ID bit 1	Monitor ID bit 1	Monitor ID bit 1	Monitor ID bit 1	Optional SDA
4	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Optional SCL
15	Monitor ID bit 3	Open	SCL	SCL	SCL
9	N/C	50mA min	50mA min	300mA min	Optional
Hardware Support	No	Yes	Yes	No	Yes

Based on VESA Display Data Channel (DDC) Standard Ver. 3 Dec. 15, 1997


TMD5_1(Single_Link) + DAC_2-CRT



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600


Title: RH RV610 256/128MB DDR2-BGA84 32/16Mx16 VINO HDMI(VGA) dVIO
Size: Custom
Date: Thursday, May 10, 2007
Sheet: 14 of 18

Rev 32




Connector 1	
Signals	Mapping
VGA:	DAC1
DVI:	Internal TMDS1
HPD:	Internal TMDS HPD
DDC:	CRT1 DDC
5V:	+5V_VESA


Connector 2	
Signals	Mapping
VGA:	DAC2 (TVDAC)
DVI:	Internal TMDS2 (LVTM)
HPD:	Internal TMDS2 HPD
DDC:	DVI DDC
5V:	+5V_VESA2




Component (Y)
Component (Pr)
Component (Pb)



Place near connector
OR leaves footprint for Ferrite
Beads if req'd for EMI



The 7-pin MiniDIN footprint allows one of the two MiniDINs:
- 7-pin Svideo/Composite MiniDIN P/N 6071001500G
- 4-pin Svideo MiniDIN P/N 6070001000G




ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title		RH RV610 256/128MB DDR2-BGA84 32/16Mx16 VIVO HDMI(VGA) dDVI	
Size	Document Number	105-B169xx-00A	Rev
C			32
Date:	Monday, March 12, 2007	Sheet	16 of 19

DVI/VGA SCREWS

ASSY3
BRACKET
8020040100G

80200438A0G (DVI+HDMI+DIN)



<Variant Name>



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title		RH RV610 256/128MB DDR2-BGA84 32/16Mx16 VIVO	
Size	Document Number	105-B169xx-00A	Rev
C			32
Date:	Tuesday, March 27, 2007	Sheet	17 of 19


HDMI(VGA) dDVI



Title	Schematic No.	Date:
RH RV610 256/128MB DDR2-BGA84 32/16Mx16 VIVO HDMI(VGA) 5.1ch	05-009xx-00A	Thursday, March 01, 2007

REVISION HISTORY

Sch Rev	PCB Rev	Date	REVISION DESCRIPTION
		2006.12.01	UPDATE SCHEM. BOM MANAGEMENT.
		2006.12.14	UPDATE SCHEMATIC TO NETLIST WITH NO ERRORS
		2006.12.18	DORINA UPDATE MEM SWAP
		2006.12.19	REMOVE TP ON MEM - TO BE REPLCED BY 0.8MM PADS ON ALL LINES
		2006.12.20	CHANGED B67 to PN 5260014800G AND C76 to PN 4172010500G
0	00A	2006.12.21	J2 REMOVED
		2007.01.15	NC626 removed (VDDC output cap). LDO output resistor (R879, R880) moved closer to LDO. MVDD LDO input resistors changed to 1R. Debug header changed to include Gen1/2 switch. HDMI caps removed. Added thermal shutdown option to power sequencing.
		2007.01.16	REMOVE BACK BIAS, REMOVE MC624
		2007.01.17	REMOVE R5515, R5516, R5521, R5524 REMOVE R94
		2007.01.22	ADDED H3, H4, H5
		2007.01.22	DECAP CHANGES ON PAGE 3
		2007.01.23	HEATSINK GROUNDING ADJUSTED
		2007.01.23	DORINA - HEATSINK GNDING PINS ADJUSTED
		2007.01.24	RM JTAG + SMA CLOCK CONNECTIONS TO EASE LAYOUT CONGESTION
		2007.01.24	ADDED C300, C301, C302 (STITCHING CAPS) TO IMPROVE DDC LINES
		2007.01.24	FIXED ORCAD NETLIST PROBLEM; NO EFFECTIVE CHANGE.
		2007.01.24	ADD Q102 TO SOLVE A11 VDDR3 LEAKAGE PROBLEM.
1	00B	2007.01.25	CHNG REF DES OF VDDR3 LEAKAGE BLOCK TO Q/R-90
2	00C	2007.02.09	PCB mechanical updates only. No Schematic changes.



RV610 DDR2 FH 4-Layer

REV 0



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title	RH RV610 256/128MB DDR2-BGA84 32/16Mx16 VIVO	Rev	32
Size	Document Number	105-B169xx-00A	
Date	Thursday, March 01, 2007	Sheet	19 of 19

HDMI(VGA) dDVI