

NV20, 4MX16 DDR, RGB, EXTERNAL DVI-I, TV-DOWN, TV IF , AGP4X
PCI DEVICE ID 0X0=0X200 FOR NV20.

NVVD SET TO: 1.52V
FBVDD SET TO: 3.47V
FBVDDQ SET TO: 2.59V

HISTORY REVISION:

X00: Based on P50-A06
- See change list in 149- file.
- Set FBVDDQ=2.59V


P50-A07-X01:
- Changed all memory clk/clk# diff pair resistors to 68R 5% (from 47R)

P50-A08:
X04: - Delay PLL_VDD to come up after NVVD.
X05: - Added 1UF across R257.
X06: - Removed X04-5 above, added a switcher generated PLL delay option.
- SSENNA cap for 2nd SW changed to 1UF.
- A05 SI, NVVD=1.52V

P50-A09:
X02: - Changed PLL VDD and DAC VDD to be gated by Fet controlled by FBVDD power good signal.
X03: - Added option to pull up power good to 12V

EC01235: - Changed R841 PU to 10K (from 4.7K)

EC01373: - Moved 75 ohm termination closer to filter for noise level reduction.
Replaced C303,306,309 with 75ohm and no stuffed R208-210.

	Micro-Star International Co., LTD.		
	MS-8822 based on P50A09		
Size C	Document Number TOP PAGE		Rev 2.0
Date	Friday, June 08, 2001	Sheet	1 of 16

[[time]]\[[quantity]]\[[reference]]\[[source package]] [[top of page]] [[value]]\[[assembly]]
[[assembly]]\[[source package]] [[value]]\[[top of page]]\[[reference]]\[[source package]]\[[value]]\[[assembly]]

D

D

C

C

B

B

A

A

Title

<Title>

Size

A

Document Number

<Doc>

Rev

<Rev

Date:

Friday, June 08, 2001

Sheet

1

of

1

5

4

3


2


1




In all cases each capacitor should be low ESR/ESL and placed as close as possible to the respective rail connector pin(s).

A trace across the 2 resistor pads can be cut to enable A0722 mode for debug.






Use thick (non-impedance controlled) traces on XTALIN/OUT





4.12.13.15 CCIR_DATA[11:0]
4.12 VIP_VID[15:0]
4.13 FP_DATA_LQ[11:0]


4.12 VIP_HAD[0]
4.12 VIP_HAD[1]
4.12 VIP_HAD[2]
4.12 VIP_HAD[3]
4.12 VIP_HAD[4]
4.12 VIP_HAD[5]
4.12 VIP_HAD[6]















4.6 VIP_VID150 >>>
4 VIP_PCLK <<<
4 VIP_HCLK <<<
4 VIP_HCTL <<<
4 VIP_HAD0 <<<
4 VIP_HAD1 <<<
4.6 VIP_HAD2 <<<
4 VIP_HAD3 <<<
4.6 VIP_HAD4 <<<
4 VIP_HAD5 <<<
4 VIP_HAD6 <<<
4.6,13,15 CCR_DATA1(1:0) >>>
4,13,15 CCR_HSYNC <<<
4,13,15 CCR_VSYNC <<<
4,13,15 CCR_CLK_IN <<<
4,13,15 R_CCR_CLK_OUT <<<
4.15 BURFRST <<<
4.14,15 SCL <<<
4.14,15 SDA <<<







Parts for Chrontel CH7007/8

Micro-Star International Co., LTD.		
MS-8822 based on P50A09		
Doc C	Document Number	Rev 2.0
TVENCODERS		
Date	Friday, June 18, 2001	Issue 15 of 16

