


DACA (SOUTH DVI-I)



NET_NAME	NV_CRITICAL_NET	IMPEDANCE	MIN_LINE_WIDTH
DACA_RED	1	500m	
DACA_GREEN	1	500m	
DACA_BLUE	1	500m	
DACA_RED_C	1	500m	
DACA_GREEN_C	1	500m	
DACA_BLUE_C	1	500m	
DACA_HSYNC	2	500m	
DACA_VSYNC	2	500m	
DACA_VSYNC_R	2	500m	
DACA_VSYNC_B	2	500m	
DACA_VSYNC_G	2	500m	
DACA_VSYNC_C	2	500m	
DACA_HSYNC_C	2	500m	
DACA_VSYNC_R_C	2	500m	
DACA_VSYNC_B_C	2	500m	
DACA_VSYNC_G_C	2	500m	
DACA_HSYNC_C_C	2	500m	

NVIDIA CORPORATION

2701 SANTOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA

NV_PN

600-10681-base-100 A

ID

NAME

PAGE

1

DATE


05-FEB-2009

ASSEMBLY BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO. 310FF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE 3/10 DACA (SOUTH DVI-I)


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE, WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

FBC DECOUPLING CAPS & NVVDD DECOUPLING CAPS


Decoupling for FBC 0..15





Decoupling for FBC 16..31



Decoupling for FBC 32..47



Decoupling for FBC 48..63



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA


NV_PN	600-10681-base-100 A
-------	----------------------

ID	PAGE
NAME	DATE 05-FEB-2009

[illegible]


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, DATA SHEETS, DESIGN GUIDES, BLOCK DIAGRAMS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

PARTITION C MOMERIES




FBA DECOUPLING CAPS & NVVDD DECOUPLING CAPS


Decoupling for FBA 0..15






Decoupling for FBA 16..31



Decoupling for FBA 32..47





Decoupling for FBA 48..63



- NVVDD under GPU:
- 4x 0.01uF 0402 X7R
 - 5x 0.022uF 0402 X7R
 - 2x 0.047uF 0402 X7R
 - 1x 0.1uF 0402 X7R
 - 1x 0.22uF 0402 X7R
 - 4x 1.0uF 0402 X5R
 - 1x 2.2uF 0402 X5R
 - 2x 10uF 0805 X5R

Decoupling for EMI



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA

NV_PN

600-10681-base-100 A

ID


NAME

PAGE


05/FEB/2009

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE, WITH RESPECT TO THE MATERIALS AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

PARTITION A MOMERIES



PARTITION A FRAME BUFFER INTERFACE



2701 SAN TOMAS EXPRESSWAY

NV_PN	600-106
-------	---------

ID	
----	--


[illegible]

ALL NVIDIA DEVICE SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

[illegible]

A		B		C		D		E		F		G		H	
Title: Basepad Report		FBA_CMD<21> 3.20 3.4C 4.1A 4.1C		FBA_D0Bn<0> 3.4B 4.4B 4.5E		FBC_D<25> 6.2B 7.4C		GPIO0_FAN_PWM_Q_L 17.4G		NVDDO_GND_SENSE_R 21.2B 21.4C		PEX_TX00 2.2B 2.3G			
Design: p081		4.1E 4.1G		FBA_D0Bn<7> 3.4A 4.3A 4.5E		FBC_D<26> 6.2B 7.4C		GPIO0_FAN_PWM_R 17.3F		NVDDO_IOPS 21.3C		PEX_TX0P 2.2B 2.3G			
Date: Jan 22 13:35:02 2009		FBA_CMD<21> 3.4C 3.4F 4.1E 4.1G		FBA_D0Bn<1> 3.4B 4.4B 4.5E		FBC_D<27> 6.2B 7.4C		GPIO0_FIBROD_VBEL 17.4D 20.4D		NVDDO_MODE 21.3C		PEX_TX01 2.2B 2.3G			
		4.2A 4.2C		FBA_D0Bn<2> 3.4B 4.4C 4.5E		FBC_D<28> 6.2B 7.4C		GPIO0_FAN_PWM 17.4C		NVDDO_MODE_Q 21.1B		PEX_TX02 2.2B 2.3G			
		FBA_CMD<4> 3.3F 3.4C 4.1A 4.1C		FBA_D0Bn<3> 3.4B 4.4C 4.5E		FBC_D<29> 6.2B 7.4C		GPU_TESTMODE 2.5E		NVDDO_REFIN 21.3C		PEX_TX03 2.2B 2.3G			
		4.1E 4.1G		FBA_D0Bn<4> 3.4B 4.4D 4.5E		FBC_D<30> 6.2B 7.4C		HDA_PIO 10.3C		NVDDO_RESET 21.3C		PEX_TX04 2.2B 2.3G			
		FBA_CMD<5> 3.4C 3.4D 4.3A 4.3C		FBA_D0Bn<5> 3.4B 4.4D 4.5E		FBC_D<31> 6.2B 7.4D		NVDDO_VREF 21.3C		NVDDO_SENSE 2.4F 21.4D		PEX_TX05 2.2B 2.3G			
		FBA_CMD<26> 3.3F 3.4C 4.1A 4.1C		FBA_D0Bn<6> 3.4B 4.4E 4.5E		FBC_D<32> 6.2B 7.3D		NVDDO_SENSE_Q 9.3C 9.3D				PEX_TX06 2.2B 2.3G			
		4.1E 4.1G		FBA_D0Bn<7> 3.4B 4.4E 4.5E		FBC_D<33> 6.2B 7.4D		NVDDO_SENSE_R 6.2H 11.3G		NVDDO_SENSE_R 21.4E		PEX_TX07 2.2B 2.3G			
		FBA_CMD<27> 3.4C 3.4D 4.3E 4.3D		FBA_VREF 4.3C 4.3E 4.3C		FBC_D<34> 6.2B 7.4D		NVDDO_SCL_T 9.2F		NVDDO_SCL 21.3C		PEX_TX08 2.2B 2.3G			
		FBA_CMD<28> 3.4E 4.2E 4.2D 4.3A		FBA_VREF0 4.3F 4.3A 4.4H		FBC_D<35> 6.2B 7.4D		NVDDO_VID 3.1D 9.3C		NVDDO_VID 21.3C		PEX_TX09 2.2B 2.3G			
		19.2C		FBA_VREF1 4.3F 4.3A 4.4H		FBC_D<36> 6.2B 7.4D		NVDDO_VBEL 2.1H		NVDDO_VBEL2 21.3C		PEX_TX0A 2.2B 2.3G			
		19.2F		FBA_Z00 4.3A		FBC_D<37> 6.2B 7.4D		NVDDO_SDA_T 6.1F		NVDDO_VBEL2 21.3C		PEX_TX0B 2.2B 2.3G			
		3.0C		FBA_Z01 4.3C		FBC_D<38> 6.2B 7.4D		NVDDO_SDA_R 10.3C		NVDDO_VBEL2_Q 21.3B		PEX_TX0C 2.2B 2.3G			
		FBA_D<0> 3.1B 4.3B		FBA_Z02 4.3E		FBC_D<39> 6.2B 7.4D		NVDDO_SDA_R_L 10.1G		NVDDO_VBEL3 21.4B		PEX_TX0D 2.2B 2.3G			
		FBA_D<1> 3.1B 4.3B		FBA_Z03 4.3D		FBC_D<40> 6.2B 7.4D		NVDDO_VBEL3_L 21.3C		NVDDO_VBEL3_Q 21.3C		PEX_TX0E 2.2B 2.3G			
		FBA_D<2> 3.1B 4.4B		FBC_CLK0 6.4D 7.2A 7.2C 7.5G		FBC_D<41> 6.2B 7.4D		NVDDO_VBEL3_Q 10.3C		PEX_CLKREQ 2.1C		PEX_TX0F 2.2B 2.3G			
		FBA_D<3> 3.1B 4.4B		FBC_CLK0P 6.4D 7.2A 7.2C 7.5G		FBC_D<42> 6.2B 7.4D		NVDDO_SDA_R 10.1E		PEX_PL_CLK_OUT 2.2C		PEX_TX0G 2.2B 2.3G			
		FBA_D<4> 3.1B 4.4B		FBC_CLK1 6.4D 7.2D 7.2F 7.5G		FBC_D<43> 6.2B 7.4D		NVDDO_SDA_R_L 10.1G		PEX_PL_CLK_OUT 2.2C		PEX_TX0H 2.2B 2.3G			
		FBA_D<5> 3.1B 4.4B		FBC_CLK1P 6.4D 7.2D 7.2F 7.5G		FBC_D<44> 6.2B 7.4D		NVDDO_SDA_R_L 10.1G		PEX_PL_CLK_OUT 2.2C		PEX_TX0I 2.2B 2.3G			
		FBA_D<6> 3.1B 4.4B		FBC_CLK2 6.3C 6.4D 7.2A 7.3C		FBC_D<45> 6.2B 7.4D		NVDDO_SDA_R 17.3C		PEX_PL_CLK_OUT 2.2C		PEX_TX0J 2.2B 2.3G			
		FBA_D<7> 3.1B 4.4B		FBC_CMD<0> 6.3D 7.1A 7.1C 7.1D		FBC_D<46> 6.2B 7.4D		NVDDO_SDA_R 17.2B 17.3F 18.5E		PEX_PL_CLK_OUT 2.2C		PEX_TX0K 2.2B 2.3G			
		FBA_D<8> 3.1B 4.4B		7.1F 7.5G		FBC_D<47> 6.2B 7.4D		NVDDO_SDA_R 17.3C		PEX_PL_CLK_OUT 2.2C		PEX_TX0L 2.2B 2.3G			
		FBA_D<9> 3.1B 4.4B		FBC_CMD<1> 6.3F 6.3C 7.1A 7.1C		FBC_D<48> 6.2B 7.3E		NVDDO_SDA_R 17.3C		PEX_PL_CLK_OUT 2.2C		PEX_TX0M 2.2B 2.3G			
		FBA_D<10> 3.1B 4.4B		7.1E 7.5G		FBC_D<49> 6.2B 7.3E		NVDDO_SDA_R 17.3C		PEX_PL_CLK_OUT 2.2C		PEX_TX0N 2.2B 2.3G			
		FBA_D<11> 3.1B 4.4B		FBC_CMD<2> 6.1G 6.3C 7.1A 7.1C		FBC_D<50> 6.2B 7.4E		NVDDO_SDA_R 17.3C		PEX_PL_CLK_OUT 2.2C		PEX_TX0O 2.2B 2.3G			
		FBA_D<12> 3.2B 4.4B		FBC_CMD<3> 6.2G 6.3C 7.1A 7.1C		FBC_D<51> 6.2B 7.4E		NVDDO_SDA_R 17.3C		PEX_PL_CLK_OUT 2.2C		PEX_TX0P 2.2B 2.3G			
		FBA_D<13> 3.2B 4.4B		7.1E 7.1G		FBC_D<52> 6.2B 7.4E		NVDDO_SDA_R 17.3C		PEX_PL_CLK_OUT 2.2C		PEX_TX0Q 2.2B 2.3G			
		FBA_D<14> 3.2B 4.4B		FBC_CMD<4> 6.2G 6.4D 7.1A 7.1C		FBC_D<53> 6.2B 7.4E		NVDDO_SDA_R 17.3C		PEX_PL_CLK_OUT 2.2C		PEX_TX0R 2.2B 2.3G			
		FBA_D<15> 3.2B 4.4B		7.1E 7.1G		FBC_D<54> 6.2B 7.4E		NVDDO_SDA_R 17.3C		PEX_PL_CLK_OUT 2.2C		PEX_TX0S 2.2B 2.3G			
		FBA_D<16> 3.2B 4.4C		FBC_CMD<5> 6.3C 6.4D 7.1A 7.1C		FBC_D<55> 6.2B 7.4E		NVDDO_SDA_R 17.3C		PEX_PL_CLK_OUT 2.2C		PEX_TX0T 2.2B 2.3G			
		FBA_D<17> 3.2B 4.4C		7.1E 7.1G		FBC_D<56> 6.2B 7.4E		NVDDO_SDA_R 17.3C		PEX_PL_CLK_OUT 2.2C		PEX_TX0U 2.2B 2.3G			
		FBA_D<18> 3.2B 4.4C		FBC_CMD<6> 6.3C 6.4D 7.1A 7.1C		FBC_D<57> 6.2B 7.4E		NVDDO_SDA_R 17.3C		PEX_PL_CLK_OUT 2.2C		PEX_TX0V 2.2B 2.3G			
		FBA_D<19> 3.2B 4.4C		7.1E 7.1G		FBC_D<58> 6.2B 7.4E		NVDDO_SDA_R 17.3C		PEX_PL_CLK_OUT 2.2C		PEX_TX0W 2.2B 2.3G			
		FBA_D<20> 3.2B 4.4C		FBC_CMD<7> 6.3C 6.3F 7.2A 7.3C		FBC_D<59> 6.2B 7.4E		NVDDO_SDA_R 17.3C		PEX_PL_CLK_OUT 2.2C		PEX_TX0X 2.2B 2.3G			
		FBA_D<21> 3.2B 4.4C		7.1E 7.1G		FBC_D<60> 6.2B 7.4E		NVDDO_SDA_R 17.3C		PEX_PL_CLK_OUT 2.2C		PEX_TX0Y 2.2B 2.3G			
		FBA_D<22> 3.2B 4.4C		FBC_CMD<8> 6.3C 6.3F 7.2A 7.3C		FBC_D<61> 6.2B 7.4E		NVDDO_SDA_R 17.3C		PEX_PL_CLK_OUT 2.2C		PEX_TX0Z 2.2B 2.3G			
		FBA_D<23> 3.2B 4.4C		7.2E 7.2G		FBC_D<62> 6.2B 7.4E		NVDDO_SDA_R 17.3C		PEX_PL_CLK_OUT 2.2C		PEX_TX0A 2.2B 2.3G			
		FBA_D<24> 3.2B 4.4C		FBC_CMD<9> 6.3C 6.3F 7.1A 7.1C		FBC_D<63> 6.2B 7.4E		NVDDO_SDA_R 17.3C		PEX_PL_CLK_OUT 2.2C		PEX_TX0B 2.2B 2.3G			
		FBA_D<25> 3.2B 4.4C		7.1E 7.1G		FBC_D<64> 6.2B 7.4E		NVDDO_SDA_R 17.3C		PEX_PL_CLK_OUT 2.2C		PEX_TX0C 2.2B 2.3G			
		FBA_D<26> 3.2B 4.4C		FBC_CMD<10> 6.3C 6.3F 7.1A 7.1C		FBC_D<65> 6.2B 7.4E		NVDDO_SDA_R 17.3C		PEX_PL_CLK_OUT 2.2C		PEX_TX0D 2.2B 2.3G			
		FBA_D<27> 3.2B 4.4C		7.1E 7.1G		FBC_D<66> 6.2B 7.4E		NVDDO_SDA_R 17.3C		PEX_PL_CLK_OUT 2.2C		PEX_TX0E 2.2B 2.3G			
		FBA_D<28> 3.2B 4.4C		FBC_CMD<11> 6.3C 6.4D 7.1A 7.1C		FBC_D<67> 6.2B 7.4E		NVDDO_SDA_R 17.3C		PEX_PL_CLK_OUT 2.2C		PEX_TX0F 2.2B 2.3G			
		FBA_D<29> 3.2B 4.4C		7.2E 7.2G		FBC_D<68> 6.2B 7.4E		NVDDO_SDA_R 17.3C		PEX_PL_CLK_OUT 2.2C		PEX_TX0G 2.2B 2.3G			
		FBA_D<30> 3.2B 4.4C		FBC_CMD<12> 6.3C 6.4D 7.1A 7.1C		FBC_D<69> 6.2B 7.4E		NVDDO_SDA_R 17.3C		PEX_PL_CLK_OUT 2.2C		PEX_TX0H 2.2B 2.3G			
		FBA_D<31> 3.2B 4.4C		7.1E 7.1G		FBC_D<70> 6.2B 7.4E		NVDDO_SDA_R 17.3C		PEX_PL_CLK_OUT 2.2C		PEX_TX0I 2.2B 2.3G			
		FBA_D<32> 3.2B 4.4C		FBC_CMD<13> 6.3C 6.3F 7.2A 7.3C		FBC_D<71> 6.2B 7.4E		NVDDO_SDA_R 17.3C		PEX_PL_CLK_OUT 2.2C		PEX_TX0J 2.2B 2.3G			
		FBA_D<33> 3.2B 4.4C		7.2E 7.2G		FBC_D<72> 6.2B 7.4E		NVDDO_SDA_R 17.3C		PEX_PL_CLK_OUT 2.2C		PEX_TX0K 2.2B 2.3G			
		FBA_D<34> 3.2B 4.4C		FBC_CMD<14> 6.1G 6.3C 7.1A 7.1C		FBC_D<73> 6.2B 7.4E		NVDDO_SDA_R 17.3C		PEX_PL_CLK_OUT 2.2C		PEX_TX0L 2.2B 2.3G			
		FBA_D<35> 3.2B 4.4C		7.1E 7.1G		FBC_D<74> 6.2B 7.4E		NVDDO_SDA_R 17.3C		PEX_PL_CLK_OUT 2.2C		PEX_TX0M 2.2B 2.3G			
		FBA_D<36> 3.2B 4.4C		FBC_CMD<15> 6.3C 6.4D 7.1A 7.1C		FBC_D<75> 6.2B 7.4E		NVDDO_SDA_R 17.3C		PEX_PL_CLK_OUT 2.2C		PEX_TX0N 2.2B 2.3G			
		FBA_D<37> 3.2B 4.4C		7.1E 7.1G		FBC_D<76> 6.2B 7.4E		NVDDO_SDA_R 17.3C		PEX_PL_CLK_OUT 2.2C		PEX_TX0O 2.2B 2.3G			
		FBA_D<38> 3.2B 4.4C		FBC_CMD<16> 6.3C 6.4D 7.1A 7.1C		FBC_D<77> 6.2B 7.4E		NVDDO_SDA_R 17.3C		PEX_PL_CLK_OUT 2.2C		PEX_TX0P 2.2B 2.3G			
		FBA_D<39> 3.2B 4.4C		7.1E 7.1G		FBC_D<78> 6.2B 7.4E		NVDDO_SDA_R 17.3C		PEX_PL_CLK_OUT 2.2C		PEX_TX0Q 2.2B 2.3G			
		FBA_D<40> 3.2B 4.4C		FBC_CMD<17> 6.3C 6.4D 7.1A 7.1C		FBC_D<79> 6.2B 7.4E		NVDDO_SDA_R 17.3C		PEX_PL_CLK_OUT 2.2C		PEX_TX0R 2.2B 2.3G			
		FBA_D<41> 3.2B 4.4C		7.1E 7.1G		FBC_D<80> 6.2B 7.4E		NVDDO_SDA_R 17.3C		PEX_PL_CLK_OUT 2.2C		PEX_TX0S 2.2B 2.3G			
		FBA_D<42> 3.2B 4.4C		FBC_CMD<18> 6.3C 6.4D 7.1A 7.1C		FBC_D<81> 6.2B 7.4E		NVDDO_SDA_R 17.3C		PEX_PL_CLK_OUT 2.2C		PEX_TX0T 2.2B 2.3G			
		FBA_D<43> 3.2B 4.4C		7.1E 7.1G		FBC_D<82> 6.2B 7.4E		NVDDO_SDA_R 17.3C		PEX_PL_CLK_OUT 2.2C		PEX_TX0U 2.2B 2.3G			
		FBA_D<44> 3.2B 4.4C		FBC_CMD<19> 6.3F 6.4C 7.1A 7.1C		FBC_D<83> 6.2B 7.4E		NVDDO_SDA_R 17.3C		PEX_PL_CLK_OUT 2.2C		PEX_TX0V 2.2B 2.3G			
		FBA_D<45> 3.2B 4.4C		7.1E 7.1G		FBC_D<84> 6.2B 7.4E		NVDDO_SDA_R 17.3C		PEX_PL_CLK_OUT 2.2C		PEX_TX0W 2.2B 2.3G			
		FBA_D<46> 3.2B 4.4C		FBC_CMD<20> 6.3C 6.4D 7.1A 7.1C		FBC_D<85> 6.2B 7.4E		NVDDO_SDA_R 17.3C		PEX_PL_CLK_OUT 2.2C		PEX_TX0X 2.2B 2.3G			
		FBA_D<47> 3.2B 4.4C		7.1E 7.1G		FBC_D<86> 6.2B 7.4E		NVDDO_SDA_R 17.3C		PEX_PL_CLK_OUT 2.2C		PEX_TX0Y 2.2B 2.3G			
		FBA_D<48> 3.2B 4.4C		FBC_CMD<21> 6.3C 6.4D 7.1A 7.1C		FBC_D<87> 6.2B 7.4E		NVDDO_SDA_R 17.3C		PEX_PL_CLK_OUT 2.2C		PEX_TX0Z 2.2B 2.3G			
		FBA_D<49> 3.2B 4.4C		7.1E 7.1G		FBC_D<88> 6.2B 7.4E		NVDDO_SDA_R 17.3C		PEX_PL_CLK_OUT 2.2C		PEX_TX0A 2.2B 2.3G			
		FBA_D<50> 3.2B 4.4C		FBC_CMD<22> 6.1F 6.4C 7.1E 7.1G		FBC_D<89> 6.2B 7.4E		NVDDO_SDA_R 17.3C		PEX_PL_CLK_OUT 2.2C		PEX_TX0B 2.2B 2.3G			
		FBA_D<51> 3.2B 4.4C		7.2E 7.2G		FBC_D<90> 6.2B 7.4E		NVDDO_SDA_R 17.3C		PEX_PL_CLK_OUT 2.2C		PEX_TX0C 2.2B 2.3G			
		FBA_D<52> 3.2B 4.4C		FBC_CMD<23> 6.3C 6.3F 7.2A 7.3C		FBC_D<91> 6.2B 7.4E		NVDDO_SDA_R 17.3C		PEX_PL_CLK_OUT 2.2C		PEX_TX0D 2.2B 2.3G			
		FBA_D<53> 3.2B 4.4C		7.2E 7.2G		FBC_D<92> 6.2B 7.4E		NVDDO_SDA_R 17.3C		PEX_PL_CLK_OUT 2.2C		PEX_TX0E 2.2B 2.3G			
		FBA_D<54> 3.2B 4.4C		FBC_CMD<24> 6.3C 6.4D 7.1A 7.1C		FBC_D<93> 6.2B 7.4E		NVDDO_SDA_R 17.3C		PEX_PL_CLK_OUT 2.2C		PEX_TX0F 2.2B 2.3G			
		FBA_D<55> 3.2B 4.4C		7.1E 7.1G		FBC_D<94> 6.2B 7.4E		NVDDO_SDA_R 17.3C		PEX_PL_CLK_OUT 2.2C		PEX_TX0G 2.2B 2.3G			
		FBA_D<56> 3.2B 4.4C		FBC_CMD<25> 6.4C 6.4D 7.2E 7.3D		FBC_D<95> 6.2B 7.4E		NVDDO_SDA_R 17.3C		PEX_PL_CLK_OUT 2.2C		PEX_TX0H 2.2B 2.3G			
		FBA_D<57> 3.2B 4.4C		7.1E 7.1G		FBC_D<96> 6.2B 7.4E		NVDDO_SDA_R 17.3C		PEX_PL_CLK_OUT 2.2C		PEX_TX0I 2.2B 2.3G			
		FBA_D<58> 3.2B 4.4C		FBC_CMD<26> 6.4C 6.4D 7.2E 7.3A		FBC_D<97> 6.2B 7.4E		NVDDO_SDA_R 17.3C		PEX_PL_CLK_OUT 2.2C		PEX_TX0J 2.2B 2.3G			
		FBA_D<59> 3.2B 4.4C		7.3C		FBC_D<98> 6.2B 7.4E		NVDDO_SDA_R 17.3C		PEX_PL_CLK_OUT 2.2C		PEX_TX0K 2.2B 2.3G			
		FBA_D<60> 3.2B 4.4C		FBC_D<0> 6.1B 7.3B		FBC_D<99> 6.2B 7.4E		NVDDO_SDA_R 17.3C		PEX_PL_CLK_OUT 2.2C		PEX_TX0L 2.2B 2.3G			
		FBA_D<61> 3.2B 4.4C		FBC_D<0> 6.1B 7.3B		FBC_D<100> 6.2B 7.4E		NVDDO_SDA_R 17.3C		PEX_PL_CLK_OUT 2.2C		PEX_TX0M 2.2B 2.3G			
		FBA_D<62> 3.2B 4.4C													

Power Supply III: NVVDD



ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	N/VDD POWER SUPPLY

NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA





NV_PN	600-10681-base-100 A
-------	----------------------

ID		PAGE	
NAME		DATE	05-FEB-2009

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE OR INDUSTRY STANDARDS.

PCI-EXPRESS INTERFACE




NVIDIA CORPORATION 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA			
NV_PN	600-10681-base-100 A		
ID		PAGE	
NAME		DATE	05-FEB-2009


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

LINEAR POWER SUPPLIES


PEX_PLLVDD SUPPLY (OPTIAN)




IFP_PLLVDD SUPPLY



5V & DDC_5V REGULATOR



IFP_IOVDD BACKDRIVE PREVENTION




ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE, WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN		600-10681-base-100 A	
ID		PAGE	
NAME		DATE	05 FEB 2009

BIOS ROM, HDCP ROM, STRAPPING OPTIONS


STRAPPING OPTIONS




Strap0	USER(0)	ECID: 1111	45x PU
Strap1	3540_PADCFG(0)	DESKTOP: 0000	5x PD
Strap2	PCI_DEVICE(0)	GT10:000: 0A21:0001	10x PD
ROM_SI	RANKCFG(0)	0001: 128M 64Mx16 DQ03 Omicron 0010: 128M 64Mx16 DQ03 Hynix 0011: 128M 64Mx16 DQ03 Samsung 0101: 128M 128Mx16 DQ03 Omicron 0110: 128M 128Mx16 DQ03 Hynix 0111: 128M 128Mx16 DQ03 Samsung	1001: 64M 64Mx16 DQ03 Omicron 1010: 64M 64Mx16 DQ03 Hynix 1011: 64M 64Mx16 DQ03 Samsung 1101: 64M 128Mx16 DQ03 Omicron 1110: 64M 128Mx16 DQ03 Hynix 1111: 64M 128Mx16 DQ03 Samsung
ROM_SCLK	2: PCI_DEVICE_EXT 2: SUB_VENDOR (1 = BIOS non-present) 1: SCLT_CLK_CFG (1 = common on MCHPCP) 0: PCI_CLK_IN: 100MHz (in absence of boot)	0100	30x PD
ROM_SDO	3: CLK_417 (2 = PCH 277MHz) 2: FB_0_SAR_SIZE (2 = PCH 256MB) 1: SDR_AKT_ASIDE (ASIDE, 1 = no ASIDE) 0: VGA_DEVICE (0=SD device, 1=VGA VGA device)	0000	5x PD
			0 PD 5x 1 PD 10x 2 PD 10x 3 PD 20x 4 PD 20x 5 PD 30x 6 PD 30x 7 PD 40x
			8 PD 5x 9 PD 10x 10 PD 10x 11 PD 20x 12 PD 20x 13 PD 30x 14 PD 30x 15 PD 40x



BIOS ROM(serial)



HDCP I2C EEROM



	MULTI_STRAP_REF1_GND	MULTI_STRAP_REF2_GND
BINARY PRODUCTION STRAP MODE:	40x 1% TO GND	NC
BINARY BRINGUP STRAP MODE:	NC	NC
MULTILEVEL STRAP MODE:	0.0A 1% TO GND	0.0A 1% TO GND

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA

NV_PN

600-10681-base-100 A

ID

PAGE

NAME


DATE

05 FEB 2009



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE, WITH RESPECT TO THE MATERIALS OR OTHERWISE, EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

EXTERNAL THERMAL SENSOR, FAN CONTROL, GPIO, JTAG

THERMAL SENSOR



OVERTEMP LATCH





Remove JTAG Connector

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO. 310FF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	EXTERNAL THERMAL SENSOR, FAN CONTROL, GPIO, JTAG

NVIDIA CORPORATION	
2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA	
NV_PN	600-10681-base-100 A
ID	
NAME	
PAGE	
DATE	05 FEB 2009

XTAL, MECHANICALS, THERMALS




ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE, WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO. 310FF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	XTAL, MECHANICALS, THERMALS

NVIDIA CORPORATION	
2701 SANTOMAS EXPRESSWAY	
SANTA CLARA, CA 95050, USA	
NV_PN	600-10681-base-100 A
ID	
NAME	
PAGE	
DATE	05 FEB 2009


MIOA & MIOB



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE, WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


ASSEMBLY	BASE LEVEL "GENERIC" SCHEMATIC ONLY, COMMON & NO. 310FF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE/DETAIL	MIOA & MIOB

NVIDIA CORPORATION	
2701 SAN TOMAS EXPRESSWAY	
SANTA CLARA, CA 95050, USA	
NV_PN	600-10681-base-100 A
ID	PAGE
NAME	DATE 05/FEB/2009




A	B	C	D
---	---	---	---

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	IFP EF (UNUSED)

NVIDIA CORPORATION 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA			
NV_PN	600-10681-base-100 A		
ID		PAGE	
NAME		DATE	05-FEB-2009



IFP D (UNUSED)



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA




NV_PN	600-10681-base-100 A
-------	----------------------


ID		PAGE	
NAME		DATE	05-FEB-2009

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

IFP C (NORTH HDMI)



IFP AB (SOUTH DVI-I)



ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	IFP AB (SOUTH DVI-I)

NVIDIA CORPORATION


2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA

NV_PN	600-10681-base-100 A
-------	----------------------

ID	PAGE
NAME	DATE 05-FEB-2009

[illegible]

DACB (MID VGA)



W	DNAB RED	1	50000
R	DNAB GREEN	1	50000
B	DNAB BLUE	1	50000
W	DNAB RED_C	1	50000
R	DNAB GREEN_C	1	50000
B	DNAB BLUE_C	1	50000
W	DNAB HISTINC	2	50000
R	DNAB HISTINC_R	2	50000
B	DNAB HISTINC_B	2	50000
W	DNAB HISTINC_RUP	2	50000
R	DNAB HISTINC_RUP_R	2	50000
B	DNAB HISTINC_RUP_B	2	50000
W	DNAB HISTINC_C	2	50000
R	DNAB HISTINC_C_R	2	50000
B	DNAB HISTINC_C_B	2	50000

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	DACB (MID VGA)

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



NV_PN	600-10681-base-100 A
-------	----------------------

ID	PAGE
NAME	DATE 05-FEB-2009

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

P681-A01 GT215/216 DESKTOP GB1-128 DDR3

PCI-EXPRESSx16 DL-DVI VGA HDMI

- Page 1: P681-A01 OVERVIEW
- Page 2: PCI-EXPRESS INTERFACE
- Page 3: PARTITION A FRAME BUFFER INTERFACE
- Page 4: PARTITION A MEMORIES
- Page 5: FBA DECOUPLING CAPS & NVVDD DECOUPLING CAPS
- Page 6: PARTITION C FRAME BUFFER INTERFACE
- Page 7: PARTITION C MEMORIES
- Page 8: FBC DECOUPLING CAPS
- Page 9: DACA (SOUTH DVI-I)
- Page 10: DACB (MID VGA)
- Page 11: IFP AB (SOUTH DVI-I)
- Page 12: IFP C (NORTH HDMI)
- Page 13: IFP D (UNUSED)
- Page 14: IFP EF (UNUSED)
- Page 15: MIOA & MIOB
- Page 16: XTAL, MECHANICALS, THERMALS
- Page 17: EXTERNAL THERMAL SENSOR, FAN CONTROL, GPIO, JTAG
- Page 18: BIOS ROM, HDCP ROM, STRAPPING OPTIONS
- Page 19: LINEAR POWER SUPPLIES
- Page 20: FBVDDQ/PEXVDD POWER SUPPLY
- Page 21: NVVDD POWER SUPPLY

V199 For Lenovo Schematic Change List 2009/03/31 by STEVEN CHANG

- Page 2: Remove JTAG Component
- Page 10: Move J1 D-SUB Connector to Page 11
- Page 11: Add Slim Type D-SUB Connector
- Page 17: Remove JTAG Connector
- Page 19: Remove IFP_PLLVDD SUPPLY LDO IC
- Page 19: Add UP7706 LDO to Change PEX_VDD Power Supply
- Page 19: Change AP1117 LDO External Schematic Design
- Page 20: Change UP6161 PWM IC to use UP6101 PWM IC Solution For FBVDDQ Power Supply
- Page 20: Change UP6210 PWM IC to use RT9232 PWM IC Solution For NVVDD Power Supply
- Page 20: Remove NVVDD SENSE Net

REV	VARIANT	NVPN	ASSEMBLY
0	BASE	600-10681-base-100	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
1	SKU001	600-10681-0001-100	GT216-300 600/1500MHz 1024MB 64Mx16 BGA100 800MHz DDR3 DVI-I/VGA/HDMI
2	SKU002	600-10681-0002-100	GT216-300 600/1500MHz 1024MB 64Mx16 BGA100 1000MHz DDR3 DVI-I/VGA/HDMI
3	SKU011	600-10681-0011-100	GT215-300 600/1500MHz 1024MB 64Mx16 BGA100 800MHz DDR3 DVI-I/VGA/HDMI
4	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
5	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
6	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
7	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
8	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
9	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
10	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
11	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
12	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
13	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
14	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
15	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA

NV_PN

600-10681-base-100 A

TO

PAGE

NAME

DATE

05-FEB-2009

CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC. T2027 Advanced Micro Devices This AMD Board schematic and design is the exclusive property of AMD. It is provided only to entities under a non-disclosure agreement and is not to be distributed, copied, reproduced, or otherwise used for any purpose without the express written permission of AMD. Any unauthorized use or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than that for which it was created is prohibited. This document is the property of AMD and shall remain the property of AMD. All rights are reserved. AMD makes no representations or warranties of any kind regarding the accuracy, reliability, or completeness of the information contained herein. AMD makes no representations or warranties of any kind regarding the accuracy, reliability, or completeness of the information contained herein. AMD makes no representations or warranties of any kind regarding the accuracy, reliability, or completeness of the information contained herein.		Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario	
Date: Thursday, June 11, 2009 Sheet 13 of 24		Rev 6 105-8665xx-00A	
Title: RH RV730 512MB DDR2 DL-DVI DP HDMI FH FH			