




820-3249-06-TOP MLB 位置圖



820-3249-06-BOT MLB 位置圖



[illegible]



## Page Notes

Power aliases required by this page:  
(NONE)

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:

## BOM OPTIONS

```
COMMON
ALTERNATE

16GB PROD: 16GB CONFIG
32GB PROD: 32GB CONFIG
64GB PROD: 64 GB CONFIG
DEV:-DEV BOARD ONLY
```

```
MLB: MLB BOARD ONLY
MLB A: WIFI ONLY CONFIG
MLB B: CELLULAR CONFIG
MLB C: CELLULAR CONFIG
MLB D: LEGACY CELLULAR CONFIG
MLB E: LEGACY CELLULAR CONFIG
```

BOM GROUP	BOM OPTIONS
BASIC	COMMON, ALTERNATE

## MECHANICAL PARTS

	PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
NAND	806-4195	1	FENCE,NAND,TOP,MLB,X140	PD_FENCE_NAND	CRITICAL	
SOC/PMU	806-3493	1	FENCE,LARGE,TOP,MLB,X140	PD_FENCE_LARGE	CRITICAL	
AUDIO	806-3956	1	FENCE,AMP,MLB,X140	PD_FENCE_AMP	CRITICAL	
GRAPE	806-4196	1	FENCE,1,BTM,MLB,X140	PD_FENCE_BTMT1	CRITICAL	
MEMORY	806-3492	1	FENCE,2,BTM,MLB,X140	PD_FENCE_BTMT2	CRITICAL	

BARCODE LABEL/EEEE CODES

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
825-7838	1	EEEE FOR 639-3736 (MLB A 16G)	EEEE_F1WD	CRITICAL	EEEE_MLB_A_16G
825-7838	1	EEEE FOR 639-3737 (MLB A 32G)	EEEE_F1WH	CRITICAL	EEEE_MLB_A_32G
825-7838	1	EEEE FOR 639-3738 (MLB A 64G)	EEEE_F1W8	CRITICAL	EEEE_MLB_A_64G
825-7838	1	EEEE FOR 639-3263 (MLB B 16G)	EEEE_DWKG	CRITICAL	EEEE_MLB_B_16G
825-7838	1	EEEE FOR 639-3739 (MLB B 32G)	EEEE_F1W7	CRITICAL	EEEE_MLB_B_32G
825-7838	1	EEEE FOR 639-3740 (MLB B 64G)	EEEE_F1WC	CRITICAL	EEEE_MLB_B_64G
825-7838	1	EEEE FOR 639-3741 (MLB C 16G)	EEEE_F1WG	CRITICAL	EEEE_MLB_C_16G
825-7838	1	EEEE FOR 639-3742 (MLB C 32G)	EEEE_F1WF	CRITICAL	EEEE_MLB_C_32G
825-7838	1	EEEE FOR 639-3743 (MLB C 64G)	EEEE_F1W9	CRITICAL	EEEE_MLB_C_64G

## SCH AND BOARD P/N

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-9385	1	SCH,MLB,X140	SCH1	CRITICAL	
820-3249	1	PCBF,MLB,X140	PCB1	CRITICAL	

## SOC

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
343S0598	1	IC,SOC,H5G,FCBGA1089,0.5MM	U0600	CRITICAL	

## PMU

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
34380622	1	IC, PMU, ADRIANA, D2018A1, FCBGA	U8100	CRITICAL	

## SDRAM

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33380636	2	LPDDR2,533MHZ,512MB,SAMSUNG,35NM	U1300,U1400	CRITICAL	

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
333S0637	333S0636		U1300,U1400	LPDDR2,533MHZ,HYNIX,38NM
333S0638	333S0636		U1400,U1400	LPDDR2,533MHZ,ELPIDA,38NM

NAND

## 16GB FLASH CONFIGURATIONS


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM_OPTION
335S0878	1	TOSHIBA PPN1.5 16GB	U1600	CRITICAL	16GB_PROD

## 32GB FLASH CONFIGURATIONS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM_OPTION
335S0879	1	TOSHIBA PPN1.5 32GB	U1600	CRITICAL	32GB_PROD


## 64GB FLASH CONFIGURATIONS


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
335S0880	1	TOSHIBA PPN1.5 64GB	U1600	CRITICAL	64GB_PROD

SYNC MASTER=N/A		SYNC DATE=N/A	
PAGE TITLE			
<h1>BOM TABLES</h1>			
 <div>Apple Inc.</div>		DRAWING NUMBER	SIZE
		051-9385	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		10.0.0	
		BRANCH	
		PAGE	
		4	OF 154
		SHEET	
		3	OF 39






















FOR REFERENCE





```


BOOT_CONFIG[3:0]
0000 SPI0
0001 SPI1
0010 SPI0 W/TEST
0011 SPI1 W/TEST
0100 FMIO 2CS
0101 FMIO 4CS
0110 FMIO 4CS W/TEST
0111 RESERVED
1000 FMII 2 CS
1001 FMII 4 CS
1010 FMII 4CS W/TEST
1100 FMIO/1 2/2 CS
1101 FMIO/1 4/4 CS
1110 FMIO/1 4/4 CS W/TEST
1111 RESERVED


```





BOARD REVISION



SYNCH MASTER=N/A		SYNCH DATE=N/A	
PAGE TITLE			
AP: MISC & ALIASES			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-9385		
REVISION		10.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	
		12 OF 154	
		SHEET	
		10 OF 39	








## TEST POINTS

DO NOT PLACE IN NAND SINGLE PCS SHIELD CAN AREA

38 13 6	FMI0_AD<0>	1	TP1600
38 13 6	FMI0_ALE	1	TP1601
38 13 6	FMI0_CLE	1	TP1602
38 13 6	FMI0_RE_L	1	TP1603
38 13 6	FMI0_WE_L	1	TP1605
38 13 6	FMI0_DQS	1	TP1613
38 13 6	FMI1_AD<0>	1	TP1606
38 13 6	FMI1_ALE	1	TP1607
38 13 6	FMI1_CLE	1	TP1608
38 13 6	FMI1_RE_L	1	TP1609
38 13 6	FMI1_WE_L	1	TP1611
38 13 6	FMI1_DQS	1	TP1615

SYNC MASTER=N/A		SYNC DATE=N/A	
PAGE TITLE			
NAND			
 Apple Inc.		DRAWING NUMBER	SHEET
		051-9385	D
		REVISION	
		10.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		16	OF 154
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		13	OF 39
IV ALL RIGHTS RESERVED			

D

D

## WIFI ALIASES

264	HSIC1 WLAN DATA	WAKE_BASERTRON	50 HSIC WLAN DATA
264	HSIC1 WLAN STB	WAKE_BASERTRON	50 HSIC WLAN STROBE
264	GPIO WLAN HSIC HOST RDY	WAKE_BASERTRON	AP HSIC3 RDY
264	GPIO WLAN HSIC DEV RDY	WAKE_BASERTRON	DEV HSIC3_RDY
264	PMU GPIO WLAN REG ON	WAKE_BASERTRON	WLAN REG ON
264	PMU GPIO WLAN HOST WAKE	WAKE_BASERTRON	HST_WAKE WLAN
264	PMU GPIO BT_REG ON	WAKE_BASERTRON	BT_REG ON
264	PMU GPIO BT_HOST WAKE	WAKE_BASERTRON	HST_WAKE BT
264	GPIO BT_WAKE	WAKE_BASERTRON	BT_WAKE
264	UART3 BT_RXD	WAKE_BASERTRON	BT_UART_TXD
264	UART3 BT_TXD	WAKE_BASERTRON	BT_UART_RXD
264	UART3 BT_CTS_L	WAKE_BASERTRON	BT_UART_RTS_L
264	UART3 BT_RTS_L	WAKE_BASERTRON	BT_UART_CTS_L
264	PMU GPIO CLK_32K WLAN	WAKE_BASERTRON	CLK32K AP
264	I2S2 BT_BCLK	WAKE_BASERTRON	BT_PCM_CLK
264	I2S2 BT_DOUT	WAKE_BASERTRON	BT_PCM_TN
264	I2S2 BT_DIN	WAKE_BASERTRON	BT_PCM_OUT
264	I2S2 BT_LRCK	WAKE_BASERTRON	BT_PCM_SYNC
264	UART4 WLAN_RXD	WAKE_BASERTRON	WLAN_UART_TXD
264	UART4 WLAN_TXD	WAKE_BASERTRON	WLAN_UART_RXD
264	GPIO WL_HSIC_RESUME	WAKE_BASERTRON	WLAN_HSIC3_RESUME
34	VDDIO WLAN_BT_1V8	WAKE_BASERTRON	PP_WL_BT_VDDIO_AP

C


C


B

B

A

A

SYNC MASTER=N/A		SYNC DATE=N/A		A
PAGE TITLE				
ALIASES				
 Apple Inc.		DRAWING NUMBER	051-9385	SIZE
		D		
		REVISION	10.0.0	
NOTICE OF PROPRIETARY PROPERTY:				
THE INFORMATION CONTAINED HEREIN IS THE				
PROPRIETARY PROPERTY OF APPLE INC.				
THE POSSESSOR AGREES TO THE FOLLOWING:				
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE				
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
155S0667	155S0583	L2242, L5500, L5510, L5520	L5530, L5540, L5530, L5531	RDAR://PROBLEM/8616064
155S0625	155S0559	L2202, L2212, L2222, L2230	L2222, L2230	RDAR://PROBLEM/901759


RADAR://PROBLEM/9015335

PAGE TITLE		SYNC MASTER=N/A		SYNC DATE=N/A	
VIDEO: EDP CONNECTOR		DRAWING NUMBER		SIZE	
Apple Inc.		051-9385		D	
NOTICE OF PROPRIETARY PROPERTY:		REVISION		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		10.0.0		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		22 OF 154		SHEET	
II NOT TO REPRODUCE OR COPY IT		15 OF 39			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
34380525	1	IC,ASIC,GROUNDHOG B0,120B BGA	U3003	CRITICAL	

## CONNECTORS TO GRAPE FLEX



P/N 518S0828


MATES WITH LEFTMOST GRAPE FLEX TAIL

CRITICAL

J3010

502250-8037-B

F-RT-SM





MATES WITH RIGHTMOST GRAPE FLEX TAIL

CRITICAL




J3011

502250-8037-B

F-RT-SM





## BOOST CONVERTOR



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
31180523	31180485		U3007	
31180524	31180533		U3009	
31180525	31180532		U3010	

SYNC MASTER=N/A		SYNC DATE=N/A	
PAGE TITLE		DRAWING NUMBER	
GRAPE: GROUNDHOG, CONN, BOOST		051-9385	
Apple Inc.		REVISION	
		10.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		30 OF 154	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		16 OF 39	
IV ALL RIGHTS RESERVED			







LEFT SPEAKER AMP

I2C ADDRESS: 1000000X

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
117S0002	4	RES,MP,1/20W,0.00HM,5,0201,SMD	R3742,R3743,R3752,R3753	?	?
113S0022	4	RES,MP,1/10W,00HM,5,0603,SMD,LF	FL3740,FL3741,FL3750,FL3751	?	?




SPEAKER CONNECTOR



RIGHT SPEAKER AMP

I2C ADDRESS: 1000001X



PAGE TITLE		SYNC DATE=N/A	
AUDIO: SPEAKER AMP		DRAWING NUMBER	
Apple Inc.		051-9385	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		10.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		37 OF 154	
IV ALL RIGHTS RESERVED		SHEET	
		19 OF 39	

D

C

B

A


D

C


B


A


APN: 518S0828





APN: 518S0828



SYNC MASTER=N/A		SYNC DATE=N/A	
PAGE TITLE			
SENSOR FLEX CONN			
 Apple Inc.		DRAWING NUMBER	051-9385
		SIZE	D
		REVISION	10.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		BRANCH	
		PAGE	54 OF 154
		SHEET	20 OF 39



SYNC MASTER=N/A		SYNC DATE=N/A	
PAGE TITLE			
SENSOR CONN FILTERS 1			
 Apple Inc.		DRAWING NUMBER	051-9385
		REVISION	10.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	55 OF 154
		SHEET	21 OF 39




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
15580643	15580373	?	05600, 05610, 05620, 05630, 05640, 05650, 05660, 05670	RADAR: 8376668

SYNC MASTER=N/A

SYNC DATE=N/A

SENSOR CONN FILTERS 2

 Apple Inc.

DRAWING NUMBER  
051-9385

REVISION  
10.0.0

BRANCH

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

PAGE  
56 OF 154

SHEET  
22 OF 39

D

C

B





A

D


C

B


A




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
377S0116	377S0108		DZ5760	RDAR://PROBLEM/8370432
155S0320	155S0513		L5700,L5701	RDAR://PROBLEM/9625601
155S0657	155S0537		FL5710,FL5750	
155S0741	155S0397		L5757	<RDAR://PROBLEM/11238451>

SYNC MASTER=N/A		SYNC DATE=N/A	
PAGE TITLE			
E75 DOCK SUPPORT			
 Apple Inc.		DRAWING NUMBER	051-9385
		SIZE	D
		REVISION	10.0.0
		BRANCH	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	57 OF 154
		SHEET	23 OF 39







D

C

B

A



D


C

B

A

CELLULAR/GPS HOTBAR PADS



SYNC MASTER=N/A		SYNC DATE=N/A	
PAGE TITLE			
CONNECTOR: CELLULAR			
 Apple Inc.		DRAWING NUMBER	051-9385
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	10.0.0
		BRANCH	
		PAGE	60 OF 154
		SHEET	26 OF 39

# WLAN/BT

CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
339S0171	1	WIFI MODULE - MURATA	U6101_RF	CRITICAL	

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
339S0175	339S0171		U6101_RF	WIFI MODULE - USI
311S0548	311S0398		U6102_RF	

## ANTENNA CONNECTOR

## CONDUCTED TEST PORT

D

D

C


C


B


B

A

A



SYNC MASTER=N/A		SYNC DATE=N/A	
PAGE TITLE			
WIFI/BT			
 Apple Inc.		DRAWING NUMBER	051-9385
		REVISION	10.0.0
		BRANCH	
		PAGE	61 OF 154
		SHEET	27 OF 39
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
155S0644	155S0274	?		<RADAR://PROBLEM/11282371>

FL7500,L3620,L5550,L5730

SYNC MASTER=MADHAVI

SYNC DATE=12/06/2011

POWER: BATTERY CONNECTOR

 Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER  
051-9385

REVISION  
10.0.0

BRANCH


PAGE  
75 OF 154

SHEET  
28 OF 39

SIZE  
D







87654321

D

C

B

A

87654321


D




C

B

A







# POWER CONNECTIONS

## BUCK0A

39 30 PP1V1 CPU0 == =PPVDD\_CPU0\_H5 9  
MAKE BASE-TRUE  
VOLTAGE=1.1V  
MIN LINE WIDTH=0.6 MM  
MIN NECK WIDTH=0.2 MM  
NET SPACING TYPE=PWR  
MAX NECK LENGTH=3 MM

## BUCK0B

39 30 PP1V1 CPU1 == =PPVDD\_CPU1\_H5 9  
MAKE BASE-TRUE  
VOLTAGE=1.1V  
MIN LINE WIDTH=0.6 MM  
MIN NECK WIDTH=0.2 MM  
NET SPACING TYPE=PWR  
MAX NECK LENGTH=3 MM

## BUCK0C

39 29 PP1V1 CPUB == =PPVDD\_CPUB\_H5 9  
MAKE BASE-TRUE  
VOLTAGE=1.1V  
MIN LINE WIDTH=0.6 MM  
MIN NECK WIDTH=0.2 MM  
NET SPACING TYPE=PWR  
MAX NECK LENGTH=3 MM

## BUCK2

39 29 PP1V2 SOC == =PPVDD\_SOC\_H5 9  
MAKE BASE-TRUE  
VOLTAGE=1.2V  
MIN LINE WIDTH=0.6 MM  
MIN NECK WIDTH=0.2 MM  
NET SPACING TYPE=PWR  
MAX NECK LENGTH=3 MM

## BUCK3

39 29 PP1V8 S2R == =PP1V8\_S2R\_MISC 5 32  
MAKE BASE-TRUE  
VOLTAGE=1.8V  
MIN LINE WIDTH=0.6 MM  
MIN NECK WIDTH=0.2 MM  
NET SPACING TYPE=PWR  
MAX NECK LENGTH=3 MM  
VDDIO WLAN BT 1V8 14  
=PP1V8\_S2R\_USBMUX 25  
=PP1V8\_S2R\_DDR 11 12

## BUCK4

39 29 PP1V2 S2R == =PP1V2\_S2R\_H5 8  
MAKE BASE-TRUE  
VOLTAGE=1.2V  
MIN LINE WIDTH=0.6 MM  
MIN NECK WIDTH=0.2 MM  
NET SPACING TYPE=PWR  
MAX NECK LENGTH=3 MM  
=PP1V2\_S2R\_DDR 11 12

## BUCK3\_SW

39 29 CPU1V8\_SW  
PP1V8 == =PP1V8\_SENSOR 21  
== =PP1V8\_AUDIO 18  
== =PP1V8\_VDDIO18\_H5 4 6 7 9  
== =PP1V8\_H5 4 5 7 10  
== =PP1V8\_MIPI\_H5 7  
== =PP1V8\_DP\_H5 7  
== =PP1V8\_EDP\_H5 7  
== =PP1V8\_NAND\_H5 6 9  
== =PP1V8\_NAND 13  
== =PP1V8\_PLL\_H5 4  
== =PP1V8\_MISC 16

## BUCK4\_SW

39 29 CPU1V2\_SW  
PP1V2 == =PP1V2\_VDDQ\_DDR 11 12  
== =PP1V2\_VDDIOD\_H5 8 9  
== =PP1V2\_HSIC\_H5 4  
MAKE BASE-TRUE  
VOLTAGE=1.2V  
MIN LINE WIDTH=0.6 MM  
MIN NECK WIDTH=0.2 MM  
NET SPACING TYPE=PWR  
MAX NECK LENGTH=3 MM

## BUCK5

39 29 PP3V3 OUT == =PP3V3\_NAND 13  
== =PP3V3\_USB\_H5 4  
== =PP3V3\_LCD 15  
MAKE BASE-TRUE  
VOLTAGE=3.3V  
MIN LINE WIDTH=0.6 MM  
MIN NECK WIDTH=0.2 MM  
NET SPACING TYPE=PWR  
MAX NECK LENGTH=3 MM

## BACKLIGHT BOOST

39 30 PPLED\_OUT\_A == =PPLED\_REG\_A 15  
MAKE BASE-TRUE  
VOLTAGE=20.4V  
MIN LINE WIDTH=0.6 MM  
MIN NECK WIDTH=0.2 MM  
NET SPACING TYPE=PWR  
MAX NECK LENGTH=3 MM  
39 30 PPLED\_OUT\_B == =PPLED\_REG\_B 15  
MAKE BASE-TRUE  
VOLTAGE=20.4V  
MIN LINE WIDTH=0.6 MM  
MIN NECK WIDTH=0.2 MM  
NET SPACING TYPE=PWR  
MAX NECK LENGTH=3 MM

## LDO1

39 29 PP3V0 GRAPE == =PP3V0\_GRAPE 16 17  
== =PP3V0\_GRAPE\_MARIO1 16  
== =PP3V0\_GRAPE\_Z1 17  
== =PP3V0\_GRAPE\_Z2 17  
MAKE BASE-TRUE  
VOLTAGE=3.0V  
MIN LINE WIDTH=0.6 MM  
MIN NECK WIDTH=0.2 MM  
NET SPACING TYPE=PWR  
MAX NECK LENGTH=3 MM

## LDO2

39 29 19 PP1V7 VA VCP == =PP1V7\_VA\_VCP 18 19  
MAKE BASE-TRUE  
VOLTAGE=1.7V  
MIN LINE WIDTH=0.6 MM  
MIN NECK WIDTH=0.2 MM  
NET SPACING TYPE=PWR  
MAX NECK LENGTH=3 MM

## LDO3 (NO LONGER NEEDED)

39 29 PP3V2 S2R USBMUX == =PP3V2\_S2R\_USBMUX 25  
MAKE BASE-TRUE  
VOLTAGE=3.0V  
MIN LINE WIDTH=0.6 MM  
MIN NECK WIDTH=0.2 MM  
NET SPACING TYPE=PWR  
MAX NECK LENGTH=3 MM

## LDO4

39 29 PP3V0 SENSOR == =PP3V0\_SENSOR 21  
MAKE BASE-TRUE  
VOLTAGE=3.0V  
MIN LINE WIDTH=0.6 MM  
MIN NECK WIDTH=0.2 MM  
NET SPACING TYPE=PWR  
MAX NECK LENGTH=3 MM

## LDO6

39 29 PP3V3 ACC == =PP3V3\_ACC 25  
MAKE BASE-TRUE  
VOLTAGE=3.3V  
MIN LINE WIDTH=0.6 MM  
MIN NECK WIDTH=0.2 MM  
NET SPACING TYPE=PWR  
MAX NECK LENGTH=3 MM

## LDO7

39 PP3V0 S2R TRISTAR == =PP3V0\_S2R\_TRISTAR 25  
MAKE BASE-TRUE  
VOLTAGE=3.0V  
MIN LINE WIDTH=0.6 MM  
MIN NECK WIDTH=0.2 MM  
NET SPACING TYPE=PWR  
MAX NECK LENGTH=3 MM

## LDO8

39 29 PP3V0 S2R HALL == =PP3V0\_S2R\_HALL 21 23  
MAKE BASE-TRUE  
VOLTAGE=3.0V  
MIN LINE WIDTH=0.6 MM  
MIN NECK WIDTH=0.2 MM  
NET SPACING TYPE=PWR  
MAX NECK LENGTH=3 MM

## LDO9

39 29 PP3V0 IO == =PP3V0\_VDDIO30\_H5 9  
MAKE BASE-TRUE  
VOLTAGE=3.0V  
MIN LINE WIDTH=0.6 MM  
MIN NECK WIDTH=0.2 MM  
NET SPACING TYPE=PWR  
MAX NECK LENGTH=3 MM

## LDO11

39 29 PP2V8 CAM == =PP2V8\_CAM 21  
MAKE BASE-TRUE  
VOLTAGE=2.8V  
MIN LINE WIDTH=0.6 MM  
MIN NECK WIDTH=0.2 MM  
NET SPACING TYPE=PWR  
MAX NECK LENGTH=3 MM

## LDO12

39 29 PP1V0 == =PP1V0\_MIPI\_H5 7  
== =PP1V0\_DP\_PAD\_DVDD\_H5 7  
== =PP1V0\_EDP\_PAD\_DVDD\_H5 7  
== =PP1V0\_USB\_H5 4  
== =PP1V0\_HSIC\_H5 4  
== =PP1V0\_MIPI\_PLL\_H5 7  
MAKE BASE-TRUE  
VOLTAGE=1.0V  
MIN LINE WIDTH=0.6 MM  
MIN NECK WIDTH=0.2 MM  
NET SPACING TYPE=PWR  
MAX NECK LENGTH=3 MM

## LDO16

39 29 PP1V1 SRAM == =PPVDD\_SRAM\_H5 9  
MAKE BASE-TRUE  
VOLTAGE=1.1V  
MIN LINE WIDTH=0.6 MM  
MIN NECK WIDTH=0.2 MM  
NET SPACING TYPE=PWR  
MAX NECK LENGTH=3 MM

39 29 PP1V8 ALWAYS == =PP1V8\_ALWAYS 5  
MAKE BASE-TRUE  
VOLTAGE=1.8V  
MIN LINE WIDTH=0.6 MM  
MIN NECK WIDTH=0.2 MM  
NET SPACING TYPE=PWR  
MAX NECK LENGTH=3 MM

## CHARGER MAIN


39 30 29 25 15 PPVCC MAIN == =PPVCC\_MAIN\_AUDIO 18 19  
== =PPVCC\_MAIN\_LED 30  
== =PPVCC\_MAIN\_CPU0 29  
== =PPVCC\_MAIN\_CPU1 29  
== =PPVCC\_MAIN\_SOC 29  
MAKE BASE-TRUE  
VOLTAGE=4.7V  
MIN LINE WIDTH=0.6 MM  
MIN NECK WIDTH=0.2 MM  
NET SPACING TYPE=PWR  
MAX NECK LENGTH=3 MM

## BATTERY

39 32 29 PPBATT VCC == =BATT\_POS\_CONN 28  
== =BATT\_POS\_F\_3G 26  
== =BATT\_VCC 27  
MAKE BASE-TRUE  
VOLTAGE=4.2V  
MIN LINE WIDTH=0.6 MM  
MIN NECK WIDTH=0.2 MM  
NET SPACING TYPE=PWR  
MAX NECK LENGTH=3 MM  
CELLULAR RADIO  
WLAN

## USB POWER INPUT

39 23 PPVBUS USB EMI == PPVBUS\_USB\_DCIN 29  
MAKE BASE-TRUE  
VOLTAGE=6V  
MIN LINE WIDTH=0.6 MM  
MIN NECK WIDTH=0.15 MM  
NET SPACING TYPE=PWR  
MAX NECK LENGTH=3 MM

SYNC MASTER=N/A		SYNC DATE=N/A	
PAGE TITLE			
POWER ALIASES			
 Apple Inc.		DRAWING NUMBER	
		051-9385	
		SIZE	
		D	
		REVISION	
		10.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
BRANCH			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
PAGE			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
121 OF 154			
II NOT TO REPRODUCE OR COPY IT			
SHEET			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
34 OF 39			
IV ALL RIGHTS RESERVED			

MLB CONSTRAINTS

BOARD LAYERS				BOARD AREAS				BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, BOTTOM				NO_TYPE, BGA, BGA06-06, BGA_P4				MM	16.2

PHYSICAL CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=45_OHM_SE	=45_OHM_SE	3.0 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT

SINGLE-ENDED PHYSICAL RULES  
45 OHMS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.105 MM	0.055 MM	3.0 MM		
45_OHM_SE	ISL2, ISL9	Y	0.055 MM	0.055 MM	3.0 MM		
45_OHM_SE	ISL3, ISL8	Y	0.065 MM	0.055 MM	3.0 MM		
45_OHM_SE	ISL4, ISL7	Y	0.053 MM	0.055 MM	3.0 MM		
45_OHM_SE	ISL5	Y	0.072 MM	0.055 MM	3.0 MM		
45_OHM_SE	ISL6	Y	0.059 MM	0.055 MM	3.0 MM		

90 OHMS DIFFERENTIAL PAIR PHYSICAL RULES

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	TOP, BOTTOM	Y	0.090 MM	0.090 MM	=STANDARD	0.170 MM	0.170 MM
90_OHM_DIFF	ISL2, ISL9	Y	0.062 MM	0.062 MM	=STANDARD	0.190 MM	0.190 MM
90_OHM_DIFF	ISL3, ISL8	Y	0.062 MM	0.052 MM	=STANDARD	0.190 MM	0.190 MM
90_OHM_DIFF	ISL4, ISL7	Y	0.051 MM	0.051 MM	=STANDARD	0.190 MM	0.190 MM
90_OHM_DIFF	ISL5, ISL6	Y	0.052 MM	0.052 MM	=STANDARD	0.105 MM	0.105 MM

DDR 45 OHMS SINGLE-ENDED PHYSICAL RULES

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DDR_45_OHM_SE	TOP, BOTTOM	Y	0.105 MM	0.105 MM	3.0 MM		
DDR_45_OHM_SE	ISL2	Y	0.055 MM	0.055 MM	3.0 MM		
DDR_45_OHM_SE	ISL3	Y	0.065 MM	0.065 MM	3.0 MM		
DDR_45_OHM_SE	ISL4	Y	0.053 MM	0.053 MM	3.0 MM		
DDR_45_OHM_SE	ISL5, ISL6	Y	0.072 MM	0.072 MM	3.0 MM		
DDR_45_OHM_SE	*	N	0.055 MM	0.055 MM	3.0 MM		

DDR 90 OHMS DIFFERENTIAL PAIR PHYSICAL RULES

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DDR_90_OHM_DIFF	TOP, BOTTOM	Y	0.090 MM	0.090 MM	=STANDARD	0.170 MM	0.170 MM
DDR_90_OHM_DIFF	ISL2	Y	0.062 MM	0.062 MM	=STANDARD	0.190 MM	0.190 MM
DDR_90_OHM_DIFF	ISL3	Y	0.062 MM	0.062 MM	=STANDARD	0.190 MM	0.190 MM
DDR_90_OHM_DIFF	ISL4	Y	0.051 MM	0.051 MM	=STANDARD	0.190 MM	0.190 MM
DDR_90_OHM_DIFF	ISL5, ISL6	Y	0.066 MM	0.066 MM	=STANDARD	0.180 MM	0.180 MM
DDR_90_OHM_DIFF	*	N	0.056 MM	0.056 MM	=STANDARD	0.180 MM	0.180 MM

WIFI PHYSICAL RULES

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
WIFI_50S	TOP, BOTTOM	Y	0.245 MM	0.2 MM	=STANDARD		
WIFI_50S	*	N	=STANDARD	=STANDARD	=STANDARD		
WIFI_PWR100	*	Y	0.10 MM	0.050 MM	=STANDARD		
WIFI_PWR1000	*	Y	1.00 MM	0.100 MM	=STANDARD		

MISC PHYSICAL RULES

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.08 MM	0.08 MM
SPEAKER	*	Y	0.5 MM	0.20 MM	10 MM	0.10 MM	0.10 MM
AUDIO_DIFF	*	Y	0.1 MM	0.09 MM	10 MM	0.10 MM	0.10 MM
LED	*	Y	0.1 MM	0.09 MM	10 MM	0.08 MM	0.08 MM
TEMP_SENSE	*	Y	0.1 MM	0.09 MM	10 MM	0.08 MM	0.08 MM

BGA AREA PHYSICAL RULES

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
*	BGA	BGA_PHY

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
BGA_PHY	*	Y	0.060 MM	0.060 MM	=STANDARD	0.076 MM	0.075 MM

TCF VERSION (USING SPACING RULE)

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TCF_VERSION	*	0.104 MM	?

0.104 - 11/30/2011

TCF\_VERSION NC\_UART5\_TXD ASSIGNING RULE TO NC NET

SPACING CONSTRAINTS

DEFAULT/BGA SPACING RULES

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.100 MM	?
STANDARD	*	=DEFAULT	?
BGA_SPA	*	=DEFAULT	?
BGA_P4_SPA	*	0.200 MM	?

REGULAR SPACING RULES

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.050 MM	?
0P08_SPACING	*	0.080 MM	?
1.5:1_SPACING	*	0.075 MM	?
2:1_SPACING	*	0.100 MM	?
2.5:1_SPACING	*	0.125 MM	?
3:1_SPACING	*	0.150 MM	?
4:1_SPACING	*	0.200 MM	?
5:1_SPACING	*	0.250 MM	?
0P5MM_SPACING	*	0.5 MM	?
0P64MM_SPACING	*	0.64 MM	?
0P2_SPACING	*	0.20 MM	?

POWER/GND SPACING RULES

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PWR_P1SPACING	*	0.1 MM	
GND_P1SPACING	*	0.1 MM	
SWITCHNODE	*	0.2 MM	

POWER


PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PWR	*	Y	0.6MM	0.20 MM	3.0 MM		
GND_PH	*	Y	0.6MM	0.075 MM	3.0 MM		
PWR_PMU	*	Y	0.6MM	0.20 MM	3.0 MM		

MISC

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_SPA
CLK	*	BGA	BGA_SPA
GND	*	*	GND_P1SPACING
SWITCHNODE	*	*	SWITCHNODE
ANLG	*	*	3:1_SPACING
*	*	BGA_P4	BGA_P4_SPA

NOTES:

0.075 MM ~ 3 MIL  
0.089 MM ~ 3.5 MIL  
0.102 MM ~ 4 MIL  
0.114 MM ~ 4.5 MIL  
0.125 MM ~ 5 MIL  
0.140 MM ~ 5.5 MIL  
0.15 MM ~ 6 MIL  
0.18 MM ~ 7 MIL  
0.2 MM ~ 8 MIL  
0.25 MM ~ 10 MIL  
0.3 MM ~ 12 MIL  
0.33 MM ~ 13 MIL  
0.4 MM ~ 16 MIL  
1.0 MM = 39.37 MIL

SYNC MASTER=MIKE		SYNC DATE=11/30/2011	
PAGE TITLE			
CONSTRAINTS: MLB RULES			
 Apple Inc.		DRAWING NUMBER	051-9385
		REVISION	10.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	150 OF 154
		SHEET	35 OF 39

Clock Signal Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
CLK_50S	*	45_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK	*	*	3:1_SPACING

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
PMU	CLK_50S	CLK	PMU_GPIO_CLK_32K_GRAPE 17 30
PMU	CLK_50S	CLK	PMU_GPIO_CLK_32K_WLAN 14 30
ISP1	CLK_50S	CLK	ISP1_CAM_FF_CLK 7 22
ISP1	CLK_50S	CLK	CONN_ISP1_CAM_FF_CLK 20 22
ISP0	CLK_50S	CLK	ISP0_CAM_RF_CLK 7 22
ISP0	CLK_50S	CLK	CONN_ISP0_CAM_RF_CLK 20 22
I2S0	I2S_50S	I2S	I2S0_CODEC_ASP_MCK 5 36
I2S0	I2S_50S	I2S	I2S0_CODEC_ASP_MCK_R 5 18 36
ISP0	CLK_50S	CLK	ISP0_CAM_RF_CLK_R 7
ISP1	CLK_50S	CLK	ISP1_CAM_FF_CLK_R 7
ISP1	CLK_50S	CLK	ISP1_CAM_FF_C 22
ISP0	CLK_50S	CLK	ISP0_CAM_RF_C 22
ISP1	CLK_50S	CLK	ISP1_CAM_FF_FILT 22
ISP0	CLK_50S	CLK	ISP0_CAM_RF_FILT 22

UART

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
UART_50S	*	45_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
UART	*	*	3:1_SPACING
UART	UART	*	2:1_SPACING

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
UART2	UART_50S	UART	UART2_TS_ACC_RXD 5 25
UART2	UART_50S	UART	UART2_TS_ACC_TXD 5 25
UART4	UART_50S	UART	UART4_WLAN_RXD 5 14
UART4	UART_50S	UART	UART4_WLAN_TXD 5 14
UART1	UART_50S	UART	UART1_BB_CTS_L 5 26
UART1	UART_50S	UART	UART1_BB_RTS_L 5 25 26
UART1	UART_50S	UART	UART1_BB_TXD 5 25 26
UART3	UART_50S	UART	UART3_BT_CTS_L 5 14
UART3	UART_50S	UART	UART3_BT_RTS_L 5 14
UART3	UART_50S	UART	UART3_BT_RXD 5 14
UART3	UART_50S	UART	UART3_BT_TXD 5 14
UART6	UART_50S	UART	UART6_AP_RXD 5 25
UART6	UART_50S	UART	UART6_AP_TXD 5 25

SPI

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SPI_50S	*	45_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SPI	*	*	2:1_SPACING

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
SPI3	SPT_50S	SPT	SPI3_GRAPE_MISO 5 16
SPI3	SPT_50S	SPT	SPI3_GRAPE_MOSI 5 16
SPI3	SPT_50S	SPT	SPI3_GRAPE_SCLK 5 16
SPI3	SPT_50S	SPT	SPI3_GRAPE_CS_L 5 16
SPI2	SPT_50S	SPT	SPI2_IPC_MISO
SPI2	SPT_50S	SPT	SPI2_IPC_MOSI
SPI2	SPT_50S	SPT	SPI2_IPC_SCLK
SPI2	SPT_50S	SPT	GPIO_BB_HSIC_RESUME 5 26
SPI1	SPT_50S	SPT	SPI1_CODEC_MISO 5 18
SPI1	SPT_50S	SPT	SPI1_CODEC_MOSI 5 18
SPI1	SPT_50S	SPT	SPI1_CODEC_SCLK 5 18
SPI1	SPT_50S	SPT	SPI1_CODEC_CS_L 5 18

DWI

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DWI	*	*	2:1_SPACING

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
DWI		DWI	DWI_AP_CLK 5 30
DWI		DWI	DWI_AP_DI 5 30
DWI		DWI	DWI_AP_DO 5 30

JTAG

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
JTAG	*	*	2:1_SPACING

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
JTAG		JTAG	JTAG_AP_TCK 4 25
JTAG		JTAG	JTAG_AP_TMS 4 25
JTAG		JTAG	JTAG_AP_TDI 4
JTAG		JTAG	TR_JTAG_AP_TDO 4
JTAG		RST	JTAG_AP_TRST_L 4 10 39

I2C

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
I2C_50S	*	45_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
I2C	*	*	1.5:1_SPACING

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
I2C1	I2C_50S	I2C	I2C1_SDA_1V8 5 22
I2C1	I2C_50S	I2C	I2C1_SCL_1V8 5 22
I2C0	I2C_50S	I2C	I2C0_SDA_1V8 5 19 25 30
I2C0	I2C_50S	I2C	I2C0_SCL_1V8 5 19 25 30
I2C2	I2C_50S	I2C	I2C2_SDA_3V0 5 22
I2C2	I2C_50S	I2C	I2C2_SCL_3V0 5 22
ISP0	I2C_50S	I2C	ISP0_CAM_RF_I2C_SCL 7 22
ISP0	I2C_50S	I2C	ISP0_CAM_RF_I2C_SDA 7 22
ISP1	I2C_50S	I2C	ISP1_CAM_FF_I2C_SCL 7 22
ISP1	I2C_50S	I2C	ISP1_CAM_FF_I2C_SDA 7 22
CONN_I2C1	I2C_50S	I2C	CONN_I2C1_SDA_1V8 20 22
CONN_I2C1	I2C_50S	I2C	CONN_I2C1_SCL_1V8 20 22
CONN_I2C2	I2C_50S	I2C	CONN_I2C2_SCL_3V0 20 22
CONN_I2C2	I2C_50S	I2C	CONN_I2C2_SDA_3V0 20 22
CONN_ISP0	I2C_50S	I2C	CONN_ISP0_CAM_RF_I2C_SCL 20 22
CONN_ISP0	I2C_50S	I2C	CONN_ISP0_CAM_RF_I2C_SDA 20 22
CONN_ISP1	I2C_50S	I2C	CONN_ISP1_CAM_FF_I2C_SCL 20 22
CONN_ISP1	I2C_50S	I2C	CONN_ISP1_CAM_FF_I2C_SDA 20 22

XTAL

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CRYSTAL	*	*	5:1_SPACING

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
XTAL	CRYSTAL		XTAL_AP_24M_I 4
XTAL	CRYSTAL		XTAL_AP_24M_O 4
XTAL	CRYSTAL		AP_24M_O 4
PMU	CRYSTAL		PMU_XTAL 29
PMU	CRYSTAL		PMU_EXTAL 29

I2S

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
I2S_50S	*	45_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
I2S	*	*	3:1_SPACING
I2S	I2S	*	2:1_SPACING

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
I2S0	I2S_50S	I2S	I2S0_CODEC_ASP_BCLK 5 18
I2S0	I2S_50S	I2S	I2S0_CODEC_ASP_LRCK 5 18
I2S0	I2S_50S	I2S	I2S0_CODEC_ASP_DIN 5 18
I2S0	I2S_50S	I2S	I2S0_CODEC_ASP_DOUT 5 18
I2S0	I2S_50S	I2S	I2S0_CODEC_ASP_SDOUT 18
I2S0	I2S_50S	I2S	I2S0_CODEC_ASP_MCK 5 36
I2S0	I2S_50S	I2S	I2S0_CODEC_ASP_MCK_R 5 18 36
I2S3	I2S_50S	I2S	I2S3_CODEC_XSP_BCLK 5 18
I2S3	I2S_50S	I2S	I2S3_CODEC_XSP_LRCK 5 18
I2S3	I2S_50S	I2S	I2S3_CODEC_XSP_DIN 5 18
I2S3	I2S_50S	I2S	I2S3_CODEC_XSP_DOUT 5 18
I2S0	I2S_50S	I2S	I2S0_CODEC_XSP_SDOUT 5 18
I2S2	I2S_50S	I2S	I2S2_BT_BCLK 5 14
I2S2	I2S_50S	I2S	I2S2_BT_LRCK 5 14
I2S2	I2S_50S	I2S	I2S2_BT_DIN 5 14
I2S2	I2S_50S	I2S	I2S2_BT_DOUT 5 14

USB

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
USB_90D	*	90_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB	*	*	4:1_SPACING

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
USB	USB_90D	USB	USB_AP_P 4 25
USB	USB_90D	USB	USB_AP_N 4 25
USB	USB_90D	USB	USB_BBMUX_BB_P 25 26
USB	USB_90D	USB	USB_BBMUX_BB_N 25 26
USB	USB_90D	USB	USB_TS_BBMUX_P 25
USB	USB_90D	USB	USB_TS_BBMUX_N 25
USB	USB_90D	USB	USB11_AP_BBMUX_P 4 25
USB	USB_90D	USB	USB11_AP_BBMUX_N 4 25
CONN_E75	USB_90D	USB	CONN_E75_DPAIR1_P 24 25
CONN_E75	USB_90D	USB	CONN_E75_DPAIR1_N 24 25
CONN_E75	USB_90D	USB	CONN_E75_DPAIR2_P 24 25
CONN_E75	USB_90D	USB	CONN_E75_DPAIR2_N 24 25
TS_E75	USB_90D	USB	TS_E75_DPAIR1_P 25
TS_E75	USB_90D	USB	TS_E75_DPAIR1_N 25
TS_E75	USB_90D	USB	TS_E75_DPAIR2_P 25
TS_E75	USB_90D	USB	TS_E75_DPAIR2_N 25

HSIC

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
HSIC	*	45_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
HSIC	*	*	4:1_SPACING
HSIC_RDY	*	*	2:1_SPACING

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
HSIC3	HSIC	HSIC	HSIC3_BB_DATA 4 26
HSIC3	HSIC	HSIC	HSIC3_BB_STB 4 26
HSIC1	HSIC	HSIC	HSIC1_WLAN_DATA 4 14
HSIC1	HSIC	HSIC	HSIC1_WLAN_STB 4 14
GPIO_BB	HSIC	HSIC_RDY	GPIO_BB_HSIC_DEV_RDY 5 26
GPIO_BB	HSIC	HSIC_RDY	GPIO_BB_HSIC_HOST_RDY 5 26
GPIO_WLAN	HSIC	HSIC_RDY	GPIO_WLAN_HSIC_HOST_RDY 5 14 36
GPIO_WLAN	HSIC	HSIC_RDY	GPIO_WLAN_HSIC_HOST_RDY 5 14 36
GPIO_WLAN	HSIC	HSIC_RDY	GPIO_WLAN_HSIC_DEV_RDY 5 14

SYNC MASTER=MIKE

SYNC DATE=11/30/2011

PAGE TITLE

CONSTRAINTS: LOW SPEED BUS

Apple Inc.

DRAWING NUMBER

051-9385

REVISION

10.0.0

BRANCH

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

PAGE

151 OF 154

SHEET

36 OF 39

## MIPI

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MIPI_90D	*	90_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI0C	*	*	4:1_SPACING
MIPI1C	*	*	4:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
R300	MIPT_90D	MIPT0C	MIPT0C_CAM_RF_CLK_P	7 21
R301	MIPT_90D	MIPT0C	MIPT0C_CAM_RF_CLK_N	7 21
R302	MIPT_90D	MIPT0C	MIPT0C_CAM_RF_DATA_P<0>	7 21
R303	MIPT_90D	MIPT0C	MIPT0C_CAM_RF_DATA_N<0>	7 21
R304	MIPT_90D	MIPT0C	MIPT0C_CAM_RF_DATA_P<1>	7 21
R305	MIPT_90D	MIPT0C	MIPT0C_CAM_RF_DATA_N<1>	7 21
R306	MIPT_90D	MIPT0C	MIPT0C_CAM_RF_CLK_F_P	20 21
R307	MIPT_90D	MIPT0C	MIPT0C_CAM_RF_CLK_F_N	20 21
R308	MIPT_90D	MIPT0C	MIPT0C_CAM_RF_DATA_F_P<0>	20 21
R309	MIPT_90D	MIPT0C	MIPT0C_CAM_RF_DATA_F_N<0>	20 21
R310	MIPT_90D	MIPT0C	MIPT0C_CAM_RF_DATA_F_P<1>	20 21
R311	MIPT_90D	MIPT0C	MIPT0C_CAM_RF_DATA_F_N<1>	20 21
R312	MIPT_90D	MIPT1C	MIPT1C_CAM_FF_CLK_P	7 21
R313	MIPT_90D	MIPT1C	MIPT1C_CAM_FF_CLK_N	7 21
R314	MIPT_90D	MIPT1C	MIPT1C_CAM_FF_DATA_P<0>	7 21
R315	MIPT_90D	MIPT1C	MIPT1C_CAM_FF_DATA_N<0>	7 21
R316	MIPT_90D	MIPT1C	MIPT1C_CAM_FF_CLK_F_P	20 21
R317	MIPT_90D	MIPT1C	MIPT1C_CAM_FF_CLK_F_N	20 21
R318	MIPT_90D	MIPT1C	MIPT1C_CAM_FF_DATA_F_P<0>	20 21
R319	MIPT_90D	MIPT1C	MIPT1C_CAM_FF_DATA_F_N<0>	20 21

## AUDIO/SPEAKER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
AUDIO	*	*	3:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
R320	AUDIO_DIFF	AUDIO	HP_MIC_P	18
R321	AUDIO_DIFF	AUDIO	HP_MIC_N	18
R322	AUDIO_DIFF	AUDIO	L81_AIN2_P	18
R323	AUDIO_DIFF	AUDIO	L81_AIN2_N	18
R324	AUDIO_DIFF	AUDIO	SPKR_L_VSENSE_N_FILT	19
R325	AUDIO_DIFF	AUDIO	SPKR_L_VSENSE_P_FILT	19
R326	AUDIO_DIFF	AUDIO	SPKR_L_VSENSE_N	19
R327	AUDIO_DIFF	AUDIO	SPKR_L_VSENSE_P	19
R328	AUDIO_DIFF	AUDIO	SPKR_R_VSENSE_N_FILT	19
R329	AUDIO_DIFF	AUDIO	SPKR_R_VSENSE_P_FILT	19
R330	AUDIO_DIFF	AUDIO	SPKR_R_VSENSE_N	19
R331	AUDIO_DIFF	AUDIO	SPKR_R_VSENSE_P	19
R332	SPEAKER	AUDIO	SPKR_L_P	19
R333	SPEAKER	AUDIO	SPKR_L_N	19
R334	SPEAKER	AUDIO	SPKR_L_CONN_P	19
R335	SPEAKER	AUDIO	SPKR_L_CONN_N	19
R336	SPEAKER	AUDIO	SPKR_R_P	19
R337	SPEAKER	AUDIO	SPKR_R_N	19
R338	SPEAKER	AUDIO	SPKR_R_CONN_P	19
R339	SPEAKER	AUDIO	SPKR_R_CONN_N	19
R340	SPEAKER	AUDIO	SPKR_L_FLR	19
R341	SPEAKER	AUDIO	SPKR_R_FLR	19
R342	AUDIO_DIFF	AUDIO	SPKR_L_SES_N	19
R343	AUDIO_DIFF	AUDIO	SPKR_L_SES_P	19
R344	AUDIO_DIFF	AUDIO	SPKR_R_SES_N	19
R345	AUDIO_DIFF	AUDIO	SPKR_R_SES_P	19
R346	USB_90D	USB	MIKEY_TS_P	18 25
R347	USB_90D	USB	MIKEY_TS_N	18 25
R348	USB_90D	USB	L81_MBUS_P	18
R349	USB_90D	USB	L81_MBUS_N	18

## EMBEDDED DISPLAYPORT

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET	NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
EDP_90D	*	90_OHM_DIFF	EDP_50S	*	45_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
EDP	*	*	4:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
R350	EDP_90D	EDP	EDP_AUX_P	7 15
R351	EDP_90D	EDP	EDP_AUX_N	7 15
R352	EDP_50S	EDP	EDP_HPD	7 15
R353	EDP_90D	EDP	EDP_DATA_P<0>	7 15
R354	EDP_90D	EDP	EDP_DATA_N<0>	7 15
R355	EDP_90D	EDP	EDP_DATA_P<1>	7 15
R356	EDP_90D	EDP	EDP_DATA_N<1>	7 15
R357	EDP_90D	EDP	EDP_DATA_P<2>	7 15
R358	EDP_90D	EDP	EDP_DATA_N<2>	7 15
R359	EDP_90D	EDP	EDP_DATA_P<3>	7 15
R360	EDP_90D	EDP	EDP_DATA_N<3>	7 15
R361	EDP_90D	EDP	EDP_AUX_EMI_P	15
R362	EDP_90D	EDP	EDP_AUX_EMI_N	15
R363	EDP_90D	EDP	EDP_DATA_EMI_P<0>	15
R364	EDP_90D	EDP	EDP_DATA_EMI_N<0>	15
R365	EDP_90D	EDP	EDP_DATA_EMI_P<1>	15
R366	EDP_90D	EDP	EDP_DATA_EMI_N<1>	15
R367	EDP_90D	EDP	EDP_DATA_EMI_P<2>	15
R368	EDP_90D	EDP	EDP_DATA_EMI_N<2>	15
R369	EDP_90D	EDP	EDP_DATA_EMI_P<3>	15
R370	EDP_90D	EDP	EDP_DATA_EMI_N<3>	15
R371	EDP_90D	EDP	CONN_EDP_AUX_EMI_P	15
R372	EDP_90D	EDP	CONN_EDP_AUX_EMI_N	15
R373	EDP_90D	EDP	CONN_EDP_DATA_EMI_P<0>	15
R374	EDP_90D	EDP	CONN_EDP_DATA_EMI_N<0>	15
R375	EDP_90D	EDP	CONN_EDP_DATA_EMI_P<1>	15
R376	EDP_90D	EDP	CONN_EDP_DATA_EMI_N<1>	15
R377	EDP_90D	EDP	CONN_EDP_DATA_EMI_P<2>	15
R378	EDP_90D	EDP	CONN_EDP_DATA_EMI_N<2>	15
R379	EDP_90D	EDP	CONN_EDP_DATA_EMI_P<3>	15
R380	EDP_90D	EDP	CONN_EDP_DATA_EMI_N<3>	15

## BACKLIGHT

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LED	*	LED

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LEDA	*	*	3:1_SPACING
LEDB	*	*	3:1_SPACING


ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
R381	LED	LEDA	LED_I01_A_R	30
R382	LED	LEDR	LED_I01_B_R	30
R383	LED	LEDA	LED_I02_A_R	30
R384	LED	LEDR	LED_I02_B_R	30
R385	LED	LEDA	LED_I03_A_R	30
R386	LED	LEDR	LED_I03_B_R	30
R387	LED	LEDA	LED_I04_A_R	30
R388	LED	LEDR	LED_I04_B_R	30
R389	LED	LEDA	LED_I05_A_R	30
R390	LED	LEDR	LED_I05_B_R	30
R391	LED	LEDA	LED_I06_A_R	30
R392	LED	LEDR	LED_I06_B_R	30
R393	LED	LEDA	LED_I0_1_A	15 30
R394	LED	LEDR	LED_I0_1_B	15 30
R395	LED	LEDA	LED_I0_2_A	15 30
R396	LED	LEDR	LED_I0_2_B	15 30
R397	LED	LEDA	LED_I0_3_A	15 30
R398	LED	LEDR	LED_I0_3_B	15 30
R399	LED	LEDA	LED_I0_4_A	15 30
R400	LED	LEDR	LED_I0_4_B	15 30
R401	LED	LEDA	LED_I0_5_A	15 30
R402	LED	LEDR	LED_I0_5_B	15 30
R403	LED	LEDA	LED_I0_6_A	15 30
R404	LED	LEDR	LED_I0_6_B	15 30

## TEMP SENSORS

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
BOARD_TEMP	*	TEMP_SENSE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
BOARD_TEMP	*	*	3:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
R405		BOARD_TEMP	BOARD_TEMP1	30 32
R406		BOARD_TEMP	BOARD_TEMP2	30 32
R407	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP3_P	30
R408	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP3_N	30
R409	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP4_P	30
R410	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP4_N	30
R411	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP5_P	30
R412	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP5_N	30
R413	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP6_P	30
R414	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP6_N	30
R415	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP7_P	30
R416	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP7_N	30
R417	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP8_P	30
R418	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP8_N	30

SYNC MASTER=MIKE		SYNC DATE=11/30/2011	
PAGE TITLE			
CONSTRAINTS: DISPLAY/AUDIO			
 Apple Inc.		DRAWING NUMBER	051-9385
		REVISION	10.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	152 OF 154
		SHEET	37 OF 39

## DDR

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
DDR_50S	*	DDR_45_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR	*	*	3:1_SPACING

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
DDR_90D	*	DDR_90_OHM_DIFF

NAND

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
NAND_50S	*	45_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
NAND0	*	*	2:1_SPACING
NAND1	*	*	2:1_SPACING

## WIFI

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
WIFI_50S	*	WIFI_50S
WIFI_PWR100	*	WIFI_PWR100
WIFI_PWR1000	*	WIFI_PWR1000

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
E224	DDR_50S	DDR	DDR0_CA<9..0>
E225	DDR_50S	DDR	DDR0_DM<3..0>
E226	DDR_90D	DDR	DDR0_CK_P
E228	DDR_90D	DDR	DDR0_CK_N
E229	DDR_50S	DDR	DDR0_CKE<1..0>
E230	DDR_50S	DDR	DDR0_CSN<2..0>
E232	DDR_50S	DDR	DDR0_ZQ
E240	DDR_50S	DDR	DDR0_DQ<7..0>
E242	DDR_90D	DDR	DDR0_DQS_P<0>
E243	DDR_90D	DDR	DDR0_DQS_N<0>
E245	DDR_50S	DDR	DDR0_DQ<15..8>
E246	DDR_90D	DDR	DDR0_DQS_P<1>
E247	DDR_90D	DDR	DDR0_DQS_N<1>
E248	DDR_50S	DDR	DDR0_DQ<23..16>
E249	DDR_90D	DDR	DDR0_DQS_P<2>
E250	DDR_90D	DDR	DDR0_DQS_N<2>
E251	DDR_50S	DDR	DDR0_DQ<31..24>
E252	DDR_90D	DDR	DDR0_DQS_P<3>
E253	DDR_90D	DDR	DDR0_DQS_N<3>
E2404	DDR_50S	DDR	DDR1_CA<9..0>
E2405	DDR_50S	DDR	DDR1_DM<3..0>
E2406	DDR_90D	DDR	DDR1_CK_P
E2408	DDR_90D	DDR	DDR1_CK_N
E2409	DDR_50S	DDR	DDR1_CKE<1..0>
E2410	DDR_50S	DDR	DDR1_CSN<2..0>
E2412	DDR_50S	DDR	DDR1_ZQ
E2410	DDR_50S	DDR	DDR1_DQ<7..0>
E2411	DDR_90D	DDR	DDR1_DQS_P<0>
E2412	DDR_90D	DDR	DDR1_DQS_N<0>
E2413	DDR_50S	DDR	DDR1_DQ<15..8>
E2414	DDR_90D	DDR	DDR1_DQS_P<1>
E2415	DDR_90D	DDR	DDR1_DQS_N<1>
E2416	DDR_50S	DDR	DDR1_DQ<23..16>
E2417	DDR_90D	DDR	DDR1_DQS_P<2>
E2418	DDR_90D	DDR	DDR1_DQS_N<2>
E2419	DDR_50S	DDR	DDR1_DQ<31..24>
E2420	DDR_90D	DDR	DDR1_DQS_P<3>
E2421	DDR_90D	DDR	DDR1_DQS_N<3>
E1871	DDR_50S	DDR	DDR2_CA<9..0>
E1872	DDR_50S	DDR	DDR2_DM<3..0>
E1873	DDR_90D	DDR	DDR2_CK_P
E1874	DDR_90D	DDR	DDR2_CK_N
E1875	DDR_50S	DDR	DDR2_CKE<1..0>
E1876	DDR_50S	DDR	DDR2_CSN<2..0>
E1878	DDR_50S	DDR	DDR2_ZQ
E1879	DDR_50S	DDR	DDR2_DQ<7..0>
E1880	DDR_90D	DDR	DDR2_DQS_P<0>
E1881	DDR_90D	DDR	DDR2_DQS_N<0>
E1882	DDR_50S	DDR	DDR2_DQ<15..8>
E1883	DDR_90D	DDR	DDR2_DQS_P<1>
E1884	DDR_90D	DDR	DDR2_DQS_N<1>
E1885	DDR_50S	DDR	DDR2_DQ<23..16>
E1886	DDR_90D	DDR	DDR2_DQS_P<2>
E1887	DDR_90D	DDR	DDR2_DQS_N<2>
E1888	DDR_50S	DDR	DDR2_DQ<31..24>
E1889	DDR_90D	DDR	DDR2_DQS_P<3>
E1890	DDR_90D	DDR	DDR2_DQS_N<3>
E188	DDR_50S	DDR	DDR3_CA<9..0>
E189	DDR_50S	DDR	DDR3_DM<3..0>
E190	DDR_90D	DDR	DDR3_CK_P
E191	DDR_90D	DDR	DDR3_CK_N
E192	DDR_50S	DDR	DDR3_CKE<1..0>
E193	DDR_50S	DDR	DDR3_CSN<2..0>
E195	DDR_50S	DDR	DDR3_ZQ
E196	DDR_50S	DDR	DDR3_DQ<7..0>
E197	DDR_90D	DDR	DDR3_DQS_P<0>
E198	DDR_90D	DDR	DDR3_DQS_N<0>
E199	DDR_50S	DDR	DDR3_DQ<15..8>
E200	DDR_90D	DDR	DDR3_DQS_P<1>
E201	DDR_90D	DDR	DDR3_DQS_N<1>
E202	DDR_50S	DDR	DDR3_DQ<23..16>
E203	DDR_90D	DDR	DDR3_DQS_P<2>
E204	DDR_90D	DDR	DDR3_DQS_N<2>
E205	DDR_50S	DDR	DDR3_DQ<31..24>
E206	DDR_90D	DDR	DDR3_DQS_P<3>
E207	DDR_90D	DDR	DDR3_DQS_N<3>


ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
FEF0	NAND_50S	NAND0	FMIO_AD<0>	6 13
FEF1	NAND_50S	NAND0	FMIO_AD<1>	6 13
FEF2	NAND_50S	NAND0	FMIO_AD<2>	6 13
FEF3	NAND_50S	NAND0	FMIO_AD<3>	6 13
FEF4	NAND_50S	NAND0	FMIO_AD<4>	6 13
FEF5	NAND_50S	NAND0	FMIO_AD<5>	6 13
FEF6	NAND_50S	NAND0	FMIO_AD<6>	6 13
FEF7	NAND_50S	NAND0	FMIO_AD<7>	6 13
FEF8	NAND_50S	NAND0	FMIO_ALE	6 13
FEF9	NAND_50S	NAND0	FMIO_CEO_L	6 13
FEFA	NAND_50S	NAND0	TP_FMIO_CE1_L	
FEFB	NAND_50S	NAND0	TP_FMIO_CE2_L	
FEFC	NAND_50S	NAND0	TP_FMIO_CE3_L	
FEFD	NAND_50S	NAND0	TP_FMIO_CE4_L	
FEFE	NAND_50S	NAND0	TP_FMIO_CE5_L	
FEFF	NAND_50S	NAND0	TP_FMIO_CE6_L	
FEF0	NAND_50S	NAND0	TP_FMIO_CE7_L	
FEF1	NAND_50S	NAND0	FMIO_CLE	6 13
FEF2	NAND_50S	NAND0	FMIO_DQS	6 13
FEF3	NAND_50S	NAND0	FMIO_RE_L	6 13
FEF4	NAND_50S	NAND0	FMIO_WE_L	6 13
FEF5	NAND_50S	NAND1	FMII_AD<0>	6 13
FEF6	NAND_50S	NAND1	FMII_AD<1>	6 13
FEF7	NAND_50S	NAND1	FMII_AD<2>	6 13
FEF8	NAND_50S	NAND1	FMII_AD<3>	6 13
FEF9	NAND_50S	NAND1	FMII_AD<4>	6 13
FEFA	NAND_50S	NAND1	FMII_AD<5>	6 13
FEFB	NAND_50S	NAND1	FMII_AD<6>	6 13
FEFC	NAND_50S	NAND1	FMII_AD<7>	6 13
FEFD	NAND_50S	NAND1	FMII_ALE	6 13
FEFE	NAND_50S	NAND1	FMII_CEO_L	6 13
FEF7	NAND_50S	NAND1	TP_FMII_CE2_L	
FEF8	NAND_50S	NAND1	TP_FMII_CE4_L	
FEF9	NAND_50S	NAND1	TP_FMII_CE5_L	
FEFA	NAND_50S	NAND1	TP_FMII_CE6_L	
FEFB	NAND_50S	NAND1	TP_FMII_CE7_L	
FEFC	NAND_50S	NAND1	FMII_CLE	6 13
FEFD	NAND_50S	NAND1	FMII_DQS	6 13
FEFE	NAND_50S	NAND1	FMII_RE_L	6 13
FEFF	NAND_50S	NAND1	FMII_WE_L	6 13

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	
	PHYSICAL	SPACING
WIFI	WIFI_50S	50 WLAN G
WIFI	WIFI_50S	50 WLAN A
WIFI	WIFI_50S	50 WLAN G 1
WIFI	WIFI_50S	50 WLAN A DIPLX
WIFI	WIFI_50S	50 WIFI ANT FD 2
WIFI	WIFI_50S	50 WIFI ANT FD 1
WIFI	WIFI_50S	50 WIFI ANT FD

## DDR VREF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
VREF	*	*	5:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
EECD0		PWR	PPVREF_DDR0_CA	11 39
EECD0		PWR	PPVREF_DDR0_DQ	11 39
EECD0		PWR	PPVREF_DDR1_CA	11 39
EECD0		PWR	PPVREF_DDR1_DQ	11 39
EECD0		PWR	PPVREF_DDR2_CA	12 39
EECD0		PWR	PPVREF_DDR2_DQ	12 39
EECD1		PWR	PPVREF_DDR3_CA	12 39
EECD0		PWR	PPVREF_DDR3_DQ	12 39

SYNC MASTER=MIKE		SYNC DATE=11/30/2011	
PAGE TITLE			
CONSTRAINTS: DDR/FMI			
 Apple Inc.		DRAWING NUMBER	051-9385
		SIZE	D
		REVISION	10.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 153 OF 154	
		SHEET 38 OF 39	

PWR









NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
PP_PWR	*	PWR_PMU

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PWR	*	*	3:1_SPACING

VOLTAGE		NET_TYPE		
		PHYSICAL	SPACING	
PPWR	1.1V	PP_EWR	PWR	BUCK0A LX0 29
PPWR	1.1V	PP_EWR	PWR	BUCK0A LX1 29
PPWR	1.1V	PP_EWR	PWR	BUCK0A FB 29
PPWR	1.1V	PP_EWR	PWR	PP1V1_CPU0_FET 29 30
PPWR	1.1V	PP_EWR	PWR	BUCK0B LX0 29
PPWR	1.1V	PP_EWR	PWR	BUCK0B LX1 29
PPWR	1.1V	PP_EWR	PWR	BUCK0B FB 29
PPWR	1.1V	PP_EWR	PWR	PP1V1_CPU1_FET 29 30
PPWR	1.1V	PP_EWR	PWR	BUCK0C LX0 29
PPWR	1.1V	PP_EWR	PWR	BUCK0C FB 29
PPWR	1.1V	PP_EWR	PWR	PP1V1_CPUB 29 34
PPWR	1.2V	PP_EWR	PWR	BUCK2 LX0 29
PPWR	1.2V	PP_EWR	PWR	BUCK2 LX1 29
PPWR	1.2V	PP_EWR	PWR	BUCK2 LX2 29
PPWR	1.2V	PP_EWR	PWR	BUCK2 FB 29
PPWR	1.2V	PP_EWR	PWR	PP1V2_SOC 29 34
PPWR	1.8V	PP_EWR	PWR	BUCK3 LX0 29
PPWR	1.8V	PP_EWR	PWR	BUCK3 FB 29
PPWR	1.8V	PP_EWR	PWR	PP1V8_S2R 29 34
PPWR	1.2V	PP_EWR	PWR	BUCK4 LX0 29
PPWR	1.2V	PP_EWR	PWR	BUCK4_FB 29
PPWR	1.2V	PP_EWR	PWR	PP1V2_S2R 29 34
PPWR	1.1V	PP_EWR	PWR	BUCK5 LX0 29
PPWR	1.1V	PP_EWR	PWR	BUCK5_FB 29
PPWR	3.3V	PP_EWR	PWR	PP3V3_OUT 29 34
PPWR	3.0V	PP_EWR	PWR	PP3V0_GRAPE 29 34
PPWR	1.7V	PP_EWR	PWR	PP1V7_VA_VCP 19 29
PPWR	3.0V	PP_EWR	PWR	PP3V2_S2R_USBMUX 29 34
PPWR	3.2V	PP_EWR	PWR	LD05 29
PPWR	3.3V	PP_EWR	PWR	PP3V3_ACC 29 34
PPWR	3.0V	PP_EWR	PWR	PP3V0_S2R_HALL 29 34
PPWR	3.0V	PP_EWR	PWR	PP3V2_S2R_USBMUX 29 34
PPWR	3.0V	PP_EWR	PWR	PP3V0_IO 29 34
PPWR	3.0V	PP_EWR	PWR	PP3V0_SENSOR 29 34
PPWR	2.8V	PP_EWR	PWR	PP2V8_CAM 29 34
PPWR	1.0V	PP_EWR	PWR	PP1V0 29 34
PPWR	1.1V	PP_EWR	PWR	PP1V1_SRAM 29 34
PPWR	1.8V	PP_EWR	PWR	PP1V8_ALWAYS 29 34
PPWR	1.2V	PP_EWR	PWR	PP1V2 29 34
PPWR		PP_EWR	PWR	DSP_SW 29 34
PPWR	1.8V	PP_EWR	PWR	PP1V8 29 32
PPWR	1.8V	PP_EWR	PWR	PP1V8_GRAPE 29 32
PPWR	4.7V	PP_EWR	PWR	PPVCC_MAIN 15 25
PPWR	4.2V	PWR500	PWR	PPBATT_VCC 29 32
PPWR	6.0V	PP_EWR	PWR	PP6V0_LCM_HI 30
PPWR	6.0V	PP_EWR	PWR	LCM_LX 30
PPWR	6.0V	PP_EWR	PWR	PP6V0_LCM_VROOST 30
PPWR	5.25V	PP_EWR	PWR	PP5V25_VLCM1 30
PPWR	1.1V	PP_EWR	PWR	PP1V1_CPU0 30 34
PPWR	1.1V	PP_EWR	PWR	PP1V1_CPU1 30 34
PPWR	20.4V	PP_EWR	PWR	PPLED_OUT_A 30 34
PPWR	20.4V	PP_EWR	PWR	PPLED_OUT_B 30 34
PPWR	1.8V	PP_EWR	PWR	PP1V8_PLO_F 4
PPWR	1.0V	PP_EWR	PWR	PP1V0_MIPI_PLL_F 7
PPWR	1.8V	PP_EWR	PWR	PP1V8_EDP_AVDD_AUX 7
PPWR	1.8V	PP_EWR	PWR	PP1V8_DP_AVDD_AUX 7
PPWR	3.3V	PP_EWR	PWR	PP3V3_S0_LCD_FERR 15
PPWR	3.3V	PP_EWR	PWR	PP3V3_LCDVDD_SW_F 15
PPWR	20.4V	PWR500	PWR	PPLED_BACK_REG_B 15
PPWR	20.4V	PP_EWR	PWR	PPLED_BACK_REG_A 15
PPWR	6V	PP_EWR	PWR	PPVBUS_USB_EMI 23 34
PPWR	0.6V	PP_EWR	PWR	PPVREF_DDR0_CA 11 38
PPWR	0.6V	PP_EWR	PWR	PPVREF_DDR0_DO 11 38
PPWR	0.6V	PP_EWR	PWR	PPVREF_DDR1_CA 11 38
PPWR	0.6V	PP_EWR	PWR	PPVREF_DDR1_DO 11 38
PPWR	0.6V	PP_EWR	PWR	PPVREF_DDR2_CA 12 38
PPWR	0.6V	PP_EWR	PWR	PPVREF_DDR2_DO 12 38
PPWR	0.6V	PP_EWR	PWR	PPVREF_DDR3_CA 12 38
PPWR	0.6V	PP_EWR	PWR	PPVREF_DDR3_DO 12 38
PPWR		PP_EWR	PWR	DAC_AP_VREF 7
PPWR	4.6V	PP_EWR	PWR	BATT_POS_RC 29
PPWR	4.6V	PP_EWR	PWR	BATT_VCC_WLAN 29
PPWR	1.8V	PP_EWR	PWR	PP_WLAN_VDDIO_1V8 27
PPWR	3.55V	PP_EWR	PWR	LD010 18 29

GND


NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
GND	*	GND_PH

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
 P195	VOLTAGE=0V	GND	GND	GND
 P200	VOLTAGE=0V	GND	GND	GND_AUDIO_CODEC
 P203	VOLTAGE=0V	GND	GND	GND_SPKR_AMP1
 P205	VOLTAGE=0V	GND	GND	GND_SPKR_AMP2
 P217	VOLTAGE=0V	GND	GND	AGND_U3000
 P220	VOLTAGE=0V	GND	GND	J2200_29 GND
 P220	VOLTAGE=0V	GND	GND	J2200_36 GND
 P220	VOLTAGE=0V	GND	GND	J2200_43 GND

## RST

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
RST	*	*	4:1_SPACING

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
	PHYSICAL	SPACING		
REG0		RST	BB TRST L	
REG1		RST	DBG RST	
REG2		RST	DEBUG RST L	
REG3		RST	GSM TXBURST IND	
REG4		RST	JTAG AP TRST L	4 10 26
REG5		RST	RST AP 1V8 L	
REG6		RST	RST AP L	
REG7		RST	GPIO BB RST L	4 25 26 30
REG8		RST	RST BB PMU L	5 26
REG9		RST	RST BT L	
REG10		RST	RST DET L	
REG11		GRAPE	RST GRAPE L	
REG12		RST	RST L63 L	
REG13		RST	RST PMU IN	
REG14		RST	RST WLAN L	
REG15		RST	SIMCRD RST	
REG16		RST	UD881 RST	
REG17		RST	UD882 RST	

SYNC MASTER=MIKE		SYNC DATE=11/30/2011	
PAGE TITLE			
CONSTRAINTS: POWER / GND			
 Apple Inc.		DRAWING NUMBER 051-9385	
		SIZE D	
		REVISION 10.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 154 OF 154	
		SHEET 39 OF 39	