

## P164, NV34, 8Mx16(128)MB, VGA, VIDEO IN, TV OUT TUNER. (PAL)

## 1 Page Overview

- 1 P164 OVERVIEW
- 2 NV31 AGP Section and AGP connector
- 3 NV31 FRAMEBUFFER Interface
- 4 MEMORY Partition A Bits 0..31
- 5 MEMORY Partition A Bits 31..63
- 6 MEMORY Partition C Bits 0..31
- 7 MEMORY Partition C Bits 31..63
- 8 NV31 DACA, DACB output, SYNC amplifier  
PLL Section
- 9 PRIMARY DISPLAY (DACA) Filter and DB15 Connector
- 10 SECONDARY DISPLAY (DACP)  
DACB Multiplexer Filter long DB15 Connector
- 11 NV31 INTERNAL TMDS Transmitter  
TMDS Backdrive circuit  
Hotplug detection and DVI-I Connector
- 12 VIP, DVO, GPIO Section
- 13 BIOS, STRAPPS
- 14 VIDEO/Audio decoder Philips 7133/34 I/O
- 15 VIDEO IN/OUT, Audio IN/OUT, Filter and 42pin Connector
- 16 Microtuner TV tuner front end
- 17 Microtuner TV tuner demodulator
- 18 POWER SUPPLY: NVVDD, FBVDDQ, A3V3, TMDS
- 19 POWER SUPPLY: FBVDD, DDC5V
- 20 VIDEO encoder CX25875 for HDTV out

## 2 HISTORY:

A00

- X00: INITIAL VERSION  
X01: First Review

A01

1. Increase ASV trace to 24 mil and add 2 more vias to the ASV plane, PCB change only
2. Use A3V3 only for CX25875 to fix the CX25875 noise problem. On page 20
3. Swap the net audio\_out\_L and audio\_out\_R to fix the net name error. On page 15
4. Add D9, C187, C188, C189 for SC2612 circuit. On page 19
5. Add Voltage select circuit to support silent run for NV31. On page 18
6. FBCLKs constraints changed, Change the FBCLK traces length. PCB change only
7. Remove U4 and R224 For not share the IRQ interrupt with DVI\_HPD. Change the net DVI\_HPD, IRQ, SRESET1, and SRESET2.
8. Change FBVDD Vin from 12V to 5V to solve the 12V rail out of budget problem On page 19
9. Add C18 and R12 On page 18
10. Add C190 and R94 On page 19
11. Change U8 to low drop voltage regulator and remove C18
12. Remove all ESD diodes of DACA and DACB VGA On page 9, 10, 11


5 SKU: 0005 Schematics

602-10164-0005-001

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION	
2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA	
DETAIL	DRAWING DETAIL
CONTINUED...	
ID	p164
NAME	Richard Li
PAGE	1 OF 24
DATE	Jan 31 2003

## AGP CONNECTOR AND NV31 AGP SECTION




ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDAR

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY  
SANTA CLARA, CA 95050, USA

DETAIL		DRAWING DETAIL CONTINUED...	
ID	p164	PAGE	2 OF 24
NAME	Richard L.	DATE	7-21-2002


# NV31 Framebuffer Interface



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

MEMORY 8<16>Mx16DDR Partition A , Bits 0..31

PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE TO MEMORY!



**NET DIFFPAIR NET\_SPACING\_RULE**

4. 4C< 3. 5A> FBACLK1 FBACLK0 18MIL\_G2G\_25MIL  
4. 4C< 3. 5A> FBACLK1\* FBACLK0 18MIL\_G2G\_25MIL

4. 1R<> 3. 1A> FBAD<31..0> 18MIL  
4. 4R<> 3. 3A> FBAD0<3..0> 18MIL  
4. 4R<> 3. 3R> FBAD0<3..0> 15MIL

FBAD<31..0> MFRAD<31..0> 18MIL  
FBAD0<3..0> MFRAD0<3..0> 18MIL  
FBAD0<3..0> MFAD0<3..0> 15MIL

4. 3C< 3. 4A> FBAAK12..0> 18MIL

4. 3C< 3. 5A> FBARASX\* 18MIL  
4. 3C< 3. 5A> FBACASX\* 18MIL  
4. 3C< 3. 5A> FBARWE\* 18MIL  
4. 3C< 3. 5A> FBRC50\* 18MIL  
4. 3C< 3. 5A> FBRAE\* 18MIL  
4. 4C< 3. 4A> FBABR0 18MIL  
4. 4C< 3. 5A> FBABR1 18MIL  
4. 4C< 3. 5A> FBABR2 18MIL

C557 16V 20% X7R 0402 COMMON  
C553 16V 10% X7R 0402 COMMON  
C517 16V 20% X7R 0402 COMMON  
C519 16V 10% X7R 0402 COMMON  
C526 16V 20% X7R 0402 COMMON  
C522 6.3V 10% X5R 0505 COMMON

C543 16V 10% X7R 0402 COMMON  
C533 16V 10% X7R 0402 COMMON  
C549 16V 10% X7R 0402 COMMON  
C545 16V 10% X7R 0402 COMMON

C541 16V 20% X7R 0402 COMMON  
C535 16V 20% X7R 0402 COMMON  
C545 16V 20% X7R 0402 COMMON  
C550 16V 10% X7R 0402 COMMON  
C555 6.3V 10% X5R 0505 COMMON

C558 16V 20% X7R 0402 COMMON  
C554 16V 10% X7R 0402 COMMON  
C518 16V 20% X7R 0402 COMMON  
C520 16V 10% X7R 0402 COMMON  
C527 16V 20% X7R 0402 COMMON  
C514 6.3V 10% X5R 0505 COMMON

C538 16V 10% X7R 0402 COMMON  
C548 16V 10% X7R 0402 COMMON  
C551 16V 10% X7R 0402 COMMON  
C544 16V 10% X7R 0402 COMMON

C542 16V 20% X7R 0402 COMMON  
C547 16V 20% X7R 0402 COMMON  
C536 16V 20% X7R 0402 COMMON  
C540 16V 10% X5R 0402 COMMON  
C556 6.3V 10% X5R 0505 COMMON



NVIDIA CORPORATION  
701 SAN TOMAS EXPRESSWAY  
SANTA CLARA, CA 95050, USA  
DETAIL DRAWING DETAIL

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

	CONTINUED...		
D	p164	PAGE	4 OF 24
AME	Richard L1	DATE	Jan 31 2003

MEMORY 8(16)Mx16DDR Partition A , Bits 32..63

PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE TO MEMORY!





NVIDIA CORPORATION  
701 SAN TOMAS EXPRESSWAY  
SANTA CLARA, CA 95050, USA

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS"), ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARD.

CONTINUED...  
D p164 PAGE 5 OF 24  
AME Richard L1 DATE Jan 31 200

MEMORY 8<16>Mx16DDR Partition C , Bits 0..31

PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE TO MEMORY!




ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION  
 701 SAN TOMAS EXPRESSWAY  
 SANTA CLARA, CA 95050, USA

# MEMORY 8(16)Mx16DDR Partition C , Bits 32..63

PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE TO MEMORY!



NET	Diffpair	NET_SPACING_RULE
FBCLK0	FBCLK1	10MIL_G2G_25MIL
FBCLK0*	FBCLK1	10MIL_G2G_25MIL

NET	Diffpair	NET_SPACING_RULE
FBCD(63..32)	FBCD(7..4)	10MIL
FBCD(5..4)	FBCD(7..4)	15MIL
MFBCD(63..32)	MFBCD(7..4)	10MIL
MFBCD(5..4)	MFBCD(7..4)	15MIL

NET	Diffpair	NET_SPACING_RULE
FBCA(12..0)		10MIL

NET	Diffpair	NET_SPACING_RULE
FBCRA*		10MIL
FBCWE*		10MIL
FBCS0*		10MIL

NET	Diffpair	NET_SPACING_RULE
FBCB0		10MIL
FBCB1		10MIL
FBCCKE		10MIL

NET	Diffpair	NET_SPACING_RULE
FBUDD		10% X7R 0402 COMMON
C600		10% X7R 0402 COMMON
C599		10% X7R 0402 COMMON
C601		10% X7R 0402 COMMON
C610		10% X7R 0402 COMMON
C609		10% X7R 0402 COMMON
C624		10% X7R 0402 COMMON

NET	Diffpair	NET_SPACING_RULE
FBUDDQ		10% X7R 0402 COMMON
C603		10% X7R 0402 COMMON
C505		10% X7R 0402 COMMON
C508		10% X7R 0402 COMMON
C572		10% X7R 0402 COMMON
C570		10% X7R 0402 COMMON

NET	Diffpair	NET_SPACING_RULE
FBUDD		10% X7R 0402 COMMON
C571		10% X7R 0402 COMMON
C504		10% X7R 0402 COMMON
C605		10% X7R 0402 COMMON
C507		10% X7R 0402 COMMON
C573		10% X7R 0402 COMMON
C61		10% X7R 0402 COMMON

NET	Diffpair	NET_SPACING_RULE
FBUDD		10% X7R 0402 COMMON
C681		10% X7R 0402 COMMON
C680		10% X7R 0402 COMMON
C683		10% X7R 0402 COMMON
C682		10% X7R 0402 COMMON
C690		10% X7R 0402 COMMON
C691		10% X7R 0402 COMMON
C692		10% X7R 0402 COMMON

NET	Diffpair	NET_SPACING_RULE
FBUDDQ		10% X7R 0402 COMMON
C641		10% X7R 0402 COMMON
C543		10% X7R 0402 COMMON
C684		10% X7R 0402 COMMON
C687		10% X7R 0402 COMMON
C689		10% X7R 0402 COMMON

NET	Diffpair	NET_SPACING_RULE
FBUDDQ		10% X7R 0402 COMMON
C644		10% X7R 0402 COMMON
C685		10% X7R 0402 COMMON
C686		10% X7R 0402 COMMON
C688		10% X7R 0402 COMMON
C642		10% X7R 0402 COMMON
C33		10% X7R 0402 COMMON




NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY  
SANTA CLARA, CA 95050, USA



DETAIL DRAWING DETAIL  
CONTINUED...

ID	PAGE
p154	7 OF 24
NAME	Richard L1
DATE	Jan 31 2003

# NV31 DAC\_A, DAC\_B, PLL, SYNC Buffer



NET	NET_PHYSICAL_TYPE	VOLTAGE
DACA_VDD	SMIL_TRACE	3.3V
DACA_VREF	SMIL_TRACE	3.3V
DACA_RSET	SMIL_TRACE	3.3V
DACB_VDD	12MIL_TRACE	3.3V
DACB_VREF	SMIL_TRACE	3.3V
DACB_RSET	SMIL_TRACE	3.3V
PLLVDD	12MIL_TRACE	3.3V
XTALIN	NET_SPACING_RULE	15MIL
XTALOUT	NET_SPACING_RULE	15MIL



A

B

C

D

E

F

G


H

Primary Display (DACA), DB15 only!


NET

BI	ARF	20MIL_G2G_30MIL
BI	RGF	20MIL_G2G_30MIL
BI	ABF	20MIL_G2G_30MIL
11.4G<9.3D>	DACA_RED_C	20MIL_G2G_30MIL
11.4G<9.3D>	DACA_GREEN_C	20MIL_G2G_30MIL
11.4G<9.3D>	DACA_BLUE_C	20MIL_G2G_30MIL

NET\_SPACING\_RULE




ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.




ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

# INTERNAL DUAL LINK TMDS POWER AND DECOUPLING


## Unused Transmitter




## TMDS backdrive prevention



## Dual Link Transmitter



## Hotplug Detection




NET	NET_PHYSICAL_TYPE	VOLTAGE
IFPCUREF	12MIL_TRACE	3.3V
IFPCPLLUDD	12MIL_TRACE	3.3V
IFPCLOUD	12MIL_TRACE	3.3V
IFPCLOUD	12MIL_TRACE	3.3V
IFPCUREF	12MIL_TRACE	3.3V
IFPCPLLUDD	12MIL_TRACE	3.3V
IFPCLOUD	12MIL_TRACE	3.3V
FAN_RETURN	12MIL_TRACE	3.3V
TMDS_BACK	12MIL_TRACE	3.3V


NET	Difffpair	NET_SPACING_RULE
ATX0	ATX0	20MIL_G2G_30MIL
ATX0*	ATX0	20MIL_G2G_30MIL
ATX1	ATX1	20MIL_G2G_30MIL
ATX1*	ATX1	20MIL_G2G_30MIL
ATX2	ATX2	20MIL_G2G_30MIL
ATX2*	ATX2	20MIL_G2G_30MIL
ATXC	ATXC	20MIL_G2G_30MIL
ATXC*	ATXC	20MIL_G2G_30MIL
BTX4	BTX4	20MIL_G2G_30MIL
BTX4*	BTX4	20MIL_G2G_30MIL
BTX5	BTX5	20MIL_G2G_30MIL
BTX5*	BTX5	20MIL_G2G_30MIL
BTX6	BTX6	20MIL_G2G_30MIL
BTX6*	BTX6	20MIL_G2G_30MIL

NVIDIA CORPORATION  
2701 SAN TOMAS EXPRESSWAY  
SANTA CLARA, CA 95050, USA  
DETAIL DRAWING DETAIL  
CONTINUED...


## NV31 DVO, VIP AND GPIO SECTION, FAN CONTROL AND TEMP SENSOR




NV31 VIP




NV31 DVO




NV31 GPIO




# TEMP Sensor




## FAN Control






## NV31 BIOS STRAPPING



BIOS (serial alternative)




NV Register Description	NV Address	BIOS Address	Data SKU#0000-0002	Data SKU#0003
BOOT_0_STRAP_0	0x00101000		0x2040E08F	0x2040C08F
BOOT_1_STRAP_0_ANDMASK	0x00101004		0x6040407F	0x6040407F
BOOT_2_STRAP_0_ORMASK	0x00101008		0x00008080	0x00008080
BOOT_3_STRAP_1	0x0010100C		0x00000010	0x00000010
BOOT_4_STRAP_1_ANDMASK	0x00101010		0x00000000	0x00000000
BOOT_5_STRAP_1_ORMASK	0x00101014		0x00000010	0x00000010


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


NVIDIA CORPORATION	
2701 SAN TOMAS EXPRESSWAY	
SANTA CLARA, CA 95050, USA	
DETAIL	DRAWING DETAIL CONTINUED...
ID	p164
NAME	Richard Li
PAGE	13 OF 24
DATE	Jan 31 200






ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.







NET		NET_PHYSICAL_TYPE
B1	ASV_VR	24MIL_TRACE
B1	ASV_UV	24MIL_TRACE
B1	ANT_IN	52MIL_TRACE
B1	ANT_IN_R	52MIL_TRACE
B1	RF_HPF1	52MIL_TRACE
B1	RF_HPF2	52MIL_TRACE
B1	RF_HPF3	52MIL_TRACE
B1	RF_HPF4	52MIL_TRACE
B1	RF_HPF5	52MIL_TRACE
B1	RF_LOL1	52MIL_TRACE

## 20. Microtune Tuner (MT2050)




Follow Microtune Layout Application Note for the layout of the tuner

TUNER 5V



## ANALOG / DIG GND PLANE

## 21. Microtune Tuner<IF – Demodulator



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARD.


NVIDIA CORPORATION  
2701 SAN TOMAS EXPRESSWAY  
SANTA CLARA, CA 95051 USA

SANTA CLARA, CA 95050, USA  
RETAIL DRAWING RETAIL

BREVILLE	SEARCHING BREVILLE
CONTINUED...	
ID	p164
NAME	Richard L1


# A POWER SUPPLY

## B ANALOG 3V3




$$3.31V = 1.25V \times (1 + (165/100))$$

## C TMDS 3V3 Supply



$$3.77V = 1.175V \times (1 + (221/100))$$

## D ALTERNATIVE TO ISL6529




$$3.77V = 1.175V \times (1 + (221/100))$$

NET	NET_PHYSICAL_TYPE	VOLTAGE
3V3_O	3V3	3.3V
P3V3	12MIL_TRACE	3.3V
FBUDDQ	12MIL_TRACE	2.5V
NVUDD	12MIL_TRACE	1.65V
5V_O	5V	5V
12V_O	12MIL_TRACE	12V
3V3_F	12MIL_TRACE	3.3V

DDC_5V_O	DDC_5V	12MIL_TRACE
SW_12V	SW_12V	10MIL_TRACE
SW_5V	SW_5V	10MIL_TRACE
DR_HI	DR_HI	10MIL_TRACE
DR_LO	DR_LO	10MIL_TRACE
DR_MHI	DR_MHI	10MIL_TRACE
DR_MLO	DR_MLO	10MIL_TRACE
SW_FB	SW_FB	10MIL_TRACE
SW_COMP	SW_COMP	10MIL_TRACE
A3V3_ADJ	A3V3_ADJ	10MIL_TRACE
A3V3TMDS_ADJ	A3V3TMDS_ADJ	10MIL_TRACE
3V3TMDS_O	3V3TMDS	12MIL_TRACE

## E NVUDD-SWITCHER / FBUDDQ-LDO CONTROLLER ISL6529



$$F\_{BUDDQ} = V_{Ref} \times (1 + R_{top}/R_{bot})$$


$$2.5V = 0.800V \times (1 + 2.37k/1.13k)$$

$$2.5V = 1.250V \times (1 + 1.02k/1.02k)$$

$$NV18B = 1.656V = 0.800V \times (1 + 1070/1000)$$

$$NV31 = 1.309V = 0.800V \times (1 + 649/1020)$$

$$NV31 = 1.600V = 0.800V \times (1 + 1020/1020)$$




ISL6529  
SC2610

NVIDIA CORPORATION  
2701 SAN TOMAS EXPRESSWAY  
SANTA CLARA, CA 95050, USA

DETAIL	DRAWING DETAIL
CONTINUED...	
ID	p164
NAME	Richard Li
PAGE	18 OF 24
DATE	Jan 31 2003

FBVDD Switcher (3.3V out of 12V Rail)

Replace diode with Z-diode for Semtech!






R\_TIM = 12.1k for 600KHz


$$FBVDD = V_{Ref} * (1 + R_{top} / R_{bot})$$

HIP6012       $3.29V = 1.270V * (1 + 1.82K / 1.13K)$   
 ISL6522/SC2612     $3.34V = 0.8V * (1 + 3.32K / 1.07K)$

## MECHANICAL COMPONENTS




## Switcher Bypass




## NET      NET\_PHYSICAL\_TYPE

B1	H1_DR	10MIL_TRACE
B1	LO_DR	10MIL_TRACE
B1	H1DR	10MIL_TRACE
B1	LODR	10MIL_TRACE
B1		
B1	HIP_12V	10MIL_TRACE
B1	BOOT	10MIL_TRACE
B1	PHASE	10MIL_TRACE
B1	FBUDD_FB	10MIL_TRACE
B1		
B1	HIP_COMP	10MIL_TRACE
B1	OCSET	10MIL_TRACE
B1	HIP_SS	10MIL_TRACE
B1	HIP_RRT	10MIL_TRACE
B1		

# Semtech Sc2612 Stuff alternatively to ISL & HIP



DDC 5V



NVIDIA CORPORATION

701 SAN TOMAS EXPRESSWAY  
SANTA CLARA, CA 95050, USA

DETAIL	DRAWING DETAIL CONTINUED...		
END	p164	PAGE	19 OF 24

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

A

B

C

D

E

F

G

H


NET	NET_PHYSICAL_TYPE	VOLTAGE
CXB7X_VDD	12MIL_TRACE	3.3U
CXB7X_VDDC	12MIL_TRACE	1.8U
CXB7X_VAA	12MIL_TRACE	3.3U

20..3G	15..5A<	SCART_SYNC	1..37..5	20MIL_G2G_30MIL
15..1G<		TVOOUT_Y_CUBS_C	1..37..5	20MIL_G2G_30MIL
15..1G<		TVOOUT_C_C	1..37..5	20MIL_G2G_30MIL
15..1G<		TVOOUT_CUBS_C	1..37..5	20MIL_G2G_30MIL

# VIDEO ENCODER

CX25874/5

I2C ADDRESS 0X8A



NVIDIA CORPORATION  
2701 SAN TOMAS EXPRESSWAY  
SANTA CLARA, CA 95050, USA

DETAIL	DRAWING DETAIL
CONTINUED...	

A	B	C	D	E	F	G	H
<p>*** Signal Cross-Reference for the entire design ***</p> <p>3V3_F 18.1G&lt;</p> <p>4MHz_Ref 15.5A&lt; 17.4D&lt;</p> <p>A3V3 18.1G&lt;</p> <p>A3V3TMD5_ADJ 18.1G&lt;</p> <p>A3V3_ADT 18.1G&lt;</p> <p>ASUF 14.1G&lt;</p> <p>ASUF_IF 14.1G&lt;</p> <p>ASU_VR 16.1G&lt;</p> <p>ABF 9.1G&lt;</p> <p>AGF 9.1G&lt;</p> <p>AGPADSTB0F 2.5G&lt;</p> <p>AGPADSTB0S 2.5G&lt;</p> <p>AGPADSTB1F 2.5G&lt;</p> <p>AGPADSTB1S 2.5G&lt;</p> <p>AGPDBI_HI 2.4G&lt;</p> <p>AGPDBI_LL0 2.4G&lt;</p> <p>AGPMBDET 2.5G&lt;</p> <p>AGRBF 2.4G&lt;</p> <p>AGPSBA&lt;0&gt; 2.5G&lt;</p> <p>AGPSBA&lt;1&gt; 2.5G&lt;</p> <p>AGPSBA&lt;2&gt; 2.5G&lt;</p> <p>AGPSBA&lt;3&gt; 2.5G&lt;</p> <p>AGPSBA&lt;4&gt; 2.5G&lt;</p> <p>AGPSBA&lt;5&gt; 2.5G&lt;</p> <p>AGPSBA&lt;6&gt; 2.5G&lt;</p> <p>AGPSBA&lt;7&gt; 2.5G&lt;</p> <p>AGPSBTF 2.5G&lt;</p> <p>AGPSBTBS 2.5G&lt;</p> <p>AGPST0 2.4G&lt;</p> <p>AGPST1 2.4G&lt;</p> <p>AGPST2 2.4G&lt;</p> <p>AGPSTOP 2.5G&lt;</p> <p>AGPUREFCG 2.5G&lt;</p> <p>AGPUREFGC 2.5G&lt;</p> <p>AGPWBF 2.4G&lt;</p> <p>ANT_IN 15.1G&lt;</p> <p>ANT_IN_LL0 14.1C&lt; 15.2A&gt;</p> <p>ANT_IN_R 15.1G&lt;</p> <p>ARF 9.1G&lt;</p> <p>ATX_C 11.1G&lt;</p> <p>ATX_C* 11.1G&lt;</p> <p>ATX_D0 11.1G&lt;</p> <p>ATX_D0* 11.1G&lt;</p> <p>ATX_D1 11.1G&lt;</p> <p>ATX_D1* 11.1G&lt;</p> <p>ATX_D2 11.1G&lt;</p> <p>ATX_D2* 11.1G&lt;</p> <p>AUDIO_CLMP 15.1G&lt;</p> <p>AUDIO_OUT_L 14.3C&gt; 15.1A&lt; 15.1G&lt;</p> <p>AUDIO_OUT_LL0 15.1G&lt;</p> <p>AUDIO_OUT_R 14.3C&gt; 15.1A&lt; 15.1G&lt;</p> <p>AUDIO_OUT_R_C 15.1G&lt;</p> <p>BBF 10.1G&lt;</p> <p>BGF 10.1G&lt;</p> <p>BOOT 19.1G&lt;</p> <p>BRF 10.1G&lt;</p> <p>BTxD4 11.2G&lt;</p> <p>BTxD4k 11.2G&lt;</p> <p>BTxD5 11.2G&lt;</p> <p>BTxD5k 11.2G&lt;</p> <p>BTxD6 11.2G&lt;</p> <p>BTxD6k 11.2G&lt;</p> <p>Buf_Reset* 12.5C&gt; 14.3H&lt; 14.5A&lt; 20.3C&lt;</p> <p>CGND1 9.4D&gt; 11.4H&lt;</p> <p>CGND2 9.3E&lt; 11.3H&lt; 15.2F&lt; 15.4F&lt;</p> <p>CvB_Y 14.2G&lt;</p> <p>Cv1_Y 14.2G&lt;</p> <p>Cv2_c 14.2G&lt;</p> <p>CxB7x_Ura 20.1G&lt;</p> <p>CxB7x_Vdd 20.1G&lt;</p> <p>CxB7x_Vidc 20.1G&lt;</p> <p>DACA_Blue 8.1G&lt; 8.2D&gt; 9.5A&lt;</p> <p>DACA_Blue_C 9.1G&lt; 9.3D&gt; 11.4G&lt;</p> <p>DACA_Green 8.1G&lt; 8.2D&gt; 9.4A&lt;</p> <p>DACA_Green_C 9.1G&lt; 9.3D&gt; 11.4G&lt;</p> <p>DACA_HSync 8.2D&gt; 13.2A&lt;</p> <p>DACA_HSync_Buf 8.2G&gt; 9.3A&lt;</p> <p>DACA_HSync_C 9.3F&gt; 11.4G&lt;</p> <p>DACA_Red 8.1G&lt; 8.2D&gt; 9.3A&lt;</p> <p>DACA_Red_C 9.1G&lt; 9.3D&gt; 11.4G&lt;</p> <p>DACA_Rset 8.1G&lt;</p> <p>DACA_Vdd 8.1G&lt;</p> <p>DACA_Vref 8.1G&lt;</p> <p>DACA_Vsync 8.2D&gt; 13.2A&lt;</p> <p>DACA_Vsync_Buf 8.3G&gt; 9.2A&lt;</p> <p>DACA_Vsync_C 9.2F&gt; 11.4G&lt;</p> <p>DACB_Blue 8.1G&lt; 8.3D&gt; 10.5A&lt;</p> <p>DACB_Blue_C 10.1G&lt; 18.4H&gt; 15.4D&lt;</p> <p>DACB_Blue_Sw 10.1G&lt;</p> <p>DACB_Green 8.1G&lt; 8.3D&gt; 10.4A&lt;</p> <p>DACB_Green_C 10.1G&lt; 10.4H&gt; 15.4D&lt;</p> <p>DACB_Green_Sw 10.1G&lt;</p> <p>DACB_HSync 8.3D&gt;</p> <p>DACB_HSync_Buf 8.3G&gt; 10.3D&lt;</p> <p>DACB_HSync_C 10.3H&gt; 15.4D&lt;</p> <p>DACB_Red 8.1G&lt; 8.3D&gt; 10.4A&lt;</p> <p>DACB_Red_C 10.1G&lt; 10.4H&gt; 15.4D&lt;</p> <p>DACB_Red_Sw 10.1G&lt;</p> <p>DACB_Rset 8.1G&lt;</p> <p>DACB_Vdd 8.1G&lt;</p> <p>DACB_Vref 8.1G&lt;</p> <p>DACB_Vsync 8.3D&gt;</p> <p>DACB_Vsync_Buf 8.4G&gt; 10.3D&lt;</p> <p>DACB_Vsync_C 10.3H&gt; 15.4D&lt;</p> <p>DRHI 18.1G&lt;</p> <p>DRLO 18.1G&lt;</p> <p>DR_HI 18.1G&lt;</p> <p>DR_LO 18.1G&lt;</p> <p>DVI_HPD 11.5D&gt; 12.2H&lt;</p> <p>DVOCLKIN 12.4C&gt; 20.2B&lt;</p> <p>DVOCLKOUT 12.4D&gt; 20.2B&lt;</p> <p>DVO:D0&gt; 12.3D&gt; 20.2B&lt;</p> <p>DVO:D11..0&gt; 12.3D&gt; 13.1A&lt;&gt; 20.2B&lt;</p> <p>DVO:D1&gt; 12.3D&gt; 13.1A&lt;&gt; 20.2B&lt;</p> <p>DVO:D2&gt; 12.3D&gt; 13.1A&lt;&gt; 20.2B&lt;</p> <p>DVO:D3&gt; 12.3D&gt; 13.1A&lt;&gt; 20.2B&lt;</p> <p>DVO:D4&gt; 12.3D&gt; 20.2B&lt;</p> <p>DVO:D5&gt; 12.3D&gt; 20.2B&lt;</p> <p>DVO:D6&gt; 12.3D&gt; 20.2B&lt;</p> <p>DVO:D7&gt; 12.3D&gt; 20.2B&lt;</p> <p>DVO:D8&gt; 12.3D&gt; 20.2B&lt;</p> <p>DVO:D9&gt; 12.3D&gt; 20.2B&lt;</p> <p>DVO:D10&gt; 12.3D&gt; 20.2B&lt;</p> <p>DVO:D11&gt; 12.3D&gt; 20.2B&lt;</p> <p>DVO:D12&gt; 12.4C&gt; 13.4A&lt;&gt;</p> <p>DVO:D13..0&gt; 12.4C&gt; 20.3C&lt;</p> <p>DVO:D14&gt; 12.4C&gt; 20.3C&lt;</p> <p>EXT_AUDIN_LL 14.1G&lt; 14.3C&lt; 15.2A&gt;</p> <p>EXT_AUDIN_LLC 15.2G&lt;</p> <p>EXT_AUDIN_LL_F 15.2G&lt;</p> <p>EXT_AUDIN_LR 14.1G&lt; 14.3C&lt; 15.2A&gt;</p> <p>EXT_AUDIN_LR_C 15.2G&lt;</p> <p>EXT_AUDIN_RF 15.2G&lt;</p> <p>FAN_RETURN 11.1G&lt; 12.1G&lt;</p> <p>FBAK0 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK12..0&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK63..0&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK1 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK2&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK3&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK4&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK5&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK6&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK7&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK8&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK9&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK10&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK11&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK12..0&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK13..0&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK14..0&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK15..0&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK16..0&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK17..0&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK18..0&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK19..0&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK20..0&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK21..0&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK22..0&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK23..0&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK24..0&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK25..0&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK26..0&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK27..0&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK28..0&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK29..0&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK30..0&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK31..0&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK32..0&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK33..0&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK34..0&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK35..0&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK36..0&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK37..0&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK38..0&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK39..0&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK40..0&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK41..0&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK42..0&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK43..0&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK44..0&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK45..0&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK46..0&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK47..0&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK48..0&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK49..0&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK50..0&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK51..0&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK52..0&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK53..0&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK54..0&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK55..0&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK56..0&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK57..0&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK58..0&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK59..0&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBAK60..0&gt; 3.4A&gt; 4.1G&lt; 4.3C&lt; 5.1G&lt;&gt; 5.3C&lt;</p> <p>FBCD51&gt; 3.1E&lt;&gt; 4.1A&lt;&gt; 5.1A&lt;&gt; 5.1G&lt;&gt;</p> <p>FBCD52&gt; 3.1E&lt;&gt; 4.1A&lt;&gt; 5.1A&lt;&gt; 5.1G&lt;&gt;</p> <p>FBCD53&gt; 3.1E&lt;&gt; 4.1A&lt;&gt; 5.1A&lt;&gt; 5.1G&lt;&gt;</p> <p>FBCD54&gt; 3.1E&lt;&gt; 4.1A&lt;&gt; 5.1A&lt;&gt; 5.1G&lt;&gt;</p> <p>FBCD55&gt; 3.1E&lt;&gt; 4.1A&lt;&gt; 5.1A&lt;&gt; 5.1G&lt;&gt;</p> <p>FBCD56&gt; 3.1E&lt;&gt; 4.1A&lt;&gt; 5.1A&lt;&gt; 5.1G&lt;&gt;</p> <p>FBCD57&gt; 3.1E&lt;&gt; 4.1A&lt;&gt; 5.1A&lt;&gt; 5.1G&lt;&gt;</p> <p>FBCD58&gt; 3.1E&lt;&gt; 4.1A&lt;&gt; 5.1A&lt;&gt; 5.1G&lt;&gt;</p> <p>FBCD59&gt; 3.1E&lt;&gt; 4.1A&lt;&gt; 5.1A&lt;&gt; 5.1G&lt;&gt;</p> <p>FBCD60&gt; 3.1E&lt;&gt; 4.1A&lt;&gt; 5.1A&lt;&gt; 5.1G&lt;&gt;</p> <p>FBCD61&gt; 3.1E&lt;&gt; 4.1A&lt;&gt; 5.1A&lt;&gt; 5.1G&lt;&gt;</p> <p>FBCD62&gt; 3.1E&lt;&gt; 4.1A&lt;&gt; 5.1A&lt;&gt; 5.1G&lt;&gt;</p> <p>FBCD63&gt; 3.1E&lt;&gt; 4.1A&lt;&gt; 5.1A&lt;&gt; 5.1G&lt;&gt;</p> <p>FBCD64&gt; 3.1E&lt;&gt; 4.1A&lt;&gt; 5.1A&lt;&gt; 5.1G&lt;&gt;</p> <p>FBCD65&gt; 3.1E&lt;&gt; 4.1A&lt;&gt; 5.1A&lt;&gt; 5.1G&lt;&gt;</p> <p>FBCD66&gt; 3.1E&lt;&gt; 4.1A&lt;&gt; 5.1A&lt;&gt; 5.1G&lt;&gt;</p> <p>FBCD67&gt; 3.1E&lt;&gt; 4.1A&lt;&gt; 5.1A&lt;&gt; 5.1G&lt;&gt;</p> <p>FBCD68&gt; 3.1E&lt;&gt; 4.1A&lt;&gt; 5.1A&lt;&gt; 5.1G&lt;&gt;</p> <p>FBCD69&gt; 3.1E&lt;&gt; 4.1A&lt;&gt; 5.1A&lt;&gt; 5.1G&lt;&gt;</p> <p>FBCD70&gt; 3.1E&lt;&gt; 4.1A&lt;&gt; 5.1A&lt;&gt; 5.1G&lt;&gt;</p> <p>FBCD71&gt; 3.1E&lt;&gt; 4.1A&lt;&gt; 5.1A&lt;&gt; 5.1G&lt;&gt;</p> <p>FBCD72&gt; 3.1E&lt;&gt; 4.1A&lt;&gt; 5.1A&lt;&gt; 5.1G&lt;&gt;</p> <p>FBCD73&gt; 3.1E&lt;&gt; 4.1A&lt;&gt; 5.1A&lt;&gt; 5.1G&lt;&gt;</p> <p>FBCD74&gt; 3.1E&lt;&gt; 4.1A&lt;&gt; 5.1A&lt;&gt; 5.1G&lt;&gt;</p> <p>FBCD75&gt; 3.1E&lt;&gt; 4.1A&lt;&gt; 5.1A&lt;&gt; 5.1G&lt;&gt;</p> <p>FBCD76&gt; 3.1E&lt;&gt; 4.1A&lt;&gt; 5.1A&lt;&gt; 5.1G&lt;&gt;</p> <p>FBCD77&gt; 3.1E&lt;&gt; 4.1A&lt;&gt; 5.1A&lt;&gt; 5.1G&lt;&gt;</p> <p>FBCD78&gt; 3.1E&lt;&gt; 4.1A&lt;&gt; 5.1A&lt;&gt; 5.1G&lt;&gt;</p> <p>FBCD79&gt; 3.1E&lt;&gt; 4.1A&lt;&gt; 5.1A&lt;&gt; 5.1G&lt;&gt;</p> <p>FBCD80&gt; 3.1E&lt;&gt; 4.1A&lt;&gt; 5.1A&lt;&gt; 5.1G&lt;&gt;</p> <p>FBCD81&gt; 3.1E&lt;&gt; 4.1A&lt;&gt; 5.1A&lt;&gt; 5.1G&lt;&gt;</p> <p>FBCD82&gt; 3.1E&lt;&gt; 4.1A&lt;&gt; 5.1A&lt;&gt; 5.1G&lt;&gt;</p> <p>FBCD83&gt; 3.1E&lt;&gt; 4.1A&lt;&gt; 5.1A&lt;&gt; 5.1G&lt;&gt;</p> <p>FBCD84&gt; 3.1E&lt;&gt; 4.1A&lt;&gt; 5.1A&lt;&gt; 5.1G&lt;&gt;</p> <p>FBCD85&gt; 3.1E&lt;&gt; 4.1A&lt;&gt; 5.1A&lt;&gt; 5.1G&lt;&gt;</p> <p>FBCD86&gt; 3.1E&lt;&gt; 4.1A&lt;&gt; 5.1A&lt;&gt; 5.1G&lt;&gt;</p> <p>FBCD87&gt; 3.1E&lt;&gt; 4.1A&lt;&gt; 5.1A&lt;&gt; 5.1G&lt;&gt;</p> <p>FBCD88&gt; 3.1E&lt;&gt; 4.1A&lt;&gt; 5.1A&lt;&gt; 5.1G&lt;&gt;</p> <p>FBCD89&gt; 3.1E&lt;&gt; 4.1A&lt;&gt; 5.1A&lt;&gt; 5.1G&lt;&gt;</p> <p>FBCD90&gt; 3.1E&lt;&gt; 4.1A&lt;&gt; 5.1A&lt;&gt; 5.1G&lt;&gt;</p> <p>FBCD91&gt; 3.1E&lt;&gt; 4.1A&lt;&gt; 5.1A&lt;&gt; 5.1G&lt;&gt;</p> <p>FBCD92&gt; 3.1E&lt;&gt; 4.1A&lt;&gt; 5.1A&lt;&gt; 5.1G&lt;&gt;</p> <p>FBCD93&gt; 3.1E&lt;&gt; 4.1A&lt;&gt; 5.1A&lt;&gt; 5.1G&lt;&gt;</p> <p>FBCD94&gt; 3.1E&lt;&gt; 4.1A&lt;&gt; 5.1A&lt;&gt; 5.1G&lt;&gt;</p> <p>FBCD95&gt; 3.1E&lt;&gt; 4.1A&lt;&gt; 5.1A&lt;&gt; 5.1G&lt;&gt;</p> <p>FBCD96&gt; 3.1E&lt;&gt; 4</p>							

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION  
701 SAN TOMAS EXPRESSWAY  
SANTA CLARA, CA 95050, USA

DETAIL DRAWING DETAIL  
CONTINUED...

D	p164	PAGE	21 OF 24
NAME	Richard L1	DATE	Jan 31 2003

A	B	C	D	E	F	G	H
---	---	---	---	---	---	---	---

MFBCDQM<7..4>	7.1G<
MFBCDQM<5>	7.1G<
MFBCDQM<6>	7.1G<
MFBCDQM<7>	7.1G<
MFBCDQS<0>	6.1G<
MFBCDQS<3..0>	6.1G<
MFBCDQS<1>	6.1G<
MFBCDQS<2>	6.1G<
MFBCDQS<3>	6.1G<
MFBCDQS<4>	7.1G<
MFBCDQS<5..4>	7.1G<
MFBCDQS<5>	7.1G<
MFBCDQS<6>	7.1G<
MFBCDQS<7>	7.1G<
MINIDIN_COUT	10.1G<
MINIDIN_PBOUT	10.1G<
MINIDIN_Y_CVBSOUT	10.1G<
MPC_OUT_L	15.1G<
MPC_OUT_R	15.1G<
NTP_DB_RESERVED	14.5B
NTP_IR_OUT	14.5B
NUB_VREFCG	2.5G<
OCSET	19.1G<
PCIAD<0>	2.4G<
PCIAD<31..0>	2.4G<
PCIAD<1>	2.4G<
PCIAD<2>	2.4G<
PCIAD<3>	2.4G<
PCIAD<4>	2.4G<
PCIAD<5>	2.4G<
PCIAD<6>	2.4G<
PCIAD<7>	2.4G<
PCIAD<8>	2.4G<
PCIAD<9>	2.4G<
PCIAD<10>	2.4G<
PCIAD<11>	2.4G<
PCIAD<12>	2.4G<
PCIAD<13>	2.4G<
PCIAD<14>	2.4G<
PCIAD<15>	2.4G<
PCIAD<16>	2.4G<
PCIAD<17>	2.4G<
PCIAD<18>	2.4G<
PCIAD<19>	2.4G<
PCIAD<20>	2.4G<
PCIAD<21>	2.4G<
PCIAD<22>	2.4G<
PCIAD<23>	2.4G<
PCIAD<24>	2.4G<
PCIAD<25>	2.4G<
PCIAD<26>	2.4G<
PCIAD<27>	2.4G<
PCIAD<28>	2.4G<
PCIAD<29>	2.4G<
PCIAD<30>	2.4G<
PCIAD<31>	2.4G<
PCICBE<0>	2.4G<
PCICBE<3..0>	2.4G<
PCICBE<1>	2.4G<
PCICBE<2>	2.4G<
PCICBE<3>	2.4G<
PCICLK	2.4G<
PCIDEUSEL	2.4G<
PCIFRAME	2.4G<
PCIGNT	2.4G<
PCINTA	2.4G<
PCINTB	2.4G<
PCIRDY	2.4G<
PCIPMR	2.4G<
PCIREQ	2.4G<
PCIRST*	2.4G<
PCISTOP	2.4G<
PCITRDY	2.4G<
PHASE	19.1G<
PLL_VDD	8.1G<
RFAGC	16.3A< 17.4H
RF_LHPF1	16.1G<
RF_LHPF2	16.1G<
RF_LHPF3	16.1G<
RF_LHPF4	16.1G<
RF_LHPF5	16.1G<
RF_LLOL1	16.1G<
ROMA14	12.2C< 13.3A< 13.3F<
ROMA15	12.2C< 13.3F< 13.4A<
ROMCS*	12.2C< 13.2F<
SAP713X_UDD	14.1G<
SAP713X_UDDA	14.1G<
SCART_SYNC	15.5A< 20.1G< 20.3G
SCART_SYNC_C	15.1G<
SEL_2ND_DEV	8.4A< 10.3A< 12.2H
SPDIF	14.5B> 15.3E
SRESET	12.2H> 14.5B
STRAP0	12.4C> 13.2A<
STRAP1	12.5C> 13.2A<
STRAP2	12.5C> 13.2A<
STRAP3	12.5C> 13.2A<
SWLSU	18.1G<
SWL12U	18.1G<
SWLCOMP	18.1G<
SWLFB	18.1G<
THERM	12.1G<
THERM*	12.1G<
TMDS_BACK	11.1G<
TUNER_CUBS	14.1G< 17.4G
TUNER_CUBS_R	14.2G
TUNER_SIF	14.1G< 17.5F
TVOUT_C	10.4C> 15.4A< 20.3G
TVOUT_CUBS	10.5C> 15.4A< 20.3G
TVOUT_CUBS_C	15.1G> 20.1G
TVOUT_C_C	15.1G> 20.1G
TVOUT_Y_CUBS	10.4C> 15.5A< 20.3G
TVOUT_Y_CUBS_C	15.1G> 20.1G
VC3_C	14.2G

VIDIN_C	14.2B< 14.2G< 15.3A>
VIDIN_CUBS	14.2B< 14.2G< 15.2A>
VIDIN_CUBS_C	15.1G<
VIDIN_CUBS_R	14.2G
VIDIN_C_C	15.1G<
VIDIN_C_R	14.2G
VIDIN_Y	14.1G< 14.2B< 15.3A>
VIDIN_Y_C	15.1G<
VIDIN_Y_R	14.2G
VIDP0>	12.1G<> 12.2D<> 14.4C> 14.5B>
VIDP0<..0>	12.1G<> 12.2D<> 13.2A<> 13.3A>
VIDP1>	14.4C> 14.5A<> 14.5B>
VIDP1<..0>	12.1G<> 12.2D<> 14.4C> 14.5A<>
VIDP2>	12.1G<> 12.2D<> 13.2A<> 14.4C>
VIDP2<..0>	14.5B>
VIDP3>	12.1G<> 12.2D<> 14.4C> 14.5A<>
VIDP4>	12.1G<> 12.2D<> 14.4C> 14.5B>
VIDP5>	12.1G<> 12.2D<> 14.4C> 14.5A<>
VIDP6>	12.1G<> 12.2D<> 14.4C> 14.5B>
VIDP7>	12.1G<> 12.2D<> 14.4C> 14.5A<>
VIDPHD0	12.2D> 14.5A
VIDPHD1	12.2D> 14.5A
VIDPHLK	12.2D> 14.5B
VIDPHTL	12.2D> 13.2A<> 13.3F> 14.5B>
VIDPPCLK	12.1G<> 12.2D<> 14.4C> 14.5A<>
XTRALIN	8.1G<
XTRALOUT	8.1G<

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION  
2701 SAN TOMAS EXPRESSWAY  
SANTA CLARA, CA 95050, USA  

DETAIL	DRAWING DETAIL		
CONTINUED...			
ID	p164	PAGE	22 OF 24
NAME	Richard Li	DATE	Jan 31 2003

A	B	C	D	E	F	G	H
---	---	---	---	---	---	---	---

A B C D E F G H

1	*** Part Cross-Reference for the entire design ***
2	C111 C 5.3G C112 C 5.5G C113 C 5.3H C114 C 5.4G C115 C 4.4D C116 C 5.2G C117 C 5.4D C118 C 5.4G C119 C 5.2G C120 C 5.4G C121 C 2.5B C122 C 18.2E C123 C 18.2F C124 C 2.5A C125 C 5.4H C126 C 5.2H C127 C 5.4H C128 C 5.2H C129 C 5.4H C130 C 18.4C C131 C 18.2E C132 C 19.1D C133 C 5.2H C134 C 18.4D C135 C..POL 19.1D C136 C..POL 18.3E C137 C..POL 18.3C C138 C..POL 18.3D C139 C..POL 18.3C C140 C..POL 18.3B C141 C..POL 18.3A C142 C..POL 18.3B C143 C..POL 18.3A C144 C..POL 19.2F C145 C..POL 19.2E C146 C 7.5H C147 C 6.4D C148 C 6.2F C149 C 6.3H C150 C 6.2G C151 C 6.3F C152 C 8.4B C153 C 8.4B C154 C 8.4B C155 C 8.4C C156 C 8.2B C157 C 6.2G C158 C 6.2F C159 C 6.2H C160 C 6.2G C161 C 6.2G C162 C 6.3G C163 C 6.3G C164 C 6.2G C165 C 6.3G C166 C 6.2H C167 C 6.2G C168 C 6.2H C169 C 6.2H C170 C 6.2H C171 C 6.2A C172 C 6.2A C173 C 6.2B C174 C 7.3H C175 C 7.4F C176 C 5.4F C177 C 6.5F C178 C 6.4G C179 C 6.5H C180 C 2.3A C181 C 2.2A C182 C 6.2A C183 C 6.2F C184 C 6.4G C185 C 6.4G C186 C 6.4H C187 C 6.5G C188 C 6.5G C189 C 6.4G C190 C 6.5G C191 C 6.4G C192 C 6.4H C193 C 5.3F C194 C 5.3G C195 C 5.5F C196 C 5.4F C197 C 5.3F C198 C 5.3G C199 C 5.4G C200 C 5.5G C201 C..POL 18.5G C202 C 5.3G C203 C 5.4G C204 C..POL 18.5H C205 C 5.3G C206 C 5.2B C207 C 20.2F C208 C 20.3F C209 C 20.2F C210 C 20.4B
3	C429 C 20.4C C501 C 19.2A C502 C 19.2A C503 C 19.2E C504 C 19.1B C505 C 19.3B C506 C 19.1C C507 C 19.2A C508 C 19.2C C509 C 19.3C C510 C 19.3C C511 C 19.2E C512 C 19.3E C513 C 19.2C C514 C 4.4H C515 C 18.5E C516 C 18.4C C517 C 4.2G C518 C 4.4G C519 C 4.2G C520 C 4.4G C521 C 18.5E C522 C 4.2H C523 C 18.4G C524 C 18.4C C525 C 18.4F C526 C 4.2H C527 C 4.4H C528 C 18.5F C529 C 4.4F C530 C 5.4F C531 C 4.2F C532 C 4.4F C533 C 4.2G C534 C 4.4F C535 C 4.3G C536 C 4.5G C537 C 4.2F C538 C 4.4G C539 C 4.3F C540 C 4.5H C541 C 4.3G C542 C 4.5G C543 C 4.2G C544 C 4.4H C545 C 4.3G C546 C 4.2H C547 C 4.5G C548 C 4.4G C549 C 4.2G C550 C 4.3H C551 C 4.4G C552 C 4.5F C553 C 4.2G C554 C 4.4G C555 C 4.3H C556 C 4.5H C557 C 4.2G C558 C 4.4G C559 C 2.3A C560 C 2.3A C561 C 2.4A C562 C 3.2C C563 C 2.3A C564 C 2.3A C565 C 3.3D C566 C 2.3B C567 C 11.4C C568 C 11.4B C569 C 11.4B C570 C 11.4C C571 C 7.3F C572 C 7.2G C573 C 7.3H C574 C 3.3D C575 C 2.3A C576 C 2.3A C577 C 3.2D C578 C 2.5D C579 C 2.5D C580 C 2.3A C581 C 2.3A C582 C 3.5A C583 C 3.3D C584 C 3.1C C585 C 3.2D C586 C 3.1D C587 C 3.1D C588 C 3.2C C589 C 3.2D C590 C 3.1D C591 C 2.1F C592 C 3.1D C593 C 2.2F C594 C 2.2F C595 C 2.3F C596 C 2.3G C597 C 2.3F C598 C 3.1D C599 C 7.2G C600 C 7.2F C601 C 7.2G C602 C 7.2H C603 C 7.2F C604 C 7.3G C605 C 7.3G C606 C 7.2G C607 C 7.3G C608 C 7.2G C609 C 7.2H C610 C 7.2G C611 C 2.1F C612 C 2.1G
4	C613 C 2.1G C614 C 2.2F C615 C 2.1F C616 C 2.1F C617 C 3.1C C618 C 2.1F C619 C 2.3F C620 C 2.1G C621 C 2.1F C622 C 2.1F C623 C 2.3F C624 C 7.2H C625 C 3.1D C626 C 2.1F C627 C 2.2F C628 C 2.3F C629 C 2.1F C630 C 2.2F C631 C 3.1D C632 C 2.1F C633 C 2.3F C634 C 2.1F C635 C 6.5H C636 C 2.5F C637 C 2.2F C638 C 2.2F C639 C 2.2F C640 C 6.4F C641 C 7.4F C642 C 7.5H C643 C 7.4G C644 C 7.5F C645 C 2.2G C646 C 2.2G C647 C 2.1F C648 C 3.1D C649 C 11.4C C650 C 2.3G C651 C 2.2F C652 C 2.3G C653 C 11.4B C654 C 2.3F C655 C 12.5A C656 C 2.5F C657 C 2.3F C658 C 12.4B C659 C 3.1C C660 C 12.2A C661 C 12.5A C662 C 12.4A C663 C 12.2B C664 C 8.2B C665 C 8.2B C666 C 2.2F C667 C 11.4C C668 C 11.4B C669 C 11.4B C670 C 11.4C C671 C 8.2B C672 C 3.2D C673 C 11.4B C674 C 11.4B C675 C 12.4A C676 C 8.3B C677 C 8.3B C678 C 11.4B C679 C 11.4C C680 C 7.4G C681 C 7.4F C682 C 7.4G C683 C 7.4G C684 C 7.4G C685 C 7.5G C686 C 7.5G C687 C 7.4G C688 C 7.5G C689 C 7.4H C690 C 7.4H C691 C 7.4H C692 C 7.4H C693 C 8.3B C694 C 12.4B C695 C 8.2A C696 C 11.4A C697 C 8.3B C698 C 11.4A C699 C 11.4A C700 C 8.3A C702 C 8.4B C705 C 2.1A C717 C 8.5C C721 C 8.5D C734 C 12.4G C735 C 10.3F C738 C 10.5E C739 C 10.4E C740 C 10.4E C754 C 10.5E C755 C 10.4E C756 C 10.4E C757 C 10.3C C760 C 10.5C C768 C 10.3F C769 C 10.5F C770 C 10.4F C771 C 10.4F C774 C 9.5E C776 C 9.5E C778 C 9.5B C779 C 9.4B C780 C 9.4B C782 C 9.5C C783 C 9.4C
5	NVIDIA CORPORATION 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA DETAIL DRAWING DETAIL CONTINUED... ID p164 PAGE 23 OF 24 NAME Richard L1 DATE Jan 31 2003

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

A B C D E F G H

A	B	C	D	E	F	G	H
1	L519 R 9.3C L904 R 16.3C L905 R 16.2D L906 R 16.2C L907 R 16.2C L908 R 16.2B L909 R 17.3C L910 R 16.3H LB1 L 14.5H LB2 L 19.4G LB3 L 11.5F LB4 L 9.2C LB5 L 9.1C LB6 L 10.3B LB7 L 14.4H LB8 L 20.2F LB9 L 10.3C LB10 L 18.1B LB11 L 2.4G LB12 L 8.4B LB13 L 20.2F LB14 L 16.2G LB15 L 14.1C LB25 L 15.1C LB26 L 15.1C LB27 L 15.2C LB28 L 15.2C LB501 L 3.3D LB502 L 8.1A LB503 L 11.4B LB504 L 11.4B LB505 L 11.3B LB506 L 8.3A LB511 L 10.2F LB512 L 10.1F MEC1 HEATSINK 19.4B MEC2 MEC.SCREW 19.4B MEC3 MEC.SCREW 19.5B MEC4 MEC.SCREW 19.5B MEC5 MEC.SCREW 19.5B MEC6 HEATSINK 19.5B Q1 Q_FET_N_ENH 12.4F Q2 Q_FET_N_ENH 2.4C 2.5C Q3 Q_FET_N_ENH 18.4B Q4 Q_FET_N_ENH 2.5A Q5 Q_PNP 2.5B Q6 Q_FET_N_ENH 19.2C Q7 Q_FET_N_ENH 18.3E Q8 Q_PNP 20.2E Q9 Q_FET_N_ENH 18.3G Q501 Q_FET_N_ENH 16.4E Q502 Q_FET_N_ENH 8.4B Q503 Q_PNP 11.2D Q504 Q_PNP 11.2E Q505 Q_PNP 11.2E Q908 Q_PNP 16.5B Q909 Q_PNP 17.5F Q910 Q_PNP 17.4F Q911 Q_PNP 17.2F R1 R 11.5F R2 R 11.5F R3 R 14.3G R4 R 11.5E R5 R 9.2B R6 R 9.2B R7 R 9.1B R8 R 9.1B R9 R 8.4F R10 R 15.2E R11 R 8.3F R12 R 18.4E R13 R 8.3F R15 R 8.2F R17 R 12.4F R18 R 13.2B R19 R 13.2B R20 R 13.2C R21 R 13.2C R22 R 16.4C R23 R 13.3B R24 R 13.3C R25 R 13.1F R26 R 18.1C R27 R 14.3G R28 R 14.2C R29 R 13.2C R30 R 13.3B R31 R 18.2D R32 R 13.3C R33 R 18.2D R34 R 18.2B R35 R 12.3G R36 R 12.3G R37 R 18.2B R38 L 18.1D R39 R 13.2B R40 R 13.2B R41 R 13.2B R42 R 13.2C R43 R 13.2C R44 R 13.2C R45 R 12.4C R46 R 6.5D R47 R 6.5D R48 R 6.5D R49 R 6.5D R50 R 6.5F R51 R 6.5F R52 R 6.4C R53 R 3.5F R54 R 2.3C R55 R 7.5F R56 R 7.5F	R57 R 7.4E R58 R 2.5C R59 R 2.5C R60 R 2.4C R61 R 2.5C R62 R 4.5F R63 R 5.5F R64 R 4.5F R65 R 5.5F R66 R 4.5D R67 R 4.5D R68 R 3.5B R69 R 4.4E R70 R 5.4E R71 R 4.5D R72 R 4.5D R73 R 2.5B R74 R 2.4B R75 R 18.3C R76 R 18.1F R77 R 2.5A R78 R 14.2C R79 R 14.2C R80 R 14.2C R81 R 20.3F R82 R 20.3F R83 R 20.3F R84 R 14.3G R85 R 20.3F R86 R 18.3G R87 R 18.3G R88 R 15.4E R89 R 20.3E R90 R 14.3G R91 R 12.2H R92 R 12.2H R93 R 12.2H R94 R 12.2H R95 R 12.2H R96 R 12.2H R97 R 12.2H R98 R 12.2H R99 R 12.2H R100 R 12.2H R101 R 13.1B R102 R 13.1B R103 R 13.1C R104 R 11.2D R105 R 13.2C R106 R 13.2B R107 R 13.3B R108 R 13.3B R109 R 13.3C R110 R 11.2E R111 R 11.2E R112 R 14.4D R113 R 14.4D R114 R 14.4B R115 R 14.4B R116 R 14.3H R501 R 19.2B R502 R 19.1B R503 R 19.1C R504 R 19.3C R505 R 19.2C R506 R 18.4D R507 R 19.2D R508 R 19.3D R509 R 18.3C R510 R 19.2C R511 R 14.2D R512 R 19.2B R513 R 18.4D R514 R 19.5E R515 R 19.5E R516 R 19.5E R517 R 19.2E R518 R 18.3C R519 R 18.3D R520 R 18.1F R521 R 18.5E R522 R 5.5D R523 R 5.5D R524 R 18.4F R525 R 18.4F R526 R 18.5F R527 R 18.4B R528 R 18.4F R529 R 4.4C R530 R 5.4C R531 R 18.4C R532 R 18.4C R533 R 5.5D R534 R 5.5D R535 R 18.4B R536 R 19.4E R537 R 2.4A R538 R 2.4A R539 R 19.4E R540 R 2.4A R541 R 19.4E R542 R 2.4A R543 R 2.3C R544 R 7.5D R545 R 7.5D R546 R 2.4F R547 R 2.5D R548 R 7.5D R549 R 7.5D R550 R 2.5D R551 R 7.4C R552 R 3.5A R553 R 3.5A R554 R 3.4D R555 R 3.4D R556 R 3.4H R557 R 2.4F	R558 R 3.4H R559 R 2.4F R560 R 6.4E R561 R 11.2A R562 R 11.4C R563 R 12.4A R564 R 11.2A R565 R 8.2D R566 R 8.5C R567 R 11.2A R568 R 8.2C R569 R 8.2C R570 R 3.2G R571 R 3.1G R572 R 12.2A R573 R 3.2G R574 R 2.4D R575 R 11.2A R576 R 8.4D R577 R 2.4E R578 R 12.2A R579 R 3.2G R580 R 12.2H R581 R 12.4A R582 R 12.2H R583 R 12.2F R584 R 13.4B R585 R 12.2F R586 R 13.1C R587 R 8.3C R588 R 8.3B R589 R 8.3C R590 R 8.3B R591 R 12.4A R592 R 12.4A R593 R 2.4B R595 R 11.2F R596 R 2.4B R598 R 11.2D R599 R 11.2F R600 R 13.1C R601 R 13.1B R602 R 13.1B R603 R 13.1C R604 R 11.2D R605 R 13.2C R606 R 13.2B R607 R 13.3B R608 R 13.3C R609 R 13.3C R610 R 11.2E R611 R 11.2E R612 R 11.2E R613 R 11.2E R614 R 11.2E R615 R 11.2E R616 R 18.1A R618 R 10.3A R619 R 10.3A R620 R 10.4A R621 R 10.4B R622 R 10.4A R623 R 10.4B R624 R 10.5A R625 R 10.5B R626 R 12.4C R627 R 12.4D R628 R 12.4D R629 R 12.4C R632 R 10.4B R633 R 10.4B R634 R 10.3B R635 R 10.4B R636 R 10.3B R639 R 10.4B R640 R 10.5B R650 R 9.5B R651 R 9.4B R652 R 9.4B R654 R 9.5B R655 R 9.4B R656 R 9.4B R657 R 10.2D R658 R 10.1D R659 R 10.2E R661 R 10.2E R662 R 9.4D R663 R 9.3E R664 R 11.3F R665 R 11.4F R666 R 11.4F R667 R 11.4F R668 R 11.4F R669 R 11.4F R670 R 11.3F R672 R 19.4A R690 R 17.5F R901 R 17.4F R902 R 17.2F R903 R 17.4F R904 R 17.2F R905 R 17.2G R906 R 17.4G R907 R 17.4G R908 R 17.4G R909 R 17.4G R910 R 16.2B R911 R 16.2A R912 R 16.2B R913 R 16.2A R914 R 16.2B R915 R 16.2B R916 R 16.2B R917 R 16.2B R918 R 16.2B R919 R 16.2B R920 R 17.3D	R983 R 16.3C R989 R 16.2F R990 R 17.4C R991 R 17.2C R992 R 17.2C R993 R 17.4C R994 R 17.2D R995 R 17.2F RF1 RF_MOD_LGX200T 14.1D RP1 R_PAK 5.3B 6.4B RP2 R_PAK 5.3B RP3 R_PAK 6.4B RP4 R_PAK 6.2B 6.3B RP5 R_PAK 6.2B RP6 R_PAK 7.3B RP7 R_PAK 7.3B RP8 R_PAK 7.4B RP9 R_PAK 7.2B RP10 R_PAK 7.2B RP11 R_PAK 4.3B 4.4B RP12 R_PAK 4.3B RP13 R_PAK 4.4B RP14 R_PAK 4.2B 4.3B RP15 R_PAK 4.2B RP16 R_PAK 5.3B RP17 R_PAK 5.3B RP18 R_PAK 5.4B RP19 R_PAK 5.2B RP20 R_PAK 5.2B RP501 R_PAK 4.3B RP502 R_PAK 4.3B RP503 R_PAK 4.4B RP504 R_PAK 4.2B RP505 R_PAK 5.3B 5.4B RP506 R_PAK 5.3B RP507 R_PAK 5.3B RP508 R_PAK 5.2B RP509 R_PAK 7.2B 7.3B RP510 R_PAK 5.2B RP511 R_PAK 7.2B RP512 R_PAK 7.2B 7.2B 7.3B RP513 R_PAK 7.4B RP514 R_PAK 7.3B RP515 R_PAK 7.3B 7.4B RP516 R_PAK 6.2B RP517 R_PAK 6.2B RP518 R_PAK 6.4B RP519 R_PAK 6.3B RP520 R_PAK 6.3B T901 TR_SPIN_B4F 16.3C T902 TR_SPIN_B4F 17.2C TP1 TESTPOINT 19.3E TP2 TESTPOINT 19.2E TP3 TESTPOINT 19.3E TP501 TESTPOINT 18.4F TP502 TESTPOINT 18.4C TP503 TESTPOINT 18.4H TP504 TESTPOINT 18.5G TP505 TESTPOINT 18.4A TP506 TESTPOINT 18.4B U1 U_AND_2IN 8.2F 8.3F 8.4F U2 U_MEM_FL_SER_128KX8 13.1F U3 U_VENC_CX258XX 20.2C U5 U_MEM_FL_SER_128KX8 13.2F U6 U_TEMP_ADI032 12.3F U7 U_VREG_3PIN 18.1A U8 U_VREG_SPIN 18.1C U9 U_MEM_SD_DDR_4.8MX16 6.20 6.2E 6.3D U10 U_GPU_DDR2M64X2_V1 2.1D 3.1B 3.1F 8.1C 8.3C B.4C 11.1B 11.3C 12.1B 12.1F 12.3B U11 U_MEM_SD_DDR_4.8MX16 7.1D 7.1E 7.3E U12 U_MEM_SD_DDR_4.8MX16 4.2D 4.2E 4.3D U13 U_MEM_SD_DDR_4.8MX16 5.1D 5.1E 5.3E U14 U_SHREG_SC2610 18.1F U15 U_XOR_2IN 14.2H U16 U_SLANA_1G125 10.5B U17 U_UDEC_SA971XX 14.2F U501 U_SHREG_SC2612 19.2G U502 U_SHREG_HIP6812 19.2B U503 U_SHREG_ISL6529 18.4C U504 U_MEM_SD_DDR_4.8MX16 4.1D 4.1E 4.3E U505 U_MEM_SD_DDR_4.8MX16 5.2D 5.2E 5.3D U506 U_MEM_SD_DDR_4.8MX16 7.2D 7.2E 7.3D U507 U_MEM_SD_DDR_4.8MX16 6.1D 6.1E 6.3E U509 U_SIANA_3257 10.3B 10.4B 10.4B 10.4C 10.5B U903 U_RF_MT2050 16.3D U908 U_SAW_EPCOS 17.2F U916 U_VREG_3PIN 16.2F U918 U_SAW_B1603 16.3G U919 U_SAW_EPCOS 17.2C U920 U_UDEM_TDA988X 17.3D Y2 XTAL 8.5C Y3 XTAL 14.5D Y4 XTAL 20.4B Y901 XTAL 16.5C	NVIDIA CORPORATION 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA DETAIL DRAWING DETAIL CONTINUED...		
2							
3							
4							
5							

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ID	p164	PAGE	24 OF 24
NAME	Richard Li	DATE	Jan 31 2003