

PG301 A02

Comanche 192b GDDR5, <150W, 2-way SLI
Tall DVI-I + DP + DP + DP/HDMI + DP

TABLE OF CONTENTS

Page	Description
1	Table of Contents
2	Block Diagram
3	PCI Express
4	MEMORY: GPU Partition A/B
5	MEMORY: FBA[31:0]
6	MEMORY: FBA[63:32]
7	MEMORY: FBB[31:0]
8	MEMORY: FBB[63:32]
9	MEMORY: GPU Partition C
10	MEMORY: FBC[31:0]
11	MEMORY: FBC[63:32]
12	GPU PWR and GND
13	GPU Decoupling
14	DACA Interface
15	IFPAB DVI-I-DL
16	IFPEF with IFPE DP
17	IFPF DP
18	IFPC HDMI/DP
19	IFPD DP
20	MIOA
21	MISC1: Fan, Thermal, JTAG, GPIO
22	MISC2: ROM, XTAL, Straps
23	PS: 5V, PEX_VDD, VID_PLL
24	PS: FBVDD/Q
25	PS: NVVDD Controller OVR4 option

Page	Description
26	PS: NVVDD Phase 1,2
27	PS: NVVDD Phase 3,4
28	[RESERVED]
29	PS: NVVDD OVR2+1 option
30	PS: Inputs, Filtering, and Monitoring
31	PS: Sequence and Shutdown
32	LEDs
33	PS: IOVDD Regulator
34	MECH: Bracket/Thermal


V320-2.0 change item:

- Page15:DVI add esd
- Page18:remove DP colay
- Page20:HDMI add esd
- Page21:4pin housing colay 6pin housing
- Page25:NVVDD enable phase4
- Page27:Add phase4
- Page29:remove colay NVVDD power solution
- Page30: 12V input bead change to choke
6pin power con colay 8pin con
remove 0603 MLCC colay
- Page32:stuff logo LED


V330-1.0 change item:

- All IOVDD/NV3V3 change to 3V3_F
- Page03 : 1.Remove JATG circuit
2.Remove U502/Q518/R1669/R1670/R663
 - Page09 : Remove MEMORY_ GPU Partition C
 - Page10 : Remove MEMORY_ FBC[31_0]
 - Page11 : Remove MEMORY_ FBC[63_32]
 - Page14 : Remove R176 and connect to FB_PLLVDD
 - Page15 : 1. Remove LB502/R173/R174 and connect to FB_PLLVDD
2. Remove R171
3. Change J6 footprint
 - Page16 : 1.GPU pin AT8 connector to FB_PLLVDD
2.Remove IFPE DP circuit
 - Page17 : Remove IFPF DP circuit
 - Page18 : GPU pin AT13 connector to FB_PLLVDD
 - Page19 : GPU pin AT9 connector to FB_PLLVDD
 - Page20 : Remove FRAMELOCK circuit
 - Page21 : 1.Remove R183/R185/Q32
2.Remove R641/R642/R595/R555
3.Remove I2CB/GPIO4/GPIO8/GPIO11/GPIO18/GPIO19
4.Remove I2CC/I2CB/GPIO6/GPIO12/GPIO9 level shift
5.Remove JTAG
 - Page22 : 1.Remove R628/R1641/R638/C740
2.Remove GPU BUFRST*
 - Page23 : 1.Co-lay U12
2.C753 connector to PS1_1V_RS
 - Page24 : Change MOS and Choke
 - Page26 : Change MOS
 - Page27 : Change MOS
 - Page30 : 1.Change L20/L21 footprint
2.Add 12V Current Steering circuit
3.Remove some input MLCC
 - Page31 : Remove R147/R151/R142/R143/R145
 - Page32 : 1.Remove Logo LED circuit
2.Remove IFP_IOVDD circuit
3.Remove R2/DS1
 - Page33 : 1.Remove IOVDD Regulator circuit
2.Remove R585/R581/R9
 - Page34 : Change BKT1 footprint

Block Diagram



PCI Express



MICRO-STAR INT'L CO.,LTD
MS-V330





Size Custom	Document Description 03_PCI Express	Rev 2.1
Date: Tuesday, February 02, 2016		Sheet 3 of 35

MEMORY: GPU Partition A/B

U1_GPU_G020_102_BGA1420-TEST_C0200_GPU_G0200-INT-A1-G0200-INT-A1






SCHEMATIC SYMBOL

2158 FBA



GDDR5_BGA170_MIRROR







0.31 32.65




U1_GPU_G020_102_BGA1420-TEST_C0200_GPU_G0200-INT-A1-G0200-INT-A1

SCHEMATIC SYMBOL

378 FBB











MICRO-STAR INT'L CO.,LTD


MS-V330

Rev	Custom	Document Description	04_MEMORY_GPU Partition A_B	Rev	2.1
Date	Tuesday, February 22, 2016	Sheet	4	of	36





MEMORY: FBB Partition 31..0







MEMORY: GPU Partition C/D



MEMORY: FBC Partition 31..0




MICRO-STAR INT'L CO.,LTD		
MS-V330		
Size Custom	Document Description 10_MEMORY_FBC31_0	Rev 2.1
Date: Tuesday, February 02, 2016		
Sheet 10 of 35		




GPU PWR and GND


U_GPU_G02B_102_BGA1428-TEST_G02B_GPU_G02B-INT-A1-GM02B-INT-A1




U_GPU_G02B_102_BGA1428-TEST_G02B_GPU_G02B-INT-A1-GM02B-INT-A1




U_GPU_G02B_102_BGA1428-TEST_G02B_GPU_G02B-INT-A1-GM02B-INT-A1



U_GPU_G02B_102_BGA1428-TEST_G02B_GPU_G02B-INT-A1-GM02B-INT-A1



U_GPU_G02B_102_BGA1428-TEST_G02B_GPU_G02B-INT-A1-GM02B-INT-A1



MICRO-STAR INT'L CO.,LTD


MS-V330

Rev	Doc	Rev
2.1	12_GPU PWR and GND	2.1


Date: Tuesday, February 22, 2016 Sheet 12 of 36

GPU Decoupling

FBVDDQ



NVVDD









	Under GPU	Near GPU
NVDD	90uF + 1x 330uF	88uF
SVDD	32uF	22uF
Combined (Maxwell)	122uF + 1x 330uF	110uF


DACA Interface

4,9,15,16,18,19

PS_PLLVDD




IFPAB DVI-I-DL







IFPF DP





MICRO-STAR INT'L CO.,LTD		
MS-V330		
Size	Document Description	Rev
Custom	17_IFPF DP	2.1
Date: Tuesday, February 02, 2010		Sheet 17 of 38





2. DP AUX to DP-DVI dongle: AUX pass through



MIOA/SLI Interface



MISC1: Fan, Thermal, JTAG, GPIO





MISC2: ROM, XTAL, Straps


	KEPLER	MAXWELL
STRAP0	USER_BIT [3:0]*	
STRAP1	3GIO_PADCFG_LUT_ADR*	
STRAP2	PCI_DEVID [3:0]*	
STRAP3	SOR_EXPOSED [3:0]*	
STRAP4	DP_PLL_VDD_33V*	
	PEX_MAX_SPEED*	
	PEX_SPD_CHANGE_GEN3*	
	*	
ROM_SI	RAMCFG[0]*	RAMCFG[0]*
	RAMCFG[1]*	RAMCFG[1]*
	RAMCFG[2]*	RAMCFG[2]*
	RAMCFG[3]*	RAMCFG[3]*
ROM_SO	VGA_DEVICE*	VGA_DEVICE*
	SMB_ALT_ADDR*	SMB_ALT_ADDR*
	FB[0]_APERTURE_SIZE*	PCIE_CFG*
	FB[1]_APERTURE_SIZE*	DEVID_SEL*
	PEX_PLL_EN_TERM100*	SOR0_EXPOSED*
ROM_SCLK	PCI_DEVID_EXT[5]*	SOR1_EXPOSED*
	SUB_VENDOR*	SOR2_EXPOSED*
	PCI_DEVID_EXT[4]*	SOR3_EXPOSED*

MULTI_STRAP_REF0_GND	
BINARY PRODUCTION	NC
BINARY BRINGUP	NC
MULTILEVEL	40.2k 1% to GND

MAXWELL		
STRAP0	STRAP1	STRAP2
3.3V	1.85V	0V
GCR+ ISLAND ENABLED	GCR+ DEBUG MODE	GCR+ ISLAND DISABLED



	GND	3V3
5k	0000	1000
10k	0001	1001
15k	0010	1010
20k	0011	1011
25k	0100	1100
30k	0101	1101
35k	0110	1110
45k	0111	1111




Smart Fan		
KEPLER		
XTALSSN	XTALOUTBUF F	Inferred PWM %
PJ	PJ	66 (33% HIGH)
PJ	PD	50 (25% HIGH)
PD	PJ	33 (25% HIGH)
PD	PD	0 (100% HIGH)
MAXWELL		
XTALOUTBUF F		
3.3V	1.85V	0V
66%	33%	DISABLED


MICRO-STAR INT'L CO.,LTD		
MS-V330		
Size	Document Description	Rev
Custom	22_MISC2_ROM_XTAL_Straps	2.1
Date: Tuesday, February 22, 2016		Sheet 22 of 36

PS: 5V, PEX_VDD


5V / DDC SUPPLY



1V PLL SUPPLY



VID PLL SUPPLY



PEXVDD - PEXVDD - LINEAR OPTION


ADD TESTPOINT VIA TO PEXVDD_PGOOD

Vref=0.8V

$$V_{out} = V_{ref} * (1 + R_{top}/R_{bot})$$

$$1.047V = 0.8 * (1 + 3.09K/10.0K)$$
$$1.047V = 0.8 * (1 + 3.09K/10.0K)$$

LDO Option




MICRO-STAR INT'L CO.,LTD
MS-V330

Size Custom	Document Description 23_PS_5V, PEX_VDD, VID_PLL	Rev 2.1
Date: Tuesday, February 02, 2016		Sheet 23 of 36

PS: FBVDDQ

$$V_{out} = V_{ref} * (1 + R_{top} / R_{bot})$$


$$V_{out} = V_{ref} * (1 + R_{top} / (R_{bot} || R_{bot1}))$$





GPI07	FBVDDQ
0	1.35V
1	1.55V

<= DEFAULT


PS: NVVDD Controller



PS: NVVDD Phase 1,2



[RESERVED]




MICRO-STAR INT'L CO.,LTD

MS-V330












Size	Document Description	Rev
Custom	28_[RESERVED]	2.1
Date: Tuesday, February 02, 2016		Sheet 28 of 35

PS: NVVDD OVR2+1 POWER




MICRO-STAR INT'L CO.,LTD		
MS-V330		
Size	Document Description	Rev
Custom	28_PS_NVVDD OVR2+1 option	2.1
Date: Tuesday, February 02, 2010		Sheet 28 of 35


PS: Inputs, Filtering, Monitoring and 12V Current Steering




PS: Sequence and Shutdown



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.



Remove



PS: IOVDD, NV3V3, NV12V

OVR0 1.8V REGULATOR. STUFF FOR 16nm

Remove


Special Note:
1. Place [C_OUT] close to [L_OUT]
2. Use local FB sense (refer to design guide for details)
3. Place PLL/D filter ferrite bead to the same position as FB local sense point


Gated rails required for 16nm

Remove

BYPASS. STUFF FOR 28nm

Remove





MICRO-STAR INT'L CO.,LTD

MS-V330

Size	Document Description	Rev
Custom	Remark	2.1
Date: Tuesday, February 02, 2016		Sheet 36 of 36