





PCI-EXPRESS EDGE CONNECTOR





SYMBOL LEGEND	
DN	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND
BUO	BRING UP ONLY





Recommended caps:
(see BOM for qualified values/vendors)
10uF , X6S, 0805, 6.3V, 1.4MM MAX THICK
4.7uF , X6S/X5R, 0603, 6.3V
1uF, X6S, 0402, 6.3V
100nF, X7R, 0402
10nF , X7R, 0402



[illegible]





















LDO #2: Vin = 2.5V to 3.6V MAX Vout = +1.8V +/- 3% Iout = 0.8A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling



$$V_{OUT} = V_{ref} \times (1 + R_5/R_4)$$

LDO #3: Vin = +1.70V to 2.1VMAX Vout = +1.1V +/- 3% Iout = Up to 1.3A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling




$$V_{OUT} = V_{ref} \times (1 + R5/R4)$$

LDO #6: For fixed output voltage: $V_{in} = +1.70V$ to $2.1V$ MAX $V_{out} = +1.20V$ $\pm 3\%$ $I_{out} = 1.3A$ (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling


LDO #6: For tracking VDDC: V_{in} = TBD V_{out} = TBD I_{out} = 1.3A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling

See BOM for Qualified Option



$$V_{OUT} = V_{ref} \times (1 + R_5/R_4)$$

NSR0320MW2T1G


Regulators for +5V, +5V VESA and +5V VESA2




$$V_{out}(V) = V_{ref} (1 + R_2/R_1)$$





$$V_{out}(V) = V_{ref} (1 + R_2/R_1)$$





$$V_{out}(V) = V_{ref} (1 + R_2/R_1)$$

CONFIDENTIAL / PROPRIETARY TO ADVANCED MICRO DEVICES 7207 Advanced Micro Devices The AMD R670 schematic and design is the exclusive property of AMD and is provided to you under license. This license is non-transferable and is provided only to you or to entities under a non-disclosure agreement with AMD. AMD makes no representations or warranties of any kind regarding this evaluation or the information contained herein. AMD makes no representations or warranties of any kind regarding this evaluation or the information contained herein. AMD makes no representations or warranties of any kind regarding this evaluation or the information contained herein. AMD makes no representations or warranties of any kind regarding this evaluation or the information contained herein.	Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario
AMD 	Date: Friday, September 07, 2007 Sheet 14 of 21 Rev 2
Title RH RV670 - Linear Regulators	Doc No. 105-B340c-00



<p>CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC. 7207 Alvarado Micro Drive Alvarado, Texas 76009 AMD Board Schematic and design is the exclusive property of AMD and is provided only to entities under a non-disclosure agreement. Any reproduction or distribution of this schematic or design without the written permission of AMD is strictly prohibited. Use of the schematic and design for any purpose other than the evaluation requires a Board Technology License Agreement. For more information regarding the schematic and design, including, but not limited to, the terms and conditions of the license, please contact AMD Sales and Marketing Department. AMD and its subsidiaries assume no liability for any purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.</p>	<p>Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario </p>
<p>Title: RH RV670 - TV OUT</p>	<p>Date: Friday, September 07, 2007 Sheet 17 of 41 Rev 2 Doc No: 105-B340x00-0</p>





<div>AMD</div>			Title			Schematic No.		Date:		
			RH PCIE RV670 512MB GDDR3 DUAL DL-DVI-I VO FH			105-B340xx-00		Friday, September 07, 2007		
			REVISION HISTORY			NOTE: This schematic represents the PCB, it does not represent any specific SKU. For Stuffing options (component values, DNI , ? please consult the product specific BOM. Please contact AMD representative to obtain latest BOM closest to the application desired.			Rev 2	
Sch Rev	PCB Rev	Date	REVISION DESCRIPTION							
0	00A	07/05/11	Initial design for RV670 GDDR3 (Revival) based on B339							
1	00B	07/08/1	<div>(pg 1) Adding R1 and connecting switch #7 of TSW1. Some mother boards require B7 to be grounded. Table-1 updated accordingly</div> <div>(pg 7) Adding R64 and MR64 to select HOT_PLUG_DET or ThermoINT as the interrupt source.</div> <div>(pg 13) Adding R1617, MR1617, R1616, Q1613, R1615, R1618, and R1619 as option to support hot plug detection of external cable.</div> <div>(pg 13) Adding R1282, MR1282, R1283, MR1283, R1284, MR1284, R1281, R1285, Q1280, and C1280 as option for thermal protection for VDDC SMPS MOSFETs</div> <div>(pg 13) Adding MC1603 (overlapped with C1603)</div> <div>(pg 14) Adding D870 as option for power up sequencing</div> <div>(pg 18) Adding heatsink symbol/footprint</div> <div>(Layout) Increasing spacing between DDC4DATA & DDC4CLK going to U1270 to reduce the crosstalk</div>							
2	00	07/09/06	<div>(pg 16) Adding back C2001</div> <div>(pg 13) Removing overlapped parts R1284, and MR1283 to address DFM</div> <div>(pg 13) Adding C1660, C1661, and C1662 to improve EMI</div> <div>(Layout) Fill in the gap between vias in +VMDD and +VDDC planes</div>							

