


RV610 GDDR3-136 FH 6-Layer
REV 0



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title	RH RV610 128MB DDR2-BGA84 16MX16 VO dDVI			Rev
Size	Document Number	105-B170xx-00		Rev
Date	Friday, April 27, 2007	Sheet	19	of 19

PCI-EXPRESS EDGE CONNECTOR




SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 947-2600


Title	RH RV610 128MB DDR2-BGA84 16MX16 V0 dVLI		
Size	Document Number	105-B170xx-00	Rev 21
Date	Friday, April 27, 2007	Sheet 1	of 19



AT&T Technologies Inc.

1 Commerce Valley Drive East
Markham, Ontario


Canada, L37 7X6 (905) 882-2600			
Title RH RV610 128MB DDR2-BGA84 16MX16 VO dDVI			
Size	Document Number	Rev	
Custom	105-B170xx-00	21	
Date:	Friday, April 27, 2007	Sheet	3 of 19



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title		RH RV610 128MB DDR2-BGA84 16MX16 VO dDVI			
Size B	Document Number			105-B170xx-00	Rev 21
Date:	Friday, April 27, 2007			Sheet 6 of 19	


CHANNEL A: RANK 0 128MB DDR2



ATI Technologies Inc.

1 Commerce Valley Drive East
Markham, Ontario
Canada L3T 7W6
(905) 882-2600

Title: RH RV610 128MB DDR2-BGA84 16MX16 VO dDVI
Size: C Document Number: 105-B170xx-00 Rev: 21
Date: Friday, April 27, 2007 15:00 7 of 19



List of supported foodprint

The following ICs are not necessarily evaluated by ATI, please refer to BOM for evaluation status

ANPEC APW7120/APW7065 (12V)

CAT CAT7583 (12V)

INTERSIL ISL6545



NEXSEM NX2114/2307

RICHTEK RT9214/RT8101


OnSemi ON1582

uPI UP6101 (No Ext Vref in)


uPI UP6103 (with Ext_Vref in, can use voltage console UP6261 to change Vout)




INSULATION CIRCUIT



FILTERED SMPS VCC



BOOT CIRCUIT



Layout guideline for Nexsen NX2114/2307

- 1-Position the controller (U703) such that LGate(pin4) is the closest to gate of the MOSFETs. You can place the gate resistors R721 and R722 next to the gate of the MOSFETs. Make the gate drive traces (PW_MVDCD_LSD and PW_MVDCD_HSD) as short and as wide as possible to reduce the trace inductance.
- 2-Place the bypass capacitors for Vcc well as Boost caps as close to the controller as possible. They are as follows;
- Vcc bypass cap is C703, and Boost cap is C705.
- 3-Voltage amplifier compensation network. Place C714 close to the pin 7. Place the rest of the compensation network close to the pins 7 and 6. These are R710, R711, R713, C713 and R712, C711 and C712.

SMPS02- Regulator for MVDD
Vout = 1.8V ~ 2.85V

Part	Vout	RFB1	RFB2
0.8V Ref	2.03V (1.98V~2.08V)	4.99K p/n 3160499100G	3.24K p/n 3160324100G
	1.8V (1.78V~1.86V)	4.99K p/n 3160499100G	3.92K p/n 3160392100G

SMPS02 Specifications

	Nominal Value	Tolerance	Adjustable range / Notes
Vin (power stage)	12V	± 5% PCIe	ATX12V ver. 2.2 ± 5%
Vout	2V	± 2%/2%	1.8V - 2.85V
Vout ripple (DC)		50mVpp	
Iout	6Aavg, 8Adc max		
Step load		3Amax	
Vout ripple (AC)	± 10% or 200mVpp @ 3A step load		
Switching Freq.		~300kHz	TBD
Protections			



ATI Technologies Inc.

1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title RH RV610 128MB DDR2-BGA84 16MX16 VO dDVI

Size	Document Number	105 R170xx 00
------	-----------------	---------------

Customer:	105-B170xx-00	21
Date:	Friday, April 27, 2007	Sheet 9 of 19



2	1
---	---

$$T_j(\text{rise})_{\text{max}} = 1.35W \times 50C/W(50 \sim 70\text{mm sq. Cu}) = 67.5C$$


MEM PWR INPUT	INSTALL	DO NOT INSTALL
3.3V BUS (3V3_BUS_F)	R801 R802	R602 R701 or B701
12V (+VDDC_S)	R602 R701 or B701	R801 R802

$$P_{\text{Reach}} = 1.5W/5 = 300mW < 500mW * 70\%$$

MEMORY POWER CHANNEL TO EASE LAYOUT CONGESTION OF LP BOARD. MEMORY POWER CHANNEL CAN BE USED TO DELIVER SOURCE VOLTAGE TO MVDD SMPS OR LINEAR REGULATORS (12V IN OR 3.3V IN)





$$V_{OUT} = V_{ref} \times (1 + R_5/R_4)$$



$$V_{OUT} = V_{ref} \times (1 + R_5/R_4)$$

Memory Power Channel Source Selection




 Should be placed near SPMS, NOT near U1200


ASIC GPIO(x2) to control VDDC Voltage.

VDDC Voltage Settings Using GPIOs

PWRCTRL_1 GPIO 20		PWRCTRL_0 GPIO 15	Output Voltage (V)		
		Rf1= Rf2=	Rf1= Rf2=	Rf1= Rf2=	
0	0				
0	1				
1	0				
1	1	1	0	1	Power-up Default



THESE ARE STITCHING CAPACITORS. THEIR PLACEMENT IS LAYOUT DEPENDANT.



ATI Technologies Inc.





1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title	RH RV610 128MB DDR2-BGA84 16MX16 VO dDV
-------	---

Size	Document Number	105 D470	00	Rev
------	-----------------	----------	----	-----

State	DOCUMENT NUMBER	105-B170xx-00	Page	21
Custom				
Date:	Friday, April 27, 2007	Sheet	10	of 10

Date: Friday, April 27, 2007 Sheet 10 of 19


$$V_{OUT} = V_{ref} \times (1 + R5/R4)$$
$$V_{OUT} = V_{ref} \times (1 + R_5/R_4)$$


ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title RH RV610 128MB DDR2-BGA84 16MX16 VO dDVI

Size	Document Number	105-B170xx-00
------	-----------------	---------------

C	100-5170XX-00	21
Date:	Friday, April 27, 2007	Sheet 11 of 19


2	1
---	---

PIN BASED STRAPS

PSYNC
DVALID

(3) VID_[7..0]

(3) GPIO_[13..0]




Pull-Down Resistors are for BU until built-in pull-downs are verified.



Overlap pads to save space
and to prevent assembly of
both resistors.


Layout






GPIO(0) - TX_PWRS_ENB (Transmitter Power Savings Enable)ATI PCIE FEATURE I 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)	
GPIO(1) - TX_DEEMPH_EN (Transmitter De-emphasis Enable)ATI PCIE FEATURE II 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for Desktop)	
GPIO(3,2) - ATI Internal Use Only - Reserved (Default: 00)	
GPIO(4) - DEBUG_ACCESS ATI Internal Use Only - Reserved (Default: 0)	
GPIO(5) - ATI Internal Use Only - Reserved (Default: 0)	
GPIO(6) - ATI Internal Use Only - Reserved (Default: 0)	
GPIO(7) - TV OUT STANDARD (Jumper position overwrite resistor settings) 0 - PAL TVO (Jumper is closed) 1 - NTSC TVO (Jumper is open)	
GPIO(8) - ATI Internal Use Only - Reserved (Default: 0)	
GPIO(9,13,11) - CONFIG3_0 IF BIOS_ROM_EN=1 (default) (GPIO_22) defines the primary memory aperture size. If BIOS_ROM_EN = 0, then Config[2,0] ATmel - AT25F512A (512 kbit) :0010 (Config 3 = don't care). x000 : 128MB AT25F1024A (1 Mbit) :0011 x001 : 256MB ST Microelectronics - M25P16A (512 kbit) 0100 x010 : 64MB M25P10A (1 Mbit) 0101 x011 : 32MB M25P20 (2 Mbit) 0101 x100 : 512MB Chingis (formerly FMC) x101 : 1GB Pm25LV512 (512 kbit) 0100 x110 : 2GB Pm25LV010 (1 Mbit) 0101 x111 : 4GB	
GENERICC, GENERICB - ATI Internal Use Only - Reserved (Default: 0)	
VSYNC - VIP_DEVICE_STRAP_EN 0: Slave VIP host port devices present (use if Theater is populated) 1: No slave VIP host port devices reporting presence during reset (use for configurations without video-in)	
HSYNC - ATI Internal Use Only - Reserved (Default 0)	
PSYNC - VGA DISABLE : 1 for disable (set to 0 for normal operation)	
GPIO_21 - ATI Internal Use Only - Reserved (Default: 0)	
VID_0 - ATI Internal Use Only - Reserved (Default: 0)	
VID_1 - MSI_DIS (Default: 0)	
VID_2 - ATI Internal Use Only - Reserved (Default: 0)	
VID_3 - BIF_AUDIO_EN 0 - Disable HD Audio 1- Enable HD Audio	
VID_4 - ATI Internal Use Only - Reserved (Default: 0)	
VID_5 - 64BAR_EN_A (Default: 0) Enable 64-bit BARS	
VID_6,7 - ATI Internal Use Only - Reserved (Default: 00)	
VSYNC - DDR2_VENDOR_SELECT ATI Board Feature I (see GPIO_18)	
HSYNC2 - ATI Internal Use Only - Reserved (Default: 0)	
BIF_CLK_PM_EN 0 - Disable CLKREQ# power management capability 1 - Enable CLKREQ# power management capability	
GPIO_15 - FOR FUTURE EXPANSION	
GPIO_22_ROMCSb - Enable external BIOS ROM device (Default 1)	
GPIO_18 - DDR2 MEM VENDOR [V2SYNC.GPIO_18] ATI Board Feature I QUIMONDA [0:0] HYNIX [0:1] SAMSUNG [1:0]	

Title		RH RV610 128MB DDR2-BGA84 16MX16 VO dDVI	
Size	Document Number	105-B170xx-00	Rev 21
Date:	Friday, April 27, 2007	Sheet 12	of 19

Place close to Connector
Pseudo differential RGB signals should be routed from the ASIC to the display connector without switching reference plane or running over split plane
Resistors are footprint options for the inductors. Footprints should be overlapped. (R1024-26)





Optional ESD Protection Diodes



DB15 pin	Standard VGA	DDC1 Host	DDC2B or DDC2B+ Host	DDC2AB Host	DDC1/2 Display
11	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Optional
12	Monitor ID bit 1	Monitor ID bit 1	Monitor ID bit 1	Monitor ID bit 1	Optional
4	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Optional
15	Monitor ID bit 3	Open	Open	Open	Optional
9	N/C	50mA min	50mA min	300mA min	Optional
Support	No	Yes	Yes	No	Yes



Based on VESA Display Data Channel (DDC) Standard Ver. 3 Dec. 15, 1997



TMDS_2(Daul_Link) + DAC_1-CRT




Place close to Connector
Pseudo differential RGB signals should be routed from the ASIC to the display connector without switching reference plane or running over split plane



SYNC and DDC should be routed from the ASIC to the display connector without switching reference plane or running over split plane

Optional ESD Protection Diodes



2X8 HEADER FOR VGA RIBBON CONNECTOR



TMD5_1(Single_Link) + DAC_2-CRT



ATI Technologies Inc.

1 Commerce Valley Drive East
Markham, Ontario
Canada L3T 7Y5
(905) 882-2600

Title	RH RV610 128MB DDR2-BGA84 16MX16 VO dDVI		
Size	Custom	Document Number	105-B170xx-00
Date	Friday, April 27, 2007	15	Rev 21



ATI Technologies Inc.


1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 952-2600

Title: RH RV610 128MB DDR2-BGA84 16MX16 VO dDVI



Size: C Document Number: 105-B170xx-00 Rev: 21

Date: Friday, April 27, 2007 Sheet: 15 of 19


LM63 is for RV610 BU, until built-in fan controller is verified.



For RV610 BU, to verify built-in fan controller with 2-pin fan



CRITICAL TEMPERATURE FAULT



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 952-2600

Title	RH RV610 128MB DDR2-BGA84 16MX16 VO dDVI		
Size	Document Number	105-B170xx-00	Rev
C	Date:	Friday, April 27, 2007	Sheet 16 of 19

DIVINGA SCREWS

ASSY-SCREW1
SCREW
JACKPOST, HEX, 3/16 AF, 4-40 INT/EXT
ASSY

ASSY-SCREW2
SCREW
JACKPOST, HEX, 3/16 AF, 4-40 INT/EXT
ASSY



ASSY-SCREW5
SCREW
JACKPOST, HEX, 3/16 AF, 4-40 INT/EXT
ASSY


ASSY-SCREW3
SCREW
JACKPOST, HEX, 3/16 AF, 4-40 INT/EXT
ASSY

ASSY-SCREW4
SCREW
JACKPOST, HEX, 3/16 AF, 4-40 INT/EXT
ASSY

ASSY1
BRACKET
8020040100G

ASSY2
BRACKET
LP
8020040400G






RH RV610 256MB/128MB DDR2-BGA84 32/16Mx16 VO dVBI
 PN 109-B17031-00
 APRIL 26, 2007
 DESIGNER DORINA A.\SVETLANA O.


ASSEMBLY TOP
 SHEET 1 OF 2

RESTRICTION NOTICE

THIS PCB ARTWORK CONTAINS INFORMATION WHICH IS PROPRIETARY TO AND IS THE PROPERTY OF AMD, AND MAY NOT BE USED, REPRODUCED OR DISCLOSED IN ANY MANNER WITHOUT EXPRESS WRITTEN PERMISSION FROM AMD.

©2007 Advanced Micro Devices



 <p>PCBCAD GROUP ADVANCED MICRO DEVICES</p>	<p>DESIGNER DORINA A./SVETLANA O. APRIL 26, 2007 PN 109-B1031-00 RH RV610 526WB\158MB DDR5-BGA84 35\16Wx16 VO 9DA1</p>
<p>© 2007 Advanced Micro Devices IN ANY MANNER WITHOUT EXPRESS WRITTEN PERMISSION FROM AMD. THE PROPERTY OF AMD, AND MAY NOT BE USED, REPRODUCED OR DISCLOSED THIS PCB ARTWORK CONTAINS INFORMATION WHICH IS PROPRIETARY TO AND IS RESTRICTION NOTICE</p>	