

30P126 - NV30 Production Board

30P126_A05 - NV30 FC BGA, 128MB DDR2 (4Mx32), VGA, External TMDS(Dual-Link)

Table of Contents:

Page#

| | |
|------------------------------------|------|
| 1.a. AGP 8X Interface | ...3 |
| 2.a. Memory | ...4 |
| b. Memory: Bank1: FBA & FBB | ...5 |
| c. Memory: Bank1: FBC & FBD | ...6 |
| d. Memory: Bank2: FBA & FBB | ...7 |
| e. Memory: Bank2: FBC & FBD | ...8 |
| 3.a. DAC and PLL | ...9 |
| b. DACA Output | ..10 |
| c. DACB Output | ..11 |
| 4.a. Internal TMDS | ..12 |
| b. DVO/VIP Interface | ..13 |
| c. DVOA: Dual-Link External TMDS | ..14 |
| e. DVI-I (TMDS) Connectors | ..15 |
| 5.a. External VIVO | ..16 |
| b. DIN Connector(TV, VIVO, Stereo) | ..17 |
| 6.a. Firewire | ..18 |
| 7.a. BIOS, Straps, Misc | ..19 |
| 8.a. GPU GND and Thermal GND | ..20 |
| 9.a. Power Supply I | ..21 |
| b. Power Supply II | ..22 |
| c. Power Supply III | ..23 |
| d. NVVDD Voltage Select | ..24 |
| e. Memory Additional Decoupling | ..25 |
| f. FBVDD Crnt Supplement & NV3V3 | ..26 |
| 10.a.Mechanical | ..27 |

Calibration Resistors

AGPCALPD_VDDQ - 50 Ohm to AGPVDDQ (0.75v)
AGPCALPU_GND - 50 Ohm to GND (0.75v)
FB_CAL_PD_VDDQ - 47.5 Ohm to FBVDDQ (0.2v)
FB_CAL_PU_GND - 47.5 Ohm to GND (0.2v)
FB_CAL_CLK_GND - 550 Ohm to GND (1.2v)
FB_CAL_TERM_GND - 47.5 Ohm to GND (0.2v) (or something close)
SAGPCALPD_VDDQ - 50 Ohm to SAGPVDDQ (0.75v)
SAGPCALPD_VDDQ - 50 Ohm to SAGPVDDQ (0.75v)
SAGPCALPU_GND - 50 Ohm to GND (0.75v)
SAGPCALPU_GND - 50 Ohm to GND (0.75v)
SAGPCALPU_GND - 50 Ohm to GND (0.75v)
D1D2_CAL_PD_VDDQ - 50 Ohm to VDDQ
D1D2_CAL_PD_GND - 50 Ohm to GND

GPIO Assignments

| GPIO | Type | Function |
|--------|------|---|
| GPIO_0 | IN | LOAD_TEST (Quickswitch) |
| GPIO_1 | IN | Hot Plug/Unplug from DVI- Secondary -Bottom |
| GPIO_2 | OUT | Fan PWM Control, LOW=FAN off, HIGH=FAN on |
| GPIO_3 | OUT | Select NVVDD VSEL2 |
| GPIO_4 | | Reserved |
| GPIO_5 | OUT | Select NVVDD VSEL0 |
| GPIO_6 | OUT | Select NVVDD VSEL1 |
| GPIO_7 | OUT | SEL_2ND_DEV (Quickswitch) |
| GPIO_8 | IN | GPU_SLOW_MODE#(THERM_ALERT# & EXTSENSE) |
| GPIO_9 | IN | Reserved |



FAN will RUN when GPIO_2 is tristated.

Connector I2C Assignments

| Display Connector | NV30 Output | I2C Channel |
|-------------------|-------------|-------------|
| VGA | DAC A | A |
| DVI-I (south) | DAC B+DVO A | B |
| DIN | DAC B | C |

* * * NOTE: * * *

Internal TV, Power Topology



SKU SCH 602-10126-0003-005

SCH Ver:13

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



| DETAIL | DRAWING DETAIL | | |
|--------|-----------------------|------|-------------|
| | CONTINUED... | | |
| ID | p126_a05_sch | PAGE | 1 OF 32 |
| NAME | 140-10126-000-005-X13 | DATE | FEB-14-2003 |

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

History:P126-A00

PLEASE REFER PREVIOUS VERSION SCHEMATICS(A04)

History:P126-A01

- X01 10/08/02
- X02 10/09/02
- X03 10/10/02
- X04 10/12/02
1. Add pullup and pulldn for Master Si1178 to support Si1164/166 in the same location
2. Dual Mode Strap on Slave S11187 was tied to S11A_AVCC(3.3V). now connected to S11A_VCC(3.3V)
1. Change AGP CAL PU/DN is changed from 56ohm to 50ohm prallel combination.
1. Stuff AGVREFCG circuit and Change R594 from Nostuff 121K to stuff 158 K.Vref=350mV
1. FBVTT cap values as per SI- C728, C729, C730, C731 from 1000pF to 2.2nF
- C749, C773, C597, C585, C560, C521, 0.01uF(10nF) to 0.022uF(22nF)
2. Add more clarity to block diagram.

History:P126-A02

- X00 10/14/02
- X01 10/15/02
- X02 10/20/02
- X03 10/24/02
- X04 10/25/02
- X05 10/26/02
- X06 10/28/02
- Created New project from A01. Add min PCICLK length Constraint.
1. Update netnames for E-Tools
- Change TMDS Termination from No-Stuff to Stuff (NVPN 195-23000-0003-000)
- C87 - 10F 0805 Cap on 12V AGP from 036-30105-0076-000 to 036-30105-0057-000
- 1.Replaced varoius not for new design parts(147 error)
- 2.Connect un used PG chip input to 3.3V rail as per Intersil recommendation
- Add 12V pull up and pull down as per Intersil on power good chip o/p. To be used when no PG chip.
- Add series termination res to FRWR interface.
- 1.Add anAdjustable LDO for DVOA_VDD rail to provide 3.0V from AGP3.3V rail
- 2.Add a decap for FB_CAL_CLK_GND, FB clock Bias pin.
- 3.Change R31 to 1K from 6.8K, R753 to 3.3K from 10K so the EXT_SENSE signal falls low quickly(< 650uS).
- 4.Add more notes for EXTSENSE and GPU_SLOW_MODE signals usage for s/w.
- 1.Change FB Vref voltage divider from using 120R to 1K.
- 1.C658 was No stuff, change it to stuff, it is not under Heat sink.
- 2.Update Remote sense cap assy as per layout and bom.

History:P126-A03

- X01 10/30/02
- 1.Change C737, C738, C783, C784 to 0603 from 0402
2. PCB A02 was not gerbered correct, corrected PCB is A03. Rolling SCH for A04

History:P126-A04

- X00 11/04/02
- X01 11/05/02
- X02 11/07/02
- X03 11/08/02
- X04 11/12/02
- X05 11/21/02
- 1.Change U506 to 0.5% part
- 1.Change NVVDD compensation to R608,R589,C598 to No stuff, C604 =0.1uF, R573 = 39K.
- 2.NVVDD, FBVDD Inductor of 3mohm type from 6mohm type.
- 3.Cange FAN circuit CAPs to 0805 from 0603.
- 1.Do changes for Barry III, FBCAL-357ohm,Add 1pF cap for FBVREF.
- 2.No stuff CLK_Bias cap. DANGER.
1. Add a diode in parallel to Q507, Cahnge R536, FBVDDQ 0Cset to 56.1k from 95.K
1. IFPRSET changed from 1K to 1.5K.
2. CLK term at Memory cahnged to 226R,Zq for 128MB is 182R, 64MB is 90.9R, DAC Rest is 68R
3. FBVDDQ lower FET is chagned to higher current version.
4. FB I/O CAL is 20R, CLK Term is 40R, CLK CAL is 549R for 226ohm surce term, 357ohm for 100ohm CLK source term
5. DVOA Reg Rtop-976ohm, Rbot 698R for standard values instead of 180R 5% and 137R 5%
1. Change Q511, for Idmax from 12A to 18A @ 25degC.

History:P126-A05

- X00 11/22/02
- X01 11/25/02
- X02 11/26/02
- X03 11/30/02
- X04 12/02/02
- X05 12/03/02
- X06 12/04/02
- X07 12/05/02
- X08 12/05/02
- X09 12/06/02
- X10 12/08/02
- X10 12/09/02
- X11 12/27/02
- X12 12/30/02 to 01/14/03
- X12a 30/1/03
- X13 02/14/03
1. Add pull down to TSTM0DE pin, Add pull up to 6225-0deg Phase, Replace FBVDD fets to 20V Vgs from 12 VGs
2. Remove cap for FB_CAL_CLK_GND, ADD cap for FBVREF to FBVDDQ, Add one more 1200uF CAP for FBVDD
3. ISL6569 and FET drivers on same power node, EXTSENSE moved to EXT_5V, Add EZ1117 Reg for GPU 3v3
1. Remove Firewire section. Change R804(10K) from 5% to 1%, R805 from 1.5K to 1.4K 1%. See notes.
1. Remove TAB bracket, Replace SlimVGA w/ standard VGA, Add pull down to hot plug ckt,
2. Move FBVDDQ to EXT_5V from EXT_12V. Add gating FETs instead of Diodes. Remove FRMRVDD, Inductor, 2caps
3. For NVVDD PS EXT_12V is through a gating FET instead of Diode/No diode.
4. Add discrete logic AND for EXTSENSE using Ext12V and Ext5V.
5. Remove Supplemental power connection resistors to FBVDD rail, No CGND2
6. Swapped LOAD_TEST, GPIO3_VSEL2 nets to GPU.
7. Set Higher threshold to disconnect AGP rails when EXT rail is used by using Voltage divider
1. Move DVI_HPD pull down before series resitor, otherwise it was forming a voltage divider..
2. Delete Firewire enable strap(pull up)..
3. Add Placement note for signal: 3V3_6529 to be 330mOhm, it is already 330mohm..
4. Delete 8 nos, 0805 res on signal FB_3.3V - Suppemetal power ckt.
5. Add Zener threshold detector for 12V ext detect
6. Enable AGP-Rail FETs directly by EXT_Rails. Body diode helps Rail transistions
1. C830 and C834 can not be connected to NV3V3, move to 3v3 as it was.
1. Move following from 3V3 to A3V3 for layout: R55, R56, U12, C265, R720, R719, R678.
2. Move following from 3V3 to NV3V3 for layout: R608, R604, R605, R606.
3. Change FBVDDQ PS input cap from 80mm to 100mm cap with > 4.0A ripple current
1. Update:Block diagram, Power topology, GPIO table, descriptions as per A05 baord
2. R702 changed to A3V3 from 3V3
3. The following changed from 3V3 to NV3V5: U8-DID2 power pins, C701, R601, Q514
4. New NET AGP_12V_OFF and 0402 cap and a resistor.
5. New NET AGP_5V_OFF and 0402 cap and a resistor
- . Add GPIO control using FET, each fet controls only 3 VID pins
1. R795, R796 changed to 0402 from 0603.Added a cap to CGND to STERE0_5V_C
2. Update BRKT1
1. Updated GPIO Pages
1. Resequenced RefDes
1. Adjusted Resistor Values for External Sense Circuit
2. Changed Upper FET of 6225 to IRF7822
3. Removed 3 Resistors to bridge NV_S to 3V3_6529 (not required after removing option to strap power to 3V3)
1. FAN circuit-Upper Cap changed to 0.01uF from 1uF, Lower caps No stuff, update variant for bracket.
1. NVVDD Risen changed from 2.2K(13.5A/phase) to 2.32K 1%(13.9A/Phase) for better availability
2. Update DAC Rsets,Terminations. Update NVVDD default 1.2V, FBVDDQ=2.5V, MemCalib&Terms.
3. Update 470uF/16V,0.01uf/10V, 100pF/16V, Update Vairant as per latest BOM.
1. Add MEC5 extra screw for Fxflow bracket to keep 2nd slot open for air vent
- Add following items to SingleLink DVI BOM.
1. C905,C932,C939,C940- 4.7UF/0805
2. C906, C911,C912, C928, C934, C936, C937 - 100PF/0603
3. C907, C930, C933, C935, C938 - 036-20104-0056-000 -0.1UF/0603

FOR 128MB sku

NVVDD:0.8 to 1.5V Default 1.2V
NV3V3:3.5V
FBVDD:2.6V
FBVDDQ:2.5V
FBVTT:0.5+FBVDDQ
GPU Vref:0.5+FBVDDQ
MEM Vref:1.08V
CS Delay:5pF +/-0.25pF has 4.7pF as alternate.
Zq:200R 1%
CLK TermMemory: 200R 1%
FB_CL_TERM_GND(R620): 47.5R 1%
FB_CAL_CLK(R628): 549R 1%
FB_CAL_PU/PD(R621/623):47.5 1%.

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA




| DETAIL | DRAWING DETAIL | |
|--------|-----------------------|------------------|
| | CONTINUED... | |
| ID | p126_a05_sch | PAGE 2 OF 32 |
| NAME | 140-10126-000-005-X13 | DATE FEB-14-2003 |

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

SANTA CLARA, CA 95050, USA

2.a. Memory




2701 SAN TOMAS EXPRESSWAY

CONTINUED...

| | |
|------|-----------------------|
| NAME | 140-10126-000-005-x13 |
| | |



2.c. Memory: Bank1: FBC & FBD



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION


2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA




| | | |
|--------|-----------------------|------------------|
| DETAIL | Memory Page 2 | |
| ID | p126_a05_sch | PAGE 6 OF 32 |
| NAME | 140-10126-000-005-X13 | DATE FEB-14-2003 |

2.d. Memory: Bank2: FBA & FBB


FBA




FBB




Decoupling for FBA



Decoupling for FBB



FBA



FBB



NET RULES
NET
PHYSICAL

FBZQ1 12MIL TRACE
FBBZQ1 12MIL TRACE

NVIDIA CORPORATION


2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



| DETAIL | DRAWING DETAIL | |
|--------|-----------------------|------------------|
| ID | p126_a05_sch | PAGE 7 OF 32 |
| NAME | 140-10126-000-005-X13 | DATE FEB-14-2003 |

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

| | | | | | | | |
|---|---|---|---|---|---|---|---|
| A | B | C | D | E | F | G | H |
|---|---|---|---|---|---|---|---|




| | | |
|----|--------|-------------|
| IN | FBCZQ1 | 12MIL_TRACE |
| IN | FBDZQ1 | 12MIL_TRACE |


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

| | | | |
|------|-----------------------|------|-------------|
| ID | p126_a05_sch | PAGE | 8 OF 32 |
| NAME | 140-10126-000-005-X13 | DATE | FEB-14-2003 |


3.a. DAC and PLL DACA



DACB




XTAL/PLLVD



| NET RULES | | |
|-------------|-------------|---------|
| NET | PHYSICAL | VOLTAGE |
| XTALIN | 18MIL TRACE | |
| XTALOUT | 18MIL TRACE | |
| DACA_VDD | 12MIL TRACE | 3.3V |
| DACA_VREF | 5MIL TRACE | |
| DACA_RSET | 5MIL TRACE | |
| DACB_VDD | 12MIL TRACE | 3.3V |
| DACB_VREF | 5MIL TRACE | |
| DACB_RSET | 5MIL TRACE | |
| TV_RSET_SEL | 5MIL TRACE | |
| PLLVD | 12MIL TRACE | 3.3V |

DAC Sync Buffer



NVIDIA CORPORATION


2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



| DETAIL | DRAWING DETAIL | |
|--------|-----------------------|------------------|
| | CONTINUED... | |
| ID | p126_a05_sch | PAGE 9 OF 32 |
| NAME | 140-10126-000-005-X13 | DATE FEB-14-2003 |

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

3.b. DACA Output



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA




| | | | |
|--------|-----------------------|------|-------------|
| DETAIL | DRAWING DETAIL | | |
| | CONTINUED... | | |
| ID | p126_a05_sch | PAGE | 10 OF 32 |
| NAME | 140-10126-000-005-X13 | DATE | FEB-14-2003 |

3.c. DACB Output


Quickswitch for DACB

Place Quickswitch near DACB filter



RGB-FILTER

DACB output



NET RULES

| NET | SPACING |
|---------------|---------|
| DACB_RED | 20MIL |
| DACB_GREEN | 20MIL |
| DACB_BLUE | 20MIL |
| DACB_RED_SW | 20MIL |
| DACB_GREEN_SW | 20MIL |
| DACB_BLUE_SW | 20MIL |
| DACB_RED_C | 20MIL |
| DACB_GREEN_C | 20MIL |
| DACB_BLUE_C | 20MIL |
| COUT | 20MIL |
| CVBS_YOUT | 20MIL |
| CVBS_PBOUT | 20MIL |

| NET | PHYSICAL | VOLTAGE |
|--------|-------------|---------|
| QS_VDD | 12MIL_TRACE | 5V |

NVIDIA CORPORATION


2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



| DETAIL | DRAWING DETAIL |
|--------|-----------------------|
| ID | CONTINUED... |
| NAME | p126_a05_sch |
| PAGE | 11 OF 32 |
| DATE | 140-10126-000-005-X13 |

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

4.a. Internal TMDS



IFP Power should have alternate pull-down to GND when not used

NET RULES

| NET | PHYSICAL | VOLTAGE |
|-------------|-------------|---------|
| IFPABPLLVD0 | 12MIL TRACE | 3.3V |
| IFPAIOVDD | 12MIL TRACE | 3.3V |
| IFPBIOVDD | 12MIL TRACE | 3.3V |
| IFPABVREF | 10MIL TRACE | 3.3V |
| IFPABRSET | 10MIL TRACE | 3.3V |
| IFPCPLLVD0 | 12MIL TRACE | 3.3V |
| IFPCIOVDD | 12MIL TRACE | 3.3V |
| IFPCVREF | 10MIL TRACE | 3.3V |
| IFPCRSET | 10MIL TRACE | 3.3V |

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



| | | | |
|--------|-----------------------|------|-------------|
| DETAIL | DRAWING DETAIL | | |
| | CONTINUED... | | |
| ID | p126_a05_sch | PAGE | 12 OF 32 |
| NAME | 140-10126-000-005-X13 | DATE | FEB-14-2003 |

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


1



1

1

4.c. DVOA: External Dual-Link Transmitter



Si1178 Dual-Link TMDS

ISEL/RST - I2C Interface Select.
HIGH - active (config programmed by I2C)

When ISEL/RST = HIGH
BSEL/SCL - I2C CLK
DSEL/SDA - I2C DATA

MASTER
I2C Address is 70h and is based on MAST and DUAL pins.

SLAVE
I2C Address is 72h

Notes:


1. Make sure Software knows and programs this correctly.
1. Detect Dual-Link Capable
2. Detect Master and Slave
3. Both Master and Slave transmitters must set bit 2 (BSEL) at register addr 0x08 to 0 for 12-bit mode
4. For frequencies less than or equal to 165MHz,
bit 0 (PD) at register addr 0x08 of Slave must be set to 0.
For frequencies greater than 165MHz,
bit 0 (PD) at register addr 0x08 of Slave must be set to 1.
5. Skew between Master and Slave can be controlled by DCTL[2:0] register

*May want to created a tool to read the I2C registers.

| NET SPACING RULES | | | |
|-------------------|-----------|------------------|-----|
| NET NAME | DIFFPAIR | NET_SPACING_RULE | |
| SIIA_TXD3 | SIIA_TXD3 | 20MIL | 15< |
| SIIA_TXD3* | SIIA_TXD3 | 20MIL | 15< |
| SIIA_TXD4 | SIIA_TXD4 | 20MIL | 15< |
| SIIA_TXD4* | SIIA_TXD4 | 20MIL | 15< |
| SIIA_TXD5 | SIIA_TXD5 | 20MIL | 15< |
| SIIA_TXD5* | SIIA_TXD5 | 20MIL | 15< |

NET SPACING RULES

| NET NAME | DIFFPAIR | NET_SPACING_RULE |
|------------|-----------|------------------|
| SIIA_TXD0 | SIIA_TXD0 | 20MIL |
| SIIA_TXD0* | SIIA_TXD0 | 20MIL |
| SIIA_TXD1 | SIIA_TXD1 | 20MIL |
| SIIA_TXD1* | SIIA_TXD1 | 20MIL |
| SIIA_TXD2 | SIIA_TXD2 | 20MIL |
| SIIA_TXD2* | SIIA_TXD2 | 20MIL |
| SIIA_TXC | SIIA_TXC | 20MIL |
| SIIA_TXC* | SIIA_TXC | 20MIL |

| NET RULES | | |
|---|------------|-------------|
| | NET | PHYSICAL |
|  SIIA_PVCC1_O SIIA_PVCC2_O | SIIA_VCC | 12MIL TRACE |
| | SIIA_AVCC | 12MIL TRACE |
| | SIIA_PVCC1 | 12MIL TRACE |
| | SIIA_PVCC2 | 12MIL TRACE |

NVIDIA CORPORATION


2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



| | | | |
|--------|--------------------------------|------|-------------|
| DETAIL | DRAWING DETAIL CONTINUED... | | |
| ID | p126_a05_sch | PAGE | 14 OF 32 |
| NAME | 140-10126-000-005-X13 | DATE | FEB-14-2003 |

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

4.e. DVI-I (TMDS) Connector



NV30 GPIO's are 5V Tolerant




| G | | H | |
|-----------|-----------|-------------|---------|
| NET RULES | | PHYSICAL | VOLTAGE |
| IN | 7114_VDDA | 12MIL_TRACE | 3.3V |
| IN | 7114_VDDX | 12MIL_TRACE | 2.8V |
| IN | 7114_VDDI | 12MIL_TRACE | 3.3V |

The schematic diagram illustrates the internal structure and pin connections of the SAA7114H video decoder chip. The chip is shown in a top-down view with various pins labeled with their functions and pin numbers. The schematic includes various components like capacitors (C819, C920, C817, C815, C814, C916, C929, C941, C924, C925, C926, C927, C62, C44, C49, C57, C58, C61, C42, C52, C63, C37, C55, C59, C50, C43, C47, C60), resistors (R742, R741, R736, R733), and inductors (LB3, LB4, LB509). The chip is labeled 'SAA7114H' and '7114H (QFP100)'. The diagram also shows the connection to a 3V3 power supply and a ground plane.


Pinout Table:

| Pin | Function |
|-----|---------------|
| 1 | Video In |
| 2 | TP 7114 TDO |
| 3 | TP 7114 TMS |
| 4 | TP 7114 TDI |
| 5 | TP 7114 TRST* |
| 6 | TP 7114 TCK |
| 7 | TP 7114 TDO |
| 8 | TP 7114 TMS |
| 9 | TP 7114 TDI |
| 10 | TP 7114 TRST* |
| 11 | TP 7114 TCK |
| 12 | TP 7114 TDO |
| 13 | TP 7114 TMS |
| 14 | TP 7114 TDI |
| 15 | TP 7114 TRST* |
| 16 | TP 7114 TCK |
| 17 | TP 7114 TDO |
| 18 | TP 7114 TMS |
| 19 | TP 7114 TDI |
| 20 | TP 7114 TRST* |
| 21 | TP 7114 TCK |
| 22 | TP 7114 TDO |
| 23 | TP 7114 TMS |
| 24 | TP 7114 TDI |
| 25 | TP 7114 TRST* |
| 26 | TP 7114 TCK |
| 27 | TP 7114 TDO |
| 28 | TP 7114 TMS |
| 29 | TP 7114 TDI |
| 30 | TP 7114 TRST* |
| 31 | TP 7114 TCK |
| 32 | TP 7114 TDO |
| 33 | TP 7114 TMS |
| 34 | TP 7114 TDI |
| 35 | TP 7114 TRST* |
| 36 | TP 7114 TCK |
| 37 | TP 7114 TDO |
| 38 | TP 7114 TMS |
| 39 | TP 7114 TDI |
| 40 | TP 7114 TRST* |
| 41 | TP 7114 TCK |
| 42 | TP 7114 TDO |
| 43 | TP 7114 TMS |
| 44 | TP 7114 TDI |
| 45 | TP 7114 TRST* |
| 46 | TP 7114 TCK |
| 47 | TP 7114 TDO |
| 48 | TP 7114 TMS |
| 49 | TP 7114 TDI |
| 50 | TP 7114 TRST* |
| 51 | TP 7114 TCK |
| 52 | TP 7114 TDO |
| 53 | TP 7114 TMS |
| 54 | TP 7114 TDI |
| 55 | TP 7114 TRST* |
| 56 | TP 7114 TCK |
| 57 | TP 7114 TDO |
| 58 | TP 7114 TMS |
| 59 | TP 7114 TDI |
| 60 | TP 7114 TRST* |
| 61 | TP 7114 TCK |
| 62 | TP 7114 TDO |
| 63 | TP 7114 TMS |
| 64 | TP 7114 TDI |
| 65 | TP 7114 TRST* |
| 66 | TP 7114 TCK |
| 67 | TP 7114 TDO |
| 68 | TP 7114 TMS |
| 69 | TP 7114 TDI |
| 70 | TP 7114 TRST* |
| 71 | TP 7114 TCK |
| 72 | TP 7114 TDO |
| 73 | TP 7114 TMS |
| 74 | TP 7114 TDI |
| 75 | TP 7114 TRST* |
| 76 | TP 7114 TCK |
| 77 | TP 7114 TDO |
| 78 | TP 7114 TMS |
| 79 | TP 7114 TDI |
| 80 | TP 7114 TRST* |
| 81 | TP 7114 TCK |
| 82 | TP 7114 TDO |
| 83 | TP 7114 TMS |
| 84 | TP 7114 TDI |
| 85 | TP 7114 TRST* |
| 86 | TP 7114 TCK |
| 87 | TP 7114 TDO |
| 88 | TP 7114 TMS |
| 89 | TP 7114 TDI |
| 90 | TP 7114 TRST* |
| 91 | TP 7114 TCK |
| 92 | TP 7114 TDO |
| 93 | TP 7114 TMS |
| 94 | TP 7114 TDI |
| 95 | TP 7114 TRST* |
| 96 | TP 7114 TCK |
| 97 | TP 7114 TDO |
| 98 | TP 7114 TMS |
| 99 | TP 7114 TDI |
| 100 | TP 7114 TRST* |

| | | | | | |
|----------------------------|-----------------------|--------------------------------|--|---|-------------|
| NVIDIA CORPORATION | | | |  | |
| 2701 SAN TOMAS EXPRESSWAY | | | | | |
| SANTA CLARA, CA 95050, USA | | | | | |
| DETAIL | | DRAWING DETAIL CONTINUED... | | | |
| ID | p126-a05_sch | | | PAGE | 16 OF 32 |
| NAME | 140-10126-000-005-X13 | | | DATE | FEB-14-2003 |

5.b. DIN Connector (TV , VIVO, STEREO)

STEREO 3D



ALWAYS USE DIN WITH EMI SPRING

NVIDIA CORPORATION


2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



| | | | |
|--------|-----------------------|------|-------------|
| DETAIL | CONTINUED... | | |
| ID | p126_a05_sch | PAGE | 17 OF 32 |
| NAME | 140-10126-000-005-X13 | DATE | FEB-14-2003 |

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

6.a. Firewire



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA




| DETAIL | DRAWING DETAIL | | |
|--------|-----------------------|------|---------------|
| ID | p126_a05_sch | | PAGE 18 OF 32 |
| NAME | 140-10126-000-005-X13 | DATE | FEB-14-2003 |

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


7.a. BIOS, Straps, Misc

BIOS (serial)


For Layout: This can be power from either A3V3 or 3.3V, whichever is more convenient.




Test/JTAG




Fan1/Fan2



Straps



GPIO's, Fan Control, Thermal Sense & EXT Power Sense



NET RULES

| NET | PHYSICAL |
|------------------|-------------|
| THERMDC | 10MIL TRACE |
| THERMDA | 10MIL TRACE |
| FAN1_RETURN | 16MIL TRACE |
| FAN2_RETURN | 16MIL TRACE |
| NET | SPACING |
| GPIO2_FAN_CTRL | 20MIL |
| GPIO2_FAN_CTRL_R | 20MIL |


NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA

| DETAIL | DRAWING DETAIL |
|--------------|-----------------------|
| CONTINUED... | |
| ID | p126_a05_sch |
| PAGE | 19 OF 32 |
| NAME | 140-10126-000-005-X13 |
| DATE | FEB-14-2003 |

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

8.a. GND, Thermal GND and Misc...



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA


DETAIL DRAWING DETAIL

CONTINUED...

ID p126_a05_sch PAGE 20 OF 32


NAME 140-10126-000-005-X13 DATE FEB-14-2003

9.a. Power Supply I: TMDS/A3V3/FBVDD
TMDS AB PLL Supply TMDS C PLL Supply




$$V_{out} = V_{Ref} * (1 + R_{top}/R_{bot})$$

$$3.31V = 1.175V * (1 + (100/182))$$




$$V_{out} = V_{Ref} * (1 + R_{top}/R_{bot})$$


$$3.31V = 1.175V * (1 + (100/182))$$



DDC 5V



FBVDD-SWITCHER / A3V3-LDO CONTROLER ISL6529




$$\text{ISL6529} \quad \frac{A3V3 = V_{\text{Ref}} * (1 + R_{\text{top}} / R_{\text{bot}})}{3.3\text{V} = 0.800\text{V} * (1 + 3.83\text{k} / 1.21\text{k})}$$

NOTE

5V external Supplemental power to 3.3V is for FBVDD, See other page
For voltage Shmoo, the Rtop resistor value should not be changed more than 10%
Please contact design team to check the compensation circuit analysis



FBVDD = 2.5V@10A




$$FBVDD = V_{Ref} * (1 + R_{top} / R_{bot})$$

$$2.6V = 0.800V * (1 + 2.49K / 1.1K)$$

NET RULES

| | NET | PHYSICAL | VOLTAGE |
|--------------|------------------|-------------|---------|
| A3V3 | A3V3 | 12M1L_TRACE | 3.3V |
| FBVTT | FBVTT | 12M1L_TRACE | 0.9V |
| FBVDDQ | FBVDDQ | 12M1L_TRACE | 1.8V |
| FBVDD | FBVDD | 12M1L_TRACE | 2.5V |
| NVVDD | NVVDD | 12M1L_TRACE | 1.2V |
| 5V | 5V | 12M1L_TRACE | 5V |
| 12V | 12V | 12M1L_TRACE | 12V |
| 3V3 | 3V3 | 12M1L_TRACE | 3.3V |
| AGPVDDQ | AGPVDDQ | 12M1L_TRACE | 3.3V |
| | GND | 12M1L_TRACE | 0V |
| DDC_5V | DDC_5V | 12M1L_TRACE | 5V |
| | 5V_FUSED | 12M1L_TRACE | 5V |
| TMDSABPLLVD0 | TMDSABPLLVD0 | 12M1L_TRACE | 2.8V |
| TMDSCLLVD0 | TMDSCLLVD0 | 12M1L_TRACE | 2.8V |
| | TMDSABPLL_ADJ | 10M1L_TRACE | 3.3V |
| | TMDSCLL_ADJ | 10M1L_TRACE | 3.3V |
| | 6529_SW_12V | 10M1L_TRACE | 12V |
| | 6529_5V | 12M1L_TRACE | 5V |
| | 3V3_6529 | 16M1L_TRACE | 3.3V |
| | 6529_SW_OUT | 16M1L_TRACE | 3.3V |
| | 6529_SW_COMP | 10M1L_TRACE | 3.3V |
| | 6529_SW_COMP_FB | 10M1L_TRACE | 3.3V |
| | 6529_SW_FB | 10M1L_TRACE | 2.5V |
| | 6529_SW_COMP3_FB | 10M1L_TRACE | 3.3V |
| | 6529_SW_SMB | 12M1L_TRACE | 3.3V |
| | 6529_SW_DRHI | 24M1L_TRACE | 12V |
| | 6529_SW_ORLO | 24M1L_TRACE | 12V |
| | 6529_SW_ORH | 24M1L_TRACE | 12V |
| | 6529_SW_GL | 24M1L_TRACE | 12V |
| | 6529_L_GATE | 16M1L_TRACE | 5V |
| | 6529_L_GATE_R | 16M1L_TRACE | 5V |
| | 6529_VDD_FB | 10M1L_TRACE | 2.5V |
| | 6529_GND_FB | 10M1L_TRACE | 3.3V |
| | 5V_LDO_IN | 16M1L_TRACE | 5V |
| | 6529_L_COMP | 10M1L_TRACE | 3.3V |
| | 6529_L_FB | 10M1L_TRACE | 3.3V |
| | TMDS_BACK | 12M1L_TRACE | 3.3V |
| | TMDS_BACK_1 | 12M1L_TRACE | 3.3V |
| | TMDS_BACK_2 | 12M1L_TRACE | 3.3V |
| | TMDS_BACK_3 | 12M1L_TRACE | 3.3V |
| | TMDS_BACK_4 | 12M1L_TRACE | 3.3V |

SPREAD ADDITIONAL BULK OVER THE BOARD



TO PLACE BELOW HEATSINK


NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



| | | | |
|--------|--------------------------------|------|-------------|
| DETAIL | DRAWING DETAIL CONTINUED... | | |
| ID | p126_a05_sch | PAGE | 21 OF 32 |
| NAME | 140-10126-000-005-X13 | DATE | FEB-14-2003 |


5




9.c. Power Supply III: NVVDD

For 12V(AGP) operation the NVCLK is limited to 12V AGP i/p current.
With 12V_Ext(HDD Con): The NVCLK is limited PS output current and board thermal capabilities


External Power Sense



Comp Network




Load Sense



NVVDD Voltage Select

Vref Tol: +/-1% over Temperature
Dynamic VID o/p rate = 25mV/(2 * 1/Freq)
SoftStart-stable o/p Delay = 2048/Freq


Power Good



12V Power Good Divider

ISL6569 EN Falling 1.119/1.138/1.157V
HIP6604
VCC Rising Max = 10.4V
VCC Falling Max = 8.0V

External Power Connector



NET RULES

| NET | PHYSICAL | VOLTAGE |
|-------------|--------------|-------------|
| 5V_EXT | 60MIL_TRACE | 5V |
| 12V_EXT | 60MIL_TRACE | 12V |
| NV_12V_IN | 30MIL_TRACE | 12V |
| AGP12VFUSE | 20MIL_TRACE | 12V |
| EXTSENSE | 5MIL_TRACE | 3.3V |
| NV_PHASE1 | 12MIL_TRACE | 1.2V |
| NV_PHASE2 | 12MIL_TRACE | 1.2V |
| NV_VCC | 12MIL_TRACE | 5V |
| NV_BOOT1 | 10MIL_TRACE | 3.3V |
| NV_BOOT2 | 10MIL_TRACE | 3.3V |
| NV_COMP | 10MIL_TRACE | 3.3V |
| NV_COMP_FB | 10MIL_TRACE | 3.3V |
| NV_FB | 10MIL_TRACE | 3.3V |
| NV_PWM1 | 10MIL_TRACE | 3.3V |
| NV_PWM2 | 10MIL_TRACE | 3.3V |
| NV_VDIFF | 10MIL_TRACE | 3.3V |
| NV_OFS | 10MIL_TRACE | 3.3V |
| NV_ISEN1 | 10MIL_TRACE | 3.3V |
| NV_ISEN2 | 10MIL_TRACE | 3.3V |
| PH1_SNB | 10MIL_TRACE | 1.2V |
| PH2_SNB | 10MIL_TRACE | 1.2V |
| NV_UGATE1 | 24MIL_TRACE | 12V |
| NV_UGATE2 | 24MIL_TRACE | 12V |
| NV_UGATE1_R | 24MIL_TRACE | 12V |
| NV_UGATE2_R | 24MIL_TRACE | 12V |
| NV_LGATE1 | 24MIL_TRACE | 12V |
| NV_LGATE2 | 24MIL_TRACE | 12V |
| NV_LGATE1_R | 24MIL_TRACE | 12V |
| NV_LGATE2_R | 24MIL_TRACE | 12V |
| NV_VSEN | NV_REM_SENSE | 10MIL_TRACE |
| NV_RGND | NV_REM_SENSE | 10MIL_TRACE |

$$NVVDD = 0.8V..1.50V (25A)$$

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA

| DETAIL | NVVDD POWER SUPPLY | |
|--------|-----------------------|------------------|
| ID | p126_a05_sch | PAGE 23 OF 32 |
| NAME | 140-10126-000-005-X13 | DATE FEB-14-2003 |

1



2

3

4





9.E. Additional Decoupling



9.f.FBVDD Current Supplement & NV3V3

NEVER USE THIS CIRCUIT



This circuit will be enabled after 180mS minimum after NVVDD

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



| | | | |
|--------|--------------------------------|------|-------------|
| DETAIL | DRAWING DETAIL CONTINUED... | | |
| ID | p126_a05_sch | PAGE | 26 OF 32 |
| NAME | 140-10126-000-005-X13 | DATE | FEB-14-2003 |

10.a.Mechanical

151-10000-0021-000-STDVGA-DIN-DVI
151-10000-5004-000-DualWide-VGA-DIN-DVI

BKT1
DS1SD, MDIN, DVI, NO TAB
ATX_1X_NO BKT_A0V1_B0IN9_C0B15
NO STUFF

MECH. MOUNT VIA CONNECTOR

FootPrint:BRKT_A0V1_B0IN9_C0B15

FX FLOW(NVTM2) FANSINK ASSY KIT
095-20000-0001-000

MEC1
HEX JACK SCREW
STD
COMMON



MEC2
HEX JACK SCREW
STD
COMMON



MEC3
HEX JACK SCREW
STD
COMMON



MEC4
HEX JACK SCREW
STD
COMMON



SCREW PARTS- 155-00003-0000-000
or 155-00005-0000-000

MEC5
HEX JACK SCREW
STD
NO STUFF



2 for VGA

2 for DVI-I

1 for 2nd Slot open

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



| | | | |
|--------|--------------------------------|------|-------------|
| DETAIL | DRAWING DETAIL CONTINUED... | | |
| ID | p126_a05_sch | PAGE | 27 OF 32 |
| NAME | 140-10126-000-005-X13 | DATE | FEB-14-2003 |

| | | | | | | | | |
|---|---|---|---|---|---|---|---|---|
| | A | B | C | D | E | F | G | H |
| 1 | | | | | | | | |
| 2 | | | | | | | | |
| 3 | | | | | | | | |
| 4 | | | | | | | | |
| 5 | | | | | | | | |

SEL_ZND_DEV9< 11< 19>

SIIA_AVCC14<

SIIA_TXC14> 15<

SIIA_TXC*14> 15<

SIIA_TXD014> 15<

SIIA_TXD0*14> 15<

SIIA_TXD114> 15<

SIIA_TXD1*14> 15<

SIIA_TXD214> 15<

SIIA_TXD2*14> 15<

SIIA_TXD314> 15<

SIIA_TXD3*14> 15<

SIIA_TXD414> 15<

SIIA_TXD4*14> 15<

SIIA_TXD514> 15<

SIIA_TXD5*14> 15<

SIIA_VCC14<

STEREO9> 17<

THERMDA19<

THERMDC19<

TMDSABPLL_ADJ21<

TMDSCLL_ADJ21<

TMDS_BACK21<

TMDS_BACK_121<

TMDS_BACK_221<

TMDS_BACK_321<

TMDS_BACK_421<

TV_RSET_SEL9<

VDDQ_OCSSET22<

VDDQ_VSEN22<

VIPD<0>13<> 16> 19<

VIPD<7..0>13<> 16> 19<

VIPD<15..0>13<> 16> 19<

VIPD<1>13<> 16> 19<

VIPD<2>13<> 16> 19<

VIPD<3>13<> 16>

VIPD<4>13<> 16>

VIPD<5>13<> 16> 19<

VIPD<6>13<> 16> 19<

VIPD<7>13<> 16> 19<

VIPD<8>13<> 19<

VIPD<11>13<> 19<

VIPD<12>13<> 19<

VIPD<13>13<> 19<

VIPHAD013> 19<

VIPHAD113> 19<

VIPPCLK13< 13> 16>

VTTREF_IN22<

VTT_SNB22<

XTALIN9<

XTALOUT9<

NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA

DETAILDRAWING DETAIL

IDp126_a05_schPAGE29 OF 32

NAME140-10126-000-005-X13DATEFEB-14-2003

A

B

C

D

E

F

G

H

| A | | B | | C | | D | | E | | F | | G | | H | |
|---|--|---------|----|------------|----|------------|----|--------|----|--------|----|---|--|---|--|
| 1 | *** Part Cross-Reference for the entire design *** | | | C111 C | 6 | C224 C | 5 | C590 C | 7 | C703 C | 4 | | | | |
| | BKT1 | BRACKET | 27 | C112 C | 6 | C225 C | 5 | C591 C | 7 | C704 C | 4 | | | | |
| | C1 | C | 17 | C113 C | 6 | C226 C | 5 | C592 C | 7 | C705 C | 4 | | | | |
| | C2 | C | 17 | C114 C | 6 | C227 C | 7 | C593 C | 7 | C706 C | 25 | | | | |
| | C3 | C | 11 | C115 C | 3 | C228 C | 5 | C594 C | 7 | C707 C | 4 | | | | |
| | C4 | C | 11 | C116 C | 6 | C229 C | 5 | C595 C | 7 | C708 C | 8 | | | | |
| | C5 | C | 11 | C117 C | 6 | C230 C | 5 | C596 C | 23 | C709 C | 8 | | | | |
| | C6 | C_POL | 26 | C118 C | 3 | C231 C | 5 | C597 C | 23 | C710 C | 8 | | | | |
| | C7 | C | 17 | C119 C | 3 | C232 C | 5 | C598 C | 23 | C711 C | 8 | | | | |
| | C8 | C | 10 | C120 C | 8 | C233 C | 5 | C599 C | 23 | C712 C | 4 | | | | |
| 2 | C9 | C | 11 | C121 C | 6 | C234 C | 5 | C600 C | 4 | C713 C | 4 | | | | |
| | C10 | C | 17 | C122 C | 6 | C235 C | 5 | C601 C | 23 | C714 C | 3 | | | | |
| | C11 | C | 17 | C123 C | 6 | C236 C | 22 | C602 C | 4 | C715 C | 3 | | | | |
| | C12 | C | 26 | C124 C | 6 | C237 C | 22 | C603 C | 4 | C716 C | 4 | | | | |
| | C13 | C | 11 | C125 C | 3 | C238 C_POL | 23 | C604 C | 23 | C717 C | 3 | | | | |
| | C14 | C | 11 | C126 C | 6 | C239 C_POL | 22 | C605 C | 23 | C718 C | 8 | | | | |
| | C15 | C | 11 | C127 C | 6 | C240 C_POL | 22 | C606 C | 4 | C719 C | 6 | | | | |
| | C16 | C | 10 | C128 C | 6 | C241 C_POL | 22 | C607 C | 23 | C720 C | 8 | | | | |
| | C17 | C | 10 | C129 C | 6 | C242 C_POL | 23 | C608 C | 23 | C721 C | 8 | | | | |
| | C18 | C | 10 | C130 C | 6 | C243 C_POL | 22 | C609 C | 23 | C722 C | 3 | | | | |
| 3 | C19 | C | 17 | C131 C | 6 | C244 C | 23 | C610 C | 3 | C723 C | 3 | | | | |
| | C20 | C | 17 | C132 C | 6 | C245 C_POL | 23 | C611 C | 7 | C724 C | 3 | | | | |
| | C21 | C | 9 | C133 C | 3 | C246 C_POL | 22 | C612 C | 7 | C725 C | 8 | | | | |
| | C22 | C | 26 | C134 C | 3 | C247 C_POL | 22 | C613 C | 7 | C726 C | 3 | | | | |
| | C23 | C | 10 | C135 C | 6 | C501 C | 23 | C614 C | 7 | C727 C | 3 | | | | |
| | C24 | C | 10 | C136 C | 6 | C502 C | 23 | C615 C | 4 | C728 C | 4 | | | | |
| | C25 | C | 10 | C137 C | 6 | C503 C | 23 | C616 C | 25 | C729 C | 4 | | | | |
| | C26 | C_POL | 26 | C138 C | 6 | C504 C | 23 | C617 C | 25 | C730 C | 4 | | | | |
| | C27 | C | 14 | C139 C | 6 | C505 C | 19 | C618 C | 25 | C731 C | 4 | | | | |
| | C28 | C | 14 | C140 C | 6 | C506 C | 23 | C619 C | 25 | C732 C | 4 | | | | |
| 4 | C29 | C | 14 | C141 C | 6 | C507 C | 22 | C620 C | 25 | C733 C | 4 | | | | |
| | C30 | C | 16 | C142 C | 6 | C508 C | 23 | C621 C | 25 | C734 C | 3 | | | | |
| | C31 | C | 14 | C143 C | 6 | C509 C | 22 | C622 C | 25 | C735 C | 8 | | | | |
| | C32 | C | 10 | C144 C | 6 | C510 C | 22 | C623 C | 25 | C736 C | 8 | | | | |
| | C33 | C | 16 | C145 C | 6 | C511 C | 22 | C624 C | 25 | C737 C | 3 | | | | |
| | C34 | C | 16 | C146 C | 6 | C512 C | 19 | C625 C | 25 | C738 C | 4 | | | | |
| | C35 | C | 14 | C147 C | 6 | C513 C | 23 | C626 C | 3 | C739 C | 3 | | | | |
| | C36 | C_POL | 21 | C148 C | 6 | C514 C | 22 | C627 C | 7 | C740 C | 4 | | | | |
| | C37 | C | 16 | C149 C | 6 | C515 C | 22 | C628 C | 7 | C741 C | 4 | | | | |
| | C38 | C | 16 | C150 C | 6 | C516 C | 22 | C629 C | 25 | C742 C | 4 | | | | |
| 5 | C39 | C | 16 | C151 C | 6 | C517 C | 22 | C630 C | 3 | C743 C | 4 | | | | |
| | C40 | C | 16 | C152 C | 6 | C518 C | 22 | C631 C | 25 | C744 C | 3 | | | | |
| | C41 | C | 14 | C153 C | 6 | C519 C | 23 | C632 C | 3 | C745 C | 4 | | | | |
| | C42 | C | 16 | C154 C | 6 | C520 C | 22 | C633 C | 3 | C746 C | 8 | | | | |
| | C43 | C | 16 | C155 C | 6 | C521 C | 22 | C634 C | 25 | C747 C | 3 | | | | |
| | C44 | C | 16 | C156 C | 6 | C522 C | 22 | C635 C | 25 | C748 C | 3 | | | | |
| | C45 | C | 16 | C157 C | 6 | C523 C | 21 | C636 C | 3 | C749 C | 3 | | | | |
| | C46 | C | 14 | C158 C | 3 | C524 C | 4 | C637 C | 25 | C750 C | 3 | | | | |
| | C47 | C | 16 | C159 C | 3 | C525 C | 3 | C638 C | 25 | C751 C | 8 | | | | |
| | C48 | C | 14 | C160 C_POL | 23 | C526 C | 4 | C639 C | 25 | C752 C | 8 | | | | |

| | A | B | C | D | E | F | G | H |
|---|--|--|---|--|--|---|---|---|
| 1 | C816 C 13 C817 C 8 C818 C 8 C819 C 8 C820 C 8 C821 C 12 C822 C 12 C823 C 9 C824 C 12 C825 C 8 C826 C 8 C827 C 8 C828 C 8 C829 C 9 C830 C 12 C831 C 12 C832 C 6 C833 C 8 C834 C 8 C835 C 12 C836 C 12 C837 C 9 C838 C 9 C839 C 8 C840 C 8 C841 C 8 C842 C 8 C843 C 13 C844 C 3 C845 C 9 C846 C 4 C847 C 8 C848 C 3 C849 C 19 C850 C 13 C851 C 13 C852 C 8 C853 C 8 C854 C 9 C855 C 4 C856 C 9 C857 C 9 C858 C 13 C859 C 13 C860 C 19 C861 C 8 C862 C 8 C863 C 13 C864 C 13 C865 C 25 C866 C 8 C867 C 21 C868 C 13 C869 C 13 C870 C 4 C871 C 25 C872 C 8 C873 C 8 C874 C 8 C875 C 8 C876 C 21 C877 C 9 C878 C 9 C879 C 19 C880 C 8 C881 C 8 C882 C 8 C883 C 8 C884 C 19 C885 C 9 C886 C 21 C887 C 19 C888 C 21 C889 C 19 C890 C 21 C891 C 3 C892 C 21 C893 C 21 C894 C 21 C895 C 13 C896 C 19 C897 C 21 C898 C 23 C899 C 21 C900 C 21 C901 C 21 C902 C 21 C903 C 9 C904 C 21 C905 C 14 C906 C 14 C907 C 14 C908 C 21 C909 C 21 C910 C 21 C911 C 14 C912 C 14 C913 C 21 C914 C 16 C915 C 16 C916 C 16 C917 C 16 C918 C 16 C919 C 16 C920 C 16 C921 C 16 C922 C 21 C923 C 14 C924 C 16 C925 C 16 C926 C 16 C927 C 16 C928 C 14 | C929 C 16 C930 C 14 C931 C 11 C932 C 14 C933 C 14 C934 C 14 C935 C 14 C936 C 14 C937 C 14 C938 C 14 C939 C 14 C940 C 14 C941 C 16 C942 C 10 C943 C 11 C944 C 21 C945 C 11 C946 C 11 C947 C 17 C948 C 17 C949 C 17 C950 C 17 C951 C 17 C952 C 17 C953 C 10 C954 C 10 C955 C 10 C956 C 21 C957 C 17 C958 C 17 C959 C 17 C960 C 17 C961 C 17 C962 C 11 C963 C 11 C964 C 15 C965 C 11 C966 C 11 C967 C 17 C968 C 17 CN501 CON_AGP 3 D1 D_3PIN_AC 17 D2 D_3PIN_AC 10 D3 D_3PIN_AC 11 D4 D_3PIN_AC 11 D5 D_3PIN_AC 17 D6 D_3PIN_AC 17 D7 D_3PIN_AC 17 D8 D_3PIN_AC 10 D9 D_3PIN_AC 10 D10 D_3PIN_AC 10 D11 D_SCHOTTKY 26 D12 D_SCHOTTKY 26 D501 D_ZENER 23 D502 D 19 D503 D_SCHOTTKY 22 D504 D_SCHOTTKY 22 D505 D_SCHOTTKY 22 D506 D_3PIN_AA 22 D507 D_SCHOTTKY 23 D508 D_SCHOTTKY 23 D509 D_SCHOTTKY 21 D510 D 19 D511 D_SCHOTTKY 21 D512 D_3PIN_AC 17 D513 D_3PIN_AC 17 D514 D_3PIN_AC 17 D515 D_3PIN_AC 15 D516 D_3PIN_AC 10 D517 D_3PIN_AC 10 D518 D_3PIN_AC 10 D519 D_3PIN_AC 17 D520 D_3PIN_AC 17 D521 D_3PIN_AC 11 D522 D_3PIN_AC 11 D523 D_3PIN_AC 11 D524 D_3PIN_AC 11 F501 F_POLYSW 23 F502 F_POLYSW 21 J1 CON_DVI_I 15 J2 CON_MINIDIN_9 17 J3 CON_DSUB15HD 10 J4 HDR_1X2 19 J5 HDR_1X2 19 J6 HDR_1X4 23 L1 L_CMF_4P 11 L2 L_CMF_4P 11 L3 L_CMF_4P 11 L4 L 17 L5 L 17 L6 L 11 L7 L 11 L8 L 11 L9 L_CMF_4P 10 L10 L_CMF_4P 10 L11 L_CMF_4P 10 L12 L 10 L13 L 10 L14 L 10 L15 L 14 L16 L 21 L17 L 21 L18 L 23 L19 L 23 L20 L 22 L21 L 23 L22 L 22 L23 L 22 L501 L 13 L502 L 14 L503 L 14 L504 L 17 L505 L 17 | L506 L 17 L81 L 10 L82 L 17 L83 L 16 L84 L 16 L85 L 12 L86 L 12 L87 L 12 L8501 L 3 L8502 L 4 L8503 L 9 L8504 L 9 L8505 L 12 L8506 L 12 L8507 L 9 L8508 L 13 L8509 L 16 L8510 L 14 L8511 L 11 L8512 L 10 L8513 L 10 L8514 L 10 L8515 L 21 L8516 L 17 L8517 L 17 L8518 L 11 L8519 L 11 L8520 L 15 L8521 L 11 L8522 L 11 L8523 L 17 MEC1 MEC_SCREW 27 MEC2 MEC_SCREW 27 MEC3 MEC_SCREW 27 MEC4 MEC_SCREW 27 Q1 Q_FET_N_ENH 3 Q2 Q_FET_P_ENH 23 Q3 Q_FET_P_ENH 22 Q501 Q_FET_N_ENH 19 Q502 Q_FET_P_ENH 22 Q503 Q_FET_N_ENH 26 Q504 Q_FET_P_ENH 23 Q505 Q_FET_N_ENH 23 Q506 Q_NPN 26 Q507 Q_NPN 26 Q508 Q_FET_N_ENH 23 Q509 Q_FET_N_ENH 23 Q510 Q_FET_N_ENH 22 Q511 Q_FET_N_ENH 22 Q512 Q_FET_N_ENH 23 Q513 Q_FET_N_ENH 23 Q514 Q_FET_N_ENH 23 Q515 Q_FET_N_ENH 22 Q516 Q_FET_N_ENH 24 Q517 Q_FET_N_ENH 24 Q518 Q_FET_N_ENH 23 Q519 Q_FET_N_ENH 24 Q520 Q_FET_N_ENH 3 Q521 Q_PNP 3 Q522 Q_FET_N_ENH 9 Q523 Q_FET_N_ENH 19 Q524 Q_FET_N_ENH 21 Q525 Q_NPN 21 Q526 Q_FET_N_ENH 21 Q527 Q_NPN 21 Q528 Q_PNP 21 Q529 Q_FET_N_ENH 21 R1 R 10 R2 R 15 R3 R 15 R4 R 15 R5 R 11 R6 R 11 R7 R 11 R8 R 11 R9 R 11 R10 R 11 R11 R 17 R12 R 10 R13 R 10 R14 R 10 R15 R 10 R16 R 10 R17 R 10 R18 R 10 R19 R 19 R20 R 19 R21 R 19 R22 R 9 R23 R 9 R24 R 10 R25 R 10 R26 R 10 R27 R 10 R28 R 9 R29 R 9 R30 R 10 R31 R 10 R32 R 10 R33 R 10 R34 R 17 R35 R 17 R36 R 26 R37 R 26 R38 R 11 R39 R 11 R40 R 11 R41 R 17 R42 R 14 R43 R 11 R44 R 11 R45 R 11 R46 R 11 | R47 R 11 R48 R 11 R49 R 11 R50 R 14 R51 R 11 R52 R 11 R53 R 11 R54 R 14 R55 R 13 R56 R 13 R57 R 14 R58 R 19 R59 R 19 R60 R 19 R61 R 19 R62 R 21 R63 R 21 R64 R 21 R65 R 19 R66 R 19 R67 R 3 R68 R 19 R69 R 6 R70 R 6 R71 R 19 R72 R 19 R73 R 19 R74 R 24 R75 R 24 R76 R 24 R77 R 24 R78 R 19 R79 R 19 R80 R 19 R81 R 12 R82 R 13 R83 R 13 R84 R 6 R85 R 6 R86 R 6 R87 R 6 R88 R 6 R89 R 6 R90 R 3 R91 R 3 R92 R 3 R93 R 3 R94 R 3 R95 R 5 R96 R 5 R97 R 5 R98 R 5 R99 R 5 R100 R 5 R101 R 5 R102 R 5 R501 R 23 R505 R 26 R506 R 26 R507 R 26 R508 R 26 R509 R 23 R510 R 23 R511 R 23 R512 R 22 R513 R 26 R514 R 26 R515 R 26 R516 R 26 R517 R 26 R518 R 26 R519 R 26 R520 R 23 R521 R 23 R522 R 22 R523 R 23 R524 R 23 R525 R 26 R526 R 26 R527 R 22 R528 R 23 R529 R 22 R530 R 22 R531 R 22 R532 R 22 R533 R 22 R534 R 22 R535 R 26 R536 R 26 R537 R 22 R538 R 22 R539 R 22 R540 R 22 R541 R 22 R542 R 22 R543 R 22 R544 R 22 R545 R 22 R546 R 22 R547 R 22 R548 R 24 R549 R 23 R550 R 24 R551 R 23 R552 R 24 R553 R 23 R554 R 24 R555 R 23 R556 R 24 R557 R 24 R558 R 24 R559 R 23 R560 R 24 | R561 R 24 R562 R 23 R563 R 24 R564 R 23 R565 R 24 R566 R 23 R567 R 24 R568 R 23 R569 R 23 R570 R 24 R571 R 24 R572 R 23 R573 R 24 R574 R 23 R575 R 23 R576 R 23 R577 R 23 R578 R 23 R579 R 23 R580 R 5 R581 R 7 R582 R 5 R583 R 7 R584 R 23 R585 R 23 R586 R 5 R587 R 5 R588 R 7 R589 R 7 R590 R 23 R591 R 5 R592 R 5 R593 R 3 R594 R 3 R595 R 3 R596 R 3 R597 R 3 R598 R 3 R599 R 3 R600 R 20 R601 R 20 R602 R 4 R603 R 4 R604 R 3 R605 R 4 R606 R 8 R607 R 20 R608 R 20 R609 R 4 R610 R 20 R611 R 20 R612 R 20 R613 R 6 R614 R 4 R615 R 4 R616 R 4 R617 R 6 R618 R 8 R619 R 4 R620 R 4 R621 R 4 R622 R 6 R623 R 4 R624 R 3 R625 R 3 R626 R 3 R627 R 3 R628 R 4 R629 R 4 R630 R 4 R631 R 8 R632 R 12 R633 R 19 R634 R 3 R635 R 9 R636 R 13 R637 R 13 R638 R 13 R639 R 13 R640 R 13 R641 R 13 R642 R 9 R643 R 6 R644 R 9 R645 R 13 R646 R 13 R647 R 13 R648 R 13 R649 R 9 R650 R 9 R651 R 19 R652 R 6 R653 R 19 R654 R 19 R655 R 19 R656 R 8 R657 R 9 R658 R 19 R659 R 19 R660 R 6 R661 R 19 R662 R 19 R663 R 19 R664 R 19 R665 R 19 R666 R 13 R667 R 19 R668 R 13 R669 R 19 R670 R 19 R671 R 21 R672 R 19 R673 R 19 | | | |
| 2 | | | | | | | | |
| 3 | | | | | | | | |
| 4 | | | | | | | | |
| 5 | | | | | | | | |

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



| | | | |
|--------|-----------------------|------|-------------|
| DETAIL | DRAWING DETAIL | | |
| | CONTINUED... | | |
| ID | p126_a05_sch | PAGE | 31 OF 32 |
| NAME | 140-10126-000-005-X13 | DATE | FEB-14-2003 |

