



*** Indicate number of power via required for the connection

Part	NOTES
MAX1954	Do not install Cc1, Rc1
ISL6522	Install Cc1, Rc1

Part	Vout	R1	R2
MAX1954 ISL6522	1.2V	1.00K 1% ATI P/N 3240100100	2.00K 1% ATI P/N 3240200100
0.8V Ref	1.3V	1.00K 1% ATI P/N 3240100100	1.6K 1% ATI P/N 3240162100



Circuit to hold PCI-E voltage low and wait for +VDDC for proper power sequence







ATI Technologies Inc.


1 Commerce Valley Drive East Markham, Ontario Canada, L3T 7X6


PCI-E RV370 128M TSOP VO-SV/DI

ize Document Number 105-A260xx-10













ATI Technologies Inc. 1 Commerce Valley Drive East Markham, Ontario Canada, L3T 7X6 (905) 882-2600

PCI-E RV370 128M TSOP VO-SV/DI


105-A260xx-10



OPTION STRAPS




					+VDDR4
(2) LCE	DDATA16	>	R227 V		
	DDATA17	»—————————————————————————————————————	R229 V	10K DNI	\rightarrow
SW1B (2)	VHAD0	>	R231		\perp
\$ 252			1402	TOR	Ţ



STRAPS	PIN DESCRIPTION		ASIC DEFAULT
STRAP_B_PTX_PWRS_ENB	GPI00	Tansmitter Power Savings Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing	0
STRAP_B_PTX_DEEMPH_EN	GPIO1	Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled	0
PCIE_MODE(1:0)	GPIO(3:2)	00: PCI Express 1.0A mode (Grantsdale) 01: Kyrene-compatible mode 10: FCI Express 1.0 modet (unwaiter) 11: PCI Express 1.0 modet (unwaiter) 11: PCI Express 1.0M mode are short-circuit internal loopback mode (fix.comerated directly to 1 x of PHY)	00
STRAP_B_PTX_IEXT	GPIO4	Transmitter Extra Current O: normal mode 1: extra current in Tx output stage - potential power savings for mobile mode	0
STRAP_FORCE_COMPLIANCE	GPI05	Force chip to go to Compliance state quickly for Tester purposes 0: normal operational mode 1: compliance mode	0
STRAP_B_PPLL_BW	GPIO6	PLL Bandwidth 0: full PLL Bandwidth 1: reduced PLL bandwidth	0
STRAP_DEBUG_ACCESS	GPIO8	Strap to set the debug muxes to bring out DEBUG signals even if registers are inaccessible.	0
ROMIDCFQ(3:0)	GPIO(9,13:11)	If no ROM attached, comtrols chip IDIs. If rom attached identifies ROM type 0,000 - No ROM, CHIS, IDPO 0,000 - No ROM, CHIS, IDPO 0,000 - ROM, CHIS, IDPO 0,000 - Researced 0,000 - Researced 0,000 - Researced ROM, ship IDIs from ROM, 1000 - Researced ROM, ship IDIs from ROM, 1000 -	
VIP_DEVICE	DVPDATA_20 (VHAD0 net)	Indicates if any slave VIP host devices drove this in low during reset. 0 - Slave VIP host port devices present 1 - No slave VIP host port devices reporting presence during reset	

STRAPP	INTERRUPT
LOW	ENABLED (DEFAULT)
HIGH	DISABLED


MEMORY TYPE STRAPS			
	Mem_Strap0	Mem_Strap1	
SAM	0	0	
INF	1	0	
HYN	0	1	
ELPIDA	1	1	






ATI Technologies Inc.


1 Commerce Valley Drive East Markham, Ontario Canada, L3T 7X6 (905) 882-2600






PRIMARY DVI-I CONNECTOR








Place Resistors close to ASIC.





The 7-pin MiniDIN footprint allows one of the two MiniDINs:

- 7-pin Svideo/Composite MiniDIN P/N 6071001500 4-pin Svideo MiniDIN P/N 6070001000











ATI Technologies Inc.

