TU116 6GB GDDR5, 192b, X32 DVI-D + DP + HDMI TABLE OF CONTENTS Description Page Description Description Page Table of Contents 26 PS: PEXVDD 2 Block Diagram 27 PS: FBVDDQ 3 PCI Express 28 PS: NVVDD Controller MEMORY: GPU FB_AB 29 PS: NVVDD Phase 1,2 MEMORY: FBA[31:0] PS: NVVDD Phase 3 5 30 MEMORY: FBA[63:32] PS: Input, Filtering, and Monitoring 6 31 PS: STEERING, UPB & HOT-UNPLUG MEMORY: FBB[31:0] 32 SEQ: 1V8_AON, 3V3_SEQ, NV3V3, DDC_5V, DP_AUX_PROT 8 MEMORY: FBB[63:32] 33 9 MEMORY: GPU FB_CD 34 SEQ: NVVDD, PEX, FBVDDQ ENABLE 10 MEMORY: FBC[31:0] 35 SEQ: MISC MEMORY: FBC[63:32] FAN 11 36 GPU PWR & GND 37 PS: OVRM_PWR SENSE 12 **GPU DECOUPLING 1** 38 MECH 13 **GPU DECOUPLING 2** 14 IO: IFPAB DVI-D-DL 15 16 IO: IFPA DP 17 IO: IFPB DP 18 IO: IFPE & IFPF NC 19 IO: IFPC HDMI 20 IO: IFPD DP IO: NVHS INTERFACE AND FRAME LOCK 21 MISC1: JTAG,GPIO,ADC,I2C,OVERT 22 23 MISC2: ROM, XTAL, STRAPS 24 PS: 1V8_AON 25 PS: 5V NVIDIA CORPORATION 2701 SAN TOMAS EXPRESSWA SANTA CLARA, CA 95050, USA <a>ASSEMBLY_DESCRIPTION
Table of Contents ASSEMBLY PAGE DETAIL NV_PN 600-1G165-BASE-200 PCB REV DATE 20-DEC-2018 BOM REV

PG165-B01

1. VS1 added between GND to AGND and placed close to Pin 33 of U503 on page 33(6/12)









































































