

P71, NV17, 4Mx16 SDR, 64MB, RGB, TV-out, video capture, AGP4X



HISTORY:

- X00: Adapted from P70, with memory from P60
- X24: 1) Added FB clock terminators.
- X26: 1) Changed LFH to new pinout.
- X30: 1) Removed cap on FBACKE.
2) Changed FB clock terminators to 0402 packages.
- X42: 1) Swapped power supply FETs
- X45: 1) Added R606 in 12V supply to U600
- X46: 1) Changed AGPSTOP pullup to 3.3V
2) Added linear regulator (U602) for frame buffer rail
- X50: 1) Changed from integrated to discrete video filters
- X51: 1) Removed linear regulator (U602) for frame buffer rail
2) Many BOM edits to reflect new BOM generation scheme
- X52: 1) New heatsink part number.
2) Change all FB clock terminators to 200 ohms (R210-R217)
- X54: 1) NVPN edits to synchronize schematic with Agile BOM.

This schematic is not the source for the netlist - the A01 netlist was used for the A04 PCB. This schematic should be used to go forward if A05 is necessary. It has the correct AGPSTOP pullup voltage, as well as many BOM edits for the new BOM generation scheme.

PCI DEVICE ID 0X0=0X171 FOR NV17-128D.


PAGE OVERVIEW


- 1 top (this) page
- 2 1. AGP interface, core decoupling
- 3 2.a NV17 Frame Buffer
- 4 2.b Frame Buffer 0..63
- 5 2.b Frame Buffer 64...127
- 6 3.a Dual DAC, 1st VGA
- 7 3.b Dual DAC, 2nd VGA
- 8 4. Panel
- 9 5.a TV-out, video capture, stereo
- 10 6. Power supply
- 11 7. BIOS, Strapping

Stuff Option	Meaning
COMMON	Common to all assemblies
NO STUFF	Not normally present in any assembly
VIDCAP	Video Capture
RGB_PROT	RGB Protection diodes on primary DAC outputs
LFH	Second DAC channel goes to LFH connector
TV	Second DAC channel goes to S Video connector as TV out
1117	Fixed 1117 linear regulator for A3.3V
1117_ADJ	Adjustable 1117 linear regulator for A3.3V
NO_1117	Take A3.3V from system 3.3V
64B5N	64 Bit, 5 nS frame buffer
64B6N	64 Bit, 6 nS frame buffer
128B5N	128 Bit, 5 nS frame buffer
128B6N	128 Bit, 6 nS frame buffer
DESK	Desktop system
WKST	Workstation system
WKSTL	Workstation Lite system
MEM33	Frame buffer voltage is AGP 3.3V
MEM30	Frame buffer voltage is independently regulated

140-10071-0000-xxx
602-10071-0000-xxx

		NVIDIA Corporation 3535 Monroe St Santa Clara, CA 95051, USA	
		P71, NV17, 4MX16 SDR, 64MB, LFH/RGB, TV-out, video capture, AGP4x	
Size	CAGE Code	DWG NO	Rev
Scale		Sheet	1 of 11
Thursday, January 10, 2002			






2.a NV17 Frame Buffer




NVIDIA Corporation
2701 San Tomas Expressway
Santa Clara, CA 95050, USA

P71, NV17, 4MX16 SDR, 64MB, LFH/RGB, TV-out, video capture, AGP4x


	Size Custom	CAGE Code	DWG NO	Rev
Thursday, January 10, 2002	Scale		Sheet 3 of 11	



FBDM0[0:7] FBDM0[0:7] 3




FBDM0	FBDM0	3
FBDM1	FBDM1	3
FBDM2	FBDM2	3
FBDM3	FBDM3	3
FBDM4	FBDM4	3
FBDM5	FBDM5	3
FBDM6	FBDM6	3
FBDM7	FBDM7	3
FBCLK1	FBCLK1	3
FBCKE1	FBCKE1	3
FBAA0	FBAA0	3.5
FBAA1	FBAA1	3.5
FBAA2	FBAA2	3.5
FBAA3	FBAA3	3.5
FBAA4	FBAA4	3.5
FBAA5	FBAA5	3.5
FBAA6	FBAA6	3.5
FBAA7	FBAA7	3.5
FBAA8	FBAA8	3.5
FBAA9	FBAA9	3.5
FBAA10	FBAA10	3.5
FBAA11	FBAA11	3.5
FBAA0	FBAA0	3.5
FBAA1	FBAA1	3.5




2.b Frame Buffer 0.63

	NVIDIA Corporation 2701 San Tomas Expressway Santa Clara, CA 95050, USA		
	P71, NV17, 4MX16 SDR, 64MB, LFHVRGB, TV-out, video capture, AGP4x		
Size Custom	CAGE Code	DWG NO	Rev
Scale			
Thursday, January 10, 2002		Sheet	4 of 11

3 FBD[64:127]




FBDQM[8:15] FBDQM[8:15] 3



FBCLK0	FBCLK0	3
FBCK0	FBCK0	3
FBAS0	FBAS0	3.4
FBAS1	FBAS1	3.4
FBAS2	FBAS2	3.4
FBAS3	FBAS3	3.4
FBAS4	FBAS4	3.4
FBAS5	FBAS5	3.4
FBAS6	FBAS6	3.4
FBAS7	FBAS7	3.4
FBAS8	FBAS8	3.4
FBAS9	FBAS9	3.4
FBAS10	FBAS10	3.4
FBAS11	FBAS11	3.4
FBAA0	FBAA0	3.4
FBAA1	FBAA1	3.4
FBAA2	FBAA2	3.4
FBAA3	FBAA3	3.4
FBAA4	FBAA4	3.4
FBAA5	FBAA5	3.4
FBAA6	FBAA6	3.4
FBAA7	FBAA7	3.4
FBAA8	FBAA8	3.4
FBAA9	FBAA9	3.4
FBAA10	FBAA10	3.4
FBAA11	FBAA11	3.4


2.c Frame Buffer 64...127

		NVIDIA Corporation 2701 San Tomas Expressway Santa Clara, CA 95050, USA	
P71, NV17, 4Mx16 SDR, 64MB, LFHVRGB, TV-out, video capture, AGP4x			
Size Custom	CAGE Code	DWG NO	Rev
Thursday, January 10, 2002	Scale	Sheet	5 of 11




3.a Dual DAC, 1st VGA

		NVIDIA Corporation 2701 San Tomas Expressway Santa Clara, CA 95050, USA	
P71, NV17, 4MX16 SDR, 64MB, LFHVRGB, TV-out, video capture, AGP4x			
Size	CAGE Code	DWG NO	Rev
Custom			
Scale			
Thursday, January 10, 2002		Sheet	6 of 11



3.b Dual DAC, 2nd VGA

		NVIDIA Corporation 2701 San Tomas Expressway Santa Clara, CA 95050, USA	
		P71, NV17, 4MX16 SDR, 64MB, LFH1RGB, TV-out, video capture, AGPx4	
Thursday, January 10, 2002	Size Custom	CAGE Code	Rev
	Scale	DWG NO	Sheet 7 of 11



4. Panel






nVIDIA

NVIDIA Corporation
2701 San Tomas Expressway
Santa Clara, CA 95050, USA

P71, NV17, 4MX16 SDR, 64MB, LFH/RGB, TV-out, video capture, AGP4x

	Size Custom	CAGE Code	DWG NO	Rev
Thursday, January 10, 2002	Scale		Sheet	8 of 11

 nVIDIA	NVIDIA Corporation 2701 San Tomas Expressway Santa Clara, CA 95050, USA			
	P71, NV17, 4MX16 SDR, 64MB, LFH/RGB, TV-out, video capture, AGP4x			
	Size	CAGE Code	DWG NO	Rev
Thursday, January 10, 2002	Scale		Sheet	10 of 11



7. BIOS, Strapping

	NVIDIA Corporation 2701 San Tomas Expressway Santa Clara, CA 95050, USA		
	P71, NV17, 4MX16 SDR, 64MB, LFHVRGB, TV-out, video capture, AGP4x		
Size Custom	CAGE Code	DWG NO	Rev
Scale		Sheet	11 of 11
Thursday, January 10, 2002			