


Date: Wednesday, August 20, 2008


RH RV730 GDDR3 DP-DP- DVII


102-B66601-00





CONFIDENTIAL RECORDITANT TO ANAMCED MEDIO DEVICES BY


6 200 A Advanced Micro Devices Inc.
6 200 A Advanced Micro Devices Inc.
8 200 A Advanced Micro Devices Inc.
8 200 A Advanced Micro Devices Inc.
9 200 A Advanced Micro Devices Inc.
10 Commerce Valley Drive East
10 Advanced Micro Devices Inc.
10 Commerce Valley Drive East
10 Advanced Micro Devices Inc.
10 Commerce Valley Drive East
10 Micro Micro Devices Inc.
10 Commerce Valley Drive East
10 Micro Micro Devices Inc.
10 Date: Wednesday, August 20, 2008
10 Micro Wednesday August 20,
















## (09) RV730 Display Port C&D +DPCD\_PVDD R2120 499R BLM15BD121SN1 C2120 100nF\_6.3V TX2P\_DPC0 C2121 100nF\_6.3V TX2M DPC C123 = C122 = 4.7uF\_6.3V C124 = NS3 1 0 2 NS\_VIA DPC\_PVSS C2123 | 100nF\_6.3V TX0M\_DPC2 R2126 499R R2125 499R DPD\_PVDD TXCCP DPC3 C2127 100nF\_6.3V TXCCM\_DPC3 R2127 499R DPD\_PVSS AUX2P AN20 +DPCD\_VDD10 +1.1V BLM15BD121SN1 AUX2N AM20 C128 C129 4.7uF\_6.3V C130 = DDC2CLI DDC2DATA AL19x NC\_DPC\_VDD18#1 NC\_DPC\_VDD18#2 C2130 100nF\_6.3V R2134 ~~ 499R R2133 499R C2132 | 100nF\_6.3V C2133 | 100nF\_6.3V R2136 499R R2135 499R 150R R109 DPCD\_CALR AR20, R2137 499R DPC\_VSSR#1 DPC\_VSSR#2 DPC\_VSSR#3 DPC\_VSSR#3 DPC\_VSSR#5 DPD\_VSSR#1 DPD\_VSSR#1 DPD\_VSSR#3 DPD\_VSSR#4 DPD\_VSSR#4 DPD\_VSSR#4 AU20 TXCDP\_DPD3 AP16 AP17 AW14 AW16 AN19 AP18 AP19 AT19 TXCDM DPD3 >> +5V\_DAC2\_VESA (8,15) ALL\_RAILS\_UP >>-(7) +5V\_DAC2\_VESA DDCAUX5N DDC5DATA (7) DCDATA\_AUX5 25 CASE TMDS Data2-ESD protection dioes 26 CASE#26 27 CASE#27 28 CASE#27 29 CASE#28 29 CASE#30 (6) HPD2 <<-**AMD** Markham, Ontario Wednesday, August 20, 2008 RH RV730 GDDR3 DP-DP- DVII | Doc No. 102-B66601-00












## (15) Power Management

## **Power up Sequencing** +12V\_BUS +12V\_BUS (16) VDDC\_SHDN\_N > VDDC\_SHDN\_N R698 R690 5.1K BUS\_RAILS\_UP\_N BUS\_RAILS\_UP\_N (16) +3.3V\_BUS Q678 MMBT3904

**VDDC Enable Circuit** 




3.3V Enable Circuit

## **Power Play**

VDDC Voltage Settings Using GPIOs (for VDDC1 Dual Phase)

		Output Voltage (V)			
PWRCNTL_1 GPIO 20	PWRCNTL_0 GPIO_15	Rf1=42.2K Rf2=20.5	Rf1= Rf2=	Rf1= Rf2=	
0	0	0.90V			
0	1	1.00V			
1	0	1.15V			
1	1	1.25V			Power-up Default

| Vout = Vref \* (1+Rt/Rb) | VDDC1 (Dual Phase): Vref = 0.6V, Rt = 5.11K | VDDC2 (Single Phase): Vref = 0.8V, Rt = 10K | MVDDC (Single Phase): Vref = 0.8V, Rt = 10K



Wednesday, August 20, 2008 RH RV730 GDDR3 DP-DP- DVII No. 102-B66601-00

