

MS-V041 VER 30

NV43-PCIE NV43 256MB/128bit, BGA 16MX16 DDR2,VGA,DVI-I,TV-OUT(HT-10)

P295-A00 DESIGN NV43 300/267MHZ 128MB/256MB/512MB DDR2 84-FBGA

PAGE SUMMARY: **DDR2 84-FBGA Clock setting 350MHZ**

- Page1: P295 Overview
- Page2: PCI EXPRESS, NVVDD, VDD33
- Page3: FB BANK A, FBVTT TERMINATIONS, FBVDDQ DECOUPLING
- Page4: FB BANK C, FBVTT TERMINATIONS
- Page5: MEMORY PARTITION A 0..31
- Page6: MEMORY PARTITION A 32..63
- Page7: MEMORY PARTITION C 0..31
- Page8: MEMORY PARTITION C 32..63
- Page9: GPU GND
- Page10: DACA - VGA
- Page11: DACB - TVOUT, VIDEO IN
- Page12: DACC - VGA
- Page13: STRAPS, FANSINK, MECHANICALS
- Page14: GPIO, HDCP ROM, VBIOS ROM, FAN CONTROL
- Page15: INTERNAL TMDS LINK A/B
- Page16: INTERNAL TMDS LINK C/D
- Page17: MIOA, MIOB, NVPLL
- Page18: POWER SUPPLY (RT9218) for NVVDD,FBVDDQ
- Page19: Other Powers - A3V3, DDC\_5, TMDSPLL, TMDSIO, FBVTT and 5V-3V3 POWER SEQUENCING

REV HISTORY

A00

-08/04/2005:

- 1.Page18: change power solution to RT9218 for NVVDD & FBVDDQ

10S

-08/04/2005:

- 1.Page18: Move C913~C916 out form C910,C911 & Move C930,C931 out form C929
- 2.Page19: Add C940 near C36
- 3.Page19: Remove C16, C35, C55

B00

-12/06/2005:

- 1.ADD G73 circuit


C00

-04/26/2006:


- 1.Remove NV43 reserve circuit
- 2.Page14: Add SPDIF circuit
- 3.Page15: Add TMDS Dual\_Link A/B
- 4.Page17: Add MIOA Feature SLI CON
- 5.Page18,19: Modify Power solution same as P345

REV	VARIANT	NVPN	ASSEMBLY
0	BASE	80210295-BASE-SCM	BASE LEVEL GENERIC SCHEMATIC ONLY. COMMON & NO. STUFF ASSEMBLY NOTES AND BOM NOT FINAL
1	SKU00	80210295-0000-000	GF-6600-AD4 GEN 300267MHZ 256MB 84-FBGA DDR2 16MX16 VGA+DVI+HDTV
2	SKU01	80210295-0001-000	GF-6600-AD4 GEN 300267MHZ 128MB 84-FBGA DDR2 16MX16 VGA+DVI+HDTV
3	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
4	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
5	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
6	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
7	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
8	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
9	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
10	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
11	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
12	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
13	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
14	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
15	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>


## 02 PCI EXPRESS, NVVDD, VDD33



## FB PARTITION A



## 04 FB BANK C, FBVTT TERMINATIONS



NET	DIFFPAIR	MIN_LINE_WIDTH	IV_IMPEDANCE	IV_CRITICAL_NET
FBCOL0A5	FBCOL0A5		1000IEF	1
FBCOL0AP	FBCOL0A5		1000IEF	1
FBCOL0K1	FBCOL0A5		1000IEF	1
FBCOL0K1P	FBCOL0A5		1000IEF	1


FBC_PLLVDD	12
FBC_PLLVDD	12
FBC_VREF2	12

[illegible]

FISC_DOT	1
FISC_PD	12
FISC_PU	12
FISC_TERM	12

**DDR2 OPERATION**


- 1) During initialization CKE and ODT low
- 2) Runtime - CKE high and ODT operated by debug state machine
- 3) No termination-pulse for CKE or DEBUG pins



05 MEMORY PARTITION A 0.31

FBA MEMORY 1st bank 0.31


PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE TO MEMORY



## 06 MEMORY PARTITION A 32..63



## FBA MEMORY 1st bank 32..63

PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE TO MEMORY



16x powerline pins per mem






3x 0.022uF	- 5.3 to 1
6x 4700uF	- 2.7 to 1
5x 220pF	- 3.2 to 1
2x 0.047uF	- 8 to 1
2x 4.7uF	- 8 to 1






## 07 MEMORY PARTITION C 0..31

## FBC MEMORY 2nd bank 0..31

PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE TO MEMORY




Place plane decoupling caps near DQS-QDM pairs



08 MEMORY PARTITION C 32..63



FBC MEMORY 2nd bank 32..63

PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE TO MEMORY





09 GPU GND / TMDS\_PLLVDD




## 10 DACA - VGA

NET_NAME	MIN_LINE_WIDTH	MIN_IMPEDANCE	MAX_IMPEDANCE
DACA_SCL			
DACA_SDA			
DACA_MVINC			
DACA_VINC		2	1000M
DACA_VINC_BUF		2	1000M
DACA_VINC_BUF		2	1000M
DACA_MVINC		2	1000M
DACA_VINC_C		2	1000M
AVB		2	1000M
A_VB		2	1000M
DACA_RED			
DACA_GREEN		1	1000M
DACA_BLUE		1	1000M
DACA_W_Y		1	1000M
DACA_X_F		1	1000M
DACA_X_F		1	1000M
DACA_BB0_Z		1	1000M
DACA_BB0_Z		1	1000M
DACA_BB0_Z		1	1000M
DACA_VDD			
DACA_VREF	12		
DACA_VREF	12		

Note that this impedance is the highest one on the x-net for a 4-layer stackup.

## Change for G73

C708 0.1u  
R549 124ohm  
R548 1.78Kohm



Micro-Star International Co., LTD.

MS-V041		
Size Custom	Document Number <b>DACA - VGA</b>	Rev 0A
Date: Monday, May 08, 2006	Sheet 10 of 15	


## 11 DACB - TVOUT, VIDEO IN

NET_NAME	MPN_LINE_WIDTH	NV_CRITICAL_NET	NV_IMPEDANCE
DACR_C_OUT		1	500000
DACR_CINTE_OUT		1	500000
DACR_P6_OUT		1	500000
QOUT_C		1	500000
YOUT_C		1	500000
PBOUT_C		1	500000
DACR_VDD	12		
DACR_VREF	12		
DACR_RESET	12		
YRESET	12		
QND_C	12		
QND_Y	12		

Note that this is the highest impedance on the xnet

## Change for G73

C744 0.1u  
R564 124ohm  
R563 1.78Kohm





## 2 DACC - VGA

NET_NAME	MIN_LENGTH	NET_SPACING_RULE	NV_CRITICAL_NET	NV_IMPEDANCE
DCB_SCL				
DCB_SDA				
DACC_HSYNC		2	NOENV	
DACC_VSYNC		2	NOENV	
DACC_HSYNC_BUF		2	NOENV	
DACC_VSYNC_BUF		2	NOENV	
DACC_SYNC_E		2	NOENV	
DACC_SYNC_C		2	NOENV	
CHE				
CVE		2	NOENV	
DACC_RED		1	NOENV	
DACC_GREEN		1	NOENV	
DACC_BLUE		1	NOENV	
DACC_X_F		1	NOENV	
DACC_Y_F		1	NOENV	
DACC_Z_F		1	NOENV	
DACC_X_C		1	NOENV	
DACC_Y_C		1	NOENV	
DACC_Z_C		1	NOENV	
DACC_BLUE_0		1	NOENV	
DACC_BLUE_1		1	NOENV	
DACC_VDD	12			
DACC_VREF	12			
DACC_VRES	12			

## Change for G73


C747 0.1u  
R566 124ohm  
R568 1.78Kohm






## 13 STRAPS, FANSINK, MECHANICALS

Overlap pads to save space  
and to prevent assembly of  
both resistors.

## Layout




Ground      High logic voltage  
                 ↓  
                 Signal







## 14 GPIO, HDCP, VBIOS, FAN CON

## JTAG, GPIO, BIOS ROM



GPIO	I/O	FUNCTION
0	IN	DVI MID HOTPLUG DET
1	IN	RESERVED
2	IN	RESERVED
3	IN	RESERVED
4	IN	RESERVED
5	IN	RESERVED
6	IN	RESERVED
7	IN	RESERVED
8	IN	THERMAL ALERT/SLOW
9	OUT	FAN CONTROL
10	IN	RESERVED
11	OUT	NOTIFY/SEV SELECT
12	IN	RESERVED




15 INTERNAL TMD5 LINK A/B

IFPAB NET RULES

NET	W. CRITICAL	W. IMPEDANCE	DIFF PAIR
IFPAB_RSET	1	50OHM	
DVI_SOUTH_HPD_C	1	50OHM	
DVI_SOUTH_HPD_A	1	50OHM	


  

NET	VOLTAGE	MAX. CURRENT	MIN. WIDTH
IFPAB_PLLVDD	1.5000V	0.04	16.0
IFPAB_A0VDD	1.5000V	0.04	16.0



## 16 INTERNAL TMDS LINK C/D

NET	MIN_LINE_WIDTH	VOLTAGE
#PCDREF	12	3.3V
#PCDPLY00	12	3.3V
#PCDLY00	12	3.3V
#PCDLY00	12	3.3V
#PCORSET	12	3.3V



Micro-Star International Co., LTD.



MS-V041

Document Number  
INTERNAL TMD5 LINK C/D



Monday, May 08, 2006 Sheet 16 of 16



17 MIOA, MIOB, NVPLL



## Feature Connector



Micro-Star International Co., LTD.

MS-V041


Size	Document Number
Custom	MIOA, MIOB, NVPLL

Date:	Monday, May 08, 2006	Sheet	17 of
-------	----------------------	-------	-------

## 18 Power Supply (RT9218)

NV-Standard use FBVDDQ ,  
Can't use RT9218 PGood power sequence


BOM added L821,C905  
removed L819



Choose RT9218 PGood power sequence

Added BOM R883,R904

Removed R905




FBVDDQ

$V_{out} = V_{ref} * (1 + (R_{top}/R_{bot}))$   
 $1.8V = 0.8V * (1 + (5k/4k)) \quad (RT9218)$   
 $1.8V = 0.8V * (1 + (200/160)) \quad (RT9218) \text{ Samsung MEM}$   
 $2.003V = 0.8V * (1 + (200/133)) \quad (RT9218) \text{ Infineon MEM default}$

	Net Name	MIN	LINE	WIDTH	VOLTAGE
	5V	0	16	3	5V
	NVVD0	0	16	30	1.30V
	12V_PEX	0	20	6	12V
	PEX1V2	0	20	6	1.2V
	12V_PEX_FLTRD	0	20	6	12V
	FBVTT	0	20	1.5	FBVTT@2.5V

DRIVE3_1_V2	20
UGATE_1	20
UGATE_1	20
UGATE_2	20
UGATE_2	20
NODE_1	20
NODE_2	20
TVF_RR	10
GLATE_VDD	10
COMP1_NVDD	20
FB1_NVDD	10
COMP2_V2	10
FB2_V2	10
FB1_V2	10
REFB_V2	10
SS_REFOUT	10
VREF_V2	10
FB1_RC	20
BDOT_1	20
BDOT_2	20
FB2C_SF1	20
SS_NVDD	10
SS_R	10
SR_V2	10
UGATE_1_R0	20
UGATE_2_R0	20
COMP1_RC	20
COMP2_RC	10
NVDD_RC	10
V2_R0	10
NODE_1_SINB	20
NODE_1_SINB	20
CLGATE_1	20
BDOT	20
SVBOSDET	20



FBVDDQ = 1.8V @ upto 5A


1.8V/5.0A




# 19 Others Power Supply (Linears)

## A3V3,A2V5,TMDS\_PLLVDD,TMDS\_IOVDD


### A3V3




### A2V5




### Power Sequencing for FBVDDQ & A2V5




### TMDS IO SUPPLY WITH BACKDRIVE PROTECTION



### TMDS PLL Supply



### DDC 5V



NET NAME	MIN_LINE_WIDTH	1	1	1	VOLTAGE
3V3_PEX	3V3_PEX	36	1	1.80	
FBVDDQ	FBVDDQ	36	1	1.80	
A2V5	A2V5	36	1	1.80	
TMDS_PLLVDD	TMDS_PLLVDD	36	0.2	3.30	
TMDS_IOVDD	TMDS_IOVDD	36	0.2	3.30	
Z0ENABLE	Z0ENABLE	36			
FBVTT_A2V5	FBVTT_A2V5	36			
FBVTT_A2V5	FBVTT_A2V5	36			
TMDS_PLLVDD	TMDS_PLLVDD	36			
TMDS_IOVDD	TMDS_IOVDD	36			
DDC_5V	DDC_5V	36			5V
GND	GND	36			5V
FBVTT	FBVTT	36			5V
5V	5V	36			5V



Micro-Star International Co., LTD.

MS-V041

Others Power Supply (Linears)

Date: Monday, May 08, 2006 Sheet: 19 of 19