

REFERENCE DESIGN

THESE SCHEMATICS ARE SUBJECT TO MODIFICATION AND DESIGN IMPROVEMENTS. PLEASE CONTACT ATI FIELD APPLICATION ENGINEERING BEFORE USING THE INFORMATION CONTAINED HEREIN.

RESTRICTION NOTICE

THESE SCHEMATICS CONTAIN INFORMATION WHICH IS PROPRIETARY TO AND IS THE PROPERTY OF ATI, AND MAY NOT BE USED, REPRODUCED OR DISCLOSED IN ANY MANNER WITHOUT EXPRESSED WRITTEN PERMISSION FROM ATI.



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada L3T 7X6
(905) 882-2600

Title		AGP RV350 128M TSOP VGA DVI VO	
Size	Document Number	105-A035XX-00B	Rev
B			1
Date:	Wednesday, March 05, 2003	Sheet	1 of 16

2V BUS

+5V BUS

+3.3V BUS

+VDDQ BUS

C10
10µF, 20V
4239010600


C5
47µF, 6.3V



C8
47µF, 6.3V


C2
100µF, >6.3V

Use 47µF Tant, 16V 20V D size (PIN 4230047600),
800mR Max. ESR and Max. ripple 430mA @ 100kHz or
100µF, Alum. 6.3V 20V 6.3mm dia (PIN 4261010700),
440mR Max. ESR and Max. ripple 230mA @ 100kHz or
47µF, Alum. 6.3V 20V 5mm dia (PIN 4262047600),
760mR Max. ESR and Max. ripple 150mA @ 100kHz


4X/8X AGP BUS



SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND



Caps for EMI - install close to AGP connector



The diagram shows a circuit for converting a 3.3V logic signal to a 5V logic signal. It consists of two main parts: a MOSFET-based level shifter and a 74VHC00 inverter.

MOSFET Level Shifter:

- Q1 (BSN20):** A MOSFET used for level shifting. Its gate is connected to the 3.3V input signal (labeled `3 AGP_MB_8X_DET#` and `AGP_MB_8X_DET#`). The source is connected to ground. The drain is connected to the 5V output signal (labeled `TEST`).
- Resistors:**
 - R17 (47K):** Gate pull-up resistor to +3.3V_BUS.
 - R3 (20K):** Drain pull-up resistor to +12V_BUS.
 - R23 (1K):** Output pull-up resistor to +5V_BUS.

74VHC00 Inverter:

- U2 (74VHC00):** A CMOS inverter. Its input is connected to the output of the MOSFET level shifter (labeled `TEST`). Its output is connected to the 5V output signal (labeled `AGP_VREFG`).
- Resistors:**
 - R20 (324R):** Input pull-up resistor to +VDDQ_BUS.
 - R21 (147R):** Output pull-up resistor to +VDDQ_BUS.
 - R24 (100R):** Output pull-down resistor to ground.
- Capacitor:**
 - C3 (100nF):** A decoupling capacitor connected between the output and ground. A note indicates it should be placed far from the connector.

Power Supplies:

- +3.3V_BUS:** Input signal source.
- +12V_BUS:** Input signal source.
- +5V_BUS:** Input signal source.
- +VDDQ_BUS:** Input signal source.

Notes:

- The MOSFET level shifter may be placed far from the connector.
- The capacitor C3 should be placed far from the connector, on the left side.

AGP AGPREF

+VDD0_BUS

TEST

Q5
2N7002E

R67
147R

R66
324R

R65
100R

R64
OR

DNI

AGP AGPREFG

AGP_AGPREFGG 3

C7
10nF
Close to ASIC



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Type	AGP RV350 128M TSOP VGA DVI VO
------	--------------------------------


Size	Document Number	105-A035XX-00B
------	-----------------	----------------

Date: Wednesday, March 05, 2003


Sheet 2 of 16

Rev

1



MEMORY CHANNEL A



MEMORY CHANNEL B

PLACE C351/152 VERY CLOSE TO ASIC
R56/57/58/59 CLOSE TO ASIC AS WELL

LAYOUT NOTE: SOME OF THE RESISTORS R51-54 MAY BE REMOVED IF SPACE IS AN ISSUE, ASK BEFORE REMOVING

FOR 2.5V VDDR1
MEMVMODE = VDDC
MEMVMODE1 = GND
FOR 1.8V VDDR1
MEMVMODE = GND
MEMVMODE1 = VDDC
SEE DESIGN GUIDE



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Regulator for VDDC (ASIC Core)

Vin = 3.3V AGP
Vout = 1.2V
Iout = Unknown (7A MAX at 350MHz) (load consumption)
Iout = 3A MAX (Power rail consumption)


Part	NOTES
MAX1954	Do not install Cc1, Rc1 Install Cc2, Rc2
ISL6522	Do not install Cc2, Rc2 Install Cc1, Rc1

*** Indicate number of via required for the connection

Part	Vout	R1	R2
MAX1954	1.2V	1.00K 1% ATI P/N 3240100100	2.00K 1% ATI P/N 3240110100
ISL6522	1.62V	1.00K 1% ATI P/N 3240100100	976R 1% ATI P/N 3240976000
	2.5V	1.00K 1% ATI P/N 3240100100	475R 1% ATI P/N 3240475300
	3.3V TSOP Memory	1.00K 1% ATI P/N 3240100100	324R 1% ATI P/N 3240332000
	3.45V TSOP Memory	1.00K 1% ATI P/N 3240100100	301 1% ATI P/N 3240301000

FOR R314 USE 620K:

RES 0.1W 5% SM EIA(0805) T&R 620K




ISL6522CB : SOIC

Regulator for MVDDC (MEM Core)


Vin = 5V AGP
Vout = 3.3V ~ 3.45V
Iout = 2.7A (330mA x 8) MAX, Burst Mode (load consumption)
Iout (5V) = 2A MAX (Power rail consumption)

ALT. 1: IRU REGULATOR




Alternate part IRU3037CS

ALT. 2: ISL REGULATOR




ISL6522CB : SOIC

ALT. 3: MAXIM REGULATOR




DO NOT USE MAXIM REGULATOR IF 12V INPUT IS USED!!!

FOR R316 USE 620K: RES 0.1W 5% SM EIA(0805) T&R 620K




Use ITF86110DK8T or FDS6898A
 (Part numbers 2020004100 or 2020007600)
 Rated 7A or 9A



Change this cap to 180uF 16V if 12V input is used!

The low ESR electrolytic cap is on the linear MVDDC regulator page

Boot circuit




ATI Technologies Inc.
 1 Commerce Valley Drive East
 Markham, Ontario
 Canada, L3T 7X6
 (905) 882-2600

Title	AGP RV350 128M TSOP VGA DVI VO
Size	Document Number
C	105-A035XX-00B
Date	Wednesday, March 05, 2003
Sheet	6 of 16
Rev	1

New regulator for MVDDQ, 64MB MVDDC and MPVDD


+MVDDC	Voltage Req.	Rmx1	Rmx2
Hynix	3.3V [-0.02V/+0.02V]	1.07K	3.32K
Samsung	2.5V	0R P/N 3230000000	DNI

+MVDDQ	Voltage Req.	Rqx1	Rqx2
	2.5V	0R P/N 3230000000	DNI




Old regulator for MVDDQ (MEM IO) & VDDR1
 Vin = 3.3V AGP
 Vout = 2.5V
 Iout = 1200mA MAX
 Iout = 1000mA Est. MAX

Type	Voltage Req.	Rq1	Rq2	+MVDDC	Rq3	Rq4
Elpida	1.8V [-0.09V/+0.18V]	681R 3240681000	1.5K 3230015200	3.45V (TSOP)	7.5K 3230075200	2.4K 3230024200
	2.5V	1K 3240100100	1K 3240100100			
	2.6V	4.75K 3240475100	4.32K 3240432100			






Regulator for MVDDC
 Vin = 5V
 Vout = 3.3V
 Iout = 1.4A MAX



	Voltage Req.	Rm1	Rm2
Hynix	3.34V [-0.04V/+0.04V]	4.32K	2.55K
	3.45V [-0.04V/+0.04V]	4.32K	2.43K
Samsung	2.5V [-0.03V/+0.03V]	1K 3240100100	1K 3240100100


Old regulator for +MPVDD
 Vin = 3.3V
 Vout = 1.8V
 Iout = 10mA MAX



ATI Technologies Inc.
 1 Commerce Valley Drive East
 Markham, Ontario
 Canada, L3T 7X6
 (905) 882-2600


File	AGP RV350 128M TSOP VGA DVI VO
Size	Document Number
C	105-A035XX-00B
Date	Wednesday, March 05, 2003
Sheet	7 of 16
Rev	1

New regulator for VDDR4, PVDD, A2VDD and TPVDD




Regulator for +VDDC_CT (550mA)

Vin = 3.3V
Vout = 1.5V




Derived from VDDR4:



Old Regulator for +A2VDD (150mA)


Vin = +3.3V AGP
Vout = 2.5V



+A2VDD and GND_A2VSSN routed with at least 15 mil trace and not longer than 1.5 inch.


Old regulator for +TPVDD (70mA)

Vin = +3.3V AGP
Vout = 1.8V




Old Regulator for +VDDR4

Vin = 3.3V
Vout = 1.8V



Old regulator for +PVDD (30mA)


Vin = 3.3V AGP
Vout = 1.8V



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada L3T 7X6
(905) 882-2600

Title	AGP RV350 128M TSOP VGA DVI VO		
Size	Document Number	105-A035XX-00B	Rev
C	Date	Wednesday, March 05, 2003	Sheet 8 of 16


TERMINATION FOR
MEMORY
CHANNEL A



SERIES Resistors
For Bi-Directional signals,
Series resistors should be
placed close to the memory

**CLOCK
terminations**


Change from 1:1 spacing to at least a
2.5:1 spacing between the pair
These resistors and caps must be placed to minimize any stubs. These
must also be placed after the memory



4,11	M_CLKA0	M_CLKA0	CLKA0	4,11
4,11	M_CLKA0	M_CLKA0	CLKA0	4,11
4,11	M_CLKA1	M_CLKA1	CLKA1	4,11
4,11	M_CLKA1	M_CLKA1	CLKA1	4,11




TERMINATION FOR
MEMORY
CHANNEL B



CLOCK
terminations

Change from 1:1 spacing to at least a
2.5:1 spacing between the pair

These resistors and caps must be placed to minimize any stubs. These
must also be placed after the memory




4,11 M_CLKB0 >>> M_CLKB0 >>> CLKB0 4,11
4,11 M_CLKB0 >>> M_CLKB0 >>> CLKB0 4,11
4,11 M_CLKB1 >>> M_CLKB1 >>> CLKB1 4,11
4,11 M_CLKB1 >>> M_CLKB1 >>> CLKB1 4,11



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7Y6
(905) 882-2600


Title: AGP RV350 128M TSOP VGA DVI VO
Size: Document Number: 105-A035XX-00B
Date: Wednesday, March 05, 2003 Sheet: 10 of 16 Rev: 1



DDR SDRAM 64Mbit 1Mx16x4
DDR SDRAM 128Mbit 2Mx16x4

Note: These indications of the location of the memory for the solder side (bottom) are looking thru from the component side.

Put 1 100nF cap per power pin of memory



Place as many as possible.

DATA GROUP SHOULD BE ASSIGNED TO EACH DQS AND DQM ACCORDINGLY AND THIS MAPPING IS JUST FOR PLACEMENT AND ROUTING REASONS


All +VDD, MEM, IO and +VDD decoupling caps should be equally distributed per memory chip. As close to the pin as possible.



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7Y6
(905) 882-2600

Title: AGP RV350 128M TSOP VGA DVI VO
Size: Document Number: 105-A035XX-00B
Date: Wednesday, March 05, 2003
Sheet: 11 of 16

OPTION STRAPS



STRAPS	PIN	DESCRIPTION	DEFAULT
AGPFSKEW(1:0)	GPIO(1:0)	AGP 1x clock feedback phase adjustment wrt refclk(cpuckl) 00 - refclk slightly earlier then feedback 01 - refclk 1 tap earlier then feedback 10 - refclk 1 tap later then feedback 11 - refclk 2 taps earlier then feedback clock	00 (internal pull-down)
X1CLK_SKWE(1:0)	GPIO(3:2)	Clock phase adjustment between x1 clk and x2clk 00 - 0 tap delay 01 - 1 tap delay 10 - 2 taps delay 11 - 3 taps delay	00 (internal pull-down)
ROMIDCFG(3:0)	GPIO(9,13:11)	If no ROM attached, controls chip IDIs. If rom attached identifies ROM type 0000 - No ROM, CHG_ID=0 0001 - No ROM, CHG_ID=1 0100 - reserved 0110 - reserved 1000 - Parallel ROM, chip IDIs from ROM 1001 - Serial AT29F1024 ROM (Atmel), chip IDIs from ROM 1010 - Serial AT45DB011 ROM (Atmel), chip IDIs from ROM 1011 - Serial M25P16 ROM (ST), chip IDIs from ROM 1100 - Serial M25P05 ROM (ST), chip IDIs from ROM 1101 - Serial NX25F01B ROM (ISSI), chip IDIs from ROM	1001
ID_DISABLE	GPIO(8)	0 - Normal operation 1 - Shuts the chip down by not responding to any config cycles In a system with two graphics chips, one on the motherboard, the other on add-in card, the strap can be used to disable one of the two through a jumper.	0 (internal pull-down)
BUSCFG(2:0)	GPIO(6:4)	Controls bus type, CLK PLL select, and IDSEL 000 - 1.5V BUS -> AGP 4x, PLL clk, IDSEL=AD16 001 - 3.3V BUS -> AGP 1x/2x, PLL clk, IDSEL=AD16 010 - 1.5V BUS -> AGP 4x, PLL clk, IDSEL=AD17 011 - 3.3V BUS -> AGP 1x/2x, PLL clk, IDSEL=AD17 100 - 1.5V BUS -> AGP 1x/2x, PLL clk, IDSEL=AD16 101 - 3.3V BUS -> AGP 1x/2x, PLL clk, IDSEL=AD16 110 - 1.5V BUS -> AGP 1x/2x, PLL clk, IDSEL=AD17 111 - 3.3V BUS -> AGP 1x/2x, PLL clk, IDSEL=AD17 Note that for AGP configurations GPIO(4) acts as the IDSEL strap. For PCI it acts as the PLL bypass (33 or 66MHz) strap.	000 (internal pull-down)
MULTIFUNC(1:0)	LCDDATA(17:16)	Multi-function device select 00 - single function device. 01 - two function device. No AGP in either function 10 - two function device. AGP only in function 0 11 - two function device. AGP in both functions If BUSCFG pin based straps are set to PCI, then AGP will not be enabled in any function. See AGP function table below for detail on AGP ability claims.	00
VIP_DEVICE	LCDDATA(20) STRAP T	Indicates if any slave VIP host devices drove this in low during reset. 0 - Slave VIP host port devices present 1 - No slave VIP host port devices reporting presence during reset	0

STRAP P	INTERRUPT
LOW	ENABLED (DEFAULT)
HIGH	DISABLED



STRAPS	PIN	DESCRIPTION
DC_STRAP1	LCDDATA12	Internal TMDs Enabled 0 - Disabled 1 - Enabled
DC_STRAP2	LCDDATA13	Video Capture Enabled 0 - Disabled 1 - Enabled THIS STRAP IS NOT PRESENT ON THIS CARD!
DC_STRAP4	DC_STRAP5	LCDDATA15 LCDDATA19
		DAC2 Configuration DAC2 0/0 DAC2 On as CRT DAC2 On as TVOUT DAC2 On as TVOUT and CRT
DC_STRAP6	LCDDATA18	TVO Standard Default (Resistor pull-up and switch short to GND) 0 - PAL (on board resistor pull-down and switch closed) 1 - NTSC (on board resistor pull-up)
DC_STRAP3	LCDDATA14	Connected to Component TV-Out Detect pin Normally high, pulled low by Component TVO dongle






ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title	AGP RV350 128M TSOP VGA DVI VO		
Size	Document Number	105-A035XX-00B	Rev 1
Date	Wednesday, March 05, 2003	Sheet 12 of 16	

PRIMARY CRT




SECONDARY CRT




Keep length short, or another set of resistors may be needed

OPTIONAL ESD/HOTPLUG PROTECTION DIODES




LAYOUT NOTE: MAY BE POSSIBLE TO REMOVE ALL DIODES ABOVE IF THERE'S NO SPACE, ASK BEFORE REMOVING



This is for cutting return path




LAYOUT NOTE: MAY BE POSSIBLE TO REMOVE ALL DIODES ABOVE IF THERE'S NO SPACE, ASK BEFORE REMOVING




ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title	AGP RV350 128M TSOP VGA DVI VO
Size	Document Number
C	105-A035XX-00B
Date	Wednesday, March 05, 2003
Sheet	13 of 16


Place close to ASIC




Place close to connector




TV Out (SVHS)



Jm2, Jm3, Jm4 use the same footprint




TV Out (Comp)



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title		AGP RV350 128M TSOP VGA DVI VO	
Size	Document Number	105-A035XX-00B	Rev 1
Date:	Wednesday, March 05, 2003	Sheet 1.4	of 16

PRIMARY DVI-I CONNECTOR



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title			AGP RV350 128M TSOP VGA DVI VO		
Size			Document Number		
B			105-A035XX-00B		
Date:			Wednesday, March 05, 2003		
			Sheet 15 of 16		
			Rev 1		

CRT SCREWS

- ASSY1
SCREW
JACKSCREW
<3rd part field>
- ASSY2
SCREW
JACKSCREW
<3rd part field>

DVI SCREWS

- ASSY3
SCREW
JACKSCREW
<3rd part field>
- ASSY4
SCREW
JACKSCREW
<3rd part field>
- ASSY5
SCREW
PAN_HEAD
ASSY

MISC. BOARD PARTS

- ASSY7
ANTISTATIC
BAG
6_X_11
<3rd part field>
- ASSY8
BLANK
LABEL
1.50W_X_0.50H
ASSY

REF1
SCHEMATIC
105-A03500-00B
<3rd part field>

REF2
PCB
109-A03500-00B
<3rd part field>

REF5
ATI LOGO
LABEL
ATI_LOGO_LABEL

ASSY11
BRACKET
VGA_VID_OUT_DVI_317
8020033500
WRONG SYMBOL, MUST BE UPDATED LATER

MH101
HEATSINK

PASSIVE
HEATSINK
H103
HEATSINK Hc
Heatsink cross-hatched finned
45X45X10mm black amodize w/o
adhesive



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title	AGP RV350 128M TSOP VGA DVI VO		
Size	Document Number	105-A035XX-00B	Rev
B			1
Date:	Wednesday, March 05, 2003	Sheet	16 of 16



Title

AGP RV350 128M TSOP VGA DVI VO

Schematic No.

105-A035XX-00B

Date:

Wednesday, March 05, 2003

REVISION HISTORY

Rev

1

Sch
Rev

Date

REVISION DESCRIPTION

0

2002/11/27

PRELIMINARY BASED ON A034

1

2003/02/20

Add AND gate footprint for AGP_MB_8X_Det#, delete C3
Change C62 and C68 to 2.2uF (no footprint change)
GND_AVSS, GND_A2VSSN and GND_A2VSSQ grounded at 100nF decapling cap (layout change only)
Swap memory address 12 and 13 (both channels)
Change ceramic caps at the output of the regulator U810 to 10uF tant.
Move C55 close to ASIC (Layout change)
Add stitching caps between +MVDDC_Source and +5V_BUS (C1 and C17)
Add 3 more 0R for Chassis and Digital GND

C

C

B

2

A

A

5

4

3

2

1