




Rev	2
-----	---

A horizontal timeline with five segments labeled 5, 4, 3, 2, and 1 from left to right. Segment 5 is the longest, followed by 4, 3, 2, and 1 is the shortest.

# PCI-EXPRESS EDGE CONNECTOR



SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND






ATI Technologies Inc.

1 Commerce Valley Drive East  
Markham, Ontario  
Canada L3T 7X5  
(905) 882-2600



Part Name: PCI-E RV380/370 128M TSOP VO-DMS59

Size: C Document Number: 105-A259xx-00C


Date: Tuesday, July 06, 2004 Sheet: 1 of 16



IT IS RECOMMENDED TO ALLOW SERIES RESISTOR FOOT PRINTS ON THE INDICATED AGP CONTROL SIGNALS TO ADDRESS ANY LAYOUT NOISE RELATED SIGNAL DAMPING REQUIREMENTS




VDD1	MEMVMODE_0	MEMVMODE_1
1.8V	GND	+VDDC_CT
2.5V	+VDDC_CT	GND
2.8V	+VDDC_CT	+VDDC_CT




**Vout = 1.2V ~ 1.3V**

### ALT. 1: MAXIM REGULATOR



## ALT. 2: INTERSIL REGULATOR




ISL6522CB : SOIC

\*\*\* Indicate number of power via required for the connection


Part	NOTES
MAX1954	Do not install Cc1, Rc1
ISL6522	Install Cc1, Rc1

Part	Vout	R1	R2
<b>MAX1954</b> <b>ISL6522</b>	1.2V	1.00K 1% ATI P/N 3240100100	2.00K 1% ATI P/N 3240200100
0.8V Ref	1.25V	1.00K 1% ATI P/N 3240100100	1.78K 1% ATI P/N 3240178100
0.8V Ref	1.3V	1.00K 1% ATI P/N 3240100100	1.6K 1% ATI P/N 3240162100



### Circuit to hold PCI-E voltage low and wait for +VDDC for proper power sequence

+VDDC	Rq3	Rq4
+1.3V	1.5K	2.4K
+1.2V	1.5K	3K




1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7X6  
(905) 882-2600

Title PCI-E RV380/370 128M TSOP VO-DMS59

Size C	Document Number 105-A259xx-00C
-----------	-----------------------------------


C	105-AZ59xx-00C		
Date:	Tuesday, July 06, 2004	Sheet	5 of 16




Voltage Req.	R1	R2
0.8V	150R P/N 3160150000 402	71.5R P/N 324075R500
1.25V	100R P/N 3160100000 402	100R P/N 3160100000 402
1.5V	100R P/N 3160100000 402	150R P/N 3160150000 402
1.8V	54.9R P/N 3240054900	140R P/N 3240140000
1.84V	49.9R P/N 3240049900	140R P/N 3240140000

Voltage Req.	Rx1 for 1.25V Ref	Rx2 for 1.25V Ref
1.5	432R P/N 3240432000	2.15K P/N 3240215100
1.55	475R (402, 1%) P/N 3160475000	2K (402, 1%) P/N 3160200100
1.6V	432R P/N 3240432000	1.5K P/N 3240150100
1.7V	432R P/N 3240432000	1.21K P/N 3240121100
1.8175V	681R P/N 3240681000 603 P/N 3160681000 402	1.5K P/N 3240015200


Voltage Req.	Ry1 for 2.5V Ref	Ry2 for 2.5V Ref
3.3V	1.07K P/N 3240107100	3.32K P/N 3240332100
2.7V	301R (402, 1%) P/N 3160301000	3.32K P/N 3240332100
2.65V	301R (402, 1%) P/N 3160301000	4.99K (402, 1%) P/N 3160499100
2.61V	221R (402, 1%) P/N 3160221000	4.99K (402, 1%) P/N 3160499100
2.5V	DNI P/N 3230000000 P/N 3150000000	DNI P/N 3150000000




**Alt. regulator for +PVDD**  
Vout = 1.8V  
Iout = 30mA MAX




**Alt. regulator for +MPVDD**  
Vout = 1.8V  
Iout = 10mA MAX



**Alt. regulator for +TPVDD**  
Vout = 1.65V ~ 1.85V  
Iout = 20mA MAX




**Alt regulator for +5V**  
Vout = 5V  
Iout = 10mA MAX (+5V)




**Alt. regulator for +MVDDC**  
Vout = 2.5V ~ 2.6V  
Iout = 500mA MAX

Voltage Req.	Rm1	Rm2
3.34V [-0.04V/+0.04V]	4.32K	2.55K
3.45V [-0.04V/+0.04V]	4.32K	2.43K
2.5V [-0.03V/+0.03V]	1K 3240100100	1K 3240100100




**Alt regulator for +MVDDQ**  
Vout = 2.5V ~ 2.6V  
Iout = 200mA MAX

Voltage Req.	Rq1	Rq2
1.8V [-0.09V/+0.18V]	681R 3240681000	1.5K 3230015200
2.5V	1K 3240100100	1K 3240100100
2.6V	4.75K 3240475100	4.32K 3240432100



**Alt regulator for +VDDC\_CT**  
Vout = 1.5V  
Iout = 150mA MAX




	Rt1	Rt2
1.52V	432R 3240432000 3160432000	2.15K 3160215100
1.61V	432R 3240432000	1.5K 3230015200 1.5K 3160150100
1.69V	432R 3240432000	1.21K 3240121100
1.718V	562R 3240562000	1.5K 3230015200 1.5K 3160150100
1.75V	604R 3160604000	1.5K 3230015200 1.5K 3160150100
1.8V	604R 3160604000	1.37K 3160137100


**ATI Technologies Inc.**  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada L3T 7X5  
(905) 882-2600

Rev 2  
Date: Tuesday, July 06, 2004  
Sheet 6 of 16


**Alt. regulator for +A2VDD**  
**Vout = 2.5V**  
**Iout = 120mA MAX**



**Alt. regulator for PCIE\_PVDD\_18**  
**Vout = 1.82V**  
**Iout = 500mA MAX**




Optional when +Vout\_Switcher is above 1.2V




Rails derived from +VDDR4  
 +AVDD: 10mA MAX  
 +A2VDDQ: 20mA MAX  
 +VDDQI\_PINS: 20mA MAX  
 +TXVDDR\_PINS: 20mA MAX







+PCIE\_VDDR: 1.2V 1300mA MAX






+PCIE\_PVDD\_12: 1.2V 250mA MAX












Put 1 uF cap per power pin of memory



DATA GROUP SHOULD BE ASSIGNED TO EACH DQS AND DQM ACCORDINGLY AND THIS MAPPING IS JUST FOR PLACEMENT AND ROUTING REASONS

All +VDD\_MEM\_IO and +VDD decoupling caps should be equally distributed per memory chip. As close to the pin as possible.


## OPTION STRAPS




STRAPS	PIN	DESCRIPTION	ASIC DEFAULT
STRAP_B_PTX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing	0
STRAP_B_PTX_DEEMPH_EN	GPIO1	Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled	0
PCIE_MODE(1:0)	GPIO(3:2)	00: PCI Express 1.0A mode (Grantsdale) 01: Kyriene-compatible mode 10: PCI Express 1.0 mode (Tumwater) 11: PCI Express 1.0A mode and short-circuit internal loopback mode (Rx connected directly to Tx of PHY)	00
STRAP_B_PTX_IEXT	GPIO4	Transmitter Extra Current 0: normal mode 1: extra current in Tx output stage - potential power savings for mobile mode	0
STRAP_FORCE_COMPLIANCE	GPIO5	Force chip to go to Compliance state quickly for Tester purposes 0: normal operational mode 1: compliance mode	0
STRAP_P_PLL_BW	GPIO6	PLL Bandwidth 0: full PLL Bandwidth 1: reduced PLL bandwidth	0
STRAP_DEBUG_ACCESS	GPIO8	Strap to set the debug muxes to bring out DEBUG signals even if registers are inaccessible.	0
ROMIDCFG(3:0)	GPIO(9,13:11)	If no ROM attached, controls chip IDis. If rom attached identifies ROM type 0000 - No ROM, CHG_ID=0 0001 - No ROM, CHG_ID=1 0100 - reserved 0110 - reserved 1000 - Parallel ROM, chip IDis from ROM 1001 - Serial AT25F1024 ROM (Atmel), chip IDis from ROM 1010 - Serial AT45D8011 ROM (Atmel), chip IDis from ROM 1011 - Serial M25P10 ROM (ST), chip IDis from ROM 1100 - Serial M25P05 ROM (ST), chip IDis from ROM 1101 - Serial NX25F011B ROM (ISSI), chip IDis from ROM	
VIP_DEVICE	DVPDATA_20 (VHAD0 net)	Indicates if any slave VIP host devices drove this in low during reset. 0 - Slave VIP host port devices present. 1 - No slave VIP host port devices reporting presence during reset	

STRAP P	INTERRUPT
LOW	ENABLED (DEFAULT)
HIGH	DISABLED


MEMORY TYPE STRAPS		
	Mem_Strap0	Mem_Strap1
SAM	0	0
INF	1	0
HYN	0	1
ELPIDA	1	1




## PRIMARY CRT



## 2nd CRT





# VESA Multi-Display Interface DMS-59 Connector





Connector 1	
Signals	Mapping
VGA:	DAC1
DVI:	External TMD5
HPD:	External TMD5 HPD
DDC:	CRT1 DDC
5V:	+5V_VESA



Connector 2	
Signals	Mapping
VGA:	DAC2 (TVDAC)
DVI:	Internal/Integrated TMD5
HPD:	Internal/Integrated TMD5 HPD
DDC:	DVI DDC
5V:	+5V_VESA2



Component Place close to ASIC



The 7-pin MiniDIN footprint allows one of the two MiniDINs:  
 - 7-pin Svideo/Composite MiniDIN P/N 6071001500  
 - 4-pin Svideo MiniDIN P/N 6070001000



<Variant Name>






**ATI Technologies Inc.**  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7N6  
(905) 882-2600

Title		PCI-E RV380/370 128M TSOP VO-DMS59	
Size C	Document Number	105-A259xx-00C	Rev 2
Date:	Tuesday, July 06, 2004	Sheet	14 of 16


DVI/VGA SCREWS





MISC. BOARD PARTS




LP brackets



ATX brackets







<Variant Name>

# **REFERENCE DESIGN**

THESE SCHEMATICS ARE  
SUBJECT TO MODIFICATION  
AND DESIGN IMPROVEMENTS.  
PLEASE CONTACT ATI FIELD  
APPLICATION ENGINEERING  
BEFORE USING THE INFOR-  
MATION CONTAINED HEREIN.

# **RESTRICTION NOTICE**

THESE SCHEMATICS CONTAIN  
INFORMATION WHICH IS PROPRIETARY  
TO AND IS THE PROPERTY OF ATI, AND  
MAY NOT BE USED, REPRODUCED OR  
DISCLOSED IN ANY MANNER WITHOUT  
EXPRESSED WRITTEN PERMISSION  
FROM ATI.



ATI Technologies Inc.  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7X5  
(905) 882-2600

File	PCI-E RV380/370 128M TSOP VO-DMS59		
Size	Document Number	105-A259xx-00C	Rev
C			2
Date	Tuesday, July 06, 2004	Sheet	16 of 16