

8

7

6

5

4

3

2

1

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.

3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

MLB B - PVT

LAST\_MODIFIED=Mon Sep 29 18:09:18 2014

RADIO\_MLB SYNC VER 0.109.0

WIFI\_DEV SYNC VER 0.68.0

ROTTERDAM SYNC VER 0.11.0

REV

ECN

DESCRIPTION OF REVISION

CK APPD

B

0003279770

PRODUCTION RELEASED

2014-09-29

PDF CSA CONTENTS

SYNC MASTER

DATE

1

1

TABLE OF CONTENTS

N/A

N/A

2

2

BLOCK DIAGRAM: SYSTEM

N/A

N/A

3

4

BOM TABLES

N/A

N/A

4

5

SOC: MISC & ALIASES

N/A

N/A

5

6

SOC: MAIN

N/A

N/A

6

7

SOC: I/OS

N/A

N/A

7

8

SOC: NAND

N/A

N/A

8

9

SOC: MIPI, ISP

N/A

N/A

9

10

SOC: EDP, PCIE

N/A

N/A

10

11

SOC: DDR

N/A

N/A

11

12

SOC: IO POWER

N/A

N/A

12

13

SOC: SOC POWER AND GND

N/A

N/A

13

14

SOC: CPU, GPU, SRAM POWER

N/A

N/A

14

16

DDR: CHANNEL 0 AND 1

N/A

N/A

15

17

DDR: CHANNEL 2 AND 3

N/A

N/A

16

18

NAND

N/A

N/A

17

20

SENSOR: OSCAR

N/A

N/A

18

21

SENSOR: CARBON, PHOS+, MAGN

N/A

N/A

19

22

SENSOR: HALL EFFECT

N/A

N/A

20

27

CAMERA: CAM CONNS

N/A

N/A

21

28

CAMERA: CAM SUPPORT

N/A

N/A

22

30

AUDIO: L81 CODEC

N/A

N/A

23

31

AUDIO: HP/DMIC FLEX CONNS

N/A

N/A

24

32

AUDIO: SPEAKER AMPS

N/A

N/A

25

35

IO: TRISTAR

N/A

N/A

PDF CSA CONTENTS

SYNC MASTER

DATE

26

36

IO: FILTERS

N/A

N/A

27

37

IO: HOTBAR PADS

N/C

N/A

28

39

IO: BUTTON FLEX CONN

N/A

N/A

29

40

GRAPE: STINGER & CONN

N/A

N/A

30

41

GRAPE: CUMULUS

N/A

N/A

31

45

DISPLAY: CONNECTOR

N/A

N/A

32

46

DISPLAY: EDP SUPPORT

N/A

N/A

33

47

MESA: SUPPORT

N/A

N/A

34

48

ROTTERDAM

ROTTERDAM

05/13/2014

35

50

CELL: PROBE PTS & DEBUG CONN

RADIO

09/29/2014

36

51

CELL: BB PMU (1/2)

RADIO

09/29/2014

37

52

CELL: BB PMU (2/2)

RADIO

09/29/2014

38

53

CELL: BASEBAND (1/2)

RADIO

09/29/2014

39

54

CELL: BASEBAND (2/2)

RADIO

09/29/2014

40

55

CELL: BASEBAND (3/3)

RADIO

09/29/2014

41

56

CELL: RF TXCVR (1/3)

RADIO

09/29/2014

42

57

CELL: RF TXCVR (2/3)

RADIO

09/29/2014

43

58

CELL: RF TXCVR (3/3)

RADIO

09/29/2014

44

59

CELL: QFE DCDC

RADIO

09/29/2014

45

60

CELL: 2G PA

RADIO

09/29/2014

46

61

CELL: VLB PAD

RADIO

09/29/2014

47

62

CELL: LB PAD

RADIO

09/29/2014

48

63

CELL: MB PAD

RADIO

09/29/2014

49

64

CELL: HB PAD

RADIO

09/29/2014

50

65

CELL: ANTENNA SWITCH

RADIO

09/29/2014

PDF CSA CONTENTS

SYNC MASTER

DATE

51

66

CELL: HB SWITCH

RADIO

09/29/2014

52

67

CELL: RX DIV (1/2)

RADIO

09/29/2014

53

68

CELL: RX DIV (2/2)

RADIO

09/29/2014

54

69

CELL: GPS

RADIO

09/29/2014

55

70

CELL: ANT FEEDS & GPS (J82)

RADIO

09/29/2014

56

74

WIFI/BT: J82 ANT INTERFACE

WIFI

09/29/2014

57

75

WIFI/BT: WIFI/BT MODULE

WIFI

09/29/2014

58

78

SENSOR: HAMMERHEAD

N/A

N/A

59

79

CELL: SIM AND ANT SW FILT

N/A

N/A

60

81

PMU: ARABELA (1/3)

N/A

N/A

61

82

PMU: ARABELA (2/3)

N/A

N/A

62

83

PMU: ARABELA (3/3)

N/A

N/A

63

84

POWER: J82 SPECIFIC

N/A

N/A

64

86

POWER: EXTERNAL SWITCHES

N/A

N/A

65

88

PMU: CHARGER BUCK

N/A

N/A

66

89

POWER: BATTERY CONN

N/A

N/A

67

90

SOC: DEBUG

N/A

N/A

68

91

ALIASES: BB/WLAN/BT

N/A

N/A

69

93

TEST: TPS/HOLES/FIDUCUALS

N/A

N/A

70

95

TEST: EE TP/PP

N/A

N/A

71

96

TEST: CELL EE TP/PP

N/A

N/A

72

121

POWER: ALIASES

N/A

N/A

73

155

BB/WLAN VOLTAGE ATTRIBUTES

N/A

N/A

SCH AND BOARD P/N

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-0301	1	SCH_MLB-B,J82	SCH1	CRITICAL	
820-3633	1	PCBF_MLB-B,J82	PCB1	CRITICAL	

DRAWING

8

7

6


5

4

3

2

1





8

7

6

5

4

3

2

1

Page Notes

Power aliases required by this page: (NONE)
Signal aliases required by this page: (NONE)
BOM options provided by this page:

SOC

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
343S00016	1	IC,CAPRI,A1,PROD,ASE	U0600	CRITICAL	
PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	
343S00021	343S00016		U0600	IC,CAPRI,A1,PROD,SCK	

PMU

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
343S0675	1	IC,PMU,ARABELLA,D2207AD,TOP-AC,FCBGA380	U8100	CRITICAL	

SDRAM

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
333S0803	2	IC,CAPRI,DRAM,10X10MM,FBGA261	U1600,U1700	CRITICAL	
PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	
333S0804	333S0803		U1600,U1700	ELPIDA DRAM	
333S00014	333S0803		U1600,U1700	SAMSUNG DRAM	

NAND

16GB FLASH CONFIGURATIONS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
335S0972	1	TOSHIBA 16GB MLC 1YNM PPN1.5	U1800	CRITICAL	16GB_PROD
PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	
335S1035	335S0972	16GB_PROD	U1800	HYNIX 16GB MLC 1YNM PPN1.5	

64GB FLASH CONFIGURATIONS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
335S00011	1	SANDISK 64GB TLC 1YNM PPN1.5	U1800	CRITICAL	64GB_PROD
PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	
335S00017	335S00011	64GB_PROD	U1800	TOSHIBA 64GB TLC 1YNM PPN	

128GB FLASH CONFIGURATIONS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
335S00012	1	SANDISK 128GB TLC 1YNM PPN1.5	U1800	CRITICAL	128GB_PROD
PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	
335S00018	335S00012	128GB_PROD	U1800	TOSHIBA 128GB TLC 1YNM PPN	

MECHANICAL PARTS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
806-7118	1	RADIO FENCE X190	PD_FENCE_RADIO	CRITICAL	MLB_B
806-00001	1	AP FENCE X190	PD_FENCE_AP	CRITICAL	
806-6353	1	GRAPE FENCE X190	PD_FENCE_GRAPE	CRITICAL	

BARCODE LABEL/EEEE CODES

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
825-00067	1	EEEE FOR 639-5813 (MLB A 16GB)	EEEE_FQJ3	CRITICAL	EEEE_MLB_A_16GB
825-00067	1	EEEE FOR 639-5814 (MLB A 32GB)	EEEE_FQJ0	CRITICAL	EEEE_MLB_A_32GB
825-00067	1	EEEE FOR 639-5815 (MLB A 64GB)	EEEE_FQJ1	CRITICAL	EEEE_MLB_A_64GB
825-00067	1	EEEE FOR 639-5816 (MLB A 128GB)	EEEE_FQJ2	CRITICAL	EEEE_MLB_A_128GB
825-00067	1	EEEE FOR 639-4747 (MLB B 16GB)	EEEE_FH54	CRITICAL	EEEE_MLB_B_16GB
825-00067	1	EEEE FOR 639-5809 (MLB B 32GB)	EEEE_FQHY	CRITICAL	EEEE_MLB_B_32GB
825-00067	1	EEEE FOR 639-5810 (MLB B 64GB)	EEEE_FQHW	CRITICAL	EEEE_MLB_B_64GB
825-00067	1	EEEE FOR 639-5811 (MLB B 128GB)	EEEE_FQHV	CRITICAL	EEEE_MLB_B_128GB

CKPLUS WAIVE TABLE

CKPLUS RULE EXCEPTIONS	REQUIRED
SCHEMATIC DEFINED CONSTRAINTS (YES/NO)	NO

8

7

6

5

4


3

2

1




## BOOT CONFIG ID




BOOT_CFG[3:0]	MODE	S/W READ FLOW
0000	SPI	1. SET GPIO AS INPUT
0001	SPI W/TEST	2. DISABLE PU AND ENABLE PD
0010	NAND	3. READ
0011	NAND W/TEST	

## BOARD ID







BRD_ID[3-0]	S/W READ FLOW
0000	RESERVED
0001	RESERVED
0010	MLB_B AP
0011	MLB_B DEV
0100	RESERVED
0101	RESERVED
0110	MLB_A AP
0111	MLB_A DEV
1000	UNUSED
1001	UNUSED
1010	UNUSED
1011	UNUSED
1100	RESERVED
1101	RESERVED

## BOARD REVISION



BRD_REV[3-0]	S/W READ FLOW
0000	RESERVED
0001	RESERVED
0010	PROTO 1 (BRING UP)
0011	PROTO 1 (LOCAL/CHINA)
0100	PROTO 2
0101	PRE-EVT
0110	EVT
0111	DVT & PVT
1000	UNUSED




TO:  
ARABELA ADDR: 0B0111100X  
TRISTAR ADDR: 0B0011010X

TO:  
MESA EEPROM (MEM) ADDR: 0B1010000X  
MESA EEPROM (ID) ADDR: 0B1011000X  
SPEAKER AMP LEFT ADDR: 0B0110001X  
SPEAKER AMP RIGHT ADDR: 0B0110101X

TO:  
ALS(MIC) ADDR: 0B0101001X  
ALS(HF) ADDR: 0B1001001X

TO:  
PROBE POINTS





D

D

C


C

B

B

A

A



D

C

B


A

D

C


B

A









D

C

B


A

D

C


B

A





PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S0702	138S0657			QTY 22 BOARD:///PROBLEM/8837028
138S0702	138S0657			QTY 22 BOARD:///PROBLEM/8837028


REFDES FOR ALTERNATIVE TABLE  
C1203,C1204,C1240, C1305-C1308, C1404-C1409,C1464-C1469,C1445,C1446  
C1602,C1603,C1642,C1643, C1702,C1703,C1742,C1743

















# OSCAR



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
155S00016	155S0686		FL2000 & MORE	RDAR://PROBLEM/15809407

## OSCAR2


APN 337S4534 (A0)






# SENSORS

## GYRO




## ACCEL




## PHOSPHORUS

APN: 338S00044



## COMPASS


APN: 338S1014





# HALL EFFECT


## HALL EFFECT






# FRONT & REAR CAMERA CONNECTORS

FRONT CAMERA CONNECTOR



REAR CAMERA CONNECTOR





# FRONT CAMERA SUPPORT

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
155S00018	7	FERRITE,80OHM,25%,500MA,0.18DCR	FL2802,FL2800,FL2803,FL2805,FL2801	CRITICAL	
155S0667	8	COMMON MODE CHOKE,90OHM,10DMA	L2810,L2811,L2812,L2805,L2801	CRITICAL	




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
155S0885	155S0610	?	FL2860, ECT	RDAR: // PROBLEM/128S0271

D


D

C

C



# REAR CAMERA SUPPORT





B

B

A

A




L3000, L3001, L3002, L3003, L3004, L3005






# AUDIO JACK AND DMIC CONNN


## ALS FILTERS




## AUDIO JACK B2B CONNECTOR





## SHUNT FILTERS



## MIC FLEX CONNECTOR




## DMIC FILTERS




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
155S00018	1	FERRITE, 80OHM, 25%, 500MA, 0.18DCR	L3121	CRITICAL	

## RIGHT SPEAKER AMP



## LEFT SPEAKER AMP







C

B

A



C |

B |

A |



D

D

C


C

B

B

A

A



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
377S0116	377S0108		DZ3660	RDAR:///PROBLEM/8370432
155S0320	155S0513		L3600,L3601	RDAR:///PROBLEM/9625601
155S0741	155S0397		L3657	RDAR:///PROBLEM/11238851



87654321

D

D

C

C

B


B

A


A

87654321



IO FLEX HOTBAR PADS




## BUTTON CONNECTOR



## DMIC FILTERS





C

## 8

7

6


5

4

3

2

1



D

C

B



7

DISPLAY CONNECTOR

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
131S00011	131S0641	?	C4550, ECT	RDAR://PROBLEM/15682101




DISPLAY CONNECTOR








# EDP CONNECTOR SUPPORT

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
155S0914	155S0897	?	L4602, ECT	RDAR: //PROBLEM/15954071



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353S4272	1	IC,SLG5AP1423V	U4600	CRITICAL	?

















# MESA & HOME BUTTON

## MOJAVE

USING A1 BECAUSE NAVAJO NEEDS 11V3



## HOME BUTTON FILTERS



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
155S00017	155S0755			RDAR: // PROBLEM/15807137


FL3910, FL3911, FL4124, L4690, FL4710

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
155S00018	155S0664			RDAR: // PROBLEM/15796569

FL2800, FL2802, FL2803, FL2861, FL2871, FL2881, FL2891, FL4742, FL4744, FL4750, FL7900



# J82 - ROTTERDAM



PP4800SM	1	UART_SOC2ROTTERDAM_TX	6	34
PP4801SM	1	UART_ROTTERDAM2SOC_TX	6	34
PP4802SM	1	UART_SOC2ROTTERDAM_RTS_L	6	34
PP4803SM	1	UART_ROTTERDAM2SOC_RTS_L	6	34
PP4804SM	1	GPIO_SOC2ROTTERDAM_EN	8	34
PP4806SM	1	GPIO_SOC2ROTTERDAM_DWLD_REQ	8	34


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S00043	1	IC,ROTTERDAM,MP,UFLGA49	U4800	CRITICAL	




# AP INTERFACE & DEBUG CONNECTOR

CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.

## TEST POINTS






## PROBE POINTS



## CONFIG\_RF BOM OPTIONS


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
131S0273	1	0.8PF 0201	C6001	CRITICAL	X137_RF
131S0273	1	0.8PF 0201	C6001	CRITICAL	X202_RF
131S0431	1	0.2PF 0201	C6013	CRITICAL	X190_RF
131S0273	1	0.8PF 0201	C6013	CRITICAL	X137_RF
131S0273	1	0.8PF 0201	C6013	CRITICAL	X202_RF
152S2020	1	3.6NH +/-0.1NH 400MA 0201	L6001	CRITICAL	X190_RF
152S2022	1	4.3NH 3% 500MA 0201	L6001	CRITICAL	X137_RF
152S2022	1	4.3NH 3% 500MA 0201	L6001	CRITICAL	X202_RF
131S0323	1	1.1PF 0201	C6421	CRITICAL	X190_RF
152S1217	1	1.0NH +/-0.1NH 750MA 0201	L6402	CRITICAL	X190_RF
152S2042	1	1.8NH +/-0.1NH 800MA 0201	L6402	CRITICAL	X137_RF
152S2042	1	1.8NH +/-0.1NH 800MA 0201	L6402	CRITICAL	X202_RF
152S1994	1	6.8NH 3% 210MA 01005	C6202	CRITICAL	X190_RF
152S1977	1	10.0NH 3% 170MA 01005	C6202	CRITICAL	X137_RF
152S1994	1	6.8NH 3% 210MA 01005	C6202	CRITICAL	X202_RF
152S00028	1	22NH 3% 120MA 01005	L6720	CRITICAL	X190_RF
152S1979	1	18NH 1% 140MA 01005	L6720	CRITICAL	X137_RF
152S1979	1	18NH 1% 140MA 01005	L6720	CRITICAL	X202_RF
138S0831	5	MURATA 2.2UF CAPACITOR	CS101,CS121,CS122,C6010,C6011	CRITICAL	CELL

## DEBUG CONNECTOR



AP -->

## PP\_VCC\_MAIN CURRENT SENSE



## BOM ALTERNATES

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
152S1850	152S1721		L6001, L6103, L6104	MURATA IN, 2.2UM, 2016
152S2050	152S1857		L5902	TAIYO IND, 2.2UM, 2012

REVISION DATE: 9/29/2014



CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSE ONLY - NOT A CHANGE REQUEST

# BASEBAND PMU (1 OF 2)





CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.



C332  
R302  
L304  
U301



## SWITCHERS BULK CAPS








CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.


C401
R411
L400
U404

HW_REV_ID	R5202	R5207	J82 REV	J97 REV	J99 REV
0.10V	887K	51.1K	N/A	PROTO0	N/A
0.20V	422K	51.1K	PROTO0	PROTO0B	PROTO0
0.30V	255K	51.1K	PROTO1	PROTO1	PROTO1
0.40V	178K	51.1K	PROTO2		
0.50V	255K	100K	EVT		
0.60V	102K	51.1K	DVT		
0.70V	82.5K	51.1K	PVT		






C538
R500
L500
U502





CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.

C600	
R606	CHINA
L600	
U602	





# BASEBAND (3 OF 3)

CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.




C704

R700

L700

U702



I447  
PP\_LDO11  
RFFE VIO



# WTR TRANSCEIVER (1 OF 2)

CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.



C802  
R802  
L800  
U803

D

D

C

C


B

B



A

A


LB1	DC
LB2	DC
LB3	DC
LB4	DC
MB1	NO DC
MB2	DC
MB3	DC
HB1	NO DC
HB2	DC
HB3	DC
HMB4	NO DC



LB1	DC
LB2	DC
LB3	DC
LB4	DC
MB1	NO DC
MB2	DC
MB3	DC
HB1	NO DC
HB2	DC
HB3	DC
HMB4	NO DC





RF\_CLK IS SHARED BETWEEN WTR AND WFR. LENGTH DIFFERENCE BETWEEN THE TWO SHOULD BE < 5MM.






CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.




01002






~~CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.~~

C1110	
R1102	
L1104	
U1101	



## PP\_VCC\_MAIN CURRENT SENSE




# 2G PA

CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.

C1208  
R1200  
L1204  
U1201




CHANGE TO VBATT!!!!



# VERY LOW BAND PAD (B13, B17, B28)

CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.

C1332  
R1300  
L4215\_RF  
U1304






CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.

C4317\_RF

R1400

L4316\_RF

U1402



A diagram showing a 2D band structure. It consists of two vertical lines, the left one labeled  $V_2$  and the right one labeled  $V_1$ . The region between these two lines is labeled  $BAND$ . The lines and the label are connected by horizontal segments at the top and bottom, forming a rectangular frame.

WTR OUTPUT HAS DC  
FIRST SHUNT MUST  
BE A CAPACITOR.






# MID BAND PAD (B1, B25, B3, B4, B34, B39)

CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.

C1510
R1500
L4409_RF
U1501








# HIGH BAND PAD (B7, B38, B40, B41, XGP)

CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.


C1614
R1600
L1616
U1601



# ANTENNA SWITCH

CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.


C1702  
R1700  
L4608\_RF  
U1702





# HIGH BAND SWITCH

CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.




# RX DIVERSITY (1 OF 2)

CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.


C4826\_RF  
R1800  
L1829  
U1801





## MIDBAND MIDBAND DIVERSITY - WFR




## MIDBAND DIVERSITY - WTR



## HIGHBAND DIVERSITY - WTR




## LOWBAND DIVERSITY - WTR



# RX DIVERSITY ( 2 OF 2 )

CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.


C1900  
R1900  
L1900  
U1901





# GPS

CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.






# ANTENNA FEEDS AND GPS (J82)


CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.

PRI\_ANT COAX




50\_ANT\_CONN



50\_WIFI\_G1\_56




BYPASS INTEGRATED INTO MODULE



GPS\_DRX\_ANT



J82 HW\_ID (MAPPING PG 52)  
EVT




HW_REV_ID	R7010	R7011	J82 REV	J97 REV	J99 REV
0.10V	887K	51.1K	N/A	PROTO0	PROTO0
0.20V	422K	51.1K	PROTO0	PROTO0B	PROTO1
0.30V	255K	51.1K	PROTO1	PROTO1	PROTO2
0.40V	178K	51.1K	PROTO2		
0.50V	255K	100K	PRE-EVT		
0.60V	102K	51.1K	EVT		
0.70V	82.5K	51.1K	DVT		

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0565	197S0598		Y5201	KDS XTAL, 19.2MHZ
197S0593	197S0598		Y5201	NDK XTAL, 19.2MHZ



# WIFI/BT ( 2 OF 5 )



## WIFI/BT FRONT END FOR J82







PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
339S0250	339S0251	MLB_A	U7500	STELLA CIDRE ALT
339S0229	339S0241	MLB_B	U7500	STELLA ALT

D




LAST UPDATED: 11/6/2013







## ANTENNA SWITCH FILTERS

## ANTENNA SWITCH FILTERS












PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S0706	138S0739		C8308	
118S0764	118S0717		R8340	RDAR://PROBLEM/8380367
107S0150	107S0208		R8321-R8328	RDAR://PROBLEM/8380367






PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
152S1837	152S1789		L8425, L8455	EDAR: / / PROBLEM / 13487208

BACKLIGHT CIRCUIT MOVED HERE TO PERMIT SYNCING WITH DESIGNS USING BEACON





72	63	PPLED OUT A	MAKE_BASE=TRUE	=PPLED PMU OUT A	61
69	31	LED TO 1 A	MAKE_BASE=TRUE	LED PMU 1 A	61
69	31	LED TO 2 A	MAKE_BASE=TRUE	LED PMU 2 A	61
69	31	LED TO 3 A	MAKE_BASE=TRUE	LED PMU 3 A	61
69	31	LED TO 4 A	MAKE_BASE=TRUE	LED PMU 4 A	61
69	31	LED TO 5 A	MAKE_BASE=TRUE	LED PMU 5 A	61
69	31	LED TO 6 A	MAKE_BASE=TRUE	LED PMU 6 A	61



72	69	PPLED OUT B	MAKE_BASE=TRUE	=PPLED PMU OUT B	61
69	31	LED TO 1 B	MAKE_BASE=TRUE	LED PMU 1 B	61
69	31	LED TO 2 B	MAKE_BASE=TRUE	LED PMU 2 B	61
69	31	LED TO 3 B	MAKE_BASE=TRUE	LED PMU 3 B	61
69	31	LED TO 4 B	MAKE_BASE=TRUE	LED PMU 4 B	61
69	31	LED TO 5 B	MAKE_BASE=TRUE	LED PMU 5 B	61
69	31	LED TO 6 B	MAKE_BASE=TRUE	LED PMU 6 B	61

LCM BOOST MOVED HERE TO PERMIT SYNCING WITH DESIGNS USING KONA







8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---





D

C

B


A

D

C

B

A



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
155S0644	155S0823		FL8900	RDAR:///PROBLEM/11282371

8

7

6

5

4

3


2

1




DEBUG RESET ACCESS




WLAN / BT  
GPIO


## PCIE




UART




```
UART SOC2WLAN TX
UART SOC2WLAN RTS
```




TP WL UART RX	MAKE_BASE=TRUE	WL UART RX
TP WL UART TX	MAKE_BASE=TRUE	WL UART TX




## OSCAR CONTEXT





## JTAG



## POWER



NO CONNECT





# SMT TEST FIXTURE TP


D	MUST HAVE	POWER - BUCKS			
		PPVDD CPU	FUNC_TEST=TRUE 60 72		
		PPVDD GPU	FUNC_TEST=TRUE 60 72		
		PP0V95 SOC	FUNC_TEST=TRUE 60 72		
		PP1V8 S2R	FUNC_TEST=TRUE 60 72		
		PP1V8 SW1	FUNC_TEST=TRUE 60 61 72		
		PP1V8 SW1 FOREHEAD	FUNC_TEST=TRUE 60 67 72		
		PP1V8 EXT SW	FUNC_TEST=TRUE 72		
		PP1V8 SW2	FUNC_TEST=TRUE 64 72		
		PP1V8 GRAPE EXT SW	FUNC_TEST=TRUE 60 72		
		PP1V8 S2R SW3	FUNC_TEST=TRUE 30 72		
		PP1V2 S2R	FUNC_TEST=TRUE 60 72		
		PP1V2 SW1	FUNC_TEST=TRUE 60 61 72		
		PP1V2 EXT SW	FUNC_TEST=TRUE 64 72		
		PP1V2 S2R SW2	FUNC_TEST=TRUE 60 72		
		PPVDD SRAM	FUNC_TEST=TRUE 60 72		
		PP3V3 S2R	FUNC_TEST=TRUE 60 72		
PP3V3 EXT SW	FUNC_TEST=TRUE 64 72				
		POWER - LDOS			
		PP1V7 VA VCP	FUNC_TEST=TRUE 61 72		
		PP3V0 S2R SENSOR	FUNC_TEST=TRUE 61 72		
		PP3V0 ALS	FUNC_TEST=TRUE 61 72		
		PP3V3 ACC	FUNC_TEST=TRUE 61 72		
		PP3V0 S2R TRISTAR	FUNC_TEST=TRUE 61 72		
		PP3V1 S2R MESA	FUNC_TEST=TRUE 61 72		
		PP1V0 SOC	FUNC_TEST=TRUE 61 72		
		PP1V8 SPARE	FUNC_TEST=TRUE 61 72		
		PP3V0 S2R HALL	FUNC_TEST=TRUE 61 72		
		PP3V0 MISC	FUNC_TEST=TRUE 61 72		
		PP1V25 CAM	FUNC_TEST=TRUE 61 72		
		PP2V6 CAM AF	FUNC_TEST=TRUE 61 72		
		PP2V9 CAM	FUNC_TEST=TRUE 61 72		
		C	MUST HAVE	POWER - OTHER	
				PP1V8 ALWAYS	FUNC_TEST=TRUE 61 72
				PPBATT VCC	FUNC_TEST=TRUE 60 65 69 72
PPLED OUT A	FUNC_TEST=TRUE 63 72				
PPLED OUT B	FUNC_TEST=TRUE 63 72				
PP5V25 GRAPE	FUNC_TEST=TRUE 61 72				
PP1V8 XTAL	FUNC_TEST=TRUE 11				
PPVCC MAIN	FUNC_TEST=TRUE 60 61 64 65 72				
PPBATT POS RC	FUNC_TEST=TRUE 61 72				
PP6V0 LCM VBOOST	FUNC_TEST=TRUE 65				
PPVBUS USB DCIN	FUNC_TEST=TRUE 63				
PPVBUS PROT	FUNC_TEST=TRUE 65 72				
VBUS PROT G	FUNC_TEST=TRUE 25 65				
B	MUST HAVE			POWER - CAMERA (FRONT)	
				PP1V2 CAM FRONT FILT	FUNC_TEST=TRUE 20 21
				PP1V8 CAM FRONT FILT	FUNC_TEST=TRUE 20 21
				PP2V9 AVDD CAM FRONT FILT	FUNC_TEST=TRUE 20 21
		POWER - CAMERA (REAR)			
		PP1V25 CAM REAR FILT	FUNC_TEST=TRUE 20 21		
		PP1V8 CAM REAR FILT	FUNC_TEST=TRUE 20 21		
		PP2V6 CAM REAR AF FILT	FUNC_TEST=TRUE 20 21		
		PP2V9 AVDD CAM REAR FILT	FUNC_TEST=TRUE 20 21		
		POWER - AUDIO			
		PP1V8 DMIC MIC FILT	FUNC_TEST=TRUE 23		
		PP1V8 DMIC BTN FILT	FUNC_TEST=TRUE 28		
		PP1V7 VCP	FUNC_TEST=TRUE 24		
		PPVBOOST R	FUNC_TEST=TRUE 22		
		PPVBOOST L	FUNC_TEST=TRUE 24		
				POWER - SENSORS	
				PP1V8 COMPASS	FUNC_TEST=TRUE 18
PP1V8 PHOS FILT	FUNC_TEST=TRUE 18				
PP1V8 OSCAR FILT	FUNC_TEST=TRUE 17				
PP1V2 OSCAR FILT	FUNC_TEST=TRUE 17				
PP3V0 GYRO FILT	FUNC_TEST=TRUE 18				
PP3V0 SENSOR PROX FILT	FUNC_TEST=TRUE 58				
POWER - DISPLAY					
PPVCC MAIN LCD SW CONN	FUNC_TEST=TRUE 31 32				
PPVCC MAIN LCD SW	FUNC_TEST=TRUE 32				
POWER - MESA					
PP1V825 S2R MESA FILT	FUNC_TEST=TRUE 31 33				
PP3V1 S2R MESA FILT	FUNC_TEST=TRUE 31 33				
PP11V3 MESA FILT	FUNC_TEST=TRUE 31 33				
				POWER - GRAPE	
				PPVDD STINGER BOOST	FUNC_TEST=TRUE 29
				POWER - BACKLIGHT	
		PPLED BACK REG A	FUNC_TEST=TRUE 31 32		
		LED IO 1 A	FUNC_TEST=TRUE 31 63		
		LED IO 2 A	FUNC_TEST=TRUE 31 63		
		LED IO 3 A	FUNC_TEST=TRUE 31 63		
		LED IO 4 A	FUNC_TEST=TRUE 31 63		
		LED IO 5 A	FUNC_TEST=TRUE 31 63		
		LED IO 6 A	FUNC_TEST=TRUE 31 63		
		PPLED BACK REG B	FUNC_TEST=TRUE 31 32		
		LED IO 1 B	FUNC_TEST=TRUE 31 63		
		LED IO 2 B	FUNC_TEST=TRUE 31 63		
		LED IO 3 B	FUNC_TEST=TRUE 31 63		
		LED IO 4 B	FUNC_TEST=TRUE 31 63		
		LED IO 5 B	FUNC_TEST=TRUE 31 63		
		LED IO 6 B	FUNC_TEST=TRUE 31 63		

MUST HAVE	SOC	- JTAG/RESET	
		JTAG SOC SEL	FUNC_TEST=TRUE 4 5
		JTAG SOC TCK	FUNC_TEST=TRUE 5 25
		JTAG SOC TDI	FUNC_TEST=TRUE 5 25
		JTAG SOC TMS	FUNC_TEST=TRUE 5 25
		TP JTAG SOC TRST L	FUNC_TEST=TRUE 4 5
		TP JTAG SOC TDO	FUNC_TEST=TRUE 4 5
		SOC TESTMODE	FUNC_TEST=TRUE 4 5
		RESET SOC L	FUNC_TEST=TRUE 4 5 10 25 62 68 70
		GPIO FORCE DFU	FUNC_TEST=TRUE 6 67
	SOC	UART	
		UART SOC2DEBUG TX	FUNC_TEST=TRUE 6 25
	SOC	UART DEBUG2SOC TX	FUNC_TEST=TRUE 6 25
		SOC	USB
		USB SOC N	FUNC_TEST=TRUE 5 25
		USB SOC P	FUNC_TEST=TRUE 5 25
	E75		
		E75 ACC DET CONN L	FUNC_TEST=TRUE 25 27
		PPVBUS E75 USB CONN	FUNC_TEST=TRUE 26 27 69
		PPOUT E75 ACC ID1 CONN	FUNC_TEST=TRUE 26 27
		PPOUT E75 ACC ID2 CONN	FUNC_TEST=TRUE 26 27
		E75 DPAIR1 CONN N	FUNC_TEST=TRUE 25 27
		E75 DPAIR1 CONN P	FUNC_TEST=TRUE 25 27
		E75 DPAIR2 CONN N	FUNC_TEST=TRUE 25 27
		E75 DPAIR2 CONN P	FUNC_TEST=TRUE 25 27
	MUST HAVE	AUDIO	- HEADPHONE
		CONN HP HEADSET DET FILT	FUNC_TEST=TRUE 22 23
		CONN HP HS3 FILT	FUNC_TEST=TRUE 22 23
		CONN HP HS3 REF FILT	FUNC_TEST=TRUE 22 23
		CONN HP HS4 FILT	FUNC_TEST=TRUE 22 23
		CONN HP HS4 REF FILT	FUNC_TEST=TRUE 22 23
		CONN HP LEFT FILT	FUNC_TEST=TRUE 22 23
		CONN HP RIGHT FILT	FUNC_TEST=TRUE 22 23
		GPIO SOC2AJ HS3 SHUNT EN FILT	FUNC_TEST=TRUE 23
		GPIO SOC2AJ HS4 SHUNT EN FILT	FUNC_TEST=TRUE 23
	AUDIO	- SPEAKER AMPS	
		SPKRAMP L OUT N	FUNC_TEST=TRUE 24 27 70
		SPKRAMP L OUT P	FUNC_TEST=TRUE 24 27 70
		SPKRAMP R OUT N	FUNC_TEST=TRUE 24 27 70
		SPKRAMP R OUT P	FUNC_TEST=TRUE 24 27 70
	AUDIO	- CODEC	
		AIN3P	FUNC_TEST=TRUE 22
		AIN3N	FUNC_TEST=TRUE 22
		GPIO CODEC2PMU HS IRO L	FUNC_TEST=TRUE 22 62 70
		GND AUDIO CODEC	FUNC_TEST=TRUE 22
		MIKEY TS P	FUNC_TEST=TRUE 22 25
		MIKEY TS N	FUNC_TEST=TRUE 22 25
	AUDIO	- DIGITAL MICS	
		DMIC MIC SCLK	FUNC_TEST=TRUE 22 23
		DMIC BTN SCLK	FUNC_TEST=TRUE 22 28
	BUTTONS		
		GPIO BTN HOME CONN L	FUNC_TEST=TRUE 31 33
		GPIO BTN ONOFF L	FUNC_TEST=TRUE 5 6 23 62
		GPIO BTN VOL UP L FILT	FUNC_TEST=TRUE 28
		GPIO BTN VOL DOWN L FILT	FUNC_TEST=TRUE 28
	NAND		
		ANC0 CE0 L	FUNC_TEST=TRUE 7 16 70
		ANC1 CE0 L	FUNC_TEST=TRUE 7 16 70
MUST HAVE	BATTERY		
		BATT SWI CONN	FUNC_TEST=TRUE 66
		BATT NTC	FUNC_TEST=TRUE 62 66
		BATT SNS	FUNC_TEST=TRUE 65 66
	GRAPE		
		CLK SOC2GRAPE 32K	FUNC_TEST=TRUE 9 30 70


		BOUNDARY_SCAN_EN	FUNC_TEST=TRUE	35 39
		GPIO_PMU2BBPMU_RESET_L	FUNC_TEST=TRUE	62 68 70 71
		GPIO_SOC2BB_RADIO_ON_L	FUNC_TEST=TRUE	6 68 71
		HSIC_SOC2BB_HOST_RDY	FUNC_TEST=TRUE	6 68
		GPIO_BB2SOC_RESET_DET_L	FUNC_TEST=TRUE	6 68
		HSIC_BB2SOC_DEVICE_RDY	FUNC_TEST=TRUE	6 68
		GPIO_SOC2BB_RESET_L	FUNC_TEST=TRUE	6 68
		GPIO_PMU2BB_VBUS_DET	FUNC_TEST=TRUE	62 68 71
		GPIO_BB2PMU_HOST_WAKE_L	FUNC_TEST=TRUE	62 68 70
BASEBAND - POWER				
		PP_LDO6	FUNC_TEST=TRUE	35 36 71
		PP_LDO13	FUNC_TEST=TRUE	36 38 55 71
		VREG_SMP51_OV90	FUNC_TEST=TRUE	36 38
		VREG_SMP53_OV95	FUNC_TEST=TRUE	36 71
BASEBAND - SIM CARD				
		PP_LDO5_FILT	FUNC_TEST=TRUE	59
		SIMCRD_RST_CONN_FILT	FUNC_TEST=TRUE	59 71
		SIMCRD_CLK_CONN_FILT	FUNC_TEST=TRUE	59 71
		SIMCRD_IO_CONN_FILT	FUNC_TEST=TRUE	59 71
		SIMCRD_DETECT_FILT	FUNC_TEST=TRUE	59 71
WIFI/BT				
		GPIO_PMU2BT_REG_ON	FUNC_TEST=TRUE	57 62 68 70
		GPIO_PMU2WLAN_REG_ON	FUNC_TEST=TRUE	57 62 68 70
		CLK_PMU2WLAN_32K	FUNC_TEST=TRUE	57 62 68 70
CAMERA - REAR				
		ISP_CAM_REAR_CLK_F	FUNC_TEST=TRUE	20 21
		ISP_CAM_REAR_SCL_F	FUNC_TEST=TRUE	20 21
		ISP_CAM_REAR_SDA_F	FUNC_TEST=TRUE	20 21
		ISP_CAM_REAR_SHUTDOWN_L_F	FUNC_TEST=TRUE	20 21
CAMERA - FRONT				
		ISP_CAM_FRONT_CLK_F	FUNC_TEST=TRUE	20 21
		ISP_CAM_FRONT_SCL_F	FUNC_TEST=TRUE	20 21
		ISP_CAM_FRONT_SDA_F	FUNC_TEST=TRUE	20 21
		ISP_CAM_FRONT_SHUTDOWN_L_F	FUNC_TEST=TRUE	20 21
MESA				
		GPIO_MESA2SOC_IRO_FILT	FUNC_TEST=TRUE	31 33
		MESA_BOOST_ENABLE_FILT	FUNC_TEST=TRUE	31 33
		SPI_MESA_MISO_FILT	FUNC_TEST=TRUE	31 33
		SPI_MESA_MOSI_FILT	FUNC_TEST=TRUE	31 33
		SPI_MESA_SCLK_FILT	FUNC_TEST=TRUE	31 33
HALL EFFECT				
		GPIO_HALL2PMU_IRO0	FUNC_TEST=TRUE	19 62
		GPIO_HALL2PMU_IRO1_FILT	FUNC_TEST=TRUE	29 30
		PP3V0_S2R_GRAPE_HALL_FILT	FUNC_TEST=TRUE	29 30
ALS				
		PP3V0_MIC_ALS_FILT	FUNC_TEST=TRUE	23
		PP3V0_HP_ALS_FILT	FUNC_TEST=TRUE	23
		GPIO_HP_ALS2SOC_IRO_L_FILT	FUNC_TEST=TRUE	23
		GPIO_MIC_ALS2SOC_IRO_L_F	FUNC_TEST=TRUE	23
		I2C_HP_ALS_SCL_1V8_FILT	FUNC_TEST=TRUE	23 70
		I2C_HP_ALS_SDA_1V8_FILT	FUNC_TEST=TRUE	23 70
		I2C_MIC_ALS_SCL_1V8_F	FUNC_TEST=TRUE	23 70
		I2C_MIC_ALS_SDA_1V8_F	FUNC_TEST=TRUE	23 70
DISPLAY				
		EDP_HPD_EMI	FUNC_TEST=TRUE	32
OSCAR				
		CLK_PMU2OSCAR_32K_AND_RESET_L	FUNC_TEST=TRUE	17 62 70
		SOCHOT0_L	FUNC_TEST=TRUE	6 62

## PLATED THROUGH HOLES

DRILL SIZE: 1.1MM X 0.4MM  
PLATING SIZE: 1.4MM X 0.7MM





FOREHEAD B2B STANDOFFS  
STD9300 APN: 860-8373  
STDOFF-3.3X1.8R1.05H-SM




BUTTON FLEX B2B STANDOFFS  
STD9302 APN: 860-8373  
STDOFF-3.3X1.8R1.05H-SM

GRAPE AND DISPLAY B2B STANDOFFS  
STD9305 APN: 860-8373  
STDOFF-3.3X1.8R1.05H-SM



## DEV BOARD NET TERMINATION

NC SOC GPIO09	NO_TEST=TRUE MAKE_BASE=TRUE	GPIO ALS2SOC DEVBRD IRQ L	6
NC PMU GPIO20	NO_TEST=TRUE MAKE_BASE=TRUE	GPIO DEVBRD2PMU WAKE L	62
NC ULPI STP	NO_TEST=TRUE MAKE_BASE=TRUE	GPIO SOC2DEVBRD S3E WAKE	6
NC ULPI DATA3	NO_TEST=TRUE MAKE_BASE=TRUE	GPIO SOC2DEVBRD S3E RESET2 L	6
NC PCIE CLKREQ2	NO_TEST=TRUE MAKE_BASE=TRUE	PCIE DEVBRD2SOC CLKREQ0	6
NC PCIE PERST2	NO_TEST=TRUE MAKE_BASE=TRUE	PCIE SOC2DEVBRD RESET L	6
NC NAND SYS CLK	NO_TEST=TRUE MAKE_BASE=TRUE	CLK SOC2DEVBRD PCIE 24MHZ	6
NC I2S4 MCK	NO_TEST=TRUE MAKE_BASE=TRUE	GPIO DISPLAY ID0	6
NC I2S1 MCK	NO_TEST=TRUE MAKE_BASE=TRUE	GPIO DISPLAY ID1	6





# EE CHARACTERIZATION TP

## SOC

PP9501	1	RESET SOC L	PLACE_SIDE=TOP	4 5 10 25 62 68 69
PP9503	1	SOCHOT0 L R		62
PP9503	1	TP GPIO DFU STATUS	FUNC_TEST=TRUE	6

PP9502	1	TP ANALOGMUXOUT		5
--------	---	-----------------	--	---

PP9507	1	PPVDD CPU SOC SENSE	PLACE_NEAR=U0600.AB13:1.5MM	13 62
PP9508	1	PPVDD GPU SOC SENSE	PLACE_NEAR=U0600.N261:1.5MM	13 62
PP9588	1	PPVDD SRAM SOC SENSE	PLACE_NEAR=U0600.N251:1.5MM	13 62
PP9513	1	PPVDD SOC SOC SENSE	PLACE_NEAR=U0600.N25:1.5MM	13 62

PP9509	1	TP SOC VSS SENSE	PLACE_NEAR=U0600.M26:1.3MM	12
PP9510	1	TP SOC VSS CPU SENSE	PLACE_NEAR=U0600.AC13:1.1MM	12

ANCO AD<1..7>	FUNC_TEST=TRUE	7 16
ANCO CR0 L	FUNC_TEST=TRUE	7 16 69
ANCO ALE	FUNC_TEST=TRUE	7 16
ANCO CLE	FUNC_TEST=TRUE	7 16
ANCO WE L	FUNC_TEST=TRUE	7 16
ANCO RE L	FUNC_TEST=TRUE	7 16

ANCI AD<0>	FUNC_TEST=TRUE	7 16
ANCI CR0 L	FUNC_TEST=TRUE	7 16 69
ANCI ALE	FUNC_TEST=TRUE	7 16
ANCI CLE	FUNC_TEST=TRUE	7 16
ANCI WE L	FUNC_TEST=TRUE	7 16
ANCI RE L	FUNC_TEST=TRUE	7 16
ANCI DOS	FUNC_TEST=TRUE	7 16

PPVREF ANC SOC	FUNC_TEST=TRUE	7
PPVREF ANC NAND	FUNC_TEST=TRUE	7
NAND SLOTO RDYBSY L	FUNC_TEST=TRUE	16

PP9505	1	ANCO AD<0>	PLACE_SIDE=BOTTOM	7 16
PP9506	1	ANCO DOS	PLACE_SIDE=BOTTOM	7 16
PP9500	1	GND	(PLACE_SIDE=TOP)	7 16
PP9504	1	=PP1V8 NAND	(PLACE_SIDE=TOP)	16 72
PP9500	1	TP ANC TCKC NAND	(PLACE_SIDE=TOP)	16
PP9504	1	TP ANC TMSC NAND	(PLACE_SIDE=TOP)	16

## PMU

GPIO PMU2BBPMU RESET L	FUNC_TEST=TRUE	62 68 69 71
GPIO BT2PMU HOST WAKE	FUNC_TEST=TRUE	57 62 68 70
GPIO BB2PMU HOST WAKE L	FUNC_TEST=TRUE	62 68 69
GPIO CODEC2PMU HS IRO L	FUNC_TEST=TRUE	62 68 69
PMU TCAL	FUNC_TEST=TRUE	62

CLK PMU2WLAN 32K	FUNC_TEST=TRUE	57 62 68 69 70
CLK PMU2OSCAR 32K AND RESET	FUNC_TEST=TRUE	17 62 69
PA NTC P	FUNC_TEST=TRUE	62 68
BOARD TEMP2 P	FUNC_TEST=TRUE	62
BOARD TEMP3 P	FUNC_TEST=TRUE	62
BOARD TEMP4 P	FUNC_TEST=TRUE	62
BOARD TEMP5 P	FUNC_TEST=TRUE	62
BOARD TEMP6 P	FUNC_TEST=TRUE	62
BOARD TEMP7 P	FUNC_TEST=TRUE	62
BOARD TEMP8 P	FUNC_TEST=TRUE	62

TP BUCK LDO UOV	FUNC_TEST=TRUE	62
TP BUCK SLDP MUX	FUNC_TEST=TRUE	62
TP AMUX AY	FUNC_TEST=TRUE	62
TP AMUX BY	FUNC_TEST=TRUE	62

PP9511	1	DWI SOC2PMU CLK	NO_TEST=TRUE	6 62
PP9512	1	DWI SOC2PMU DO	NO_TEST=TRUE	6 62
PP95F1	1	SYS ALIVE		62

## GRAPE

I2C GRAPE SDA 1V8	(CUMULUS TDO) FUNC_TEST=TRUE	29 30
TP JTAG CUMULUS M TCK	FUNC_TEST=TRUE	70
TP JTAG CUMULUS M TDI	FUNC_TEST=TRUE	30
JTAG CUMULUS M TMS	FUNC_TEST=TRUE	30
SPI GRAPE SCLK	FUNC_TEST=TRUE	6 30
SPI GRAPE MISO	FUNC_TEST=TRUE	6 30
SPI GRAPE MOSI	FUNC_TEST=TRUE	6 30
SPI GRAPE CS L	FUNC_TEST=TRUE	6 30
GPIO SOC2GRAPE RESET L	FUNC_TEST=TRUE	6 30
GPIO GRAPE2SOC IRO L	FUNC_TEST=TRUE	6 30
DISPLAY SYNC	FUNC_TEST=TRUE	6 30
CLK SOC2GRAPE 32K	FUNC_TEST=TRUE	9 30 69
CUMULUS M2S CLK	FUNC_TEST=TRUE	30
CUMULUS M2S SDA	FUNC_TEST=TRUE	30
I2C GRAPE SDA 1V8	FUNC_TEST=TRUE	29 30 70
I2C GRAPE SCL 1V8	FUNC_TEST=TRUE	29 30

PP9514	1	TP CUMULUS S CS L		30
PP9515	1	TP CUMULUS S GPIO 3		30

## AUDIO

DMIC MIC SD	FUNC_TEST=TRUE	22 23
DMIC BTN SD	FUNC_TEST=TRUE	22 23
GPIO CODEC2SOC IRO L	FUNC_TEST=TRUE	6 22

TP9500 A	1	TP-P5		
TP9501 A	1	SPKRAMP R OUT P	FUNC_TEST=TRUE	24 27 69
TP9502 A	1	TP-P5		
TP9503 A	1	SPKRAMP R OUT N	FUNC_TEST=TRUE	24 27 69
TP9510 A	1	TP-P5		
TP9511 A	1	SPKRAMP L OUT P	FUNC_TEST=TRUE	24 27 69
TP9512 A	1	TP-P5		
TP9513 A	1	SPKRAMP L OUT N	FUNC_TEST=TRUE	24 27 69

PP95D0	1	I2S SOC2SPKRAMP MCK		6 24
PP95D1	1	I2S SOC2SPKRAMP BCLK		6 24
PP95D2	1	I2S SOC2SPKRAMP LRCK		6 24
PP95D3	1	I2S SOC2SPKRAMP DOUT		6 24
PP95D4	1	I2S SPKRAMP2SOC DOUT		6 24
PP95D7	1	I2S SOC2CODEC ASP MCK		6 22
PP95D8	1	I2S SOC2CODEC ASP BCLK		6 22
PP95D9	1	I2S SOC2CODEC ASP LRCK		6 22
PP95DA	1	I2S SOC2CODEC ASP DOUT		6 22
PP95DB	1	I2S CODEC2SOC ASP DOUT		6 22
PP95DC	1	I2S SOC2CODEC XSP BCLK		6 22
PP95DD	1	I2S SOC2CODEC XSP LRCK		6 22
PP95DE	1	I2S SOC2CODEC XSP DOUT		6 22
PP95DF	1	I2S CODEC2SOC XSP DOUT		6 22

CAMERA - FRONT				
PP9520	1	MIPI CAM FRONT CLK P	PLACE_NEAR=U0600.AV36:1.3MM	8 21 70
PP9521	1	MIPI CAM FRONT CLK N	PLACE_NEAR=U0600.AV36:1.3MM	8 21 70
PP9522	1	MIPI CAM FRONT DATA P<0>	PLACE_NEAR=U0600.AV37:1.3MM	8 21 70
PP9523	1	MIPI CAM FRONT DATA N<0>	PLACE_NEAR=U0600.AV37:1.3MM	8 21 70
CAMERA - REAR				
PP9524	1	MIPI CAM REAR CLK P	PLACE_NEAR=U0600.AV31:1.3MM	8 21 70
PP9525	1	MIPI CAM REAR CLK N	PLACE_NEAR=U0600.AV31:1.3MM	8 21 70
PP9526	1	MIPI CAM REAR DATA P<0>	PLACE_NEAR=U0600.AV31:1.3MM	8 21 70
PP9527	1	MIPI CAM REAR DATA N<0>	PLACE_NEAR=U0600.AV31:1.3MM	8 21 70

## OSCAR

PP95C0	1	TP OSCAR P0 05		17
PP95C1	1	TP OSCAR P0 06		17
PP95C2	1	TP OSCAR P0 09		17
PP95C3	1	TP OSCAR P0 17		17
PP95C4	1	TP OSCAR P0 21		17
PP95C8	1	TP OSCAR P1 02		17
PP95C9	1	TP OSCAR P1 03		17
PP95CD	1	SWD OSCAR IO 1V8		9 17
PP95CE	1	SWD OSCAR CLK 1V8		9 17

CHAN 0 NEAR DRAM				
PP9534	1	DDR0 CK P	PLACE_NEAR=U1600.W13:1.1MM	10 15 70
PP9535	1	DDR0 CK N	PLACE_NEAR=U1600.W12:1.1MM	10 15 70
PP9536	1	DDR0 CKE<0>	PLACE_NEAR=U1600.W14:1.1MM	10 15 70
PP9537	1	DDR0 CA<0>	PLACE_NEAR=U1600.V17:1.1MM	10 15 70
PP9538	1	DDR0 CA<1>	PLACE_NEAR=U1600.W17:1.1MM	10 15 70
PP9539	1	DDR0 CA<2>	PLACE_NEAR=U1600.V16:1.1MM	10 15 70
PP9540	1	DDR0 CA<3>	PLACE_NEAR=U1600.W16:1.1MM	10 15 70
PP9541	1	DDR0 CSN<0>	PLACE_NEAR=U1600.V14:1.1MM	10 15 70
PP9530	1	DDR0 DOS P<0>	PLACE_NEAR=U1600.D15:1.1MM	10 15 70
PP9531	1	DDR0 DOS N<0>	PLACE_NEAR=U1600.D14:1.1MM	10 15 70
PP9532	1	DDR0 DQ<0>	PLACE_NEAR=U1600.C17:1.1MM	10 15 70

CHAN 0 NEAR SOC				
PP9570	1	DDR0 DOS P<0>	PLACE_NEAR=U0600.D7:1.1MM	10 15 70
PP9571	1	DDR0 DOS N<0>	PLACE_NEAR=U0600.D6:1.1MM	10 15 70
PP9572	1	DDR0 DQ<0>	PLACE_NEAR=U0600.P10:1.1MM	10 15 70

CHAN 1 NEAR DRAM				
PP9542	1	DDR1 DOS P<0>	PLACE_NEAR=U1600.K4:1.1MM	70
PP9543	1	DDR1 DOS N<0>	PLACE_NEAR=U1600.K4:1.1MM	70
PP9544	1	DDR1 DQ<0>	PLACE_NEAR=U1600.H3:1.1MM	70

CHAN 1 NEAR SOC				
PP9573	1	DDR1 DOS P<0>	PLACE_NEAR=U0600.V1:1.1MM	10 15 70
PP9574	1	DDR1 DOS N<0>	PLACE_NEAR=U0600.U1:1.1MM	10 15 70
PP9575	1	DDR1 DQ<0>	PLACE_NEAR=U0600.AA3:1.1MM	10 15 70

## WIFI

TP JTAG WLAN TMS	FUNC_TEST=TRUE	68
TP JTAG WLAN TRST	FUNC_TEST=TRUE	68
JTAG WLAN SEL	(TD1) FUNC_TEST=TRUE	57
UART SOC2WLAN RTS L	(TD0) FUNC_TEST=TRUE	6 57 68
WLAN SECI IN	FUNC_TEST=TRUE	57
OSCAR2RADIO CONTEXT A	FUNC_TEST=TRUE	57 68
OSCAR2RADIO CONTEXT B	FUNC_TEST=TRUE	57 68
UART BT2SOC TX	FUNC_TEST=TRUE	6 68
UART SOC2BT TX	FUNC_TEST=TRUE	6 57
UART SOC2WLAN TX	FUNC_TEST=TRUE	6 57 68
UART WLAN2SOC TX	FUNC_TEST=TRUE	6 57 68
UART BB2WLAN COEX RX	FUNC_TEST=TRUE	40 57 71
UART WLAN2BB COEX TX	FUNC_TEST=TRUE	40 57
I2S SOC2BT BCLK	FUNC_TEST=TRUE	6 57 68
I2S SOC2BT LRCK	FUNC_TEST=TRUE	6 57 68
I2S BT2SOC DOUT	FUNC_TEST=TRUE	6 68
I2S SOC2BT DOUT	FUNC_TEST=TRUE	6 57 68
CLK PMU2WLAN 32K	FUNC_TEST=TRUE	57 68 69 70
GPIO PMU2WLAN REG ON	FUNC_TEST=TRUE	57 68 69
GPIO PMU2BT REG ON	FUNC_TEST=TRUE	57 68 69
GPIO WLAN2PMU HOST WAKE	FUNC_TEST=TRUE	57 68 69
GPIO BT2PMU HOST WAKE	FUNC_TEST=TRUE	57 68 69
GPIO SOC2WLAN WAKE	FUNC_TEST=TRUE	57 68 69
GPIO SOC2BT WAKE	FUNC_TEST=TRUE	57 68 69

## OTHER PPS

PP95B8	1	WLAN GPIO 8	NO_TEST=TRUE	57
PP95B9	1	WLAN GPIO 10	NO_TEST=TRUE	57

## I2C

I2C OSCAR2PROX SDA 1V8	FUNC_TEST=TRUE	17 58
I2C OSCAR2PROX SCL 1V8	FUNC_TEST=TRUE	17 58
I2C0 SCL 1V8	FUNC_TEST=TRUE	6
I2C0 SDA 1V8	FUNC_TEST=TRUE	6
I2C1 SCL 1V8	FUNC_TEST=TRUE	6
I2C1 SDA 1V8	FUNC_TEST=TRUE	6
I2C2 SCL 1V8	FUNC_TEST=TRUE	6
I2C2 SDA 1V8	FUNC_TEST=TRUE	6

PP95F4	1	=I2C3 SDA 1V8		4
PP95F5	1	=I2C3 SCL 1V8		4

I2C HP ALS SCL 1V8 FILT	FUNC_TEST=TRUE	23 69
I2C HP ALS SDA 1V8 FILT	FUNC_TEST=TRUE	23 69
I2C MIC ALS SCL 1V8 F	FUNC_TEST=TRUE	23 69
I2C MIC ALS SDA 1V8 F	FUNC_TEST=TRUE	23 69

## UART

UART SOC2ACC TX	FUNC_TEST=TRUE	25
UART ACC2SOC TX	FUNC_TEST=TRUE	6 25
UART SOC2OSCAR TX	FUNC_TEST=TRUE	6 17
UART OSCAR2SOC TX	FUNC_TEST=TRUE	6 17

## HIGH SPEED, NO TEST

DDR0 CA<0..9>	NO_TEST=TRUE	10 14 70
DDR0 CK P	NO_TEST=TRUE	10 14 70
DDR0 CK N	NO_TEST=TRUE	10 14 70
DDR0 CA<0..9>	NO_TEST=TRUE	10 14 70
DDR0 CSN<0..1>	NO_TEST=TRUE	10 14 70
DDR0 CSN<0..1>	NO_TEST=TRUE	10 14 70
DDR0 DM<0..3>	NO_TEST=TRUE	10 14 70
DDR0 DQ<0..31>	NO_TEST=TRUE	10 14 70
DDR0 DQS P<0..3>	NO_TEST=TRUE	10 14 70
DDR0 DQS N<0..3>	NO_TEST=TRUE	10 14 70
DDR1 CA<0..9>	NO_TEST=TRUE	10 14 70
DDR1 CK P	NO_TEST=TRUE	10 14
DDR1 CK N	NO_TEST=TRUE	10 14 70
DDR1 CA<0..9>	NO_TEST=TRUE	10 14 70
DDR1 CKE<0..1>	NO_TEST=TRUE	10 14 70
DDR1 CSN<0..1>	NO_TEST=TRUE	10 14 70
DDR1 DM<0..3>	NO_TEST=TRUE	10 14 70
DDR1 DQ<0..31>	NO_TEST=TRUE	10 14 70
DDR1 DQS P<0..3>	NO_TEST=TRUE	10 14 70
DDR1 DQS N<0..3>	NO_TEST=TRUE	10 14 70
DDR2 CA<0..9>	NO_TEST=TRUE	10 15 70
DDR2 CK P	NO_TEST=TRUE	10 15 70
DDR2 CK N	NO_TEST=TRUE	10 15 70
DDR2 CA<0..9>	NO_TEST=TRUE	10 15 70
DDR2 CSN<0..1>	NO_TEST=TRUE	10 15 70
DDR2 DM<0..3>	NO_TEST=TRUE	10 15 70
DDR2 DQ<0..31>	NO_TEST=TRUE	10 15 70
DDR2 DQS P<0..3>	NO_TEST=TRUE	10 15 70
DDR2 DQS N<0..3>	NO_TEST=TRUE	10 15 70
DDR3 CA<0..9>	NO_TEST=TRUE	10 15 70
DDR3 CK P	NO_TEST=TRUE	10 15 70
DDR3 CK N	NO_TEST=TRUE	10 15 70
DDR3 CA<0..9>	NO_TEST=TRUE	10 15 70
DDR3 CKE<0..1>	NO_TEST=TRUE	10 15 70
DDR3 CSN<0..1>	NO_TEST=TRUE	10 15 70
DDR3 DM<0..3>	NO_TEST=TRUE	10 15 70
DDR3 DQ<0..31>	NO_TEST=TRUE	10 15 70
DDR3 DQS P<0..3>	NO_TEST=TRUE	10 15 70
DDR3 DQS N<0..3>	NO_TEST=TRUE	10 15 70

MIPI CAM REAR CLK P	NO_TEST=TRUE	8 21 70
MIPI CAM REAR CLK N	NO_TEST=TRUE	8 21 70
MIPI CAM REAR DATA P<0..1>	NO_TEST=TRUE	8 21 70
MIPI CAM REAR DATA N<0..1>	NO_TEST=TRUE	8 21 70
MIPI CAM REAR CLK FILT P	NO_TEST=TRUE	20 21
MIPI CAM REAR CLK FILT N	NO_TEST=TRUE	20 21
MIPI CAM REAR DATA FILT P<0..3>	NO_TEST=TRUE	20 21
MIPI CAM REAR DATA FILT N<0..3>	NO_TEST=TRUE	20 21
MIPI CAM FRONT CLK P	NO_TEST=TRUE	8 21 70
MIPI CAM FRONT CLK N	NO_TEST=TRUE	8 21 70
MIPI CAM FRONT DATA P<0>	NO_TEST=TRUE	8 21 70
MIPI CAM FRONT DATA N<0>	NO_TEST=TRUE	8 21 70
MIPI CAM FRONT CLK FILT P	NO_TEST=TRUE	20 21
MIPI CAM FRONT CLK FILT N	NO_TEST=TRUE	20 21
MIPI CAM FRONT DATA FILT P<0>	NO_TEST=TRUE	20 21
MIPI CAM FRONT DATA FILT N<0>	NO_TEST=TRUE	20 21

EDP DATA P<0..3>	NO_TEST=TRUE	9 32
EDP DATA N<0..3>	NO_TEST=TRUE	9 32
EDP DATA EMI P<0..3>	NO_TEST=TRUE	32
EDP DATA EMI N<0..3>	NO_TEST=TRUE	32
EDP DATA EMI CONN P<0..3>	NO_TEST=TRUE	31 32
EDP DATA EMI CONN N<0..3>	NO_TEST=TRUE	31 32

PCIE WLAN2SOC TX P	NO_TEST=TRUE	9 68 70
PCIE WLAN2SOC TX N	NO_TEST=TRUE	9 68 70
PCIE SOC2WLAN TX P	NO_TEST=TRUE	9 57 68 70
PCIE SOC2WLAN TX N	NO_TEST=TRUE	9 57 68 70
PCIE SOC2WLAN CLK P	NO_TEST=TRUE	9 57 68 70
PCIE SOC2WLAN CLK N	NO_TEST=TRUE	9 57 68 70
PCIE WLAN2SOC TX C P	NO_TEST=TRUE	68 70
PCIE WLAN2SOC TX C N	NO_TEST=TRUE	68 70
PCIE SOC2WLAN TX C P	NO_TEST=TRUE	9
PCIE SOC2WLAN TX C N	NO_TEST=TRUE	9
PCIE WLAN2SOC CLKREQ L	NO_TEST=TRUE	9 68 70
PCIE SOC2WLAN RESET L	NO_TEST=TRUE	9 68 70

## POWER, NO TEST

PP6V0 LCM HI	NO_TEST=TRUE	61 63
SW CHGA	NO_TEST=TRUE	65



87654321

D

D

C

C

B






B





A



A



87654321



RF TEAM REQUESTED TPS



	SIMCRD_RST_CONN_FILT	FUNC_TEST=TRUE	59	69
	SIMCRD_CLK_CONN_FILT	FUNC_TEST=TRUE	59	69
	SIMCRD_IO_CONN_FILT	FUNC_TEST=TRUE	59	69
	SIMCRD_DETECT_FILT	FUNC_TEST=TRUE	59	69
	PP_LDO6	FUNC_TEST=TRUE	35	36 69 73

	UART_BB2SOC_TX	FUNC_TEST=TRUE	6	25 68
	UART_SOC2BB_TX	FUNC_TEST=TRUE	6	25 68
	UART_BB2SOC_RTS_L	FUNC_TEST=TRUE	6	68
	UART_SOC2BB_RTS_L	FUNC_TEST=TRUE	6	68

	UART_OSCAR2BB_TX	FUNC_TEST=TRUE	17	68
	UART_BB2OSCAR_TX	FUNC_TEST=TRUE	17	68



	UART_BB2WLAN_COEX_RX	FUNC_TEST=TRUE	40	57 70
	UART_WLAN2BB_COEX_TX	FUNC_TEST=TRUE	40	57 70

	GPIO_SOC2BB_WAKE_MODEM	FUNC_TEST=TRUE	6	68
	GPIO_BB2SOC_GPS_SYNC	FUNC_TEST=TRUE	6	68

	USB_BB_P	FUNC_TEST=TRUE	25	68
	USB_BB_N	FUNC_TEST=TRUE	25	68


	GPIO_SOC2BB_COREDUMP	FUNC_TEST=TRUE	6	68
---	----------------------	----------------	---	----

	GPIO_SOC2BB_RADIO_ON_L	FUNC_TEST=TRUE	6	68 69
	GPIO_PMU2BBPMU_RESET_L	FUNC_TEST=TRUE	62	68 69 70
	GPIO_PMU2BB_VBUS_DET	FUNC_TEST=TRUE	62	68 69

PP9600		1	HSIC_BB_DATA	5	68
PP9601		1	HSIC_BB_STB	5	68



# POWER CONNECTIONS





D

□	1.225V	PP_LDO1	36 38 42 43
□	1.8V	PP_LDO2	36 38
□	1.8V	PP_LDO3	36 37 38 55
□	3.075V	PP_LDO4	36 38
□	2.85V	PP_LDO5	36 38 59
□	2.85V	PP_LDO6	35 36 69 71
□	1.9V	PP_LDO7	36 38 40
□	2.05V	PP_LDO8	36 42 43
□	1.2V	PP_LDO9	36 38
□	0.9V	PP_LDO10	36 38
□	1.8V	PP_LDO11	35 36 38 39 40 42 43 44
□	0.95V	PP_LDO12	36 38
□	2.95V	PP_LDO13	36 38 55 69
□	2.95V	PP_LDO13_GPS	55
□	2.7V	PP_LDO14_RFSW	36 46 47
□	0.95V	VREG_SMPS3_0V95	36 69
□	2.075V	VREG_SMPS4_2V075	36

□	0.9V	PP_VSW_S1	36
□	1.25V	PP_VSW_S2	36
□	0.95V	PP_VSW_S3	36
□	2.075V	PP_VSW_S4	36

C

□	4.7V	PP_BATT_VCC	35 44 53 68
□	4.7V	PP_VCC_MAIN	73
□	4.2V	PP_BATT_VCC_2GPA	45
□	4.2V	PP_BATT_VCC_QPOET	44 45 50 51
□	4.2V	PP_BATT_VCC_RADIO	35 36
□	4.7V	PP_BATT_VCC_DSM	53
□	4.2V	PP_BATT_VCC_QPOET_HBS	51
□	4.2V	PP_BATT_VCC_QPOET_ASM	50

□	1.8V	PP_1V8_S2R_VDDIO_WLAN_BT	57 68
□	1.8V	PP_WL_VDDIO	57
□	4.7V	PP_VCC_MAIN	73

□	0V	S1_GND	36
□	0V	S2_GND	36
□	0V	S3_GND	36
□	0V	S4_GND	36
□	0V	GND_SW	44
□	0V	VOUT_BOOST_GND	44

B

A

D

C

B

A