P805: G98, DDR2 MEMORY 32MX16 256MB DMS-59 HDOUT

Page 1: P805 Overview

Page 2: PCI EXPRESS INTERFACE

Page 3: Frame Buffer Interface

Page 4: Memory 1st Bank 0..31

Page 5: Memory 1st Bank 32..63

Page 6: DACA

Page 7: DACC

Page 8: VIDEO CONNECTORS: MiniDIN

Page 9: TMDS Interface

Page 10: TMDS Interface

Page 11: Straps, Mechanical Parts

Page 12: XTAL, GPIO, BIOS, FAN, JTAG, HDCP

Page 13: Power Supply I: NVVDD, PLLVDD

Page 14: Power Supply II: F3V3, 5V, DDC5V, FBVDDQ, PEX_VDD

Page 15: Basenet Report

Page 16: Cref Part

L	SKU	VARI AN I	NVPN	ASSEMBLY
ſ			600-10805-base-000	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
	1	SKU0001	600-10805-0001-000	P805: G98-820, 64 BIT DDR2 32Mx16 MEMORY, DMS-59&HDout Geforce
- 1	2	SKU0502	600-50805-0502-000	P805: G98-820, 64 BIT DDR2 32MX16 MEMORY, MDS-59&HDout Quadro
	3	<undef1 ned=""></undef1>	<undefined></undefined>	<undefi ned=""></undefi>
- 1	4	<undefi ned=""></undefi>	<undefined></undefined>	<undefi ned=""></undefi>
	5	<undef1 ned=""></undef1>	<undefined></undefined>	<undefi ned=""></undefi>
	6	<undefi ned=""></undefi>	<undefined></undefined>	<undefi ned=""></undefi>
	7	<undefi ned=""></undefi>	<undefined></undefined>	<undefi ned=""></undefi>
	8	<undefi ned=""></undefi>	<undefi ned=""></undefi>	<undefi ned=""></undefi>
	9	<undef1 ned=""></undef1>	<undefined></undefined>	<undefi ned=""></undefi>
	10	<undefi ned=""></undefi>	<undefi ned=""></undefi>	<undefi ned=""></undefi>
- 1	11	<undefi ned=""></undefi>	<undefined></undefined>	<undefi ned=""></undefi>
	12	<undefi ned=""></undefi>	<undefi ned=""></undefi>	<undefi ned=""></undefi>
- 1	13	<undef1 ned=""></undef1>	<undefined></undefined>	<undefi ned=""></undefi>
	14	<undefi ned=""></undefi>	<undefined></undefined>	<undefi ned=""></undefi>
	15	<undefi ned=""></undefi>	<undefi ned=""></undefi>	<undefi ned=""></undefi>


NVIDIA CORPORATION


2701 SAN TOMAS EXPRESSWAY


SANTA CLARA, CA 95050, USA


NV_PN 600-10805-0001-000 C


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS
























PAGE11: Straps, Mechanical Parts



- 1. SUB VENDOR = 1 (ROM PRESENT) = 0 (NO ROM PRESENT)
- A) PCI_DEV_ID = [3..0] LSB = 0010 B) PCI_DEVID_EXT = [1] 4TH BIT = 0
- 3. 3GI 0_PADCFG_LUT_ADR[3..0] = 0000
- 4. TVMODE[2..0] = 001

MULTI LEVEL STRAP DECODE ACCORDING TO TERMINATION RESISTANCE/VOLTAGE

TERMI NATI ON RESI STANCE	i	ATION VOLTAGE
	3V3 [3: 0]	GND [3: 0]
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
		!
30K	1101	0101
35K	1110	0110
45K	1111	0111

MULTI LEVEL STRAPS

RAM_CFG[3: 0]						
					256MB	
	0	RAM_CFG_0	0000	32MX16 DDR2 ELPIDA	0100	32MX16 DDR2 NANYA
	1	RAM_CFG_1	0001	RESERVED	0101	32MX16 DDR2 SAMSUNG
ROM_SI	2	RAM_CFG_2	0010	RESERVED	0110	32MX16 DDR2 QIMONDA
	3	RAM_CFG_3	0011	RESERVED	0111	32MX16 DDR2 HYNIX

	0	TVMODE_0	TVMODE[2: 0] 000 DEFAULT	
	1	TVMODE_1		ROM_SO NOT REQUIRED TO BE SET UP IN VBIOS
ROM_SO	2	TVMODE_2	XCLK_277 1 DEFAULT	
	3	XCLK_277		

	0	PEX_PLL_EN_TERM100	PEX_PLL_EN_TERM100 0 DEFAULT	SUB_VENDOR 1 DEFAULT	
	1	SLOT_CLK_CFG			
ROM_SCLK	2	SUB_VENDOR	SLOT_CLK_CFG	PCI_DEVI D_EXT 0 DEFAULT	
	3	PCI _DEVI D_EXT			

			USER[3: 0]
	0	USER_0	0000 DEFAULT (DESKTOP)
	1	USER_1	
STRAPO	2	USER_2	
	3	USER_2	


				3GI O_PADCFG_LUT_ADDR[3: 0]	
		0	3GI O_PADCFG_LUT_ADDR_O	0000 DEFAULT (DESKTOP)	
	STRAP1	1	3GI O_PADCFG_LUT_ADDR_1		
STRAP*		2	3GI O_PADCFG_LUT_ADDR_2		
		3	3GI O_PADCFG_LUT_ADDR_3		

			PCI	_DEVI D_0	
	0	PCI _DEVI D_0		0	PCI_DEVID[2:0] TO BE SET TO ALL 0'S
	1	PCI _DEVI D_1		0	AND WILL BE CONTROLLED BY VBIOS
STRAP2	2	PCI _DEVI D_2		0	
	3	PCI _DEVI D_3		0	THIS IS THE ONLY BIT DRIVEN BY THE STRAPS

MEC4 TM31-1LP_4400RPM

COOLING SOLUTION

COOLING SOLUTION



MEC3 DMS59_HEX_JACK_SCREW STD COMMON V/////

MEC2 DMS59_HEX_JACK_SCREW STD COMMON V/////

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA NV_PN 600-10805-0001-000 C

DATE 23-APR-2008

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS

