P162, NV34, 16Mx16DDR, 64 bit, 128MB, DVI, TV, VGA

Page Overview

- 1 Overview
- 2 AGP Interface
- 3 NV34 Frame Buffer
- 4 Frame Buffer 0..31
- 5 Frame Buffer 32..63
- 6 Frame Buffer 64..95
- 7 Frame Buffer 96..127
- 8 DAC A,B, DAC B MUX, PLL, Video OUT
- 9 DAC A,B RGB filter
- 10 Power Supply A3V3, FBVDD/FBVDDQ, Mechanicals.
- 11 BIOS and Strapping
- 12 DVO, GPIOs and Xtal.
- 13 TMDS LinkA and its power supplies, Backdrive.
- 14 NVVDD SW.
- 15 Current Supplement and Fan control.
- 16 Net Rules.

P160 HISTORY:

X00	INITIAL VERSION
X01	Cleaned up schematics - changes from initial design review meeting
X02	Imported board file #65 and synchronized with latest version of schematics
Х03	Nov 18/02 - Replaced LB502 with an 805 bead, changed PLLVDD rail to 3V3 instead of A3V3, and removed AGPVDDQ deoupling caps C130, C257, and C570.
X04	Nov 21/02 - C75 is changed to decouple 3V3 to GND.
X05	Nov 22/02 - VIP interface rail changed to 3V3 instead of A3V3 due to short between VIPVDDQ and VDD33.
X06	Nov 25/02 - FRWR_VAUXP rail changed to 3V3.
X07	Nov 26/02 - Changed DACB_LOAD_TEST GPIO assignment for NV34.
X08	Dec 02/02 - AGP_PLL_VDD and FB_DLLVDD are supplied from A3V3 rail.

P162-C00 History:

Added PUs on TMDS diff pairs by the GPU and series Rs by the conn.

602-10162-0005-200

P162-A00 History:

- 1-Added P162 specific features:
 - SW PS, TMDS LinkA, Backdrive, new slim VGA, Fan Cntl.
 - Added Current sharing, TMDS IO and PLL linear regulators.
- 2-Added TH parts in PS section as ALT.
- 3-Added SST serial support.
- 4-Changed AGP_PLL_VDD, FB_PLLVDD, DAC_A/B_VDD and PLL_VDD to A3V3.
- 5-Added 10 caps as part of P160 sync up.
- 6-Added PU resitors on Jtag TMS and TDI
- 7-Incorporated recommendations from PS Vendor.
- 8-Added extra X elements near connectors to bridge CGND and GND cut.
- 9-Added an option to use a single dual FET for low end bd.
- 10-Fixed error on 6529 power good and current supplement.
- 11-Changed C302 to 0603 (too big pkg for .1uf in 0805)
- 12-Deleted C296 and C293 (shared them with C313, C324)
- 13-Changed C329 and C324 to 0603 pkg.
- 14-Removed alternate Semtech SW (could not route).

- Changes after the design review:
 1-Remove C301 and R137-left over from Semtech PS circuit.
 - 2-Remove sync buffer bypass resistors.
 - 3-Remove R122 and R123 from Intersil power rails.
 - 4-Add snubber circuit for NVVDD PS.
 - 5-Add PD res on TP_XTALOUTBUF to terminate the signal.
 - 6-Fan controler PU to 3V3 from A3V3.
 - 7-Cleaned up Unnamed nets.
- 8-Split CGND into 2 nets (added CGND1 to J6.25 and J2. 16).
- 9-Added PD resistor on FAN ON.
- 10-Added 8 caps for DQS/DQM routings that break plane reference.

P162-A01 History:

Merged net IFPBIOVDD with IFPAIOVDD

Merged Q4 and Q5 into one package.

Implemented TV signal return scheme thru zero Ohm resistors.

P162-A02 History:

The main changes for this revision is to improve routing for DAC B and add 100ps inter-pair skew to pass EMC as modeled on AO1 board. See 149- document for detail.

P162-A03 History:

Merged CGND and GND to become GND net to pass EMI at 16x12. This modification was tested on P162-A02

P162-B00 History:

Changed memory FBVDD(Q) to be regulated from AGP3.3V (was from AGP5V)

Added power sequencing (BUGID 74855)

Isolated 5VCLAMP and I2C PU from AGP5V.

P162-B01 History:


Modified Current Supplement circuit to prevent bacdrive into AGP3V3 from AGP5V. GPIO5 state is unknown before valid PCICLK.


Isolated IFPA/BIOGND from the main digital GND to improve 16x12 TMDS emission. Moved Sync buffer VDD and Fuse to 5VCLAMP (was 5V)--BugID:78364.


NVIDIA CORPORATION


2701 SAN TOMAS EXPRESSWAY


LE NYILLA BESTUAN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DARWINGS, DIRECTIONS, DISCONDING AND UNKNOWN AND UNKNOWN VIOLATIONS OF DEVIATIONS, OF OTHERWISE, AND EXPESSED AND EXPERSIVE DISCLAIMS ALL WILLIAMS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTION OF OTHERWISE WITH RESPECT TO THE MATERIALS OF OTHERWISE, AND EXPERSIVE DISCLAIMS ALL WILLIAMS ALL WILLIAMS AND EXPERSIVE DISCLAIMS ALL WILLIAMS AND EXPERSIVE DISCLAIMS ALL WILLIAMS AND EXPERSIVE DISCLAIMS AND EXPERSIVE DISCLAIMS ALL WILLIAMS AND EXPERSIVE DISCLAIMS ALL WILLIAMS AND EXPERSIVE DISCLAIMS AND EXPENSIVE DISCLAIMS AND EXPERSIVE DIS







































NET RULES

Power Nets:



RAM_DAC : impedance controlled by constraint manager

	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	NO_GLOSS	
DAC_A_RED		20MIL	TRUE	OUT 8.2D> 9.3A<
DAC_A_GREEN		20MIL	TRUE	OUT 8.2D> 9.4A<
DAC_A_BLUE		20MI L	TRUE	OUT 8.2D> 9.4A<
FR		20MI L	TRUE	OUT 9.3B<
FG		20MI L	TRUE	OUT 9.3B<
FB		20MI L	TRUE	OUT 9.4B<
M_RED		20MI L	TRUE	OUT 9.3B<
M_GREEN		20MI L	TRUE	OUT 9.3B<
M_BLUE		20MIL	TRUE	OUT 9.4B<
				_
DAC_B_RED		20MIL	TRUE	OUT 8.3D>
DAC_B_GREEN		20MIL	TRUE	OUT 8.3D>
DAC_B_BLUE		20MIL	TRUE	OUT 8.3D>
DAC_B_YOUT		20MIL	TRUE	OUT 8.2E>
DAC_B_COUT		20MIL	TRUE	OUT 8.1E>
CVBS_YOUT		20MIL	TRUE	OUT 8.26>
COUT		20MIL	TRUE	OUT 8.1F>
DAC_B_RD		20MIL	TRUE	OUT 8.3E> 9.3E<
DAC_B_GN		20MIL	TRUE	OUT 8.3E> 9.4E<
DAC_B_BL		20MIL	TRUE	OUT 8.4E> 9.4E<
B_FR		20MIL	TRUE	OUT 9.3F<
B_FG		20MIL	TRUE	0UT 9.3F<
B_FB		20MIL	TRUE	OUT 9.4F<
B_M_RED		20MI L	TRUE	OUT 9.3F< 13.4G<
B_M_GREEN		20MI L	TRUE	OUT 9.3F< 13.4G<
B_M_BLUE		20MIL	TRUE	OUT 9.4F< 13.4G<

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS

*** Signal Cross-Reference for the entire design ** 3.5E> 6.2B< 6.2E< 7.1H> 7.2B< 7.2E< FBCCS0* 2.1H> 2.1H> 2.1H> 2.1G> 2.1H> FBAD<2> 3.1A 4.2A 5.1H 5.2A PCICBE<2> FRAD<3> 3.1A 4.2A 5.1H 5.2A 3.1F 6.2A 7.1H 7.2A PCICRE<3> 12V_F 14.16<> FBAD<6> 3.1A 4.2A 5.1H 5.2A FBCD<2> 3.1E 6.2A 7.1H 7.2A PCIFRAME* A3V3 ADJ 14.16<> FBAD<7> 3.1A 4.2A 5.1H 5.2A FBCD<3> 3.1E⇔ 6.2A⇔ 7.1H> 7.2A⇔ PCIGNT* AGPDBI_HI AGPDBI_LO AGPMBDET FBAD<8>
FBAD<9>
FBAD<10> 3.1E \diamond 6.2A \diamond 7.1H \diamond 7.2A \diamond 3.1A 4.2A 5.1H 5.2A PCIINTA* FBCD<5> FBCD<6> PCIINTB* PCIIRDY* AGPRBF* 2.16> FBAD<11> 3.1A 4.2A 5.1H 5.2A FBCD<7> 3.1E⇔ 6.2A⇔ 7.1H> 7.2A⇔ PCIPAR 2.1G> FBAD<12> FBAD<13> FBAD<14> FBAD<15> AGPSTO 3 1Ac> 4 2Ac> 5 1H> 5 2Ac> FRCD<8> 3 1F<> 6 2A<> 7 1H> 7 2A<> PCIRFO* 3.1E\to 6.2A\to 7.1H\to 7.2A\to 3.2A\to 7.2A\to 7.2A\to 3.2A\to 7.2A\to 7.2A\t 2.1H> 2.1H> 2.3D> 15.1A< 2.1H> 2.1H> FBCD<10 PCISTOP* PCITRDY* AGPSTB0 FBCD<11> AGPSTB0* 2.1F> FBAD<16> 3.1A 4.2A 5.1H 5.2A FBCD<12> 3.1E⇔ 6.2A⇔ 7.1H> 7.2A⇔ PLLVDD 12.1B> 16.2D> FBAD<10> FBAD<18> FBAD<19> 3.1A\to 4.2A\to 5.1H\to 5.2A\to 3.1A\to 4.2A\to 5.1A\to 3.2A\to 3.2A\t 3.1E \Leftrightarrow 6.2A \Leftrightarrow 7.1H \Rightarrow 7.2A \Leftrightarrow 3.1E \Leftrightarrow 6.2A \Leftrightarrow 7.1H \Rightarrow 7.2A \Leftrightarrow 3.1E \Leftrightarrow 6.2A \Leftrightarrow 7.1H \Rightarrow 7.2A \Leftrightarrow 8.5C> 11.2B< 11.2F< 8.5C> 11.2B< 11.2F< 8.5C> 11.2A< 11.2F< ROMA14 ROMA15 ROMCS* AGPSTOP FBCD<15> AGPWBF* FBAD<20> FBAD<21> 3.1A 4.2A 5.1H 5.2A FBCD<16> 3.1E <> 6.2A <> 7.1H > 7.2A <> SBA<0> SBA<7..0> AGP VREFCG 3.1A 4.2A 5.1H 5.2A FBCD<17> 2.1F<> FBAD<22> FBAD<23> 3.1A 4.2A 5.1H 5.2A 3.1A 4.2A 5.1H 5.2A 3.1E⇔ 6.2A⇔ 7.1H> 7.2A⇔ 3.1E⇔ 6.2A⇔ 7.1H> 7.2A⇔ SBA<1> SBA<2> SBA<3> FBAD<24> 3.1A 4.2A 5.1H 5.2A 3.1E⇔ 6.2A⇔ 7.1H> 7.2A⇔ 2.1F <> ATXC* 13.16<> FBCD<20> ATXDO 13.16<> FBAD<25> FBAD<26> 3.1A 4.2A 5.1H 5.2A FBCD<21> 3.1F 6.2A 7.1H 7.2A SRA<4> 2.1F⇔ 2.1F⇔ ATYDO: 3 1A<> 4 2A<> 5 1H> 5 2A<> FRCD<22 3 1F<> 6 2A<> 7 1H> 7 2A<> SR4<5> 13.16 13.16 FBAD<27> FBAD<28> 3.1A 4.2A 5.1H 5.2A 3.1A 4.2A 5.1H 5.2A 3.1A 4.2A 5.1H 5.2A FBCD<23> FBCD<24> 3.1E 0.2A 7.1h 7.2A 3.1E 6.2A 7.1h 7.2A 3.1E 6.2A 7.1h 7.2A SBSTB ATXD2 13.16<> FBAD<29> 3.1A 4.2A 5.1H 5.2A FBCD<25> 3.1E <> 6.2A <> 7.1H > 7.2A <> 2.1F> FBAD<30>
FBAD<31>
FBAD<32>
FBAD<33>
FBAD<33> ATXD2* 3.1A 4.2A 5.1H 5.2A FBCD<262 3.1E⇔ 6.2A⇔ 7.1H> 7.2A⇔ 3.1E⇔ 6.2A⇔ 7.1H> 7.2A⇔ SBSIB*
SEL_2ND_DEV
STRAP<0>
STRAP<1..0> 2.3D< 15.1D 3 1A<> 4 2A<> 5 1H> 5 2A<< 8.4A< 8.5E< 12.4F> 3.1E 6.2A 7.1H 7.2A 3.1E 6.2A 7.1H 7.2A BTXD4* 13.2G<> 3.1A 4.2A 5.1H 5.2A FBCD<29> 11.3C< 12.2H> BTXD5 13.2G<> 3.1A 4.2A 5.1H 5.2A FBCD<30> 3.1E <> 6.2A <> 7.1H > 7.2A <> STRAP<3..0> 11.2A< 11.3C< 12.2H FBAD<35> FBAD<36> FBAD<37> 3.1E \diamond 6.2A \diamond 7.1H \diamond 7.2A \diamond BTXD5* 3.1A 4.2A 5.1H 5.2A 3.1A 4.2A 5.1H 5.2A FBCD<31> STRAP<1> STRAP<2> B_DDC_SCL 9.1H> 13.4G< FBAD<38> 3.1A 4.2A 5.1H 5.2A FBCD<34> 3.1E 6.2A 7.1H 7.2A STRAP<3> 11.2A< 12.2H> B_DDC_SDA 9.1H> 13.4G< FBAD<39> 3.1A 4.2A 5.1H 5.2A FBCD<35> 3.1E⇔ 6.2A⇔ 7.1H> 7.2A⇔ SW_5V 14.16<> 9.4F< 16.3H> 9.3F< 16.3H> 9.3F< 16.3H> FBAD<40> FBAD<41> FBAD<42> 3.1A\to 4.2A\to 5.1H\to 5.2A\to 3.1A\to 4.2A\to 5.2A\to 3.2A\to 3.2A\t FBCD<36> FBCD<37> FBCD<38> 3.1E \diamond 6.2A \diamond 7.1H \diamond 7.2A \diamond SW_FB B M BLUE 9.4F< 13.4G< 16.3H> FBAD<43> 3.1A 4.2A 5.1H 5.2A FBCD<39> 3.1E⇔ 6.2A⇔ 7.1H> 7.2A⇔ TMDSPLL ADJ 13.2D< 14.2G<> B M GREEN 9.3F< 13.4G< 16.3H FBAD<44> 3.1A 4.2A 5.1H 5.2A FBCD<40> 3.1F 6.2A 7.1H 7.2A TMDS BACK FBAD<45> FBAD<46> FBAD<47> 3.1A 4.2A 5.1H 5.2A 3.1E\times 6.2A\times 7.1H\times 7.2A\times FBCD<41> VIPD<0> VIPD<7..0> 8.4C> 8.5C> 11.2H B_M_RED 9.3F< 13.4G< 16.3H> 9.2H> 13.4G< FBCD<42 8.4C> 8.5C> 11.2H< B_M_VSYNC FBCD<43> VIPD<1> 8.4C> 8.5C> 11.2H< 8.1F> 16.2H> FBAD<48> FBAD<49> 3.1A 4.2A 5.1H 5.2A FBCD<44> 3.1E⇔ 6.2A⇔ 7.1H> 7.2A⇔ VIPD<2> 8.4C> 8.5C> 11.2H< CVBS YOUT 8.26> 16.2H> 3.1A 4.2A 5.1H> 5.2A FBCD<45> 3.1F 6.2A 7.1H 7.2A V T PD<3> 8.4C> 8.5C> 11.2H< FBAD<50> FBAD<51> FBAD<52> 3.1E \diamond 6.2A \diamond 7.1H \diamond 7.2A \diamond 8.2D> 9.4A< 16.1H> 8.2D> 9.4A< 16.1H> 3.1A 4.2A 5.1H 5.2A 5.1A 5.2A 5.1A 4.2A 5.1H 5.2A DAC_A_GREEN FBCD<47> VIPD<5> VIPD<6> 8.4C> 8.5C> 11.2H< DAC_A_HS 8.1D> 9.2A< 11.3D< 3.1A 4.2A 5.1H 5.2A FBCD<48> 8.4C> 8.5C> 11.2H< DAC A RED 8.2D> 9.3A< 16.1H> FBAD<53> 3.1A 4.2A 5.1H 5.2A FBCD<49> 3.1E⇔ 6.2A⇔ 7.1H> 7.2A⇔ VIPD<7> 8.4C> 8.5C> 11.2H< DAC_A_VDD FBAD<54> FBAD<55> 3.1E \diamond 6.2A \diamond 7.1H \gt 7.2A \diamond 3.1E \diamond 6.2A \diamond 7.1H \gt 7.2A \diamond 3.1A 4.2A 5.1H 5.2A DAC_B_BL 8.4E> 9.4E< 16.3H> FBAD<56> FBAD<57> 3.1A 4.2A 5.1H 5.2A FBCD<52> 3.1E <> 6.2A <> 7.1H > 7.2A <> VIPHAD<1> 8.4C> 11.5C< DAC B BLUE 8.3D> 16.2H> 3.1A 4.2A 5.1H 5.2A FBCD<53> 3.1E⇔ 6.2A⇔ 7.1H> 7.2A⇔ VIPHCTL 8.4D> 11.2B< 8 1F> 16 2H> FBAD<58> 3 1Ac> 4 2Ac> 5 1H> 5 2Ac> FRCD<543 3.1E⇔ 6.2A⇔ 7.1H> 7.2A⇔ VRFF A 4.2F< 4.3D> 5.1H> 8.3E> 9.4E< 16.3H> 8.3D> 16.2H> FBAD<59> FBAD<60> 3.1A 4.2A 5.1H 5.2A 3.1A 4.2A 5.1H 5.2A 5.1H 5.2A FBCD<55> FBCD<56> 3.1E 0.2A 7.1h 7.2A 3.1E 6.2A 7.1h 7.2A 3.1E 6.2A 7.1h 7.2A 5.1H> 6.2F< 6.3D> 7.2H> DAC_B_GREEN 8.3D> 9.2E< 11.4D< DAC_B_HS FBAD<61> 3.1A 4.2A 5.1H 5.2A FBCD<57> 3.1E <> 6.2A <> 7.1H > 7.2A <> VREF_D 7.2F< 7.2H> 7.3D> DAC B RD 8.3E> 9.3E< 16.2H> FBAD<62> 3.1A 4.2A 5.1H 5.2A FBCD<58> XTALIN 12.10> FBAD<63> FBADQM<0> FBADQM<7... 3.1E \diamond 6.2A \diamond 7.1H \diamond 7.2A \diamond 3.1A 4.2A 5.1H 5.2A FBCD<59 3.3A> 4.5A< 5.1H> 5.5A< 3.3A> 4.5A< 5.1H> 5.5A< FBCD<60> FBCD<61> 8.2B> 16.2D> 8.3D> 9.2E< 11.4C< DAC_B_VDE DAC_B_VS DAC_B_YOUT 8.2E> 16.2H> FBADQM<1> 3.3A> 4.5A< 5.1H> 5.5A< FBCD<62> 3.1E <> 6.2A <> 7.1H > 7.2A <> 9.50< 13.46< 14.16< 16.20> FBADOM<2> 3.3A> 4.5A< 5.1H> 5.5A< FBCD<63> FBADQM<3> FBADQM<4> 3.3A> 4.5A< 5.1H> 5.5A< 3.3A> 4.5A< 5.1H> 5.5A< FBCDQM<0>
FBCDQM<7..0> 3.3E> 6.5A< 7.1H> 7.5A< 3.3E> 6.5A< 7.1H> 7.5A< DR_HI 3.3E> 6.5A< 7.1H> 7.5A< 14.16<> FBADQM<5> 3.3A> 4.5A< 5.1H> 5.5A< FBCDQM<1> DR IO FRADOM<6> 3.3A> 4.5A< 5.1H> 5.5A< FBCDOM<2> 3.3F> 6.5A< 7.1H> 7.5A< 11.1F< 12.16> 12.1H> 11.1F< 12.16> 12.1H> 11.1F< 12.16> 12.1H> FBADQM<7>
FBADQS<0>
FBADQS<7... 3.3A> 4.5A< 5.1H> 5.5A<
3.3A> 4.5A< 5.1H> 5.5A<
3.3A\iff 4.5A< 5.1H> 5.5A<
3.3A\iff 4.5A< 5.1H> 5.5A< 3.3E> 6.5A< 7.1H> 7.5A< 3.3E> 6.5A< 7.1H> 7.5A< 3.3E> 6.5A< 7.1H> 7.5A< 3.3E> 6.5A< 7.1H> 7.5A< DV0D<3> FBCDQM<5> 3.3E> 6.5A< 7.1H> 7.5A< DV0D<8> 11.1F< 12.1G> 12.1H> FBADQS<1> 3.3A<> 4.5A< 5.1H> 5.5A< FBCDQM<6> DVDD<9> 11.1F< 12.1G> 12.1H> FRADOS<2> 3.3A<> 4.5A< 5.1H> 5.5A< FBCDOM<7> 3.3F> 6.5A< 7.1H> 7.5A< 11.2F< 11.4D<> 12.1G> 12.2H> 11.2F< 12.1G> 12.2H> 12.4F> 15.3F< FBADQS<5> 3.3E<> 6.5A< 7.1H> 7.5A< FAN_ON 3.3A <> 4.5A < 5.1H > 5.5A < FBCDQS<1> FAN_RETURN 13.1G<> 15.3G< FBADQS<6> 3.3A <> 4.5A < 5.1H > 5.5A < FBCDQS<2> 3.3E<> 6.5A< 7.1H> 7.5A< FRADOS<7> 3.3A 4.5A < 5.1H > 5.5A FBCDOS<3> 3.3F<> 6.5A< 7.1H> 7.5A< FBCDQS<4>
FBCDQS<5> FBAA<1> 3.4A> 4.2B< 5.1H> 5.2B< FBAWE* 3.5B> 4.2B< 4.2E< 5.1H> 5.2B< 5.2E< FBCDQS<6> 3.3E<> 6.5A< 7.1H> 7.5A< FBAA<2> 3.4A> 4.2B< 5.1H> 5.2B< FBCDOS<7> 3.3E<> 6.5A< 7.1H> 7.5A< 3.4A> 4.2B< 5.1H> 5.2B< 3.4A> 4.2B< 5.1H> 5.2B< 3.4A> 4.2B< 5.1H> 5.2B< 3.4A> 4.2B< 5.1H> 5.2B< 3.4E> 6.1A< 7.1B< 7.1H> 3.4E> 6.1A< 7.1B< 7.1H> 3.4E> 6.1A< 7.1B< 7.1H> 3.5E> 6.2B< 6.2E< 7.1H> 7.2B< 7.2E< FBCA<12. FBCWE* 3.5E> 6.2B< 6.2E< 7.1H> 7.2B< 7.2E< FBAA<6> 3.4A> 4.2B< 5.1H> 5.2B< FBCA<2> 3.4E> 6.1A< 7.1B< 7.1H> FBCA<3> FBCA<4> FBCA<5> FR44<7> 3 AA> A 2R< 5 1H> 5 2R< 3 AF> 6 1A< 7 1B< 7 1H FBVREF 3.5B> 16.3D> 3.4E> 6.1A< 7.1B< 7.1H> 3.4E> 6.1A< 7.1B< 7.1H> 9.3B< 16.2H> 9.3B< 16.2H> FBAA<9> FBAA<10> 3.4A> 4.2B< 5.1H> 5.2B< FBCA<6> 3.4E> 6.1A< 7.1B< 7.1H> I2C_A_SCL 8.1D> 9.1A< 8.1D> 9.1A< FBAA<11> 3.4A> 4.2B< 5.1H> 5.2B< FBCA<7> 3.4E> 6.1A< 7.1B< 7.1H> I2C A SDA I2C_B_SCL I2C_B_SDA FBCA<8> FBCA<9> 3.4E> 6.1A< 7.1B< 7.1H> 8.2D> 9.1E< 3.4E> 6.1A< 7.1B< 7.1H> 3.4E> 6.1A< 7.1B< 7.1H> FBCA<10> IFPABPLLVDD 13.1G⇔ 13.3B FBABA<1..0> 3.5A> 4.2B< 4.2D< 5.1H> 5.2B< 5.2D< FBCA<11> 3.4E> 6.1A< 7.1B< 7.1H> IFPABVREF 13.1G > 13.4B < FBCA<12 3.4E> 6.1A< 7.1B< 7.1H> FBABA<1> 3.5A> 4.2B< 4.2D< 5.1H> 5.2B< 5.2D< 3.5E> 6.2B< 6.2D< 7.1H> 7.2B< 7.2D< 3.5B> 4.2B< 4.2E< 5.1H> 5.2B< 5.2E< FBCBA<1..0> 3.5E> 6.2B< 6.2D< 7.1H> 7.2B< 7.2D< FBACAS* IFPCPLLVDD 13.1G<> TEPCVREE FRACKE 3 5A> A 2R< A 2F< 5 1H> 5 2R< 5 2F< FRCRA<1> 3.5E> 6.2B< 6.2D< 7.1H> 7.2B< 7.2D< 12 5F> 15 4A< 8.3H> 12.4F< 9.4B< 16.2H> LOAD_TEST M_BLUE 3.5E> 6.2B< 6.2E< 7.1H> 7.2B< 7.2E< FBACLK0 FBCCAS* FBACLKO* 3.5B> 4.2B< 4.2E< 4.5E< 5.1H> M_GREEN 9.3B< 16.2H> FBACLK1 3.5B> 5.1H> 5.2B< 5.2E< 5.5D< 3.5B> 5.1H> 5.2B< 5.2E< 5.5F< EBCCKE 3.5F> 6.2B< 6.2F< 7.1H> 7.2B< 7.2F< M RED PCIAD<31..0> FBCCLK0* 3.5E> 6.2B< 6.2E< 6.5F< 7.1H> NVIDIA CORPORATION 3.1A 4.2A 5.1H 5.2A FBCCLK1 3.5E> 7.1H> 7.2B< 7.2E< 7.5D< PCICBE<0> FBAD<63..0> FBCCLK1* 3.5E> 7.1H> 7.2B< 7.2E< 7.5F< PCICBE<3..0> 2.1H> 2701 SAN TOMAS EXPRESSWAY ANTA CLARA. CA 95050. USA ONTINUED ISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDE CONTAIN KNOWN AND UNKNOWN VIOLATIONS OF DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARD. DATE | SEP 03 200 G

	2 2 3 3	
Н	N PAGE 18 OF 19	DATE SEP 03 2001
	NVIDIA CORPORATION SAN CAMPAGNAM DETAIL DANNING DETAIL CONTINUED	NAME mlao
G		G
F	14.4E	F
Ε	B4	INDUSTRY STANDARDS.
	106 C 2.2H 10 C 2.2C 10 C 2.3C 10 C 2.3G 10 C 2.3G 11 C 2.3G 12 C 2.3H 14 C 2.2H 15 C 2.2B 16 C 2.2H 16 C 2.2B 17 C 2.2C 18 C 2.2B 19 C 2.2C 10 C 2.2C 10 C 2.2C 10 C 2.2C 10 C 2.2C 11 C 2.2C 10 C 2.2B 10 C 2.2B 11 C 2.2B 11 C 2.2B 12 C 2.2B 13 C 12.2A 14 C 2.2H 15 C 2.2B 16 C 12.2A 17 C 10.2C 18 C 9.3A 17 C 10.2C 18 C 9.4F 19 C 9.4F 10 C 9.3F 11 C 9.4B 12 C 9.4B 13 C 9.3B 14 C 9.4B 15 C 9.4B 16 C 10.2B 17 C 9.4F 19 C 9.4F 19 C 9.4B 10 C 9.4B 10 C 9.4B 11 C 9.4B 12 C 9.4B 13 C 9.3B 14 C 10.2E 15 C 9.4C 16 C 10.2D 16 C 9.4B 17 C 9.4B 18 C 9.4B 18 C 9.4B 19 C 9.4B 10 C 9.4	ING, TRADE USAGE, TRADE PRACT
D	N (TOGETHER AND SEPARATELY, 'M.	, OR ARISING FROM A COURSE OF I
c	C224 C 6.3F C225 C 4.30 C226 C 5.46 C227 C 5.26 C228 C 4.16 C229 C 4.16 C230 C_POL 10.4F C231 C 5.4H C232 C 5.2H C233 C 4.3H C232 C 5.2H C233 C 4.3H C236 C 5.2H C237 C 4.3H C236 C 5.2H C237 C 4.3H C238 C 4.1H C239 C 5.4H C230 C 5.2H C231 C 5.4H C230 C 5.2H C231 C 5.4H C232 C 5.4H C232 C 5.4H C232 C 5.4H C233 C 4.1H C239 C 5.4H C230 C 5.2H C231 C 2.5C C244 C 2.5G C244 C 2.5G C244 C 2.5G C245 C 2.4G C246 C 2.5G C247 C 2.5G C248 C 2.5H C249 C 2.3F C250 C 2.4G C251 C 3.5A C252 C 3.5A C252 C 3.5A C252 C 3.5A C252 C 3.5A C253 C 13.4B C254 C 12.2F C256 C 2.3B C257 C 4.5F C258 C 2.3A C250 C 2.3A C260 C 2.3B C260 C 2.1H C267 C 2.1H C268 C 8.1A C269 C 8.3A C270 C 4.5G C271 C 3.2D C272 C 6.4G C273 C 13.5F C276 C 13.5F C277 C 13.5F C278 C 10.2D C272 C 6.4G C273 C 13.3G C274 C 13.4C C275 C 13.5F C277 C 13.5F C278 C 10.2D C272 C 6.4G C273 C 13.3C C274 C 13.4C C275 C 13.5F C277 C 13.5F C278 C 10.2D C271 C 3.2D C272 C 6.4G C273 C 13.3G C274 C 13.4C C275 C 13.5F C277 C 13.5F C278 C 10.2D C277 C 13.5F C278 C 10.2D C277 C 13.5F C278 C 10.2D C277 C 13.5F C277 C 13.5F C278 C 10.2D C279 C 14.4A C279 C 14.4B C288 C 14.4C C288 C 14.4G C289 C 14.4G C289 C 14.4G C289 C 14.4G C280	FITNESS FOR A PARTICULAR PURPOSE C
	DRAWINGS, DIAGNOSTICS, LISTS A	RINGEMENT, MERCHANTABILITY OR
В	CATIONS, REFERENCE BOARDS, FILES, CLESS C. 1.24 C. 2.18 C. 1.16 C. 1.1	THE WARRANTIES OF DESIGN, OF NONIN
А	Part Cross-Reference for the entire design *** 1 BBACKET 10.4C C_POL 10.2E C 9.10.2E C 9.16 C 9.2H C 9.2B C 9.16 C 9.2C C 9.1C C 8.2F C 9.58 C 8.1F C 8.2F C 9.58 C 8.1F C 8.2F C 9.40 C_POL 10.2F C 9.58 C 8.1F C 8.5F C 7.3F G 7.7G G	IN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS O ED WARRANTIES INCLUDING, WITHOUT LIMITATION, TH A
	2 2 5	

U5 U_MEM_EP_OTP_64KX8 11.1G
U5 U_MEM_SD_DDK_4_8MX16 6.3C 6.4C 6.4E 7.2E
U7 U_MEM_SD_DDK_4_8MX16 6.3C 6.3E 7.2C
U8 U_GPU_DDK_MEM_SV_11 2.1E 3.18 3.1F 8.1B 8.2B
U9 U_MEM_SD_DDK_4_8MX16 6.2E 7.4D 7.3E
U10 U_MEM_SD_DDK_4_8MX16 6.2E 7.4D 7.3E
U11 U_MEM_SD_DDK_4_8MX16 6.2E 7.4D 7.3E
U12 U_MEM_SD_DDK_4_8MX16 4.3C 4.3E 5.2E
U13 U_MEM_SD_DDK_4_8MX16 4.3C 4.3E 5.2C
U13 U_MEM_SD_DDK_4_8MX16 4.3C 4.3E 5.2C
U14 U_MEM_SD_DDK_4_8MX16 4.2E 5.4D 5.4E
U14 U_MEM_SD_DDK_4_8MX16 4.2E 5.4D 5.4E
 R528
 R
 12.4F

 R529
 R
 12.4F

 R523
 R
 11.5C

 R534
 R
 2.48

 R536
 R
 7.5E

 R537
 R
 7.5E

 R538
 R
 7.5E

 R540
 R
 11.4C

 R541
 R
 11.4C

 R542
 R
 11.4C

 R547
 R
 2.4A

 R548
 R
 11.4C

 R551
 R
 2.5D

 R552
 R
 2.5D

 R552
 R
 2.5D

 R555
 R
 11.3C

 R565
 R
 8.3F

 R570
 R
 <t>
 R819
 R

 R791
 R

 R812
 R

 R812
 R

 R824
 R

 R85
 R

 R86
 R

 R890
 R

 R991
 R

 R992
 R

 R993
 R

 R994
 R

 R997
 R

 R1001
 R

 R1002
 R

 R1003
 R

 R1004
 R

 R1005
 R

 R1006
 R

 R1011
 R

 R1024
 R

 R103
 R

 R104
 R

 R105
 R

 R106
 R

 R107
 R

 R108
 R

 R109
 R

 R100
 R

 R101
 R

 R102
 R

 R103
 R

 R104
 R

 R113
 R
 </tr 13.13.43 13.54 13.54 13.54 13.54 13.54 13.55 13.57 13. U14 U_MEM_SD_DDR_4_8MX16 4.2C 5.3D 5.3E U14 U_MEM_SO_DOR_4_BMX16 4.2C 5.30 5.3E
U15 U_WREG_5FNN 10.2C
U16 U_WREG_5FNN 13.1B
U17 U_MEM_FL_SER_126KX8 11.1D
U18 U_MOT_SCHMITT 15.1B 15.1C 15.1F 15.2F
U19 U_FLIPFLOP_D_POSEDGE 12.5D 12.5E U502 U_SW_ANA_3257 8.3F 8.4F 8.5F U503 U_AND_21N 9.2B 9.2F Y1 XTAL 12.2C TP6 TESTPOINT 14.4H

U1 U_VREG_5PIN 10.2C

U2 U_MEM_FL_SER_128KX8 11.18

U3 U_SWREG_ISL6529 14.4C

U4 U_VREG_5PIN 13.1E NVIDIA CORPORATION 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA ONTINUED. ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS