



# PCI-EXPRESS EDGE CONNECTOR


REDWOOD WOLVERINE




SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND
BUO	BRING UP ONLY

Doc No. 105-C030-000

### (3) REDWOOD MEM Interface Ch A&B



#### (4) GDDR5 x16 MEM Channel A




5	
(5) GDDR5 x16 MEM Channel F	

CH\_B0 =U2400 &amp; U2500

BOTTOM

CH\_B1 =U2600 & U2700






TOP




<p><b>CONFIDENTIAL &amp; PROPRIETARY TO ADVANCED MICRO DEVICES INC.</b>  <b>75207 Advanced Micro Devices</b></p>	<p>Advanced Micro Devices Inc.          1 Commerce Valley Drive East          Markham, Ontario</p>
<p>The AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. This document and its contents are not to be distributed, copied, or otherwise used for any purpose other than the evaluation of the design. AMD makes no representations or warranties of any kind regarding the accuracy and design, including, but not limited to, the design's compliance with applicable laws and regulations, or any implied warranty of merchantability or fitness for a particular purpose, and the designers disclaim any consequences resulting from use of the information included herein.</p>	<p><b>AMD</b></p> <p>Date: Monday, November 16, 2009      Rev: P11</p> <p>Sheet 5 of 19</p>
<p>Title: RH_JUNIPER LE_GDDR5 1GB DP+DP/HDMI/x2xDVI</p>	<p>Doc No: 105-C020xx-00C</p>





5	4
(06) REDWOOD GPIOs Strap CF XTAL OSC	





### (07) REDWOOD DAC1 and DAC2




**(08) REDWOOD TMDP A&B dDVI-I TOP**



Reserve EMI solution common  
choke



Overlapped with DVI



**CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.**  
72007 Advanced Micro Devices

This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.  
1 Commerce Valley Drive East  
Markham, Ontario

Date: Tuesday, November 17, 2009


Sheet 8 of 19



Title	RH REDWOOD GDDR5 1GB VGA/DP/HDMI/USB 3.0
-------	--




**(09) REDWOOD Display Port C & Display Port/HDMI D**




**CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.**  
**72007 Advanced Micro Devices**


This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

INC. Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario			
Date: Thursday, November 19, 2009		Rev P11	
Sheet 9 of 19			

(10) REDWOOD LVTMDP E&F



## (11) REDWOOD Power & GND



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.  
72007 Advanced Micro Devices  
This AMD board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Title: **PLD5EDWOOD-CDPDE-162-V0**

Advanced Micro Devices Inc.  
1 Commerce Valley Drive East  
Markham, Ontario



Date: Monday, November 16, 2009

Sheet 11 of 19

Rev P11

Title **RH REDWOOD GDDR5 1GB VGA/DP+HDMI/DP+DVI**

Doc No.	105-C020xx-00C
---------	----------------









(15) Linear Regulators

**LDO #1:** Vin = 3.00V to 3.60V (3.3V +/- 9%) Vout = +1.8V +/- 2%; Iout = 1.6A (TBV) RMS MAX  
PCB: 50 to 70mm sq. copper area for cooling




1.8V WORST-CASE REQUIREMENT	
Display Config	Est. Current
DVI+HDMI+DP	1330mA

**LDO #2:** Vin = +1.32V to 1.84VMAX Vout = +1.01V +/- 2% Iout = 1.7A (TBV) RMS MAX  
PCB: 50 to 70mm sq. copper area for cooling





1.0V WORST-CASE REQUIREMENT	
Display Config	Est. Current
DVI+HDMI+DP	1560mA

**Memory VREF:** Vin = MVDDQ Vout = 0.7xMVDDQ












There must be one 100nF at each VREF pin  
Place U360 (VIN - PIN#1) close to 10uF on MVDDQ in the middle point of memory devices

**Regulators for +5V, +5V\_VESA and +5V\_HDMI**




(16) Power Management - Power Gating and Dynamic Voltage Control








I2C ADDRESS: A4

## (19) Mechanical and Thermal Management



**Warning: TS\_FDO is not 5V tolerant. MAX sink current 1.65mA**


**If Critical Temperature is reached this will force the fan to run at full speed while power is removed from GPU & rest of the board. This is an open collector signal. Active level is hard pull down to ground.**




<p><b>CONFIDENTIAL &amp; PROPRIETARY TO ADVANCED MICRO DEVICES INC.</b>  <b>72907 Advanced Micro Devices Inc.</b>          This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement for their internal use only for the purposes of manufacturing or assembly and is not to be provided. Use of this schematic and design for any purpose other than the stated purpose requires a Board Technology License agreement. AMD makes no representations or warranties of any kind, either expressed or implied, in connection with the use of this schematic and design, including, but not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims all liability and other damages resulting from the use of the information included herein.</p>		<p><b>Advanced Micro Devices Inc.</b>          1 Commerce Valley Drive East          Markham, Ontario</p>	
<p><b>Title</b> RH REDWOOD QGGRS 1GB VGA/DP+HDMI/DP+DV</p>		<p><b>Date:</b> Friday, November 20, 2009  <b>Sheet</b> 16 of 19</p>	
<p><b>Doc No.</b> 105-020xx-00C</p>		<p><b>Rev</b> p11</p>	

(19) Debug Circuits


JTAG




SWITCH CONNECTIONS TO PINSTRAPS



LM96163 FOR BACKUP THERMAL CONTROL




LED RED "ON" shows Fault




DNI For Production

Reserve FM1-FM6 for PCB ME




Reserve J7 - J12 for Impedance check



SCL/SDA PORT DEBUG ACCESS

Place connector on the back side (easily accessible and not blocked by the heatsink).







<div>AMD</div>			Title		Schematic No.		Date:				
			RH REDWOOD GDDR5 1GB VGA/DP+HDMI/DP+DVI		105-C020xx-00C		Monday, November 16, 2009				
			REVISION HISTORY					NOTE: This schematic represents the PCB, it does not represent any specific SKU. For Stuffing options (component values, DNI , ? please consult the product specific BOM. Please contact AMD representative to obtain latest BOM closest to the application desired.		Rev P11	
Sch Rev	PCB Rev	Date	REVISION DESCRIPTION								
00	00A	2009/05/08									
01	00B	2009/08/20									
02	00C	2009/09/28	REDWOOD XT GDDR5 1GB - Initial Release								

MSIS-RMA

羅覓林

20100119

MSIS-RMA  
羅覓林  
20100119