



256b GDDR6 x16  
TALL DP + DP + DP + HDMI/DP + USB


Page	Description
1	Table of Contents
2	Block Diagram
3	PCI Express
4	PCI Termination
5	MEMORY: GPU Partition A/B
6	MEMORY: FBA Partition 31.0
7	MEMORY: FBA Partition 63.32
8	MEMORY: FBB Partition 31.0
9	MEMORY: FBB Partition 63.32
10	MEMORY: GPU Partition C/D
11	MEMORY: FBC Partition 31.0
12	MEMORY: FBC Partition 63.32
13	MEMORY: FBD Partition 31.0
14	MEMORY: FBD Partition 63.32
15	GPU PWR and GND
16	GPU Decoupling
17	GPU DECOUPLING
18	IFPB8 TALL DP
19	IFPE DP
20	IFFF USB3C
21	IFPC HDMI 2.0/DP
22	IFFO DP
23	NVHS INTERFACE
24	MISC: FAN, THERMAL, JTAG, GPIO, STEREO
25	MISC3: ROM, STRAPS

Page	Description
26	MISC: XTAL_PLL
27	MISC: USB_PPC
28	PS: USB_VR
29	PS: 5V, 5V_BACKUP
30	PS: PEXVDD, 1V8
31	PS: FBVDD_CONTROLLER
32	PS: FBVDD_CONTROLLER_OVR3
33	PS: FBVDD_PHASE 1, 2
34	PS: NVVDD_CONTROLLER_OVR8
35	PS: NVVDD Phase 1, 2
36	PS: NVVDD Phase 3, 4
37	PS: NVVDD Phase 5, 6
38	PS: NVVDD Phase 7, 8
39	PS: INPUT_SWITCH RTD3
40	PS: INPUT_SWITCH RTD3_USB
41	PS: INPUT_SWITCH_RAIL_BALANCE
42	PS: 12V_CURRENT_STEERING
43	PS: VR_THERMAL_PROTECTION
44	PS: INPUTS, FILTERING AND MONITORING
45	PS: CURRENT_STEERING_HOT_UNPLUG_DETECT
46	PS: PRE-FILTER
47	SEQUENCE: 5V, 1V8, NV3V3 ENABLE
48	SEQUENCE: NV, PEX, FB ENABLE
49	SEQUENCE: PCIE VOLTAGE MONITOR
50	SEQUENCE: DISCHARGE

Page	Description
51	SEQUENCE: MISC
52	LED & FAN HEADERS
53	LED 2
54	Mechanical: Bracket/Thermal Solution









availability, %	availability, % (95% CI)
100	100


2751 SAN TOMAS EXPRESSWAY  
SANTA CLARA, CA 95050, USA


PCB REV	PCB180 A02	FILE	3 OF 55
PCB DATE	8	8/20/01	PCB180 A02

[illegible]









W85C10 IS NOT USED IN  
THIS CONFIGURATION  
IN CHINA/TAIPEI/CHINA IS  
IN PLACE OF THE 1.50K  
FOR 10K

WIDIA CORPORATION

1000 Lakeview Drive  
San Jose, CA 95128, USA

WJUN 655-10180-BASE-200

WJUN 655-10180-BASE-200


WJUN 655-10180-BASE-200


WJUN 655-10180-BASE-200

WJUN 655-10180-BASE-200

WJUN 655-10180-BASE-200










NY_PN	600-1G180-BASE-200		
POS_ASD	POS180 ASD	POS	11 OF 34
POS_ASD	A	POS	40-200-22-08



WIDIA CORPORATION  
10000 WIDIA DRIVE  
SAN JOSE, CA 95135

WIDIA CORPORATION  
10000 WIDIA DRIVE  
SAN JOSE, CA 95135




WIDIA CORPORATION  
10000 WIDIA DRIVE  
SAN JOSE, CA 95135

WIDIA CORPORATION  
10000 WIDIA DRIVE  
SAN JOSE, CA 95135

WIDIA CORPORATION  
10000 WIDIA DRIVE  
SAN JOSE, CA 95135





INV_PN	600-10180-BASE-200		
PGI_KWZ	PGI_KWZ	PLATE	GROUP
PGI_KWZ	PGI_KWZ	PLATE	GROUP





















ALL NVIDIA DESIGN INFORMATION, REFERENCE INFORMATION, REFERENCE DESIGNS, PCB LAYOUTS, BLOCK DIAGS, AND OTHER DOCUMENTS OR INFORMATION ("NVIDIA DOCUMENTS") ARE PROVIDED AS IS. THE NVIDIA DOCUMENTS ARE PROVIDED FOR INFORMATIONAL PURPOSES ONLY. NVIDIA DOES NOT WARRANT THE ACCURACY, COMPLETENESS, OR RELIABILITY OF ANY INFORMATION CONTAINED IN ANY NVIDIA DOCUMENT. NVIDIA DISCLAIMS ALL WARRANTIES, INCLUDING ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE, IN ANY NVIDIA DOCUMENT. NVIDIA SHALL NOT BE LIABLE FOR ANY DAMAGES, INCLUDING ANY CONSEQUENTIAL DAMAGES, ARISING OUT OF OR FROM THE USE OF ANY NVIDIA DOCUMENT.

PROPERTY	PROPERTY DESCRIPTION
Model Name	IFFP-USBC-C

NVIDIA CORPORATION

2014-2015 NVIDIA CORPORATION

2014-2015 NVIDIA CORPORATION

2014-2015 NVIDIA CORPORATION

2014-2015 NVIDIA CORPORATION

2014-2015 NVIDIA CORPORATION

2014-2015 NVIDIA CORPORATION

2014-2015 NVIDIA CORPORATION




2014-2015 NVIDIA CORPORATION

2014-2015 NVIDIA CORPORATION


2014-2015 NVIDIA CORPORATION

2014-2015 NVIDIA CORPORATION











DEFAULT

DEFAUL





```
1:SMI_ALT_ADDR ENABLE
0:SMI_ALT_ADDR DISABLE


1:DEVID_SEL REBRAND
0:DEVID_SEL ORIGINAL


1:PCIE_CFG LOW POWER
0:PCIE_CFG HIGH POWER


1:VGA_DEVICE ENABLE
0:VGA_DEVICE DISABLE
```


RAMCAP (M-4)	DENSITY	WIDTH	VENDOR
00000	8Gb	256-bit	Samsung
00001	8Gb	256-bit	Micron
00073	8Gb	256-bit	Hynix
00110	16Gb	256-bit	Samsung
00111	16Gb	256-bit	Samsung

































Component	Value
Resistor	10k
Capacitor	100nF
IC	74LS00












ASSEMBLY	ASSEMBLY DESCRIPTION
INCE DETAIL	PS INPT DETCHSTRESS


**NVIDIA CORPORATION**  
2761 SAN TOMAS EXPRESSWAY  
SANTA CLARA, CA 95050, USA






NY PN	000.1G180.BASE.200
-------	--------------------

PCB-REV	PCB-REV	PAGE	80 OF 88
DATE	DATE	DATE	21-JUN-2018








PEX8 INPUT 1 - 2x3 PCIE CON 75W



PEX\_12V INPUT - 66W



PEX8 INPUT 2 - 2x4 PCIe CON 150W






addition, $\sigma$	addition, $\sigma_{\text{addition}}^{\text{addition}}$
Final value	Final value, $\sigma_{\text{addition}}$ and $\sigma_{\text{addition}}$

**NVIDIA CORPORATION**  
2701 SAN TOMAS EXPRESSWAY  
SANTA CLARA, CA 95050, USA



IV_FN	600-1G180-BASE-200		
PCBREV	PC180-202	Part	44 OF 56
DATEREV	X	DATE	27 JULY 2018




A 2 x 4 auxiliary power connector plug from the power supply unit must not use the TS-W series coding (Sense=Open and SenseB=Ground) to avoid end-user confusion.



NVIDIA CORPORATION

2014 SAN JUAN EXPRESS





WV_FN	600-10180-BASE-200		
PCB_REV	PCB00000	PAID	22 OF 26












and All Input 12Vs


Signal	Direction	Function
VIS	INPUT	Sense the VIS Voltage from PCEC gauge finger
GV	INPUT	Sense the GV Voltage from PCEC gauge finger
PLS_UNLOCK_GOOD	OUTPUT	Flagging signal about 200 and 100 msch time
COL_RN_2N	INPUT	Indicator for RTD25C resistance data to issue the VMON_PGOOD
PLS_FT_SMP	INPUT	From RA032 (10Fs) or the filter(SMP)
PLS_FT_BLOCK	INPUT	From RA032 (1Fs) or the filter(SMP_2N)
PLS_FT03_12N_3N	INPUT	COL_FT_2N & COL_FT_3N



assembly	assembly_description
fuel system	fuel system fuel valve fuel pump valve



NV_PN	600-1G180-BASE-200		
PNL_REV	PG180-AS2	PNL	28 OF 34
REVISED	A	DATE	20-08-2018







## LED BOOST

