E4905-A00

N18P GDDR5 X32 128BITS PCIE AND MODULAR DISPLAY


TABLE OF CONTENTS


Page	Description
1	TABLE OF CONTENTS
2	BLOCK DIAGRAM
3	PCI EXPRESS
4	MXM Connector
5	MEMORY: GPU PARTITION A/B
6	MEMORY: FBA[31:0]
7	MEMORY: FBA[63:32]
8	MEMORY_FBB[31_0]
9	MEMORY_FBB[63_32]
10	GPU PWR. GND and NCs
11	GPU DECOUPLING
12	GPU IFPAB DPIIM
13	GPU IFPCD DPIIM
14	GPU IFPE MICTOR
15	GPU_ROM, STRAPS
16	GPU_ROM, STRAPS
17	GPU_ XTAL, PLL
18	PS_ 1V8_AON
19	PS_PEXVDD
20	PS_ NV3V3
21	PS_FBVDD CONTROLLER
22	PS_ NVVDD CONTROLLER
23	PS_ NVVDD 2 PHASE
24	GPIO Functional Description
25	INPUT PREFILTER

Page	Description
26	DP_AUX Protection
27	Sequence
28	SEQUENCE_DISCHARGE
29	MECH



































MEMORY: FBA[63:32]




































































MISC2: ROM, Straps

STRAP2	STRAP1	STRAP0	RAMCFG[4:0]		
L	L	L	00000	RAMCFG TBD	_
L	н	L	00010	RAMCFG TBD	_
L	Н	Н	00011	RAMCFG TBD	
Н	н	L	00110	RAMCFG TBD	
н	н	н	00111	RAMCFG TBD	

H=High: Tied to 1.8V
M=Middle: Tied to 0.9V
L=Low: Tied to 0V

_SO	ROM_SI	ROM_SCLK	DUMMY[2:0],FS_OVERT	1:ENABLE 0:DISABLE	
L	L	L	XXX1	FS_OVERT ENABLE	D
L	L	М	XXX0	FS_OVERT DISABLE	


STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE	
М	Н	н	1	1	1	1	_
М	Н	L	1	1	1	0	_
М	L	н	1	1	0	1	_
М	L	L	1	1	0	0	
L	Н	М	1	0	1	1	_
L	М	н	1	0	1	0	_
L	М	L	1	0	0	1	_
L	L	М	1	0	0	0	
Н	Н	Н	0	1	1	1	
н	Н	L	0	1	1	0	
н	L	н	0	1	0	1	_
Н	L	L	0	1	0	0	_
L	Н	Н	0	0	1	1	
L	Н	L	0	0	1	0	_
L	L	н	0	0	0	1	
L	L	L	0	0	0	0	_


1:SMB_ALT_ADDR ENABLE 0:SMB_ALT_ADDR DISABLE 1:DEVID_SEL REBRAND 0:DEVID_SEL ORIGNAL


1:PCIE_CFG LOW POWER 0:PCIE_CFG HIGH POWER


1:VGA_DEVICE ENABLE 0:VGA_DEVICE DISABLE

Default























BLANK








A		MICRO-STAR INT'L CO.,LTD				
MSI		N19P				
	Size Custom	Document Description PS_FBVDD CONTROLI	.ER		Rev 1.0	
, v	Date: Wed	esday, July 10, 2019 Sheet	21	of	29	





Discharge














Pin Name	N17P	N18P	N17P Functional Description	N17P Recommended Default Pull-up or Pull-down	N18P Recommended Default Pull-up or Pull-down
GPIO0	NVVDD_PWM	NVVDD_PWM_VID	PWM Output to control NVVDD	0 to 1V8 PWM output	
GPI01	GC6_FB_EN	GC6_FB_EN	FB Enable for GC6 2.1	OD, 10K pull-down	OD, 10K pull-down
GPIO2	GPU_EVENT#	GPU_EVENT#	GPU wake signal for GC6 2.1	10K pull-up to 1V8 _AON	10K pull-up to 1V8 _AON
GPIO3	NVVDDS_PWM	UNUSED	PWM output to control the NVVDDS power supply	0 to 1V8 output	
GPIO4	1V8_MAIN_EN	1V8_MAIN_EN	GPU POWER Sequencing for GC6 2.1	OD, 10K pull-up to 1V8 _AON	OD, 10K pull-up to 1V8 _AON
GPIO5	FRM_LCK#	FRM_LCK#	Active low Frame Lock	OD, 10K pull-up to 1V8 _AON	OD, 10K pull-up to 1V8 _AON
GPIO6	NVVDD_PSI	NVVDD_PSI	Phase shedding	10K pull-up to 1V8 _AON	10K pull-up to 1V8 _AON
GPIO7	LCD_BL_PWM	LCD_BL_PWM	Panel Backlight PWM Brighteness Control	100K pull-down	100K pull-down
GPIO8	MEM_VDD_CTL	MEM_VDD_CTL	Memory Voltage Control	pull-up/pull-down to set the FBVDD/Q power-on voltage	pull-up/pull-down to set the FBVDD/Q power-on voltage
GPIO9	THERM_ALERT	THERM_ALERT	Active Low Thermal Alert	OD, 10K pull-up to 1V8_AON	OD, 10K pull-up to 1V8_AON
GPIO10	MEM_VREF_CTL	MEM_VREF_CTL	Memory VREF Control	100K pull-down	100K pull-down
GPIO11	LCD_VCC	LCD_VCC	Panel Power Enable	100K pull-down	100K pull-down
GPIO12	PWR_LEVEL	PWR_LEVEL	AC power detect or power supply overdraw input	100K pull-up to 1V8_AON	10K pull-up to 1V8_AON
GPIO13	LCD_BLEN	UNUSED	Panel Backlight Enable	100K pull-down	
GPIO14	HPD_A	HPD_A	Hot Plug Detect for IFPA		10K pull-up to 1V8 AON
GPIO15	HPD_B	HPD_B	Hot Plug Detect for IFPB		10K pull-up to 1V8 AON
GPIO16	SYS_PEX_RST_MON#	UNUSED	System side PCIe reset monitor	10K pull-up to 1V8 _AON	Total pair agree 1 vo _ No.
GPIO17	HPD_D	HPD_D	Hot Plug Detect for IFPD		10K pull-up to 1V8 AON
GPIO18	HPD_E	HPD_E	Hot Plug Detect for IFPE		10K pull-up to 1V8 AON
GPIO19	3DVision	UNUSED	3D Vision L/R signal	100K pull-down	1
GPIO20	GC5_MODE	NB_GC6	X 0//		10K púll-down
GPIO21	UNUSED	LCD_BLEN	\cup 7		100K pull-down
GPIO22	UNUSED	ADC_MUX_SEL			2.2K pull-up See Circuit
GPIO23	GPU_PEX_RST_HOLD#	RESERVED	GPU PCIe self-reset control	OD, 10K pull-up to a gated 3V3	100K pull-down
GPIO24	HPD_F	UNUSED	Hot Plug Detect for IFPF		
GPIO25	UNUSED	FBVDD_PSI#			
GPIO26	UNUSED	FP_FUSE			10K pull-down
GPIO27	HPD_C	HPD_C	Hot Plug Detect for IFPC		10K pull-up to 1V8 AON




INPUT PREFILTER

On Semi	PR90,PR91	PR92, PR133	PR108	PR95, PR103	PC64,PC71
CONFIG	R954,R924	R977,R923	R950	R953,R952	C841,C836
N18P-G0	649R	475R	243K	75K	1.0nF





SEQUENCE:5V,1V8,NV3V3 ENABLE





Power Sequence Control POWER ON= 1V8 AON->1V8 MAIN->NV3V3->NVVDD->PEX VDD->FBVDDQ->DGPU PWRGD POWER OFF= PEX VDD/FBVDDQ->NVVDD->NV3V3->1V8 MAIN->1V8 AON GND C7001 C0.1u16X70402 NC5 17 X 4 MXM PWR EN >>-MXM PWR FN 4,15 OVERT# >> D8 S-BAS40WS SOD323 15 GPIO4_GC6_1V8_MAIN_EN >> GPIO4_1V8_MAIN_EN R8335 GND | R204 X 1MR0402 NC2 14 (6)FBVDDQ_ON_INPUT C6887 C22u4X60603 1V8_AON_EN GND | C6885 | 1 1uF6.3vX7R 21,23 FBVDDQ_ON <<-BVDDQ ON OUTPUT 1V8 MAIN EN C60 X_C0.1u50X0402-HF 19,23 PEX VDD EN <<-PEX_VDD_ON C0.1u50X0402 > 1V8 MAIN EN 23,27 OT7-V378001-D72 22,23 NVVDD_EN (5) VIN VOUT GND EN OCB APL3511ABI-TRG_SOT23-5-HF PIN2 LI MXM PWR EN is 3.3V PIN3 LI GPIO4 GC6 PWR EN is 1.8V INPUT SOFTSTRAT=400us PIN4 FBVDDQ ON INPUT 3.3V PIN6 FBVDDQ ON OUTPUT 3.3V PIN7 PEX_VDD_EN_IC 3.3V INPUT OUTPUT OUTPUT PIN9 U NVVDD EN IC 3.3V OUTPUT PIN12 L 1V8 MAIN EN IC 3.3V OUTPUT PIN13 L 1V8 AON EN TC 3.3V OUTPUT MICRO-STAR INT'L CO.,LTD N19P

SEQUENCE:DISCHARGE



MICRO-STAR INT'L CO.,LTD						
	N19P					
Size B	Document Description				Rev	
В	SEQUENCE_	DISCHARGE			1.0	
Date: Wed	nesday, July 10, 2019	Sheet	28	of	29	

J17 - Single-End J18- Differential Pair **MECH** TOP 50 ohm 0.114 mm 4 2 🗡 TOP 85 ohm 0.102 / 0.102 mm x PIN1*2 Memory Address Brunch impedence PCIE BUS Mounting Holes MEC1-1 INS17048689 J16 - Single-End J19- Differential Pair COMMON L3 40 ohm 0.102 mm MEC1-2 L3 80 ohm 0.102 / 0.203 mm x_PIN1*2 Memory Data impedence Memory Clock/WCK INS17048678 X6 COMMON MEC1-3 INS17048667 X6 COMMON MEC1-4 J20 - Single-End J21- Differential Pair L5 45 ohm 0.089 mm INS17048656 4 2 L5 80 ohm 0.102 / 0.203 mm X PIN1*2 Memory Address Trunk COMMON impedence Memory Clock/WCK MEC1-6 INS17048645 COMMON MEC1-5 J22- Single-End INS17048634 J23- Differential Pair L10 40 ohm 0.102mm X6 COMMON 4 2 × L10 90 ohm 0.089 / 0.114 mm X PIN1*2 Memory Data impedence DP J24- Differential Pair 4 2 × BOTTOM 90 ohm 0.089 / 0.102 mm impedence DP F_PAD_X F_PAD_X <New PN> <New PN> <New PN> MICRO-STAR INT'L CO.,LTD **N19P** F_PAD_X F_PAD_X XN18P F_PAD_X XN18P F_PAD_X XN18P Size Document Description Rev XN18P **MECH** 1.0 <New PN> <New PN> <New PN> <New PN> <New PN> Date: Wednesday, July 10, 2019 Sheet 29 of