






VGA(header) +HDMI + DVI

PCI-EXPRESS EDGE CONNECTOR



SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND

CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
72007 Advanced Micro Devices

This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims any liability for any consequences resulting from use of the information furnished herein.

IC.	Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario
-----	---



Date: Tuesday, February 19, 2013

Sheet 1 of 23


Rev 2


Title	Cedar DDR3 2GB 8pcs 128Mx16
-------	-----------------------------

Doc No.



(2) Cedar PCIE Interface

NOTE: some of the PCIE testpoints will be available through via on traces.







(04) Cedar GPIOs CF XTAL




DDC1	Top VGA
AUX1	NC
DDC2	NC
AUX2	NC
DDC/AUX3	Middle HDMI/DP
DDC/AUX5	Bottom DVI/VGA
DDC6	NA
I2C	Debug Access Port.




TMDP INTERFACE




LVTMDP INTERFACE




MEMORY INTERFACE




(08) Cedar Power



(09) Cedar GND



(10) Cedar STRAPS





CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
©2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario


AMD

Date: Tuesday, February 19, 2013
Sheet 10 of 23
Rev 2
Doc No.



Title Cedar DDR3 2GB 8pcs 128Mx16



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
 72007 Advanced Micro Devices
 This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario			
Date: Tuesday, February 19, 2013			Rev 2
Sheet 11 of 23			
16		Doc No.	

(12) MVDD




1-Position the controller (U703) such that LGate(pin4) is the closest to gate of the MOSFETs. You can place the gate resistors R721 and R722 next to the gate of the MOSFETs. Make the gate drive traces (PW MVDCD LGD and PW MVDCD HGD) as short as possible to reduce inductance.


2-Place the bypass capacitors for Vcc as well as Boost caps as close to the controller as possible. They are as follows:

Vcc bypass cap is C703, and Boost cap is C705.


3-Volterra amplifier compensation: Place C714 close to the pin 7. Place the rest of the compensation network close to the pins 7 and 6. These are R710, R711, R713, C713 and R712, C711 and C712.




COMPENSATION CIRCUIT



FILTERED SMPS VCC



BOOT CIRCUIT



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
 T2007 Advanced Micro Devices
 This AMD Board schematic and design is the exclusive property of AMD,
 and is provided only to entities under a non-disclosure agreement
 with AMD for evaluation purposes. Further distribution or disclosure
 is strictly prohibited. Use of this schematic and design for any purpose
 other than evaluation requires a Board Technology License Agreement
 with AMD. AMD makes no representations or warranties of any kind
 regarding this schematic and design, including, not limited to,
 any implied warranty of merchantability or fitness for a particular
 purpose, and disclaims responsibility for any consequences resulting
 from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario



Date: Tuesday, February 19, 2013

Rev 2

Sheet 12 of 23


Doc No.

Title	Cedar DDR3 2GB 8pcs 128Mx16
-------	-----------------------------


(13) Linear Regulators




LDO #1: Vin = 3.00V to 3.60V (3.3V +/- 9%) Vout = +1.8V +/- 2%; Iout = 1.6A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling



LDO #2: Vin = +1.32V to 1.84VMAX Vout = +1.01V +/- 2% Iout = 1.7A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling



Regulators for +5V_VESA




1.0V WORST-CASE REQUIREMENT

Display Config	Est. Current
DVI+HDMI+DP	1560mA

(14) Power Management

Power up/down Sequencing



Power Sequence Circuit to ensure SMPS_EN is released after +12V_BUS and +3.3V_BUS are both in regulation.

Node 1


Node 2 When +3.3V_BUS gets close to regulation, one of the two conditions of releasing SMPS_EN is active

Target ~ 900mV when +3.3 at min regulation (worse case)
Typical trigger when +3.3V ramps above 2.2V (650mV)

Node 3

conditions of releasing SMPS_EN is active
Target ~ 1.25V when +12 at min regulation (worse case)
Typical trigger when +12V ramps above 10V (1.1V)


When +12V_BUS ramps above min Vbe, SMPS_EN will be held low



Power Play

VDDC Voltage Settings Using GPIOs


Output Voltage (V)					
PWR_CNTL_1 OP10_20	PWR_CNTL_0 OP10_15	RE1= RE2=	RE1= RE2=	RE1= RE2=	
0	0				
0	1				
1	0				
1	1	1 0	1		Power-up Default



MVDD Voltage Settings Using GPIOs

		Output Voltage (V)			
PWRCTRL_2	Rf1=	Rf1=	Rf1=	Rf1=	
GPIO_6	Rf2=	Rf2=	Rf2=	Rf2=	
0					
1	1	0	1		Power-up Default

11.32k-ohm (3160113200G), Vout = 1.507V



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
72007 Advanced Micro Devices
 The AMD Board of Technology design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario



Date: Tuesday, February 19, 2013

Rev 2


Sheet 14 of 23

Doc No.





Title	Cedar DDR3 2GB 8pcs 128Mx16
-------	-----------------------------

Doc No.

RANK1: 256MB/512MB DDR3




(17) DDR3 Termination



DAC 1 OUTPUT



Place close to Connector
Pseudo differential RGB signals should be routed from the ASIC to the display connector without switching reference plane or running over split plane
Resistors are footprint options for the inductors. Footprints should be overlapped. (R1024-26)




(19) DAC2 OUTPUT

DAC 2 OUTPUT



Place close to Connector


Pseudo differential RGB signals should be routed from the ASIC to the display connector without switching reference plane or running over split plane




SYNC and DDC should be routed from the ASIC to the display connector without switching reference plane or running over split plane

(20) DVI OUTPUT

DPE / DPF OUTPUT



HDMI



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
72007 Advanced Micro Devices

This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario




Date: Tuesday, February 19, 2013	Rev 2
Sheet 21 of 23	

Title	Cedar DDR3 2GB 8pcs 128Mx16
-------	-----------------------------

Doc No.

(22) Thermal Management



For DVI Connector

ASSY-SCREW200



SCREW
JACKPOST, HEX, 3/16 AF, 4-40 INT/EXT
<3rd part field>

ASSY-SCREW201



SCREW
JACKPOST, HEX, 3/16 AF, 4-40 INT/EXT
<3rd part field>

Bracket Components

ASSY-SCREW202



SCREW
SCREW

7020005200G



Square Fansink 12W

7120036200G BLACK

7120336200G RED

Rectangular Fansink 22W

7120035100G

SKU	P/N	CONFIGURATION	Form Factor
WALLEYE	8020051300G	DVI + DP + VGA	FH / SS
	8020051400G	DVI +HDMI+ VGA	FH / SS
	8020051700G	DVI + DP + VGA	FH / DS
	80200517A0G	DVI +HDMI+ VGA	FH / DS

Dual-slot Heatsink 14W

7120181000G

CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
©2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario



Date: Tuesday, February 19, 2013 Rev 1

Sheet 23 of 23

Title Cedar DDR3 2GB 8pcs 128Mx16 Doc No.