

SUMMARY:

Rev History

- 1. Base on V069-100 to Modify HDMI change to internal support
- 2. BGA-136 DDRIII
- 3. RT-8805 Two Phase PWM for NVVDD
- 4. MS-11 for FBVDD

Table of Contents:

- Page 1: TITLE
- Page 2: PCIe INTERFACE
- Page 3: FBA INTERFACE
- Page 4: FB A1
- Page 5: FBA DECOUPLING
- Page 6: FB A2
- Page 7: FBC INTERFACE
- Page 8: FB C1
- Page 9: FBC DECOUPLING
- Page 10: FB C2
- Page 11: MIOA/MIOB
- Page 12: DACC
- Page 13: DACA
- Page 14: DACB
- Page 15: VIDEO CAPTURE
- Page 16: TMDS LINK A & B
- Page 17: TMDS LINK C & D
- Page 18: 4-Pin Video-In/SPDIF IN
- Page 19: GPIO/ROM/HDCP ROM
- Page 20: Straps/Mechanical
- Page 21: Linear Power
- Page 22: NVVDD with MS-11 MS-V1
- Page 23: FBVDD with MS-11 MS-V1

OA

- Page 3 Enable G23pin H_PLLVDD 1V2 for G84 only
- Page 11 reserve G84 SLI circuit
- Page 12,13,14 reserve DAC_Vref power for G84 DACA,B,C
- Page 16 reserve 1V8 for G84 IFPAB_PLLVDD
- Page 17 reserve 1V8 for G84 IFPCD_PLLVDD
- Page 18 reserve 1V2 for G84 PLLVDD and VID_PLLVDD
- Page 20 reserve MIOB_CTL3 new strap for G84 PCI_DEVID_4
- Page 20 reserve ROM_SI pull-down resister required if MIOA VDDQ=2.5V for G84
- Page 21add 1V8 power for G84
- Page 22,23 Reserve MS-V1co-lay circuit

100

- Page 3 H_PLLVDD 1V2 use 0ohm connect to PEX1V2
- Page 3 Reserve G84 Dual Rank(Stacked Die) circuit FBA_CMD7----CS1 FBA_CMD27---BA2
- Page 7 Reserve G84 Dual Rank(Stacked Die) circuit FBC_CMD7----CS1 FBC_CMD27---BA2
- Page 7 Reserve I2CS citcuit for G84
- Page 6,10 Enable FBAA2 and FBCC2 BA2 Pin this is for Stacked Die Function
- Page 13 Modify RGB circuit
- Page 15 Modify SAA7115 RESET circuit
- Page 18 Modify Spidf circuit
- Page 21 Modify Linear Power circuit
- Page 22 NVVDD PWM Change to RT-8805 Two Phase
- Page 22,23 Remove MS-V1co-lay circuit

16X PCIe Interface

short duration contention possible
0.3V/2V/100 = 100mV

U11A

8GA020_F10_33X33MM

1/4 PCI EXPRESS

PEX_I0VDD3
PEX_I0VDD2
PEX_I0VDD1
PEX_I0VDD0
PEX_I0VDD5
PEX_I0VDD4
PEX_I0VDD3
PEX_I0VDD2
PEX_I0VDD1
PEX_I0VDD0
PEX_I0VDD5
PEX_I0VDD4


PEX_I0VDD3
PEX_I0VDD2
PEX_I0VDD1
PEX_I0VDD0
PEX_I0VDD5
PEX_I0VDD4
PEX_I0VDD3
PEX_I0VDD2
PEX_I0VDD1
PEX_I0VDD0
PEX_I0VDD5
PEX_I0VDD4

PEX_I0VDD3
PEX_I0VDD2
PEX_I0VDD1
PEX_I0VDD0
PEX_I0VDD5
PEX_I0VDD4
PEX_I0VDD3
PEX_I0VDD2
PEX_I0VDD1
PEX_I0VDD0
PEX_I0VDD5
PEX_I0VDD4

PEX_I0VDD3
PEX_I0VDD2
PEX_I0VDD1
PEX_I0VDD0
PEX_I0VDD5
PEX_I0VDD4
PEX_I0VDD3
PEX_I0VDD2
PEX_I0VDD1
PEX_I0VDD0
PEX_I0VDD5
PEX_I0VDD4


PEX_I0VDD3
PEX_I0VDD2
PEX_I0VDD1
PEX_I0VDD0
PEX_I0VDD5
PEX_I0VDD4
PEX_I0VDD3
PEX_I0VDD2
PEX_I0VDD1
PEX_I0VDD0
PEX_I0VDD5
PEX_I0VDD4

PEX_I0VDD3
PEX_I0VDD2
PEX_I0VDD1
PEX_I0VDD0
PEX_I0VDD5
PEX_I0VDD4
PEX_I0VDD3
PEX_I0VDD2
PEX_I0VDD1
PEX_I0VDD0
PEX_I0VDD5
PEX_I0VDD4






Framebuffer: Partition A
16Mx32 BGA136 DDR3




FRAME BUFFER: PARTITION A
DECOUPLING


Decoupling for FBA 0..31




Decoupling for FBA 32..63



FrameBuffer: Partition A
16Mx32 BGA136 DDR3




FRAMEBUFFER: PARTITION
C 16Mx32 BGA136 DDR3







FRAMEBUFFER: PARTITION C DECOUPLING


Decoupling for FBC 0..31




Decoupling for FBC 32..63



FRAMEBUFFER: PARTITION
C 8Mx32 BGA136 DDR3




Secondary Display (DACC), HDMI



Primary Display (DACA), Slim DB15


DACA RGB-FILTER




DACB .. MiniDIN VIDEO IN/OUT CONNECTOR /STEREO GLASSES

FILTER NOTES:


SD: USE
L=1.8uH
HD: USE
L=7






INTERNAL
TMDS .. LINK A
& B

NOTE: GPU HAS ON DIE PULL UPS ON TMDS LINES .. EXTERNAL PULLUPS ADDED (FOR CYA) IN CASE ON-DIE CURRENT DRAW IS EXCESSIVE



Hotplug Detection




Micro-Star International Co., LTD.

TMD5 LINK A & B


Size	Document Number	Rev
Custom	MS-V089	100

Date:	Friday, February 16, 2007	Sheet	18	of	23
-------	---------------------------	-------	----	----	----



INTERNAL TMDS .. LINK C & D



Hotplug Detection





SPDIF IN






GPIO Assignment Table

GPI/O	FUNCTION
0	IN DVI MID HOTPLUG DET
1	IN HDMI hotplug
2	IN RESERVED
3	IN RESERVED
4	IN TUNER IRQ
5	OUT NVDD VOLTAGE SELECT 0
6	OUT NVDD VOLTAGE SELECT 1
7	Out TPI INTERRUPT ENABLE
8	IN RESERVED
9	OUT PWM FAN
10	IN INT from Sii1930
11	IN TVRSET
12	IN uC PROGRAMMING CONTROL




BIOS,
Straps,
Straps
Misc

Assembly:
BIOS





Mechanical parts

NEED FANSINK SYMBOL
FOR P216



155-00002-0000-000 SCREW PHIL PAN HD SS MACH 4-40
3/16






Micro-Star International Co., LTD.

Straps/Mechanical

Size Custom	Document Number MS-V089	Rev 100
Date: Friday, February 16, 2007	Sheet 20 of	23



Date: Friday, February 16, 2007 Sheet 20 of 23




[illegible]

1V8 Supply use for G84 Non-use for G73

$V_{out} = V_{ref}(1 + R_{top}/R_{bot})$

$V_{out} = 1.25(1 + 1.1K/2.49K) = 1.8V$



[illegible]14,15,19,23 I2OC_S
14,15,19,23 I2OC_J

FBVDD with MS-11

