


	1000	-	Title		Schematic No.	Date:			
3	A		PCI-E RV380/370 256M pterm TS	OP V-VV-DI	105-A334xx-00	Tuesday, May 11, 2	2004		
	44	uu		REVISION HIST	ORY	1	Rev 6		
	Sch Rev	Date	REVISION DESCRIPTION						
0	00A	2003-11-24	PRELIMINARY BASED ON 105-A297xx-00A 03-11-24 - (pg 02) Swap DVI DDC clock and data lines						
1	00B	2003-12-29	- (pg 07) Add R1043 for power dissipation - (Layout) Move C284, blocking Grantsdale PCIE connector latch						
2	00C	2004-03-09	- (Layout) Move fan connector to shorten fan power wire - (Layout) Correct C151 overlap - (pg02, 10) Fix pull-up +VDD_DVO to +VDDR4 - (pg04) Remove CP2, 3, 4, 5, 6 and 8 for dual footprint manufacturing issues (Capacitor packs sharing with 402 footprints) - (pg05) Remove dual-package FET for VDDC - (pg06) Remove C986, C987, C988, C990, C991, C992 and C993) - (pg06) Change R297 to 1206 footprint - (pg07) Add MC917 as multi-footprint for C917, remove L3 (redundant option) - (pg13, 15) +5V supply with current limiting for VESA DDC spec, remove F1, B21 - (Layout/EMI) Connect L60, L61, L62, L80, L81, L82, C502, C504, C506, R513 and R514 to Digital Gnd instead of Chassis Gnd						
3	00D	2004-04-01	- (pg04) Delete redundant dual footprint cap arrays (CP9, CP10 and CP11) - (pg05) Add MR357 and MR269 for power sequencing and delete redundant power sequence circuit (R153, R393–R398, Q27–Q30) - (pg05, layout) Improve RC snapper circuits (R15 and C156) layout on PVM - (pg05, layout) Correct overlapping component MU42 and D2 - (pg07) Delete redundant dual footprint caps (MC308 and MC160), delete redundant power sequencing (VDDC_GODD, VDDC_GOOD_PU, see pg05), change MREG37 reference to 1.8V - (pg07) Delete redundant regulators (REG8, U82, Q35, Q36, Q37, MQ37, R814–R816, R116–R119, R121–R123, R125–131, MR128, C14, C15 and C308) - (pg12) Correct some unused straps pull-up to +VDDR4 (R227, R229 and R231) - (pg13, layout) Move JU2 to the left to allow 2 more resistors for Chassis Digital Ground Short (R989 and R990) - (pg14) Add optional TVO filter MC502, MC504 and MC506 to chassis ground, add MR514 to place it below MiniDIN connector - (pg15) Change J2 to fully-shielded DVI connector - (layout) Improve thermal connection to MREG37 - (layout) Ground fill between TMDS pairs						
В	4 00E	2004-04-08	- (pg13) Delete chassis gnd to digital ground resistors, change VGA and Slim-VGA connector chassis gnd to digital gnd - (pg14) Change VO filter, VO and VIVO connector to digital ground only - (pg15) Change DVI connector to digital gnd only - (pg16) Change VINGND of RT to digital gnd thru bead - (pg18) Change mounting hole to digital gnd, remove MT2 - (layout) Remove ground fill between TMDS pairs - (layout) Cut back +3.3V_BUS and +PCIE_VDDR power plans on layer 3 - (pg14) Remove R514, R513 and MR513						
	5 00F	2004-04-14	-00F revision was created based on customer's request to avoid confusion - (pg15) Add R926, R927, R928 and R929 to meet 70% derating spec of the pow	ver dissipation of resistors					
4	3 00	2004-04-28	- Release to 00						
		5	4	3	2	1			






















#### Alt. regulator for +MVDDC Vout = 2.5V ~ 2.6V lout = 500mA MAX

	Voltage Req.	Rm1		Rm2	
	3.34V	4.32k	(	2.55	<
	[-0.04V/+0.04V]				
A MA	X3.45V	4.32k	(	2.43	<
	[-0.04V/+0.04V]				
	2.5V	1K	3240100100	1K	3240100100
	[-0.03V/+0.03V]				




#### Alt regulator for +MVDDQ Vout = 2.5V ~ 2.6V lout = 200mA MAX

Voltage Req.	Rq1		Rq2		
1.8V	681R	3240681000	1.5K	3230015200	
[-0.09V/+0.18V]					
2.5V	1K	3240100100	1K	3240100100	
2.6V	4.75K	3240475100	4.32K	3240432100	



#### Regulator for +VTT (Termination) Vout = 1.25V ~ 1.3V with +2.5V +MVDDQ lout = 1000mA MAX

	+MVDDQ = +2.5V	Rt1		Rt2	
ı	1.25V	1K	3240100100	1K	3240100100
İ	1.3V	1.0K	3240100100 603	1.02K	3240102100
			2460400400 402	1	







# Vout = 1.8V lout = 30mA MAX

+3.3V\_BUS

# Vout = 1.8V lout = 10mA MAX



Vout = 1.65V ~ 1.85V Iout = 20mA MAX




+VDDC\_CT +3.3V\_BUS

lout = 70mA MAX




### Alt. regulator for +A2VDD Vout = 2.5V lout = 120mA MAX




+A2VDD and GND\_A2VSSN routed with at least 15 mil trace and not longer than 1.5 inch.


#### Alt. regulator for PCIE\_PVDD\_18 Vout = 1.85V lout = 500mA MAX




Need at least a 10uF Tant. output cap for stability Min. Load Current: 10mA

#### Regulator for +5V Vout = 5V lout = 20mA MAX







C160 C161 C162 100uF\_16V 22uF 22uF

+PCIE\_VDDR: 1.2V 13 00mA MAX

C309 10uF\_6.3V ALT

+PCIE\_PVDD\_12: 1.2V 25 0mA MAX

+PCIE\_PVDD\_12

R152 2K 402 **R2** 


Part	Vout	R1	R2
MAX1935 0.8V Ref	1.2V	1.00K 1% <sup>402</sup> ATI P/N 3160100100	2.00K 1% <sup>402</sup> ATI P/N 3160200100
	1.79V	6.81K 1% ATI P/N 3160681100	5.49K 1% <sup>402</sup> ATI P/N 3160549100





ATI Technologies Inc. 1 Commerce Valley Drive East Markham, Ontario Canada, L3T 7X6 (905) 882-260 0

Title PCI-E RV380/370 256M pterm TSOP V-VV- DI

Document Number 105-A334xx-00









R801 4.7K 402 +VRFF U6


+VREF\_U68


R902 4.7K 402



## **OPTION STRAPS**









STRAPS PIN		DESCRIPTION	ASIC DEFAULT
STRAP_B_PTX_PWRS_EN B	GPI00	Tansnitter Power Savings Enable 0. 50% Tx output swing for mobile mode 1: full Tx output swing	0
STRAP_B_PTX_DEEMPH_E N	GPIO1	Transmitter De-emphasis Enable 0. Tx de-emphasis disabled for moble mode 1. Tx de-emphasis enabled	0
PCIE_MODE(1:0)	GPIO(3:2)	00: PCI Express 1.0A mode (Grantsdale) 01: Kynne-compatible mode 01: Kynne-compatible mode 11: PCI Express 1.0 mode (furnwaler) 11: PCI Express 1.0A mode and short-circuit internal loopback mode (fix comressed directly to 1.04 PM <sup>1</sup> )	00
STRAP_B_PT X_IEXT	GPIO4	Transmitter Extra Current O: normal mode 1: extra current in Tx output stage - potential power savings for mobile mode	0
STRAP_FORCE_COMPLIANCE	GPIO5	Force chip to go to Compliance state quickly for Tester purposes 0: normal operational mode 1: compliance mode	0
STRAP_B_PPLL_B W	GPIO6	PLL Bandwidth 1: reduced PLL bandwidth	0
STRAP_DEBUG_ACCESS	GPIO8	Strap to set the debug muxes to bring out DEBUG signals even if registers are inaccessible.	0
ROMIDOFG(3:0)	GPIO(9,13:11)	If no ROM attached, controls chip IDis. If rom attached identifies ROM type 0000 - No ROM, CHC, (ID-0 0000 - No ROM, CHC, (ID-0 0100 - reserved 0110 - ROM, chip IDis From ROM 10100 - Remails ROM, chip IDis From ROM 1010 - Sersial ROM, chip IDis From ROM 1010 - Sersial AT45DB011 ROM (RST), chip IDis From ROM 1010 - Sersial AT45DB011 ROM (ST), chip IDis From ROM 1100 - Sersial ROFFO ROM (ST), chip IDis From ROM 1100 - Sersial ROFFO 110 ROM (RST), chip IDis From ROM	
VIP_DEVICE	DVPDATA_20 (VHAD0 net)	Indicates if any slave VIP host devices drove this in low during reset. 0 - Slave VIP host port devices present 1 - No slave VIP host port devices reporting presence during reset	


	STRAP P	INTERRUPT
	LOW	ENABLED (DEFAULT)
	HIGH	DISABLED


MEMORY TYPE STRAPS					
	Mem_Strap0	Mem_Strap1			
SAM	0	0			
INF	1	0			
HYN	0	1			
ELPIDA	1	1			




















# **VIDEO-IN EXTERNAL CONNECTOR**






#### PRIMARY DVI-I CONNECTOR











# TEMPERATURE SENSE AND SPEED CONTROLLED FAN















































HEATSINK 7120005 100 Spring push-pin




HEATSINK 7120008 000 ITW push-pin



ATI Technologies Inc.
1 Commerce Valley Drive East
Maidham, Challed
Candal, L3T 7x6
(005) 882-260

PCI-E RV380/370 256M pterm TSOP V-VV-DI
Decement Nivers



## REFERENCE DESIGN

THESE SCHEMATICS ARE SUBJECT TO MODIFICATION AND DESIGN IMPROVEMENTS. PLEASE CONTACT AT IFILD APPLICATION ENGINEERING BEFORE USING THE IMPORMATION CONTAINED HEREIN.

# RESTRICTION NOTICE

THESE SCHEMATICS CONTAIN
INFORMATION WHICH IS PROPRIETARY
TO AND IS THE PROPERTY OF ATI, AND
MAY NOT BE USED, REPRODUCED OR
DISCLOSED IN ANY MANNER WITHOUT
EXPRESSED WRITTEN PERMISSION
FROM ATI.



ATI Technologies Inc. 1 Commerce Valley Drive East Markham, Ontario Canada, L3T 7X6 (905) 882-260 0

PCI-E RV380/370 256M pterm TSOP V-VV-DI

Size C Document Number 105-A334xx-00

0 of 10