18P118, NV18B-GL, 4M/8MX16DDR, 64/32MB - 64BIT, VIDEO OUT (INT), LEH, VGA (THIN)

Page Overview

- 1 18P118 OVERVIEW
- 2 NV18 AGP Section and Connector
- 3 NV18 FRAMEBUFFER Interface
- 4 MEMORY 64MB, 4M/8Mx16DDR Bit 0..31
- 5 MEMORY 64MB, 4M/8Mx16DDR Bit 32..63
- 6 BIOS, THERMAL SENSOR CONNECTOR, MISC
- 7 NV18 STRAPPING
- 8 NV18 INTERNAL TMDS OUTPUT, LFH, BACKDRIVE CKT
- 9 DACA RGB FILTER VGA INTERFACE, PLL
- 10 DACB RGB FILTER 4-PIN SVIDEO OUT, SYNC BUFF
- 11 POWER SUPPLY, A3V3, TMDSPLLVDD, NVVDD, FBVDD/Q
- 12 SIGNALS CROSS REFERENCE
- 14...13 COMPONENTS CROSS REFERENCE

XXX: HISTORY:

A REPORT TO BOARD 180-10118-0000-A00

- PAGE 2: CHANGE C589, C576, C584, C597 FROM 10% X7R TO 5% NPO PER AGILE RECOMMENDATION.
- PAGE 6: CHANGE C617, C610 FROM 20% X5R TO 10% X7R PER AGILE RECOMMENDATION.
 - PAGE 7: UPDATE NOTES.
- PAGE 11: CHANGE C661 FROM 20% X7R TO 10% X7R PER AGILE RECOMMENDATION. CHANGE C653 FROM 5% 25V TO 10% 50V PER AGILE RECOMMENDATION.
 - REMOVE D508 & D509 FROM A3V3 RAIL. THEY ARE NOT NEED FOR BACK DRIVE CIRCUIT.
- C REPORT TO BOARD 180-10118-0000-A00
 - PAGE 7: CHANGE MEMORY AND TV MODE TO INTERNAL STRAPPING, NOTE: IT IS ONLY A NOTE.
 - CORRECT THE DEV ID FOR DESKTOP SKU.. PAGE 9: ADJUST THE RGB LEVEL CLOSE TO 700MV. R621 WAS 'NO STUFF' --> 1.0K, R622 WAS 'NO STUFF' -->
 - 698, L506, L507, L505 WAS 68NH --> 0 OHM, C686, C687, C685 WAS 4.7PF --> 'NO STUFF',. L513,L514,L512 WAS 68NH --> 82NH, R550 WAS 130 --> 124. ADJUST THE XTAL LOADING CAP FROM 18PF TO 22PF FOR VGA SKU TO REDUCE THE TV BURST FREQ OFSET.
 - ADJUST THE SYNC CIRCUIT TO GET BETTER RISE & FALL TIME. R13, R9 WAS Ø OHM --> 15 OHM, C7, C2 WAS 47PF --> 27PF.
- PAGE 10: ADJUST THE RGB LEVEL CLOSE TO 700MV. R623 WAS 'NO STUFF' --> 2.43K, R618 WAS 'NO STUFF' --> 1.0K, L503,L502,L504 WAS 68NH --> 0 OHM, C683,C682,C684 WAS 4.7PF --> 'NO STUFF',. L510, L509, L511 WAS 68NH --> 82NH, R28 WAS 124 --> 121. ADJUST THE SYNC CIRCUIT TO GET BETTER RISE & FALL TIME. R11, R14 WAS Ø OHM --> 15 OHM, C690,C5 WAS 47PF --> 27PF.
- D REPORT TO BOARD 180-10118-0000-A00
 - PAGE 9: ADD BACK THE SYNC BUFFER AS REQUESTED BY OPS GROUP TO SUPPORT DIFFERENT MEMORY. C7, C2 WAS 27PF --> 47PF.
 - PAGE 10: ADD BACK THE SYNC BUFFER AS REQUESTED BY OPS GROUP TO SUPPORT DIFFERENT MEMORY. C5,C690 WAS 27PF --> 47PF, R22 WAS 33 --> 30.1 OHM.

PCI DevID Chart

602-10118-0000-XXX = 0X181 = 0001 = NV18B-A3 = VGA & TV OUT


602-10118-0001-XXX = 0X181 = 0001 = NV18B-A3 = VGA602-50118-0000-XXX = 0X18A = 1010 = NV18B-L-A3 = LFH


 $NV18 = 0 \times 18$?


NVIDIA CORPORATION 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA DETAIL P118


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'.
NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE


OVERVIEW p118_a00 PAGE 1 OF 14 602-10118-0000-000 DATE 2002-11-11


























*** Signal Cross-Reference for the entire design *** FBD<47> 3.2B 4.1F FBD<48> 3.2B 4.1F DACA_HSYNC 7.2A 9.2C FBD<49> 3.2B 4.1F DACA_VSYNC 7.2A 9.2C FBD<50> 3.2B 4.1F DACB_HSYNC 7.2A 10.2C FBD<51> 3.2B 4.1F DACB_VSYNC 7 28 10 20 FBD(52) 3.2B 4.1F DDC_VCC 8.1G 8.3G 9.1A 9.5G FBD<53> 3.2B 4.1F DVOD<2> FBD<54> 3.2B 4.1F 6.2E 7.1A DVOD<3..2> 6.2E 7.1A FBD<55> 3.2B 4.1F DVOD<3> 6.2E 7.1A FBD(56) 3.2B 4.1F DUODE 5.2F 7.4A FBD(57) 3, 2B 4, 1F DVOHSYNC 6.2E 7.3A FBD<58> 3.2B 4.1F FBAA<Ø> 3.4B 4.1F 5.1F FBD<59> 3.2B 4.1F FBAA<12..0> 3.4B 4.1F 5.1F FBD(60) 3.2B 4.1F 3.4B 4.1F 5.1F FBAA<1> FBD(61) 3.2B 4.1F FBAA<2> 3.4B 4.1F 5.1F 3.2B 4.1F FBD<62> FBAA<3> FBD<63> 3.2B 4.1F FRAR(4) 3, 4B 4, 1F 5, 1F EBDOM(D) 3.3B 5.1F 3.4B 4.1F 5.1F FBAA<5> FBDQM(3..0> 3.3B 5.1F FBAA<6> 3.4B 4.1F 5.1F FBDQM<7..0> 3.3B 4.1F 5.1F FBAA<7> FBDQM<1> FBAA(8) 3.4B 4.1F 5.1F EBDOM(2) 3.3B 5.1F FBAA<9> 3.4B 4.1F 5.1F FBDQM<3> 3.3B 5.1F 3.4B 4.1F 5.1F FBDQM(4) FBAA<10> 3.3B 4.1F FBAA<11> 3.4B 4.1F 5.1F FBDQM<7..4> FBAA<12> 3.4B 4.1F 5.1F FBDQM<5> 3.3B 4.1F FBABA(A) 3,5B 4,1E 5,1E FBDQM(6) 3.3B 4.1F 3.5B 4.1F 5.1F FBDQM<7> FBABA<1..0> 3.3B 4.1F FBABA<1> 3.5B 4.1F 5.1F FBDQS<Ø> 3.3B 5.1F FBACAS* 3.5B 4.1F 5.1F FBDQS<3..0> 3.3B 5.1F 3.5B 4.2F 5.2F 3.3B 4.1F 5.1F FBACKE FBDQS(7..0> 3.5B 4.1F FBACLKØ FBDQS(1) 3.3B 5.1F FBACLKØ* 3.5B 4.1F FBDQS(2) 3.3B 5.1F FBACLK1 3.5B 4.1F FBDQS(3) 3.3B 5.1F FBACLK1* 3.5B 4.1F FBDQS(4) 3.3B 4.1F FBACSØ* 3.5B 4.1F 5.1F FBDQS<7..4> 3.3B 4.1F FBARAS* FBDQS<5> 3.3B 4.1F FBAWE* 3.5B 4.1F 5.1F FBDQS(6) 3.3B 4.1F EBBCL KØ 3, 5F, 5, 1F FBDQS(7) 3.3B 4.1F FDACA_BLUE 3.5E 5.1F 8.1G 9.1A 9.3G FBBCLKØ* FBBCLK1 3.5E 5.1F FDACA_GREEN 8.1G 9.1A 9.3G FBBCLK1* 3.5E 5.1F FDACA_HSYNC 8.1G 9.2H FBD<Ø> 3, 18 5, 1F EDACA RED 8.1G 9.1A 9.3G FDACA_SCL FBD<31..0> 3.1B 5.1F 8.1G 9.1H 3.1B 5.1F FDACA_SDA 8.1G 9.2H FBD<2> 3.1B 5.1F FDACA USYNO 8.1G 9.3H 8.4G 10.1A 10.4H FBD(3) 3.1B 5.1F FDACB_BLUE FBD<4> 3.1B 5.1F FDACB_GREEN 8.3G 10.1A 10.4H FBD<5> 3.1B 5.1F FDACB_HSYNC 8.3G 10.2G FBD(6) 3.1B 5.1F FDACB_RED 8.3G 10.1A 10.3H FBD<7> 3.1B 5.1F FDACB_SCL 8.3G 10.1G FBD<8> 3.1B 5.1F FDACB_SDA 8.3G 10.2G FBD<9> 3.1B 5.1F FDACB_VSYNC 8.3G 10.2G FBD<10> 3.1B 5.1F LFH_HOTPLUG 6.4C 8.3G FBD(11) 3, 18 5, 1F ROMA(14) 6.3D 7.3A ROMA<15..14> FBD<12> 3.1B 5.1F 6.3D 7.3A FBD<13> ROMA<15> 6.3D 7.3A FBD<14> 3.1B 5.1F STRAP<Ø> 6.3E 7.1A FBD< 15> 3, 18 5, 1F STRAP(3, , Ø) 5.3F 7.1A STRAP(1) 6.3E 7.1A FBD<16> 3.1B 5.1F FBD<17> 3.1B 5.1F STRAP(2) 6.3E 7.1A FBD<18> 3.1B 5.1F STRAP<3> 6.3E 7.1A FBD< 19> 3.1B 5.1F VIP(2) 6.3D 7.2A FBD<20> 3.1B 5.1F VIP<6..2> 6.3D 7.2A FBD<21> 3.1B 5.1F VIP<3> 6.3D 7.2A FBD<22> 3.1B 5.1F VIP(4) 6.3D 7.2A FBD<23> 3.1B 5.1F VIP(5) 6.3D 7.2A FBD<24> 3.1B 5.1F VIP(6) 6.3D 7.2A FBD<25> VIPHCTL 3.1B 5.1F 6.3D 7.2A FBD<26> 3.1B 5.1F FBD(27) 3, 18 5, 1F FBD<28> 3.1B 5.1F FBD<29> 3.1B 5.1F FBD<30> 3.1B 5.1F FBD(31> 3.1B 5.1F FBD<32> 3.2B 4.1F FBD<63..32> 3.2B 4.1F FBD<33> 3.2B 4.1F FBD<34> 3.2B 4.1F FBD<35> 3.2B 4.1F FBD<36> 3.2B 4.1F FBD<37> 3.2B 4.1F FBD(38) 3.2B 4.1F FBD<39> 3.2B 4.1F FBD<40> 3.2B 4.1F FBD<41> 3.2B 4.1F FBD(42) 3, 2B, 4, 1F FBD<43> 3.2B 4.1F FBD<44> 3.2B 4.1F FBD<45> 3.2B 4.1F NVIDIA CORPORATION FBD<46> 3.2B 4.1F 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA DETAIL DRAWING DETAIL CONTINUED... p118_a00 ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. 602-10118-0000-000 DATE 2002-11-11 G

A	В С	Д	E F	G H
I	<u> </u>			
rt Cross-Reference for the entire design ***	C5Ø3 C 4.3G	C594 C 2.3A	C685 C 9.4F	
9. 4G	C5Ø4 C 4.3G	C595 C 2.3F	C686 C 9.3F	
9. 3F	C5Ø5 C 5.3G	C596 C 8.2C	C687 C 9.4F	
9. 1F	C5Ø6 C 4.4G	C597 C 2.2E	C688 C 10.4D	
	C5Ø7 C 4.3G C5Ø8 C 4.3F C5Ø9 C 5.2G	C598 C 2.2F C599 C 2.2F C600 C 2.2F	C689 C 10.4D C690 C 10.2F C691 C 10.4G	
	C510 C 5.2G C511 C 5.3E	C601 C 2.2F C602 C 2.1E	C692 C 10.3G C693 C 10.4G	
2F	C512 C 4.3E	C503 C 3.2D	C694 C 9.4F	
3G	C513 C 4.4G	C504 C 2.3F	C695 C 9.3F	
2B	C514 C 4.4F	C505 C 2.3F	C696 C 9.4F	
9. 2D 9. 4H 10. 5F	C515 C 5.2G C516 C 5.3F C517 C 5.3G	C606 C 8.4B C607 C 2.3F C608 C 8.2B	CN5Ø1 CON_AGP 2.1B D1 D_3PIN_AC 10.3E D2 D_3PIN_AC 10.2E	
9.5F 11.2A	C518 C 5.3G C519 C 4.4F C520 C 4.4F	C609 C 8.4B C610 C 5.2B	D3 D_3PIN_AC 9.2E D4 D_3PIN_AC 9.2E	
11.2B 11.3C 11.3D	C521 C 4.4G C522 C 5.2G	C611 C 5.2H C612 C 5.2H C613 C 3.2D	D5 D_3PIN_AC 9.3E D6 D_3PIN_AC 9.1E D7 D_3PIN_AC 8.3F	
11.4H	C523 C 5.2G	C61.4 C 8.28	DB D_3PIN_AC 8.2F	
11.4B	C524 C 4.4G	C615 C 6.3H	D501 D_5CHOTTKY 11.4E	
11.4H	C525 C 5.3F	C61.6 C 5.3H	D502 D_3PIN_AC 10.4F	
11.2E	C526 C 5.3G	C617 C 5.2A	D503 D_3PIN_AC 10.3F	
11.2E	C527 C 4.4F	C618 C 2.4F	D504 D_3PIN_AC 10.4F	
2.1A	C528 C 4.4F	C619 C 2.4F	D505 D_3PIN_AC 9.4E	
2. 2A	C529 C 4.4G	C620 C 2.3F	D506 D_3PIN_AC 9.3E	
2. 2A	C530 C 5.2F	C621 C 5.3H	D507 D_3PIN_AC 9.4E	
11.2F 2.2A 11.2F	C531 C 5.2F C532 C 4.4F C533 C 5.2G	C622 C 2.4F C623 C 8.2A C624 C 9.3A	D508 D	
9. 4A	C534 C 5.2G	C625 C 9.3A	D511 D_3PIN_AC 10.4D	
2. 2A	C535 C 4.3F	C626 C 2.3E	D512 D_3PIN_AC 10.2E	
8. 4B	C536 C 4.3F	C627 C 8.2A	D513 D_3PIN_AC 10.1E	
8. 4B	C537 C 5.2H	C628 C 3. 2D	F1 F_POLYSW 9.5E	
2. 5F	C538 C 4.3G	C629 C 9. 3A	J1 CON_DSUB15HD 9.3G	
2. 5F 9. 4A 9. 4B	C539 C 2.4A C540 C 2.4C C541 C 2.3A	C630 C 10.3B C631 C 8.2B C632 C 8.2A	J2 CON_LFH 8.1H 8.3H J3 CON_MINIDIN_4 10.5D J501 HDR_1X2 6.4A	
9. 4B	C542 C 2.3A	C533 C 8.4A	L1 L 9.5F	
2. 5F	C543 C 2.3A	C534 C 10.3B	L2 L 11.3C	
9. 3B	C544 C 2.3A	C535 C 10.3A	L3 L 11.4F	
2. 3A	C545 C 2.3B	C635 C 8. 2A	L501 L 10.4E	
2. 3B	C546 C 3.4D	C637 C 8. 2G	L502 L 10.4F	
2. 3A	C547 C 2.3A	C638 C 10.3A	L503 L 10.3F	
2. 3A	C548 C 2.3A	C639 C 8.4B	L504 L 10.4F	
3. 3E	C549 C 3.2D	C640 C 5.3H	L505 L 9.4E	
3. 4E	C550 C 3.3D	C541 C 8.28	L506 L 9.3E	
5. 3G	C551 C 3.3D	C542 C 11.2D	L507 L 9.4E	
5. 3G	C552 C 2.5D	C543 C 11.2D	L508 L 10.4D	
5. 3H	C553 C 3.5B	C644 C 2.5B	L509 L 10.4G	
4. 2G	C554 C 2.3A	C645 C 11.4G	L510 L 10.3G	
4. 2F	C555 C 2.3A	C646 C 11.5F	L511 L 10.4G	
4. 2G	C556 C 3.2E	C647 C 2.1A	L512 L 9.4F	
5. 4G	C557 C 3.1D	C648 C 11.2C	L513 L 9.3F	
5. 4G	C558 C 3.2E	C549 C 2.5A	L514 L 9.4F	
4. 3F	C559 C 3.1D	C550 C 9.5B	LB1 L 10.2F	
4. 2F	C550 C 3.1E	C551 C 11.4E	LB2 L 10.1F	
5. 4F	C561 C 3.1D	C652 C 11.4E	LB3 L 9.2F	
5. 4F	C562 C 3.1D	C653 C 11.5E	LB4 L 9.2F	
4. 2F	C563 C 3.1E	C654 C 11.4F	LB5 L 9.2F	
4. 3F	C564 C 2.1F	C655 C 11.2C	LB6 L 9.1F	
5. 4F	C565 C 2.2F	C656 C 11.3F	LB7 L 8.3F	
5. 4G	C566 C 3.1E	C557 C 11.3F	LB8 L 8.2F	
4. 2F	C567 C 3.1E	C558 C 9.5D	LB9 L 11.1F	
4. 3G	C568 C 2.2F	C559 C 11.3F	LB10 L 9.4A	
5. 4G	C569 C 2.4F	C660 C 11.4B	LB11 L 2.5F	
5. 4G	C570 C 2.3F	C661 C 11.3F	LB12 L 3.3E	
4. 2G	C571 C 2.3F	C662 C 11.4C	LB13 L 3.2E	
4. 3G	C572 C 3.1D	C663 C 11.4C	LB501 L 8.4A	
5. 4G	C573 C 2.1F	C664 C 11.4C	LB502 L 8.2A	
5. 4F	C574 C 2.2F	C665 C 11.3E	LB503 L 9.3A	
4. 2G	C575 C 2.2F	C566 C 5.4D	LB504 L 8.2A	
4. 3F	C576 C 2.2E	C667 C 11.2B	LB505 L 8.3B	
4.3D	C577 C 2.2F	C568 C 10.5G	LB506 L 8.1B	
5.3D	C578 C 2.2F	C569 C 10.4E	LB507 L 10.3A	
5.3G	C579 C 2.3F	C570 C 10.4D	LB508 L 11.1D	
5. 3G	C580 C 3.1D	C671 C 10.4F	LB509 L 11.1B	
4. 2G	C581 C 2.2F	C672 C 10.3F	LB510 L 10.2F	
4. 2F	C582 C 2.1F	C673 C 10.4F	LB511 L 10.1F	
5. 4G	C583 C 2.2F	C674 C 9.4E	MEC1 HEATSINK 5.5B	
4. 3G	C584 C 2.2E	C675 C 9.3E	Q1 Q_FET_N_ENH 11.4C	
5. 3F	C585 C 3.1E	C676 C 9.4E	0501 0_FET_N_ENH 2.4C 2.5C	
5. 3F	C586 C 2.2F	C677 C 11.2A	0502 0_FET_N_ENH 2.5A	
4. 2G	C587 C 2.2F	C678 C 11.2A	0503 0_PNP 2.5B	
4.2F	C588 C 3.2E	C679 C 10.4D	Q504 Q_NPN 8.5E	
POL 11.4A	C589 C 2.2E	C680 C 10.1F	Q505 Q_NPN 8.5E	
POL 4. 2G POL 5. 2G 5. 2F	C590 C 2.2F C591 C 3.1E C592 C 2.2F	C681 C 10.4E C682 C 10.4G C683 C 10.3G	Q506 Q_PNP	NVIDIA CORPORATION .
5. 2F	C593 C 2.1F	C584 C 10.4G	R2 R 8.3G	2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA
				DETAIL DRAWING DETAIL CONTINUED

	A	В	С	ם	E	F	G	н
		<u>'</u>]	<u>'</u>		"
R1: R1: R1: R1: R1: R2: R2: R2: R2: R2:	R 8.2G R 10.2E R 8.2G R 10.1E R 9.3D R 9.1E 1 R 10.2E 2 R 9.1E 3 R 9.2D 4 R 10.2E 5 R 9.2D 5 R 9.2D 6 R 11.3C 7 R 11.2C 8 R 11.2F 9 R 3.2H 0 R 8.4C 1 R 11.1F 2 R 10.3E	R527 R R528 R R529 R R532 R R531 R R531 R R533 R R534 R R535 R R536 R R537 R R538 R R537 R R538 R R537 R R538 R R539 R R540 R R541 R R541 R R542 R R541 R R542 R R543 R	3. 4E 2. 4A 2. 4B 3. 4E 2. 4C 2. 5C 2. 4F 2. 5D 2. 5D 3. 5B 3. 5B 3. 5B 3. 5B 2. 4F 2. 4C 2. 4F 6. 2G 6. 5A 6. 2G 7. 2B 9. 5B	R618 R 10.4E R619 R 10.4E R620 R 9.4D R621 R 9.3D R622 R 9.4D R623 R 10.3E R624 R 10.4F R625 R 10.3F R626 R 10.4F R627 R 9.4E R628 R 9.3E R629 R 9.4E R630 R 11.2B R631 R 10.1D R632 R 11.1A R633 R 10.1E R634 R 10.3D R635 R 10.3D R636 R 8.4G R637 R 8.4G R637 R 8.4G R638 R 8.4G R639 R 8.4G				
2 R2: 2 R2: R3: R3: R3: R3: R3: R3:	6 R 7.2B 7 R 7.1B 8 R 10.3B 9 R 7.1B 0 R 7.1B 1 R 7.1B 2 R 7.1B 3 R 10.1D 4 R 7.3B 5 R 7.3B 6 R 6.5A 7 R 7.2B 8 R 7.2B 9 R 6.3A	R550 R R551 R R552 R R553 R R554 R R555 R R556 R R557 R R558 R R558 R R558 R R556 R R560 R	9. 3B 10. 4C 9. 3C 9. 2D 7. 1B 7. 1B 6. 3H 9. 1D 6. 2H 7. 2B 2. 4E 7. 2B 11. 4F 7. 3B 7. 2B	R641 R B. 1G R642 R B. 2G R643 R B. 4G R644 R 10.5D R645 R 9. 4H R646 R 9. 3H RP1 R_PAK 5. 3A 5. 3B RP2 R_PAK 4. 3A 4. 3A 4. 3B RP3 R_PAK 4. 2A 4. 2B 4. 2B RP5 R_PAK 4. 3A 4. 3B 4. 3B RP6 R_PAK 4. 3A 4. 3B 4. 3B RP7 R_PAK 4. 3A 4. 3B 4. 3B RP7 R_PAK 4. 3A 4. 3B 4. 3B RP7 R_PAK 4. 2A 4. 2B RP501 R_PAK 4. 2A 4. 2B RP501 R_PAK 4. 2A 4. 2B RP501 R_PAK 4. 2A 4. 2B				- 2
R4i R4' R4i R5i R5 R5. R5. R5.	2 R 2.4D 3 R 4.2B 4 R 5.3B 5 R 5.3B 6 R 4.3B 7 R 5.5E 9 R 4.5E 9 R 4.2D 0 R 5.3D 1 R 5.5E 2 R 4.5E 3 R 5.5E	R565 R R566 R R567 R R568 R R569 R R570 R R571 R R572 R R573 R R573 R R573 R R574 R R575 R R575 R R575 R	7. 3B 7. 3B 7. 2B 7. 2B 7. 3B 6. 3E 7. 4B 2. 4B 2. 5A 6. 3E 6. 3E 11. 1D 11. 2D 2. 4B 11. 4F 11. 4F 2. 5B	RP502 R_PAK 4.3A 4.3B RP503 R_PAK 5.2A 5.2B RP504 R_PAK 4.2A 4.3A 4.3B RP505 R_PAK 5.3A 5.3B RP506 R_PAK 5.3A 5.3B RP507 R_PAK 5.2A 5.2B RP508 R_PAK 4.3A 4.3B 4.3B RP501 TESTPOINT 11.4F TP503 TESTPOINT 11.4F TP504 TESTPOINT 11.5C TP504 TESTPOINT 11.5C TP505 TESTPOINT 11.5C TP506 TESTPOINT 11.4C U1 U_VR50_3PIN 11.1A U2 U_AND_2IN 9.2D 9.3D 10.2D 10.3D U3 U_VR50_5PIN 11.1E				
4 R5 4 R5 R5 R5 R5	8 R 5.1C 9 R 4.1C 0 R 5.1C 1 R 4.1C 2 R 5.1C 3 R 4.5C 4 R 5.5C 5 R 11.3A	R581 R R582 R R583 R R584 R R585 R R586 R R586 R R588 R R589 R R589 R R590 R R591 R R592 R R593 R R594 R R593 R R594 R	2.5B 7.2B 7.2B 11.4F 8.4E 8.5E 7.2B 8.5F 7.2B 11.4E 8.5F 11.4E 8.5F 11.4F 11.4E	U4 U_GPU_DDR2M64X2_V1 2.1D 3.1C 3.1F 6.2B 6.2G 6.4B 6.1C 8.3C 9.3B 9.4B 10.3B U.MEM_SD_DDR_4_8MX16 5.2C 5.3E 5.4E U.MEM_SD_DDR_4_8MX16 5.2E 5.3C 5.4C U.MEM_SD_DDR_4_8MX16 5.2E 5.3C 5.4C U.MEM_SD_DDR_4_8MX16 4.2E 4.3E 4.4E U.S031 U_WEM_SD_DDR_4_8MX16 4.2E 4.3E 4.4E U.S033 U_WEG_SPIN 3.4D U.S045 U_SWEG_SPIN 11.1C U.S055 U_SWEG_ISL6529 11.4D U.S066 U_SWEG_SC2E10 11.3G U.S07 U_MEM_FL_SER_128KX8 6.4D U.S08 U_MEM_FL_SER_128KX8 6.4D U.S09 U_XOR_2IN 8.3G Y.1 XTAL 9.5C				
R 50	96 R 5.5C 97 R 5.1E 98 R 4.1E 10 R 4.1E 11 R 4.1E 12 R 5.1E 13 R 4.5E 14 R 5.5D 15 R 5.5C 16 R 4.5C 17 R 5.5D 18 R 4.5E 19 R 5.2A 20 R 4.3B	R597 R R598 R R599 R R599 R R600 R R601 R R602 R R602 R R604 R R604 R R605 R R606 R R606 R R607 R R608 R R608 R R609 R	8. 5E 11. 3F 8. 5F 11. 4C 11. 4C 11. 4C 11. 3D 8. 5F 8. 5F 11. 4C 11. 3C 7. 3B 7. 3B 7. 3B					
5 R5: R5: R5: R5: R5: R5: R5: R5: R5: R5	21 R 5.3A 22 R 4.3A 23 R 2.4A 24 R 2.4A 25 R 2.4C 26 R 2.4A	R612 R R613 R R614 R R615 R R615 R R616 R R617 R	6.4D 7.2B 7.2B 8.3G 7.2B 11.2B	S (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PR XPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFR D	OVIDED 'AS IS'. INGEMENT, MERCHANTABILI E	TY AND FITNESS FOR A PARTICULAR PURP F	2701 SA SANTA C DETAIL	SIA CORPORATION IN TOMAS EXPRESSWAY ILARA, CA 95050, USA DRAWING DETAIL CONTINUED p118_a00 PAGE 14 OF 14 602-10118-0000-000 DATE 2002-11-11 H