NV15, 1/2MX32 TERMINATED DDR, RGB, INTERNAL DVI-I, AGP.

PCI DEVICE ID 0X0=0X150 FOR NV15.

STRAPS: AGP4X, SIDEBAND DIS, FAST WRITE ENA, ADP BIOS, NORMAL PCIAD, 14.318MHZ

SWITCHER1(VTT) SET TO 1.25V SWITCHER2(NVVDD) SET TO 2.05V LINEAR(FBVDDQ) SET TO 2.5V


HISTORY FROM REV. C01:


- 1) Updated BOM/Schematic Discrepancies.
- 2) Only Support Terminated DDR.
- 3) Removed External TMDS.
- 3) GNDed Unused DFP pins.
- 3) Added bracket and hex screws for DVI connector.
- 4) Re-implemented the LCC from C01 after the TMDS regulator circuit on the DFPAVCC rail.
- 5) Changed DFP_Vref filter CAP C221 and C222 to DFPAVCC (it was filter to GND).
- 6) Increased C222(DFP_Vref filter) to 2x22uf.
- 7) Added 10UF(CASEB) and a 0.1UF(0603) decoupling for AGP 3.3V at NV15.
- 8) Added decoupling for the FBVDDQ at NV15.T6/U6 to lower the DFPAVCC noise from 246mVpp to 150mVpp.
- 9) Changed both switcher output inductors to 7.8UH.
- 10) Changed DFP_VREF R218 to 0-Ohm
- 11) Changed DFP_RSET R217 to 681-Ohm 1%
- 12) C225 decoupled to GND
- 13) Changed R112 to 301K 1%.
- 14) Changed R115 to 221K 1%.
- 15) Changed R500 to 681 1%.
- 16) Changed R217 to 432 1%.
- 17) Remove C221-100pF to have room for item 18 below.
- 18) Increased DFP_Vref to 2x22UF to DFPAVCC and 1x22UF to GND.
- 19) Changed R217 to 100R 1%.


602-P0020-0000-E00


		NVIDIA Corporation 3535 Monroe St Santa Clara, CA 95051, USA								
		NV15, 2MX32 DDR 64MB, RGB, DVI-I, AGP4X								
	NVIDIA									
		Size B	CAGE Code		DWG NO					Rev B
	Tuesday, November 14, 2000	Scale	1		1	Sheet	1	of	19	
	2					1				


 $$$\{Item\}\t{Quantity}\t{Reference}\to {Assembly} \{Source Package\} \{Value\}\to {Assembly} \{Source Package\} \{Value\} \{PN\} \{AVL1\} \{AVL2\} \{AVL3\} \{AVL4\} \{AVL5\} \} $$$
















































R810=((LINEAR OUT/1.26)-1)*100(R811)

8b1. NV15 BASE POWER SOLUTION

®	NVIDIA Corporation 3535 Monroe St Santa Clara, CA 95051, USA									
nvidia										
	Size C	CAGE Code		DWG NO					Rev	
Tuesday, November 14, 2000	Scale	•			Sheet	17	of	19		



Sheet

Scale

Tuesday, November 14, 2000

