



# PCI-EXPRESS EDGE CONNECTOR



NOTE: Some of the PCIE testpoints will be available thru the vias on traces.



CEDAR A11 HE MVE SLT BINN TSAC FR:

CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES IN 72007 Advanced Micro Devices

This AMD BCD schematic and design is the exclusive property of AMD, and may be used only for the purpose of a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of or reliance on this schematic and design.

CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES  
Title: CA00050301 IntelProc



Advanced Micro Devices Inc.  
No. 1387, ZHANGDONG ROAD  
SHANGHAI, CHINA 201203





Date:	Friday, May 20, 2011	Rev	FOO
Sheet	2 of 18	Doc No.	105-C5-00000A













[illegible]





## CAICOS/CEDAR Power & GND









LDO #1:  $V_{in} = 3.00V$  to  $3.60V$  (3.3V  $\pm 1\%$ )  $V_{out} = +1.8V$   $\pm 1\%$ ;  $I_{out} = 1.6A$  (1BV) RMS MAX  
 PCB: 50 to 70mm sq. copper area for cooling

Regulators for +5V, +5V VESA and +5V VESA2



$$V_{out} = 0.8V * (1 + R_{957} / R_{955})$$

1.8V WORST-CASE REQUIREMENT	
Display Config	Bit Count
DVI-to-HDMI-4P	1200HA




$$V_{out}=1.25V \cdot [1+(R_{305}/R_{304})]$$


LDO #2: Vin = +1.32V to 1.84VMAX Vout = +1.61V  $\pm$  2% Iout = 1.7A (TbV) RMS MAX



PCB: 50 to 70mm sq. copper area for cooling

1.0V WORST-CASE REQUIREMENT	
Display Config	Ext. Input
DVI+HDMI+DP	TMDS/A



$$V_{out}=0.8V * ( 1+ R_{956} / R_{954} )$$







TOP  
Single end  
Address branch  
50 ohm +/- 5 ohm  
3.82 mils



Bottom  
Single end  
Memory data  
45 ohm +/- 5 ohm  
4.724 mils









TOP  
Different  
TMDs  
85 ohm +/- 10 %  
4.33 mils / 5.511 mils



Bottom  
Different  
PEX\_PCIE  
85 ohm +/- 10 %  
4.921 mils / 6.889 mils

SW	FW	DESCRIPTION	Test Point
JANUARY 2011	80000000	AD17 - 1.8V	FW 1.8V
JANUARY 2011	80000000	AD17 - 1.8V	FW 1.8V
JANUARY 2011	80000000	AD17 - 1.8V	FW 1.8V
JANUARY 2011	80000000	AD17 - 1.8V	FW 1.8V
JANUARY 2011	80000000	AD17 - 1.8V	FW 1.8V
JANUARY 2011	80000000	AD17 - 1.8V	FW 1.8V
JANUARY 2011	80000000	AD17 - 1.8V	FW 1.8V
JANUARY 2011	80000000	AD17 - 1.8V	FW 1.8V
JANUARY 2011	80000000	AD17 - 1.8V	FW 1.8V
JANUARY 2011	80000000	AD17 - 1.8V	FW 1.8V





CONFIDENTIAL PROPRIETARY TO ADVANCED MICRO DEVICES INC.  
7202047 Advanced Micro Devices  
This AMD Board schematic is the exclusive property of AMD, and is provided only to utilize the non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any other than evaluation requires a Board Technology License Agreement. AMD makes no representation or warranty, either written or oral, regarding the accuracy or completeness of this schematic, and limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from its use.

Advanced Micro Devices Inc.  
1610 W. 24th Street  
Sunnyvale, CA 94085

**AMD**

Date: Friday, May 16, 2014


Sheet 15 of 18


Doc No: 15-00000004

DATE: 05/16/2014

DESIGN: CBUT







Title  
HF CAICOS/CEDAR DDR3 1GB HDMI/DP dDVI/sVGA

Schematic No.  
105-C264XX-00A

Date:  
Friday, May 20, 2011

REVISION HISTORY

NOTE: This schematic represents the PCB, it does not represent any specific SKU.  
For Stuffing options (component values, DNI , ? please consult the product specific BOM.  
Please contact AMD representative to obtain latest BOM closest to the application desired.

Rev P00

Sch Rev	PCB Rev	Date	REVISION DESCRIPTION
00	00A	2010/03/31	Initial Caicos Schematic, based on C026XX-10
			.....

00029980 MSI CONFIDENTIAL  
楊婉菲 RD(C) 20110623001  
FOR RMA(丁德基) ONLY