




(19) Debug Circuits



Title				
	MS-V271-3.0 (AMD C445->C441)			
Size	Document Number			Re
	om2011-12-14-01			





			TITLE CAPE VEIDE PRO GEORIS GABAZZ dOVI-HEDMEDP-EDVIGA	SCHEMATIC NO. 105-C4450X 00	DATE
			REVISION HISTORY	MOTE: THE EXPENSION THE PICK, IT DOES NOT THE WHITE OF ANY APPOINT DAY AND AND ANY APPOINT DAY AND ANY APPOINT DAY AND ANY APPOINT DAY AND ANY APP	REV PD4
SCH REV	PCB REV	DATE	REVISION DESI	ERPTION	
-	000	2011/07/11	MODECAPE VERDE schematic,		
	-	2011-08023	1 (a) date Souther 67 HOM Defen (6200 Y HOM) 2 dell' 68 (65 (65 (65 (65 (65 (65 (65 (65 (65 (65		
	=	2011/08/27	1. ada IMCCD da diding cicut; 2. Lippase 1.8V LCG logistal to GSP151; 3. Rentitive Sorter diding Groun;		7 (
	800	2011/1998	1. update BACO tax delay circuit 1. update CFF to Moral* Tax;		



Page 18 Page 19 Page 20

Instruction: Please following table and p appropriate. Please	specify "Polease inse	ARTNER ert a "X" in	SCHEMATIC PAR the "YES" "NO" "N	ot A	UMBER:" on the pplicable" column as llowing table.
			MATIC CHAN		
PARTNER SCHEM				_	
AMD REFERENCE	SCHEMA		_		
Partner schematic pages:	YES	NO	Ontent change of Not Applicable	lesc	Comments
Page 1	X		TOT APPROVATE	1.	Remove SMBus
Page 2		X			
Page 3		X			
Page 4		X			
				1.	Delete SMBus Add GPIO 5 & 6
Page 5	X			3.	Delete GPIO 17 & 29
				4.	&30 Delete U12 & relation
	3/			1.	Delete J1501 & relation
Page 6	X		И	3.	Delete ESD DIODES Short L1710 & L1711 &
					L1712
Page 7		X		L.	D-1-1- 14004 01-1
Page 8	×			1. 2.	Delete J1801 & relation Delete ESD solution
Page 9	X			1.	Delete ESD solution
				1.	Connect net FB_VDDCI & FB_VDDC &
				1	FB GND VDDC
Page 10	X			3.	Add C881 Delete MC176 &
		1 _			MC178
				4.	Reserve CAP for BIF_VDDC#1 &
				_	BIF_VDDC#2 Change MOSFET & Cin
				1.	& Cout
Page 11	Х		(YA	2.	Short NS800 via Delete low side Gate
				1	Resister.
				4.	Delete Cout * 2
				1.	Delete all content & copy UPI solution from
Page 12	X			2	C441
				3.	Change Cin & Cout Short NS* via
				1.	Short NS900 via Feedback sense from
- 0			8 8 8	1	net FB_VDDCI
Page 13	X			3.	Delete low side Gate Resister.
				4.	Delete Cout * 3
)			5.	Add Cin 10UF * 1 Change Lin & Cin
				2.	Short NS700 via Delete low side Gate
Page 14	Х				Resister.
		7 4	P	4.	Delete Cout * 3
				1.	Delete Cin 10UF * 1 Delete Vin reservation
Page 15	×		7	2.	Change 5V solution to 1117
		_		3.	Delete D450 & relation
			1	1.	Add 6 pin EXT_12V Add +12V_EXT_A power up sequence for +1.8V_EN
					power up sequence for
				3.	Add input 12V_BUS &
Page 16	X			1	12V_EXT choke for core PWM
				4.	upon setting 1,~3, are
				5.	copy from C441 Delete U680 & relation
				6.	Delete Vcore Rbot &
				1.	relation Delete 2 pin fan &
					relation
				2.	Copy C441 4 pin fan & relation
Page 17	x			3.	Delete net
-					GPU_DPLUS & GPU_DMINUS
				4.	Add MR4104 for MLPS Reserve R4100 &
					R4409
Page 18	х			1.	Delete U4001 & relation
				2.	Delete J4004 & relation
Page 19	ı	X		1	

