P162, NV34, 4Mx16/8Mx16/16Mx16DDR, 64/128MBMB, Video OUT, VGA Page Overview 1 Overview 2 AGP Interface 3 NV34 Frame Buffer 4 Frame Buffer 0..31 5 Frame Buffer 32..63 6 Frame Buffer 64..95 7 Frame Buffer 96..127 8 DAC A,B, DAC B MUX, PLL, Video OUT 9 DAC A,B RGB filter 10 Power Supply A3V3, FBVDD/FBVDDQ, Mechanicals. 11 BIOS and Strapping 12 DVO, GPIOs and Xtal. 13 TMDS LinkA and its power supplies, Backdrive. 14 NVVDD SW. 15 Current Supplement and Fan control. 16 Net Rules. P160 HISTORY: X00 X01 Cleaned up schematics - changes from initial design review meeting X02 Imported board file #65 and synchronized with latest version of schematics. X03 Nov 18/02 - Replaced LB502 with an 805 bead, changed PLLVDD rail to 3V3 instead of A3V3, and removed AGPVDDQ deoupling caps C130, C257, and C570. X04 Nov 21/02 - C75 is changed to decouple 3V3 to GND. X05 Nov 22/02 - VIP interface rail changed to 3V3 instead of A3V3 due to short between VIPVDDQ and VDD33 X06 Nov 25/02 - ERWR\_VALIXP rail channel to 3V3 X07 Nov 26/02 - Changed DACB\_LOAD\_TEST GPIO assignment for NV34. Dec 02/02 - AGP\_PLL\_VDD and FB\_DLLVDD are supplied from A3V3 rail. X08

# P162-A00 History:

1-Added P162 specific features:

- SW PS,TMDS LinkA, Backdrive, new slim VGA, Fan Cntl.

- Added Current sharing, TMDS IO and PLL linear regulators.

2-Added TH parts in PS section as ALT.

3-Added SST serial support.

4-Changed AGP\_PLL\_VDD, FB\_PLLVDD, DAC\_A/B\_VDD and PLL\_VDD to A3V3.

5-Added 10 caps as part of P160 sync up.

6-Added PU resitors on Jtag TMS and TDI

7-Incorporated recommendations from PS Vendor.

8-Added extra X elements near connectors to bridge CGND and GND cut.

9-Added an option to use a single dual FET for low end bd.

10-Fixed error on 6529 power good and current supplement.

11-Changed C302 to 0603 (too big pkg for .1uf in 0805)

12-Deleted C296 and C293 (shared them with C313, C324)

13-Changed C329 and C324 to 0603 pkg.

14-Removed alternate Semtech SW (could not route).

### Changes after the design review:

1-Remove C301 and R137-left over from Semtech PS circuit.

2-Remove sync buffer bypass resistors.

3-Remove R122 and R123 from Intersil power rails.

4-Add snubber circuit for NVVDD PS.

5-Add PD res on TP XTALOUTBUF to terminate the signal.

6-Fan controler PU to 3V3 from A3V3.

7-Cleaned up Unnamed nets.

8-Split CGND into 2 nets (added CGND1 to J6.25 and J2. 16).

9-Added PD resistor on FAN ON.

10-Added 8 caps for DQS/DQM routings that break plane reference.

### X-RELEASE.

## P162-A01 History:

Merged net IFPBIOVDD with IFPAIOVDD.


Merged Q4 and Q5 into one package.


Implemented TV signal return scheme thru zero Ohm resistors.


600-10162-0000-000


ALL MIDA DESIGN SPECIPICATIONS, REFERENCE SPECIPICATIONS, REFERENCE BOARDS, FLES, DRIVINGS, DIAGNOSTICSLUSTS AND OTHER DOCUMENTS OR INFORMATION, FLOSE HER AND SEPRATELY, MATERIALS, MAY EIGHO FROVIDED AS ST. THE MATERIALS MAY CONTINUOUS MODIFICATIONS AND AND ADMINISTRATION OF THE MATERIALS AND ADMINISTRATION OF THE MA












































# VIDEO OUT , internal DAC \*\*\*SOUT\*\*\* \*\*\*SOUT\*\* \*\*\*SOUT

