



P72, NV17, 2M/4MX32 DDR, 32-64MB, RGB, TV-out, AGP4X

PCI DEVICE ID 0X0=0X171 FOR NV17-128D.

HISTORY:

- X00: Adapted from E63
- X39: 1) Show unused inverter U14F.
2) Connect GPIO2 to Backlight On
- X49: 1) Show Stuff Option and explanation for GATEBS and GATE12V. Add R263 to GATEBS stuff option.
- X55: 1) Disabled current limit circuits on SC1176. Removed C241, C244, R261, R267, and grounded U13.6 and U13.15
2) Corrected strap options to select 27MHz crystal
3) Corrected values for R248 and R250 to produce expected output voltage for U801
4) Corrected power supply name on J10.170 to +3.3VRUN
5) Corrected R252 value to 221 ohms 1%
6) Changed LP600 to RP600 10K resistor pack and changed connections for RP601 to P1Dn signals
7) Removed USER strap option resistors R234-R41
8) Added SS3V:SS5V stuff option to power
9) Added SS3V:SS5V stuff option to power
10) Corrected spread spectrum settings for 27 MHz operation
- X56: 1) Corrected connection on C152 to +3.3VRUN
- X59: 1) Changed footprint for spread spectrum part (U8) to be compatible with Cypress W245 part
2) Rewired spread spectrum part to use GPIOs 0 and 5
3) Added protection FETs to DDC lines
- X61: 1) Unswapped I2CSCL and I2CSDAT
2) Changed to I2C2 for LCD EDID detection
- X62: 1) Deleted R500-R503
2) Connected GPIO6 to SUS_STAT_L
- X64: 1) Changed crystal load caps to 18 pF
2) Added R101 to optionally ground TYPEDET
3) Added D12 protection diode pair for CVBS.
- X65: 1) Changed R400 to pullup to +3.3VSUS
- X68: 1) Changed R300 and R302 to NO STUFF so I2C1 lines not pulled up
- A02:
- X71: 1) Swapped input rails for switcher U13.
2) Added R/C across L39 and L40 for improved stability.
3) NO-STUFF C242 and C243.
4) Changed clock terminators to 100 ohms.
5) Changed R891 to 820 ohms 1%
- X73: 1) Added L406 to power IFP0PLLVDV from +3.3VRUN
- X74: 1) Added inverter for SUS_STAT in NVVDD voltage switch
- X76: 1) Connected crystal to GPU instead of SS chip
- X78: 1) Grounded power supplies for IFP1
- X79: 1) Replaced U16 with 2 discrete FETs, Q9 & Q10
2) Connected J1 pin 22 to 3.3VSUS.
3) Connected gate drive for Q4, Q7, and Q8 to 5VRUN
- X80: 1) Add power switches for 5VSUS and 3.3VSUS
2) Relabeled J1 P22 as DDCPOWER
- X82: 1) Changed decoupling caps at the AGP connector to the corresponding input rails 3.3VSUSIN and 5VSUSIN.
2) added EMI clip (M7)
- X83: 1) Added decoupling caps around the MOSFETs to switch 3.3VSUSIN and 5VSUSIN (C905-C908).
2) Added decoupling cap for 3.3VSUS add J1 (C909).
- X84: 1) Changed power switches Q101 and Q102 to P-channel. Remove R149, change R148 pullup to 5VSUSIN.
2) Changed drain connection for Q6 to 3.3VSUSIN.
- X87: 1) Added Q103 to isolate NV17 AGPVDDQ rail from system AGPVDDQ rail
2) Added C20 and C556 EMI caps near clock terminators.
3) Added R153 and R154
- X89: 1) Changed R400 to 3.3K, and R285 to 100 ohms and marked as NO_STUFF
- A03:
- X92: 1) Corrected connection of Q9 to FB2
2) Change value of R262 to 243 ohms 1% to set FBVDD to 2.58V
- X01: 1) Added linear LDO regulators for suspend operation
- X02: 1) Added R278 bypass option for Q11
- X03: 1) Added R279-282 gate pull-down resistors for switcher FETs
- X05: 1) Added C301 plane stitching cap for XTALIN/XTALOUT layer transition.
- X06: 1) Changed voltage setting resistors (R262 R264) for FBVDD
- X10: 1) Changed voltage setting resistors (R262 R264) for FBVDD. Set FBVDD to 2.50 V for 32 Meg (Samsung) SKUs. R262 = 2.67K, R264 = 1.5K
2) Changed voltage setting resistors for NVVDD, R265 => 1K 1%, R266 => 2K 1%
- A04:
- X11: 1) Replaced R258 with BAT54A to prevent power back-feed to 5VRUN
- X12: 1) Added R273 to allow U13 BSTC source from 5VSUS
- X13: 1) Added C304 and C305 as plane stitching caps for XTALOUTBUF reference plane transitions.
- X15: 1) Changed LDO enables to FBVDD, added C264 and C265 decoupling caps.
2) Changed BST1 to 12V drive, changed C236 to decouple BST1.
3) NO STUFF R279 and R282

PAGE OVERVIEW

- 1 top (this) page
2 1. AGP interface, core decoupling
3 2.a NV17 Frame Buffer
4 2.b Frame Buffer 0..63
5 2.b Frame Buffer 64...127
6 3.a Dual DAC, 1st VGA
7 3.b Dual DAC, 2nd VGA
8 4. Panel
9 5.a TV-out, video capture, stereo
10 5.b Spread Spectrum
11 6. Power supply
12 7. BIOS, Strapping

STUFF OPTION

MEANING

These 2 are mutually exclusive.

C3STAT
SUSC3STAT
TRIMVREFCG
CLKTERM
ALIN

C3_STAT_L is the source of AGPSTOP_.
(SUS_STAT_L or C3_STAT_L) is the source of AGPSTOP_.
On-board trim components for AGPVREFCG
Differential FB clock terminators.
Linear regulator U801 and associated components for analog 3.3V or GPU 2.8V.

These 2 are mutually exclusive.

A33LIN
A33SUS

U801 output to analog 3.3V
Analog 3.3V derived directly from 3.3VSUS

These 2 are mutually exclusive.

GPU33
PID
32MEG
64MEG
GATE12V
GATEBS

GPU 3.3V derived directly from 3.3VSUS
Parallel Panel ID bits
32 Meg frame buffer
64 Meg frame buffer
Gate drive for high-side FETs set directly to 12V
Gate drive for high-side FETs derived from bootstrap circuit
Adapter BIOS
System BIOS
Desktop GPU
GL GPU


These 2 are mutually exclusive.

ABIOS
SBIOS
DESK
WKSTN


- X16: 1) Changed BST1 back to bootstrap powered from +5VRUN, with C236 as bootstrap cap.
2) Added Shottky diode from BST2 to BST1 to aid startup.
- X17: 1) Added R287 and C227 as stuff option to allow 12V source for BST1.
- X18: 1) Add R272 as stuff option if 12V is used to power BST1
- X19: 1) Changed topology of RBST1 and BST1 for ease of layout.
- X20: 1) Added R109 and R111 terminators to GND for DVOCLKOUT lines.
- X21: 1) Connect SC1176 CL- pins to Vref (as recommended by Semtech)
- X22: 1) Changed C236 to .1 uF to reduce loading on BST2 when diode D23 is placed.
- X23: 1) Changed stuff option values for R264 to 1.4K for both 32 Meg and 64 Meg SKUs.
2) Added R247 in series with output of LDO U601
- X24: 1) Connected drain of Q103 to AGPVDDQ and source to AGPVDDQIN
- X25: 1) Changed Q1 and Q2 part numbers to 300-17311-0000-0100 for IRF7311 only
- X26: 1) Corrected C20 NVPN for 0402 cap.
2) Removed note on power supply page about 12V gate drive.
- X27: 1) Corrected R110, R107, C159, and C556 NVPN to match PCB footprint.

140-10072-0000-xxx
602-10072-0000-xxx

	NVIDIA Corporation 3535 Monroe St Santa Clara, CA 95051, USA			
	P72, NV17, 2M/4MX32 DDR, 32-64MB, RGB, TV-out, AGP4x			
	Size Custom	CAGE Code	DWG NO	Rev
Thursday, January 24, 2002	Scale		Sheet 1	of 12




1. AGP interface, core decoupling




NVIDIA Corporation
2701 San Tomas Expressway
Santa Clara, CA 95050, USA

P72, NV17, 2M/4MX32 DDR, 32-64MB, RGB, TV-out, AGP4x


Size	CAGE Code	DWG NO	Rev
Custom			
Scale			
Friday, January 18, 2002		Sheet	2 of 12






P72, NV17, 2M/4MX32 DDR, 32-64MB, RGB, TV-out, AGP4x


	Size Custom	CAGE Code	DWG NO		Rev
Friday, January 18, 2002	Scale			Sheet 5 of 12	







3.b Dual DAC , 2nd VGA


 nVIDIA	NVIDIA Corporation 2701 San Tomas Expressway Santa Clara, CA 95050, USA			
	P72, NV17, 2M/4MX32 DDR, 32-64MB, RGB, TV-out, AGP4x			
	Size Custom	CAGE Code	DWG NO	Rev
Thursday, January 24, 2002	Scale		Sheet	7 of 12







5.b Spread Spectrum Control

	NVIDIA Corporation 2701 San Tomas Expressway Santa Clara, CA 95050, USA			
	P72, NV17, 2M/4MX32 DDR, 32-64MB, RGB, TV-out, AGP4x			
	Size Custom	CAGE Code	DWG NO	Rev
Thursday, January 24, 2002	Scale		Sheet 9 of 12	





5.a TV out,video capture,stereo

	NVIDIA Corporation 2701 San Tomas Expressway Santa Clara, CA 95050, USA			
	P72, NV17, 2M/4MX32 DDR, 32-64MB, RGB, TV-out, AGP4x			
	Size Custom	CAGE Code	DWG NO	Rev
Thursday, January 24, 2002	Scale		Sheet 12 of 12	