





SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND

<p>CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC. © 2007 Advanced Micro Devices Inc. The AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for the purpose of manufacturing and testing the AMD Board. AMD makes no warranty, representation or agreement, expressed or implied, for the use of this schematic and design for any purpose other than the purpose for which it was provided. AMD makes no warranty, representation or agreement, expressed or implied, for the use of this schematic and design for any purpose other than the purpose for which it was provided. AMD makes no warranty, representation or agreement, expressed or implied, for the use of this schematic and design for any purpose other than the purpose for which it was provided. AMD makes no warranty, representation or agreement, expressed or implied, for the use of this schematic and design for any purpose other than the purpose for which it was provided.</p>	<p>Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario </p> <p>Date: Monday, October 29, 2007 Rev: 10 Sheet 1 of 1 20</p>
<p>Title: RH R760 V256 512/28MB DDR2-BG8A8 32/16Mx16 VO ddr No 102-B35004-00</p>	

NOTE: some of the PCIe testpoints will
be available through via on traces.



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
The AMD Board schematic and design is the exclusive property of AMD,
and is provided only to entities under a non-disclosure agreement
with AMD for evaluation purposes. Further distribution or disclosure
is strictly prohibited. Use of this schematic and design for any purpose
other than evaluation requires a Board Technology License Agreement
with AMD. AMD makes no representation or warranty of any kind
regarding this schematic and design, including, not limited to,
any implied warranty of merchantability or fitness for a particular
purpose, and disclaims responsibility for any consequences resulting
from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario




Date: Monday, October 29, 2007

Rev 10

Sheet 2 of 20

Title RH RV620 256/128MB DDR2-BGA84 32/16Mx16 VO dDVT No. 102-B35004-00



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario




Date: Monday, October 29, 2007 Rev 10
Sheet 5 of 20

Title RH RV620 256/128MB DDR2-BGA84 32/16Mx16 VO dQVI Doc No. 102-B35004-00



(8) M_MDA[63..0] <<>



M_MDA0
M_MDA1
M_MDA2
M_MDA3
M_MDA4
M_MDA5
M_MDA6
M_MDA7
M_MDA8
M_MDA9
M_MDA10
M_MDA11
M_MDA12
M_MDA13
M_MDA14
M_MDA15
M_MDA16
M_MDA17
M_MDA18
M_MDA19
M_MDA20
M_MDA21
M_MDA22
M_MDA23
M_MDA24
M_MDA25
M_MDA26
M_MDA27
M_MDA28
M_MDA29
M_MDA30
M_MDA31
M_MDA32
M_MDA33
M_MDA34
M_MDA35
M_MDA36
M_MDA37
M_MDA38
M_MDA39
M_MDA40
M_MDA41
M_MDA42
M_MDA43
M_MDA44
M_MDA45
M_MDA46
M_MDA47
M_MDA48
M_MDA49
M_MDA50
M_MDA51
M_MDA52
M_MDA53
M_MDA54
M_MDA55
M_MDA56
M_MDA57
M_MDA58
M_MDA59
M_MDA60
M_MDA61
M_MDA62
M_MDA63

PLACE MVREF DIVIDERS
AND CAPS CLOSE TO ASIC




DIVIDER RESISTORS	DDR2	GDDR3
MVREF TO 1.8V	100R	40.2R
MVREF TO GND	100R	100R






CHANNEL A: RANK 0 128MB DDR2



<p>CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC. © 2007 Advanced Micro Devices, Inc. This AMD RVP schematic and design is the exclusive property of AMD, and is provided only to facilitate under a non-disclosure agreement with the customer. AMD does not warrant or make any representation as to the accuracy or completeness of the information. Further distribution and reproduction is prohibited. Use of this schematic and design for any purpose other than that intended by AMD requires a valid distribution license. Each time this evaluation requires a valid distribution license Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, but not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.</p>	<p>Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario L3R 9V5</p>
<p>Title RH RV620 256/128MB DDR2-BGA48 32/16Mx16 VO</p>	<p>Date Monday, October 29, 2007 Rev 10</p>
<p>Sheet 8 of 20</p>	<p>Part 102-B35004-00</p>



List of supported foodprint

The following ICs are not necessarily evaluated by ATI, please refer to BOM for evaluation status

ANPEC APW7120/APW7065 (12V)

CAT CAT7583 (12V)

INTERSIL ISL6545



NEXSEM NX2114/2307

RICHTTEK RT9214/RT8101

OnSemi ON1582

uPI UP6101 (No Ext Vref in)

uPI UP6103 (with Ext Vref in, can use voltage console UP6261 to change Vout)






SMPS02- Regulator for MVDD
Vout = 1.8V ~ 2.85V

Part	Vout	RFB1	RFB2
0.8V Ref	2.03V (1.98V~2.08V)	4.99K p/n 3160499100G	3.24K p/n 3160324100G
	1.8V (1.78V~1.86V)	4.99K p/n 3160499100G	3.92K p/n 3160392100G

SMPS02 Specifications

	Nominal Value	Tolerance	Adjustable range / Note
Vin (power stage)	12V	+/-8% PCIe	ATX12V ver. 2.2 +/-5%
Vout	2V	+2%/-2%	1.8V - 2.85V
Vout ripple (DC)	50mVpp		
Iout	6Aavg, 8Adc_max		
Step load	3Amax		
Vout ripple (AC)	+/-10% or 20mVpp @ 3A step load		
Switching Freq.	~100kHz		TBD
Protections			



Layout guideline for Nexsem NX2114/2307

- 1- Position the controller (U703) such that L6484Epin1 is the closest to gate 1 of the MOSFETS. You can place the gate resistors R721 and R722 closest to the gate of the MOSFETS. Make the gate drive traces(PW MVDCD L and PW MVDCD H) as short and as wide as possible to reduce the trace inductance.
- 2- Place the bypass capacitors for Vcc as well as Boost caps as close to the controller as possible. They are C701, C702, C703, C704, C705, C706, C707, C708, C709, C710, C711, C712, C713, C714, C715, C716, C717, C718, C719, C720, C721, C722, C723, C724, C725, C726, C727, C728, C729, C730, C731, C732, C733, C734, C735, C736, C737, C738, C739, C740, C741, C742, C743, C744, C745, C746, C747, C748, C749, C750, C751, C752, C753, C754, C755, C756, C757, C758, C759, C760, C761, C762, C763, C764, C765, C766, C767, C768, C769, C770, C771, C772, C773, C774, C775, C776, C777, C778, C779, C780, C781, C782, C783, C784, C785, C786, C787, C788, C789, C790, C791, C792, C793, C794, C795, C796, C797, C798, C799, C800, C801, C802, C803, C804, C805, C806, C807, C808, C809, C810, C811, C812, C813, C814, C815, C816, C817, C818, C819, C820, C821, C822, C823, C824, C825, C826, C827, C828, C829, C830, C831, C832, C833, C834, C835, C836, C837, C838, C839, C840, C841, C842, C843, C844, C845, C846, C847, C848, C849, C850, C851, C852, C853, C854, C855, C856, C857, C858, C859, C860, C861, C862, C863, C864, C865, C866, C867, C868, C869, C870, C871, C872, C873, C874, C875, C876, C877, C878, C879, C880, C881, C882, C883, C884, C885, C886, C887, C888, C889, C890, C891, C892, C893, C894, C895, C896, C897, C898, C899, C900, C901, C902, C903, C904, C905, C906, C907, C908, C909, C910, C911, C912, C913, C914, C915, C916, C917, C918, C919, C920, C921, C922, C923, C924, C925, C926, C927, C928, C929, C930, C931, C932, C933, C934, C935, C936, C937, C938, C939, C940, C941, C942, C943, C944, C945, C946, C947, C948, C949, C950, C951, C952, C953, C954, C955, C956, C957, C958, C959, C960, C961, C962, C963, C964, C965, C966, C967, C968, C969, C970, C971, C972, C973, C974, C975, C976, C977, C978, C979, C980, C981, C982, C983, C984, C985, C986, C987, C988, C989, C990, C991, C992, C993, C994, C995, C996, C997, C998, C999, C1000.
- 3- Voltage amplifier compensation network. Place C714 close to the pin 7. Then, R741, R743, C715 and R742, C716 and C712.

CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices

This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario



Date: Monday, October 29, 2007

Sheet 9 of 20

Rev 4/


Title RH RV620 256/128MB DDR2-BGA84 32/16Mx16 VO dDVI Doc No. 102-B35004-00




Stitching Capacitors

THESE ARE STITCHING CAPACITORS. THEIR PLACEMENT IS LAYOUT DEPENDANT.

Place C490-492 near layer transitions (top/bottom). THIS IS LAYOUT DEPENDANT.



I2C control of VDDC/MVDD







Power up/down Sequencing

Power Sequence Circuit to ensure SMPS_EN is released after +12V_BUS and +3.3V_BUS are both in regulation.

- Node 1
Node 2 When +3.3V_BUS gets close to regulation, one of the two conditions of releasing SMPS_EN is active
Target ~ 900mV when +3.3 at min regulation (worse case)
Typical trigger when +3.3V ramps above 2.2V (650mV)
- Node 3 When +12V gets close to regulation, one of the two conditions of releasing SMPS_EN is active
Target ~ 1.25V when +12 at min regulation (worse case)
Typical trigger when +12V ramps above 10V (1.1V)


When +12V_BUS ramps above min Vbe, SMPS_EN will be held low



Power Play

VDDC Voltage Settings Using GPIOs

PWR_CNTL_1 GPIO_20	PWR_CNTL_0 GPIO_15	Output Voltage (V)		RE1=	RE2=
		RE1=	RE2=		
0	0				
0	1				
1	0				
1	1	1	0	1	Power-up Default



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario




Date: Monday, October 29, 2007
Sheet 11 of 20


Rev 10

Title RH RV620 256/128MB DDR2-BGA84 32/16Mx16 v0 d0w1 No. 102-B35004-00


LDO #2: Vin = 2.1V to 3.6V MAX Vout = +1.8V +/- 2% Iout = 0.8A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling




LDO #3: Vin = +1.4V to 2.087VMAX Vout = +1.1V +/- 2.5% Iout = 1.4A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling



Shared Power Rails



Regulators for +5V, +5V_VESA



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario




Date: Monday, October 29, 2007

Sheet 12 of 20


Rev 10

Title	RH RV620 256/128MB DDR2-BGA84 32/16Mx16 VO dDVI	Doc No.	102-B35004-00
-------	---	---------	---------------




Layout


Ind Signal High logic voltage

CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC. © 2007 Advanced Micro Devices This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement. Any use or reproduction of this schematic or design without the express written permission of AMD is prohibited. Further disclosure of this information is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, but not limited to, implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for consequences resulting from the use of the information included herein.		Advanced Micro Devices Inc.  1 Commerce Valley Drive East Markham, Ontario	
Date:	Monday, October 29, 2007	Rev	10
Sheet	13 of 16	VO	102-B35004-0
Title RH RV620 256/128MB DDR2-BG84 32/16Mx16 VO			

Place close to Connector
Pseudo differential RGB signals should be routed from the ASIC to the display connector without switching reference plane or running over split plane
Resistors are footprint options for the inductors. Footprints should be overlapped. (R1024-26)




Optional ESD Protection Diodes





SLIM VGA

DB15 pin	Standard VGA	DDC1 Host	DDC2B or DDC2B+ Host	DDC2AB Host	DDC1/2 Display
11	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Optional
12	Monitor ID bit 1	SDA	SDA	SDA	Optional
4	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Optional
15	Monitor ID bit 3	Open	SCIL	SCIL	Optional
9	N/C	+5V	+5V	+5V	Optional
Hardware Support	No	Yes	Yes	No	Yes

Based on VESA Display Data Channel (DDC) Standard Ver. 3 Dec. 15, 1997




Place close to Connector
SYNC and DDC should be routed from the ASIC to the display connector without switching reference plane or running over split plane




TMDS_2(Daul_Link) + DAC_1-CRT



Place close to Connector
Pseudo differential RGB signals should be routed from the ASIC to the display connector without switching reference plane or running over split plane




OVERLAP



SYNC and DDC should be routed from the ASIC to the display connector without switching reference plane or running over split plane

Optional ESD Protection Diodes



Place close to Connector

2X8 HEADER FOR VGA RIBBON CONNECTOR

TMD5_1(Single_Link) + DAC_2-CRT

CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.



Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario



Date: Monday, October 29, 2007
Sheet 15 of 20





Rev 10

Title RH RV620 256/128MB DDR2-BGA84 32/16Mx16 VO ddr No. 102-B35004-00



The 7-pin MiniDIN footprint allows one of the two MiniDINs:
 - 7-pin Svideo/Composite MiniDIN P/N 6071001500G
 - 4-pin Svideo MiniDIN P/N 6070001000G

CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC. © 2007 Advanced Micro Devices This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.		Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario	
Date: Monday, October 29, 2007		Rev 10	
Sheet 16 of 20		Doc No. 102-B35004-00	
Title RH RV620 256/128MB DDR2-BGA84 32/16Mx16 VO dQVI			



DVI/VGA SCREWS

ASSY-SCREW1

SCREW
JACKPOST, HEX, 3/16 AF, 4-40 INT/EXT
ASSY

ASSY-SCREW2

SCREW
JACKPOST, HEX, 3/16 AF, 4-40 INT/EXT
ASSY

ASSY-SCREW5

SCREW
PAN HD, PHILLIPS, 4-40 X 3/16L
ASSY

ASSY-SCREW3

SCREW
JACKPOST, HEX, 3/16 AF, 4-40 INT/EXT
ASSY

ASSY-SCREW4

SCREW
JACKPOST, HEX, 3/16 AF, 4-40 INT/EXT
ASSY

ASSY1

BRACKET


8020040100G

ASSY2


BRACKET
LP


8020040400G

MT1
MT_Hole 0.136_in.
DN



MT2
MT_Hole 0.136_in_6VIA
DN



<small>CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC. © 2007 Advanced Micro Devices This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.</small>		Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario		
Date: Monday, October 29, 2007		Rev 10		
Sheet 18 of 20		Doc No.		
Title RH RV620 256/128MB DDR2-BGA84 32/16Mx16 VO dQVI 102-B35004-00				

<div>AMD</div>			Title		Schematic No.		Date:	
			RH RV620 256/128MB DDR2-BGA84 32/16Mx16 VO dDVI		102-B35004-00		Monday, October 29, 2007	
			REVISION HISTORY					NOTE: This schematic represents the PCB, it does not represent any specific SKU. For Stuffing options (component values, DNI's, ...) please consult the product specific BOM. Please contact AMD representative to obtain latest BOM closest to the application desired.
Sch Rev	PCB Rev	Date	REAL REVISION DESCRIPTION					
01	00A	2007.05.07	START NEW SCHEMATIC. DERIVED FROM B170 (RV610) SCHEMATIC.					
02	00A	2007.05.17	p. 4 MR155/R155 FIX SHORT					
03	00A	2007.05.17	RM R7, NR7, R5, MB60, MR45, R45, R890, R1248, R1247, R1242, R1243, C853, C863; ADD R2, B890, MR890, C846; CHANGE R1022, R1023;					
04	00A	2007.05.22	REMOVE GND_TXVSSR, GND_PVSS; AG23 NOW NC - WAS SCHEM MISTAKE; ADD R858 FOR BUO; R858 CHANGE TO 1210;					
05	00A	2007.05.24	CTF: ADD Q1252, R1254, R1255, R1256, R1258, Q1253, Q1254, CHANGE U1250 TO SINGLE FF; UPDATE BLOCK DIAGRAM.					
06	00A	2007.05.25	LVTM: ADD R110, RM R109, MR109, R108, R107;					
07	00A	2007.05.28	LVTM: ADD C118, RM C104; REMOVE MR85, MR86 FOR SIMPLIFICATION;					
08	00A	2007.05.28	XTALIN/OUT: LAYOUT EASEMENT; REMOVE MR108 (R849 ALREADY THERE); LVTM: ADD C119 (LOWER COST OPTION); POWER SUPPLY: REMOVE R706, MR707, R606 & MR607;					
09	00A	2007.05.29	REMOVAL OF +5V: ADD R861, MR861, R862, REG861, R869, R863, R867; REMOVE MU830, U830, C830. R833, R834, C831, R832, MR832, R831, MR831; CONNECT DDC TO 5V_VESA;					
010	00A	2007.05.30	CHNG C858 TO 3.3VBUS; CONNECTION TO R845 CHNG; ADD R870, MR870, C867;					
011	00A	2007.05.30	REMOVE R4033; REMOVE B201-204; ADD R30-33 [PLACE NEAR ASIC]; REMOVE R3004, R3005;					
012	00A	2007.05.31	REMOVE C164-C166, C170, C172 PER SIMULATION RESULTS - THESE CAPS DO NOT IMPROVE DECOUPLING. RM TP860 (LAYOUT CONSTRAINTS. ALREADY ICT TP ON THAT NET);					
013	00A	2007.05.31	RM R154-R157, MR154-157 -> FUNCTIONALITY TAKEN BY EXISTING STRAPS. LAYOUT USE PLACE OF M/R154-7; ADD R7; RM MR706, MR606, B889, R863; ADD D861;					
014	00A	2007.05.32	ADD SOCKET SK1					
015	00A	2007.06.1	SK? CORRECTED TO SK1.					
016	00B	2007.06.25	NO NETLIST CHANGES; - MOUNTING HOLES CHANGED TO 3.175mm;					
017	00C	2007.10.01	p. 1 - CONNECT B7 TO GND (SEE PA RV6XX H1) - REMOVE R2. IT IS ALWAYS POPULATED, NO NEED TO ZERO OHM. THIS BOARD DOES NOT SUPPORT JTAG DEBUG; p. 11 - REMOVE R839. THIS CIRCUIT IS VERIFIED, THERE IS NO NEED TO BE ABLE TO DISCONNECT IT; p. 12 - REMOVE R870 - THIS OPTION NOT USED, VCNTRL MUST BE HIGHER THAN +3.3V; - MR870 REMOVED - ALWAYS POPULATED, DO NOT NEED ZERO OHM RESISTOR OPTION; - REMOVE R860 - WAS BRING UP ONLY OPTION; p. 17 - REPLACED FAN CIRCUIT WITH ONE THAT HAS FEEDBACK: - ADD R4033, R4031, R4019, R4034, R4006, R4035, Q4004, R4035, Q40002. R4009, R4011, Q4003, R4012, R4013;					

