GA102 GF SKU P-BOARD

350W, 384bit, GDDR6x x8 24GB DP + DP + DP + HDMI

TABLE OF CONTENTS

Page	Description
1	Table of Contents
2	BLOCK DIAGRAM
3	PCI EXPRESS
4	MEMORY: GPU PARTITION A/B
5	MEMORY: FBA PARTITION[31:0]
6	MEMORY: FBA PARTITION[63:32]
7	MEMORY: FBB PARTITION[31:0]
8	MEMORY: FBB PARTITION[63:31]
9	MEMORY: GPU PARTITION C/D
10	MEMORY: FBC PARTITION[31:0]
11	MEMORY: FBC PARTITION[63:32]
12	MEMORY: FBD PARTITION[31:0]
13	MEMORY: FBD PARTITION[63:32]
14	MEMORY: GPU PARTITION E/F
15	MEMORY: FBE PARTITION[31:0]
16	MEMORY: FBE PARTITION[63:32]
17	MEMORY: FBF PARTITION[31:0]
18	MEMORY: FBF PARTITION[63:32]
19	GPU: GND, NC
20	GPU: GPU POWER
21	GPU: NVVDD DECOUPLING
22	GPU: FBVDD DECOUPLING
23	GPU: MSVDD DECOUPLING
24	GPU: NVHS x16, FRAMELOCK
25	GPU: GPIO, THERMAL, JTAG, STEREO

Page	Description
26	IFPA UNUSED, IFPB UNUSED
27	IFPC HDMI/DP
28	IFPD DP
29	IFPE DP
30	IFPF DP
31	MISC. ROM, STRAPS
32	MISC. XTAL, PLL
33	PS: 5V
34	PS: PEX_DVDD, 1V8
35	PS: FBVDD CONTROLLER OVR4i
36	PS: FBVDD PH3 (PWM2) and PH2 (PWM3/4)
37	PS: FBVDD PH1 (PWM1) and PH4 (PWM3/4)
38	PS: FBVDD OUTPUT CAP NEAR VR
39	PS: FBVDD OUTPUT CAP NEAR MEMORY
40	PS: MSVDD CONTROLLER OVR4i
41	PS: MSVDD PH1 (PWM1) and PH2 (PWM2)
42	PS: MSVDD PH3 (PWM6) and PH4 (PWM3)
43	PS: MSVDD PH5 (PWM4) and PH6 (PWM5)
44	PS: MSVDD OUTPUT CAP
45	PS: NVVDD CONTROLLER OVR4i
46	PS: NVVDD PH1 (PWM1) and PH2 (PWM2)
47	PS: NVVDD PH3 (PWM3) and PH4 (PWM8)
48	PS: NVVDD PH5 (PWM3) and PH6 (PWM7)
49	PS: NVVDD PH7 (PWM6) and PH8 (PWM5)
50	PS: NVVDD PH9 (PWM4), PH10 (PWM4)

51	PS: NVVDD OUTPUT CAP (1/2)
52	PS: NVVDD OUTPUT CAP (2/2)
53	PS: INPUT SWITCH RTD3 FB1/5V/1V8
54	PS: INPUTS, FILTERING, MONITORING
55	PS: PREFILTER A/INA3221
56	PS: PREFILTER B
57	SEQ: 5V/1V8 EN & VPP LOAD SW
58	SEQ: NV, PEX, FB EN
59	SEQ: MISC
60	SEQ: 3V3_PEX VOLTAGE MONITOR
61	SEQ: EXT-12V ACCURATE V MONITORS
62	ZERO IDLE POWER MCU
63	FAN & NORTH LOGO LED
64	X/V LEDs
65	MECH & VR THERMAL PROTECTION
66	PCIE TERM
67	UNDER POWER BOOT & HOT UNPLUG

Page

Description

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA

NV_PN 600-1G136-0010-300

PAGE DETAIL

Table of Contents

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, MATERIALS) ARE BEINOR PROVIDED 'AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OF DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS, NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

PCB REV PG136-A03
BOM REV B

PG136-A03 PAGE 1 OF B DATE 26-JUN-2020

LUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


A


B


C


D


E


























































Page 22: GPU: FBVDD DECOUPLING

FBVDDQ





NVIDIA CORPORATION


2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA


NV_PN 600-1G136-0010-300


PCB REV PG136-A03 DATE 26-JUN-2020 BOM REV E


ASSEMBLY BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL PAGE DETAIL GPU: FBVDD DECOUPLING ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.











REMOVED 3X 1uF 0402 DUE TO SPACE RESTRICTION

NVIDIA CORPORATION


2701 SAN TOMAS EXPRESSWAY


SANTA CLARA, CA 95050, USA NV_PN 600-1G136-0010-300


PCB REV PG136-A03 DATE 26-JUN-2020 BOM REV


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO STUFF ASSEMBLY NOTES AND BOM NOT FINA









































Page 38: PS: FBVDD OUTPUT CAP PLACE NEAR POWER SUPPLY 8x SMD7343 330uF CO-LAYOUT WITH 48x 0805 22uF TOP WEST OF PCB 220uF BOT PCB CO-LAYOUT PCB CO-LAYOUT PCB CO-LAYOUT PCB CO-LAYOUT BACK WEST OF PCB BACK EAST OF PCB **NVIDIA CORPORATION** NV_PN 600-1G136-0010-300 ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY PCB REV PG136-A03 CONTAIN KNOWN AND UNKNOWN VIOLATIONS OF DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY MIDUSTRY STANDARDS.


IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS. DATE 26-JUN-2020


Page 39: PS: FBVDD OUTPUT CAP NEAR MEMORY PLACE NEAR MEMORY C2001
220uF
COMMON
20%
2V@105deg(
AL-Polymer
3A@105deg(
0.0090hm PCB CO-LAYOUT NVIDIA CORPORATION 2701 SAN TOMAS EXPRESSWAY ASSEMBLY BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL PAGE DETAIL PS: FBVDD OUTPUT CAP NEAR MEMORY SANTA CLARA, CA 95050, USA NV_PN 600-1G136-0010-300 ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS. PCB REV PG136-A03 DATE 26-JUN-2020 BOM REV

































Page 51: PS: NVVDD OUTPUT CAP (1/2) 20x SMD7343 330uF CO-LAYOUT WITH 120x 0805 22uF PCB CO-LAYOUT PCB CO-LAYOUT PCB CO-LAYOUT C1269 22uF 4V 20% X6S 0805 COMMON C2095
220uF
COMMON
20%
2V@105deg
AL-Polymer
3A@105deg
0.009ohm
SMD_7343 C2099
220uF
COMMON
20%
2V@105deg
AL-Polymer
3A@105degu
0.009ohm
SMD_7343 BACK WEST OF PCB **BACK WEST OF PCB NVIDIA CORPORATION** NV_PN 600-1G136-0010-300 ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY PCB REV PG136-A03 CONTAIN KNOWN AND UNKNOWN VIOLATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NO INDUSTRY STANDARDS AND SPECIFICATIONS. NO INDUSTRY STANDARDS AND SPECIFICATIONS. OF INDUSTRY STANDARDS AND SPECIFICATIONS. OF INDUSTRY STANDARDS.


IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS. DATE 26-JUN-2020




















Page 60: SEQUENCE: 3V3_PEX VOLTAGE MONITOR PEX3V3 or EXT8-1-12V Monitor Vth=2.7V (+/- 0.0405V/1.5%). Vhys(Typ)=0.01*Vth, Vhys(Max)=0.016*Vth

1) Suppose that at t=0s, Vin is greater than (2.7V + Vhys), Vreset=LOW. After Vin decreases to 2.7V (+/- 0.0405V), Vreset=floating.

2) Suppose that at t=0s, Vin is smaller than (2.7V), Vreset=floating. After Vin increases to [2.7V (+/- 0.0405V) + Vhys], Vreset=LOW. Route the trace to PEX Golden Finger Route the trace to EXT PWR CONN 54.4D> EXT8_1_12V PU=2K (PU CAN'T BE TOO LARGE DUE TO LARGE INPUT LEAKAGE CURRENT ON 'RST' PIN) 115-2473-000 PCB CO-LAYOUT Rtop Rbot VTH = 2.7V SENSE<VTH RST:Floating SENSE>VTH RST:0 RT9818E-27GB: \$\overline{\overline{\text{GND}}}{\overline{\text{GND}}}\$

Ib=3uA (typ), 8uA (Max)

Vreset=(1+Rtop/Rbot)*Vth+Rtop*Ib

Vreset (typ)=(1+0)*2.7V+1K*3uA=2.703V. **NVIDIA CORPORATION** 2701 SAN TOMAS EXPRESSWAY ASSEMBLY

BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL PAGE DETAIL


SEQ: 3V3_PEX VOLTAGE MONITOR SANTA CLARA, CA 95050, USA NV_PN 600-1G136-0010-300


PCB REV PG136-A03


BOM REV


PAGE 60 OF DATE 26-JUN-2020


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.











Page 66: PCI TERM 59.2D> 3.1A<> IN PEX_CLKREQ* 3.1A> PEX_PRSNT2_A 3.2A> PEX_PWRBRK C237 | 1pF PEX_PWRBRK_RC R200 0402 V% 40.20hm | I- GND | C240 | 1pF | PEX_PRSNT2_B_RC | R205 | 40.20hm | C0MMON | II | GND 3.2A> PEX_PRSNT2_B C1582 | 1pF PEX_PRSNT2_C_RC R1160 \ 0402 | \ 0402 | \ 0400 \ 0402 | \ COMMON | II- GND 3.3A> PEX_PRSNT2_C PLACE CLOSE TO B81 C418 | 1pF | PEX_PRSNT_RC* 3.1A> PEX_PRSNT* R307 40.20hm II- GND C419 | 1pF | PEX_RSVD8_RC | | 50V | 0.25pF | C0G 3.4A> PEX_RSVD8 R313 40.20hm II- GND 3.2A> PEX_RSVD3 C234 | 1pF PEX_RSVD3_RC R194 40.20hm | I+ GND 3.2A> IN PEX_RSVD5 PEX_RSVD5_RC R210 40.20hm | I- GND 3.3A> PEX_RSVD6 C243 | 1pF | PEX_RSVD6_RC | 50V R212 0402 \% \COMMON |I- GND 3.4A> IN PEX_RSVD7 NVIDIA CORPORATION 2701 SAN TOMAS EXPRESSWAY ASSEMBLY BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL PAGE DETAIL PCIE TERM SANTA CLARA, CA 95050, USA NV_PN 600-1G136-0010-300 ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS. 66 OF 67 PCB REV PG136-A03 PAGE 66 OF 67
DATE 26-JUN-2020 BOM REV B

