



PCI-EXPRESS EDGE CONNECTOR



Power Sequence Circuit to ensure SMPS_EN is released after +12V_BUS and +3.3V_BUS are both in regulation.

Node 1 When +12V BUS ramps above min Vbe, SMPS EN will be held low

Node 2 When +3.3V_BUS gets close to regulation, one of the two conditions of releasing SMPS_EN is active



Target ~ 900mV when +3.3 at min regulation (worse case)

Typical trigger when +3.3V ramps above 2.2V (650mV)

Node 3 When +12V gets close to regulation, one of the two conditions of releasing SMPS_EN is active

Target ~ 1.25V when +12 at min regulation (worse case)

Typical trigger when +12V ramps above 10V (1.1V)

SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND




ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600


Title	RH RV610 128MB DDR2-BGA84 16MX16 VO dDVI
-------	--


Size	Document Number	105-B170xx-00
------	-----------------	---------------

C	155 217 578 33		
Date:	Saturday, April 28, 2007	Sheet	1 of 19

2	1
---	---








ATI Technologies Inc.

1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title		RH RV610 128MB DDR2-BGA84 16MX16 VO dDVI	
Size	Document Number	105-B170xx-00	Rev
B			21
Date:	Saturday, April 28, 2007	Sheet	6 of 19

CHANNEL A: RANK 0 128MB DDR2





List of supported footprint

The following ICs are not necessarily evaluated by ATI, please refer to BOM for evaluation status

ANPEK APW7120/APW7065 (12V)

CAT CAT7583 (12V)

INTERSIL ISL6545

NEXSEM NX2114/2307

RICHTEK RT9214/RT8101


OnSemi ON1582

uPI UP6101 (No Ext_Vref in)


Layout guideline for Nexsem NX2114/2307

- 1-Position the controller (U703) such that LGATE(pin4) is the closest to gate of the MOSFETs. You can place the gate resistors R721 and R722 next to the gate of the MOSFETs. Make the gate drive traces (PW_VDDDC_LGD and PW_VDDDC_HGD) as short and as wide as possible to reduce the trace inductance.
- 2-Place the bypass capacitors for Vcc as well as Boot caps as close to the controller as possible. They are as follows:
Vcc bypass cap is C703, and Boot cap is C705.
- 3-Voltage amplifier compensation network. Place C714 close to the pin 7. Place the rest of the compensation network close to the pins 7 and 6. These are R710, R711, R713, C713 and R712, C711 and C712.


COMPENSATION CIRCUIT




FILTERED SMPS VCC



BOOT CIRCUIT





List of supported foodprint

The following ICs are not necessarily evaluated by ATI, please refer to BOM for evaluation status

ANPEC APW7120/APW7065 (12V)

CAT CAT7583 (12V)

INTERSIL ISL6545



NEXSEM NX2114/2307

RICHTEK RT9214/RT8101

OnSemi ON1582

uPI UP6101 (No Ext Vref in)

uPI UP6103 (with Ext. Vref in. can use voltage console UP6261 to change Vout)



SMPS02- Regulator for MVDD

Vout = 1.8V ~ 2.85V


Part	Vout	RFB1	RFB2
0.8V Ref	2.03V (1.98V–2.08V)	4.99K p/n 3160499100G	3.24K p/n 3160324100G
	1.8V (1.78V–1.86V)	4.99K p/n 3160499100G	3.92K p/n 3160392100G

SMPS02 Specifications


	Nominal Value	Tolerance	Adjustable range / Notes
Vin (power stage)	12V	+/-8% PCIe	ATX12V ver. 2.2 +/-5%
Vout	2V	+2%/ -2%	1.8V - 2.85V
Vout ripple (DC)	50mVpp		
Iout	6Aavg, 8Adc max		
Step load	3Amax		
Vout ripple (AC)	+/-10% or 200mVpp @ 3A step load		
Switching Freq.	~100kHz		TRD
Protections			




SENSATION CIRCUIT



FILTERED SMPS VCC



BOOT CIRCUIT



Layout guideline for Nexsem NX2114/2307

- 1-Position the controller (U703) such that LGate(pin4) is the closest to gate of the MOSFETs. You can place the gate resistors R711 and R712 next to the gate of the MOSFETs. Make the gate drive traces (PW_MVDDC_LGD and PW_MVDDC_HGD) as wide as possible and as close as possible to the gate inductance.
- 2-Place the bypass capacitors for Vcc as well as Boost caps as close to the controller as possible. They are as follows:
Vcc bypass cap is C703, and Boost cap is C705.
- 3-Voltage amplifier compensation network. Place C714 close to the pin 7. Place the rest of the compensation network close to the pins 7 and 6. These are R710, R711, R713, C713 and R712, C711 and C712.



ATI Technologies Inc.

1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title RH RV610 128MB DDR2-BGA84 16MX16 VO dDV

Size	Document Number
------	-----------------

Custom
Date: Saturday, April 28, 2007

Sheet 9 of 19



2

$$T_j(\text{rise})_{\text{max}} = 1.35W \times 50C/W(50 \sim 70\text{mm sq. Cu}) = 67.5C$$


12V (+VDDC_S)	R602 R701 or I
------------------	-------------------

$$P_{\text{Reach}} = 1.5\text{W}/5 = 300\text{mW} < 500\text{mW} * 70\%$$

LINEAR REGULATORS (12V IN OR 3.3V IN)





$$V_{OUT} = V_{ref} \times (1 + R_5/R_4)$$



$$V_{OUT} = V_{ref} \times (1 + R_5/R_4)$$


Memory Power Channel Source Selection




ASIC GPIO(x2) to control VDDC Voltage

VDDC Voltage Settings Using GPIOs

PWRCTRL_1 GPIO_20		PWRCTRL_0 GPIO_19	Output Voltage (V)		
		RF1=	RF1=	RF1=	
		RF2=	RF2=	RF2=	
0	0				
0	1				
1	0				
1	1	1	0	1	Power-up Default





THESE ARE STITCHING CAPACITORS. THEIR PLACEMENT IS LAYOUT DEPENDANT




Customer: 105-B170xx-00	21
Date: Saturday, April 28, 2007	Sheet 10 of 19


Power up/down Sequencing



Regulators for +5V, +5V_VESA and +5V_VESA2



$$V_{out}(V) = V_{ref} (1 + R_2/R_1)$$

LDO #2: Vin = 2.1V to 3.6V MAX Vout = +1.8V +/- 2% Iout = 0.8A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling


$$V_{OUT} = V_{ref} \times (1 + R_5/R_4)$$

R868 (0.5R 1/2W or 0R 1206), R864, R865 & C865: To Be Verified

LDO #3: Vin = +1.45V to 2.1VMAX Vout = +1.1V +/- 2% Iout = 1.1A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling



$$V_{OUT} = V_{ref} \times (1 + R_5/R_4)$$

R854, R855 (3.92K) & C855: To Be Verified

Shared Power Rails



 Place C490-492 near layer transitions (top/bottom).
THIS IS LAYOUT DEPENDENT.



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600


Title RH RV610 128MB DDR2-BGA84 16MX16 VO dDVI

Size	Document Number	105-B170xx-00
------	-----------------	---------------


Date: Saturday, April 28, 2007

Sheet 11 of 19




21



Place close to Connector
Pseudo differential RGB signals should be routed from the ASIC to the display connector without switching reference plane or running over split plane
Resistors are footprint options for the inductors. Footprints should be overlapped. (R1024-26)




Optional ESD Protection Diodes



SYNC and DDC should be routed from the ASIC to the display connector without switching reference plane or running over split plane

DB15 pin	Standard VGA	DDC1 Host	DDC2B or DDC2B+ Host	DDC2AB Host	DDC1/2 Display
11	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Optional
12	Monitor ID bit 1	Data from display	SDA	SDA	Optional
4	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Optional
15	Monitor ID bit 3	Open	SCL	SCL	Optional
9	N/C	+5V	+5V	+5V	Optional
Hardware Support	No	Yes	Yes	No	Yes
		50mA min 1A max	50mA min 1A max	50mA min 1A max	

Based on VESA Display Data Channel (DDC) Standard Ver. 3 Dec. 15, 1997



TMDS_2(Daul_Link) + DAC_1-CRT




ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600


Title: RH RV610 128MB DDR2-BGA84 16MX16 VO dDVI
Size: Document Number 105-B170xx-00
Date: Saturday, April 28, 2007 Sheet 13 of 18



Place close to Connector
Pseudo differential RGB signals should be routed from the ASIC to the display connector without switching reference plane or running over split plane




OVERLAP




SYNC and DDC should be routed from the ASIC to the display connector without switching reference plane or running over split plane

Optional ESD Protection Diodes



2X8 HEADER FOR VGA RIBBON CONNECTOR



TMD5_1(Single_Link) + DAC_2-CRT



ATI Technologies Inc.



1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title	RH RV610 128MB DDR2-BGA84 16MX16 VO dDVI		
Size	Document Number	105-B170xx-00	Rev
Custom			21
Date	Saturday, April 28, 2007	Sheet	14 of 18




C	105-B170xx-00			
Date:	Saturday, April 28, 2007	Sheet	15	of 19


LM63 is for RV610 BU, until built-in fan controller is verified.




For RV610 BU, to verify built-in fan controller with 2-pin fan



Warning: TS_FDO is not 5V tolerant. MAX sink current 1.65mA



CRITICAL TEMPERATURE FAULT



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title		RH RV610 128MB DDR2-BGA84 16MX16 VO dDVI	
Size	Document Number	105-B170xx-00	Rev
C			21
Date:	Saturday, April 28, 2007	Sheet	16 of 19

DVI/VGA SCREWS

ASSY-SCREW1
SCREW
JACKPOST, HEX, 3/16 AF, 4-40 INT/EXT
ASSY

ASSY-SCREW2
SCREW
JACKPOST, HEX, 3/16 AF, 4-40 INT/EXT
ASSY

ASSY-SCREW5
SCREW
JACKPOST, PAN HD, PHILLIPS, 4-40 X 3/16L
ASSY

ASSY-SCREW3
SCREW
JACKPOST, HEX, 3/16 AF, 4-40 INT/EXT
ASSY

ASSY-SCREW4
SCREW
JACKPOST, HEX, 3/16 AF, 4-40 INT/EXT
ASSY



ASSY1
BRACKET
8220040100G


ASSY2
BRACKET
LP
8220040400G


<Variant Name>



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title		RH RV610 128MB DDR2-BGA84 16MX16 VO dDVI	
Size	Document Number	105-B170xx-00	Rev
C			21
Date:	Saturday, April 28, 2007	Sheet	17 of 19





RV610 GDDR3-136 FH 6-Layer
REV 0