




APW7120 Application Circuit


APW7120 Application Circuit MS-V032 RV370









OPTION STRAPS










STRAPS	PIN	DESCRIPTION	ASIC DEFAULT
STRAP_B_PTX_PWRS_ENB	GPI00	Tansmitter Power Savings Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing 1	0
STRAP_B_PTX_DEEMPH_EN	GPIO1	Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled	0
PCIE_MODE(1:0)	GPIO(3:2)	00: PCI Express 1.0A mode (Grantsdale) 01: Kyreni-compatible mode 10: Kyreni-compatible mode 10: PCI Express 1.0 mode (Tumwatar) 11: Express 1.0 mode (Tumwatar) 11: Express 1.0 mode (Structural Internal Ioopback mode (Rx comerated directly to 17 x of PHY)	00
STRAP_B_PTX_IEXT	GPIO4	Transmitter Extra Current O: normal mode 1: extra current in Tx output stage - potential power savings for mobile mode	0
STRAP_FORCE_COMPLIANCE	GPIO5	Force chip to go to Compliance state quickly for Tester purposes 0: normal operational mode 1: compliance mode	0
STRAP_B_PPLL_BW	GPIO6	PLL Bandwidth 0: full PLL Bandwidth 1: reduced PLL bandwidth	0
STRAP_DEBUG_ACCESS	GPI08	Strap to set the debug muxes to bring out DEBUG signals even if registers are inaccessible.	0
ROMIDCFG(3:0)	GPIO(9,13:11)	If no ROM attached, comtrols chip IDis. If rom attached identifies ROM type 0,000 - No ROM, CHG, Du-0 1000 - No ROM, CHG, Du-0 1010 - reserved 10110 - reserved 10110 - reserved 10110 - reserved 10110 - Reserved ROM, chip IDis from ROM 1000 - Parallet ROM, chip IDis from ROM 1010 - Serial ROM, chip IDis from ROM 1010 - Serial ROM, chip IDis from ROM 1010 - Serial RASDB011 ROM (STM, chip IDis from ROM 1011 - Serial RASDB011 ROM (STM, chip IDis from ROM 1100 - Serial RASDB011 ROM (STM, chip IDis from ROM 1100 - Serial RASDB011 ROM (STM, chip IDis from ROM 1100 - Serial RASDB011 ROM (STM, chip IDis from ROM 1100 - Serial RASDB011 ROM (STM, chip IDis from ROM 1100 - Serial RASDB011 ROM (STM, chip IDis from ROM 1100 - Serial RASDB011 ROM (STM, chip IDis from ROM 1100 - Serial RASDB011 ROM (STM, chip IDis from ROM 1100 - Serial RASDB011 ROM (STM, chip IDis from ROM 1100 - Serial RASDB011 ROM (STM, chip IDis from ROM 1100 - Serial RASDB011 ROM (STM, chip IDis from ROM 1100 - Serial RASDB011 ROM (STM, chip IDis from ROM 1100 - Serial RASDB011 ROM (STM, chip IDis from ROM 1100 - Serial RASDB011 ROM (STM, chip IDis from ROM 1100 - Serial RASDB011 ROM (STM, chip IDis from ROM 1100 - Serial RASDB011 ROM (STM, chip IDis from ROM 1100 - Serial RASDB011 ROM (STM, chip IDis from ROM 1100 - Serial RASDB011 ROM (STM, chip IDis from ROM 1100 - Serial RASDB011 ROM (STM, chip IDIs from ROM 1100 - Serial RASDB011 ROM (STM, chip IDIs from ROM 1100 - Serial RASDB011 ROM (STM, chip IDIs from ROM 1100 - Serial RASDB011 ROM (STM, chip IDIs from ROM 1100 - SERIAL RASDB011 ROM (STM, chip IDIs from ROM 1100 - SERIAL RASDB011 ROM (STM, chip IDIs from ROM 1100 - SERIAL RASDB011 ROM (STM, chip IDIS from ROM 1100 - SERIAL RASDB011 ROM (STM, chip IDIS from ROM 1100 - SERIAL RASDB011 ROM (STM, chip IDIS from ROM 1100 - SERIAL RASDB011 ROM (STM, chip IDIS from ROM 1100 - SERIAL RASDB011 ROM (STM, chip IDIS from ROM 1100 - SERIAL RASDB011 ROM (STM, chip IDIS from ROM 1100 - SERIAL RASDB011 ROM (STM, chip IDIS from ROM 1100 - SERIAL RASDB011 ROM (STM	
VIP_DEVICE	DVPDATA_20 (VHAD0 net)	Indicates If any slave VIP host devices drove this in low during reset. 0 - Slave VIP host port devices present 1 - No slave VIP host port devices reporting presence during reset	

STRAP P	INTERRUPT	
LOW	ENABLED (DEFAULT)	
HIGH	DISABLED	

MEMORY TYPE STRAPS				
	Mem_Strap0	Mem_Strap1		
SAM	0	0		
INF	1	0		
HYN	0	1		
ELPIDA	1	1		







Place Resistors close to ASIC.

