

MEMORY CHANNEL A

TSOP Memory 64MB

MEMORY TERMINATIONS A

MA[14..0] MDA[63..0] QSA[7..0] CS0A# DQMA[0..7]
CASA# RASA# WEA# CKEA CLK01 CLK01#

MEMORY CHANNEL B

TSOP Memory 64MB


MEMORY TERMINATIONS B

MB[14..0] MDB[63..0] QSB[7..0] CS0B# DQMB[0..7]
CASB# RASB# WEA/B# CKEB/D CLKB01 CLKB01#

STRAPS

BIOS

ROMCS#



RV350


AGP/PCI

PRIMARY CRT LOGIC

VGA DB15 CONN

INTEGRATED TMDS LOGIC

DVI-I CONN and/or VGA Slim DB15 CONN



DEMUX

TVOUT Filters

TVOUT CONN

Secondary CRT LOGIC

POWER REGULATION

VDDC VDDC_CT MVDDC MVDDQ
PVDD TPVDD MPVDD
A2VDD Vref

+3.3V_BUS +5V_BUS +12V_BUS +VDDQ_BUS

AD31..0 CBE3..0 CPUCLK STOP# PAR REQ#
IRDY# GNT# TRDY# DEVSSEL# RESET#
FRAME# CLK INTR WBF# DBI_HI DBI_LO
AGPREF SBA[7..0] ST2..0 SB_STB SB_STB#
AD_STB1 AD_STB1# AD_STB0 AD_STB0# RBF#

AGP BUS 1X/2X/4X/8X

REFERENCE DESIGN

THESE SCHEMATICS ARE SUBJECT TO MODIFICATION AND DESIGN IMPROVEMENTS. PLEASE CONTACT ATI FIELD APPLICATION ENGINEERING BEFORE USING THE INFORMATION CONTAINED HEREIN.

RESTRICTION NOTICE


THESE SCHEMATICS CONTAIN INFORMATION WHICH IS PROPRIETARY TO AND IS THE PROPERTY OF ATI, AND MAY NOT BE USED, REPRODUCED OR DISCLOSED IN ANY MANNER WITHOUT EXPRESSED WRITTEN PERMISSION FROM ATI.



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600


| | | | |
|-------|--------------------------|--------------------------------|---------|
| Title | | AGP RV350 128M TSOP VGA DVI VO | |
| Size | Document Number | 105-A035XX-00 | Rev |
| B | | | 2 |
| Date: | Thursday, April 17, 2003 | Sheet | 1 of 16 |


LAYOUT NOTE: SOME OF THE CAPS BELOW MAY BE REMOVED IF SPACE IS AN ISSUE, ASK BEFORE REMOVING




Place C2 on left side of AGP connector

4X/8X AGP BUS





MEMORY CHANNEL A



MEMORY CHANNEL B

PLACE C351/152 VERY CLOSE TO ASIC

R56/57/58/59 CLOSE TO ASIC AS WELL

LAYOUT NOTE: SOME OF THE RESISTORS R51-54 MAY BE REMOVED IF SPACE IS AN ISSUE, ASK BEFORE REMOVING


FOR 2.5V VDDR1
MEMVMODE = VDDC
MEMVMODE1 = GND

FOR 1.8V VDDR1
MEMVMODE = GND
MEMVMODE1 = VDDC
SEE DESIGN GUIDE



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title AGP RV350 128M TSOP VGA DVI VO
Size Custom Document Number 105-A035XX-00
Date Thursday, April 17, 2003 Sheet 4 of 16 Rev 2




1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6

| | |
|------|-----------------|
| Size | Document Number |
| 6 | 105-A035XX-00 |

| | |
|-------|--------------------------|
| C | 100 71000701 00 |
| Date: | Wednesday, April 4, 2007 |
| Time: | 5:00 PM |



Vin = 3.3V AGP
Vout = 1.2V
Iout = Unknown (7A MAX at 350MHz) (load consumption)
Iout = 3A MAX (Power rail consumption)





ISL6522CB : SOIC

Vin = 5V AGP
Vout = 3.3V ~ 3.45V
Iout = 2.7A (330mA x 8) MAX, Burst Mode (load consumption)
Iout (5V) = 2A MAX (Power rail consumption)

ALT. 1: IRU REGULATOR



DO NOT USE MAXIM REGULATOR IF 12V INPUT IS USED!!!



1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

| | | | |
|-------|-----------------|--------------------------------|--|
| Title | | AGP RV350 128M TSOP VGA DVI VO | |
| Size | Document Number | 105-A035XX-00 | |
| C | | | |

| Part | NOTES |
|---------|--|
| MAX1954 | Do not install Cc1, Rc1 Do not install Cc2, Rc2 |
| ISL6522 | Do not install Cc2, Rc2 Install Cc1, Rc1 |




*** Indicate number of via required for the connection

| Part | Vout | R1 | R2 |
|--|----------------------|--------------------------------|--------------------------------|
| MAX1954 ISL6522 0.8V Ref | 1.2V | 1.00K 1% ATI P/N 3240100100 | 2.00K 1% ATI P/N 3240110100 |
| | 1.3V | 1.00K 1% ATI P/N 3240100100 | 1.6K 1% ATI P/N |
| | 1.62V | 1.00K 1% ATI P/N 3240100100 | 976R 1% ATI P/N 3240976000 |
| | 2.5V | 1.00K 1% ATI P/N 3240100100 | 475R 1% ATI P/N 3240475300 |
| | 3.3V TSOP Memory | 1.00K 1% ATI P/N 3240100100 | 324R 1% ATI P/N 3240332000 |
| | 3.45V TSOP Memory | 1.00K 1% ATI P/N 3240100100 | 301 1% ATI P/N 3240301000 |

New regulator for MVDDQ, 64MB MVDDC and MPVDD


| +MVDDC | Voltage Req. | Rmx1 | Rmx2 |
|---------|-------------------------|----------------------|-------|
| Hynix | 3.3V [-0.02V/+0.02V] | 1.07K | 3.32K |
| Samsung | 2.5V | OR P/N 3230000000 | DNI |

| +MVDDQ | Voltage Req. | Rqx1 | Rqx2 |
|--------|--------------|----------------------|------|
| | 2.5V | OR P/N 3230000000 | DNI |




Old regulator for MVDDQ (MEM IO) & VDDR1
 Vin = 3.3V AGP
 Vout = 2.5V
 Iout = 1200mA MAX
 Iout = 1000mA Est. MAX

| Type | Voltage Req. | Rq1 | Rq2 | +MVDDC | Rq3 | Rq4 |
|--------|-------------------------|------------------|------------------|--------------|-----------------|-----------------|
| Elpida | 1.8V [-0.09V/+0.18V] | 681R 3240681000 | 1.5K 3230015200 | 3.45V (TSOP) | 7.5K 3230075200 | 2.4K 3230024200 |
| | 2.5V | 1K 3240100100 | 1K 3240100100 | | | |
| | 2.6V | 4.75K 3240475100 | 4.32K 3240432100 | | | |




| REF2 | Rx1 | Rx2 |
|-----------------|----------------|----------------|
| 1.8V | 54.9R | 140R |
| [-0.02V/+0.02V] | P/N 3240054900 | P/N 3240140000 |
| 1.85V | 49.9R | 140R |
| [-0.01V/+0.01V] | P/N 3240049900 | P/N 3240140000 |

New regulator for VDDR4, PVDD, A2VDD and TPVDD




Regulator for +VDDC_CT (550mA)

Vin = 3.3V
Vout = 1.5V




Derived from VDDR4:



Old Regulator for +A2VDD (150mA)

Vin = +3.3V AGP
Vout = 2.5V




+A2VDD and GND_A2VSSN routed with at least 15 mil trace and not longer than 1.5 inch.

Regulator for +TPVDD (70mA)


Vin = +3.3V AGP
Vout = 1.7V

| | Rt1 | Rt2 |
|--------------------------|-----------------|------------------|
| 1.61V +0.01V/-0.01V | 432R 3240432000 | 1.5K 3230015200 |
| 1.69V +0.01V/-0.01V | 432R 3240432000 | 1.21K 3240121100 |
| 1.718V +0.01V/-0.01V | 562R 3240562000 | 1.5K 3230015200 |
| 1.8175V +0.01V/-0.01V | 681R 3240681000 | 1.5K 3230015200 |




Old Regulator for +VDDR4

Vin = 3.3V
Vout = 1.8V



Old regulator for +PVDD (30mA)


Vin = 3.3V AGP
Vout = 1.8V



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada L3T 7X6
(905) 882-2600

| | |
|-------|--------------------------------|
| Title | AGP RV350 128M TSOP VGA DVI VO |
| Size | Document Number 105-A035XX-00 |
| Date | Thursday, April 17, 2003 |
| Sheet | 8 of 16 |
| Rev | 2 |



TERMINATION FOR MEMORY CHANNEL A



CLOCK terminations

Change from 1:1 spacing to at least a 2.5:1 spacing between the pair

These resistors and caps must be placed to minimize any stubs. These must also be placed after the memory




ATI Technologies Inc.

1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 862-2600

Title: AGP RV350 128M TSOP VGA DVI VO
Size: Document Number 105-A035XX-00
Custn: 105-A035XX-00
Date: Thursday, April 17, 2003 Sheet 9 of 16



TERMINATION FOR MEMORY CHANNEL B



CLOCK terminations

Change from 1:1 spacing to at least a
2.5:1 spacing between the pair

These resistors and caps must be placed to minimize any stubs. These
must also be placed after the memory




ATI Technologies Inc.

1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 862-2600

| | | | |
|-------|--------------------------------|---------------|----------|
| Title | AGP RV350 128M TSOP VGA DVI VO | Rev | 1 |
| Size | Document Number | 105-A035XX-00 | |
| C | | | |
| Date | Thursday, April 17, 2003 | Sheet | 10 of 16 |

OPTION STRAPS



| STRAPS | PIN | DESCRIPTION | DEFAULT |
|-----------------|------------------------|---|-----------------------------|
| AGPFBSKEW(1:0) | GPIO(1:0) | AGP 1x clock feedback phase adjustment wrt refclk(cpusck) 00 - refclk slightly earlier than feedback 01 - refclk 1 tap earlier than feedback 10 - refclk 1 tap later than feedback 11 - refclk 2 taps earlier than feedback clock | 00 (internal pull-down) |
| X1CLK_SKWE(1:0) | GPIO(3:2) | Clock phase adjustment between x1 clk and x2clk 00 - 0 tap delay 01 - 1 tap delay 10 - 2 taps delay 11 - 3 taps delay | 00 (internal pull-down) |
| ROMIDCFG(3:0) | GPIO(9,13:11) | If no ROM attached, controls chip IDis. If rom attached identifies ROM type 0000 - No ROM, CHG_ID=0 0001 - No ROM, CHG_ID=1 0100 - reserved 0110 - reserved 1000 - Parallel ROM, chip IDis from ROM 1001 - Serial AT25F1024 ROM (Atmel), chip IDis from ROM 1010 - Serial AT45DB011 ROM (Atmel), chip IDis from ROM 1011 - Serial M25P16 ROM (ST), chip IDis from ROM 1100 - Serial M25P05 ROM (ST), chip IDis from ROM 1101 - Serial M25P01B ROM (ST), chip IDis from ROM | 1001 |
| ID_DISABLE | GPIO(8) | 0 - Normal operation 1 - Shuts the chip down by not responding to any config cycles In a system with two graphics chips, one on the motherboard, the other on add-in card, the strap can be used to disable one of the two through a jumper. | 0 (internal pull-down) |
| BUSCFG(2:0) | GPIO(6:4) | Controls bus type, CLK PLL select, and IDSEL 000 - 1.5V BUS -> AGP 4x, PLL clk, IDSEL=AD16 001 - 1.5V BUS -> AGP 4x, PLL clk, IDSEL=AD17 010 - 1.5V BUS -> AGP 1x2x, PLL clk, IDSEL=AD17 011 - 1.5V BUS -> AGP 1x2x, PLL clk, IDSEL=AD16 100 - 1.5V BUS -> AGP 1x2x, PLL clk, IDSEL=AD17 101 - 1.5V BUS -> AGP 1x2x, PLL clk, IDSEL=AD17 110 - 1.5V BUS -> AGP 1x, REF clk, IDSEL=AD16 111 - 1.5V BUS -> AGP 1x, REF clk, IDSEL=AD17 Note that for AGP configurations GPIO(4) acts as the IDSEL strap. For PCI it acts as the PLL bypass (33 or 66MHz) strap. | 000 (internal pull-down) |
| MULTIFUNC(1:0) | LCDDATA(17:16) | Multi-function device select 00 - single function device 01 - two function device. No AGP in either function 10 - two function device. AGP only in function 0 11 - two function device. AGP in both functions If BUSCFG pin based straps are set to PCI, then AGP will not be enabled in any function. See AGP function table below for detail on AGP ability claims. | 00 |
| VIP_DEVICE | LCDDATA(20) STRAP T | Indicates if any slave VIP host devices drove this in low during reset. 0 - Slave VIP host port devices present 1 - No slave VIP host port devices reporting presence during reset | 0 |

| STRAP P | INTERRUPT |
|---------|-------------------|
| LOW | ENABLED (DEFAULT) |
| HIGH | DISABLED |


| STRAPS | PIN | DESCRIPTION |
|---------------------|---------------------|--|
| DC_STRAP1 | LCDDATA12 | Internal TMDIS Enabled 0 - Disabled 1 - Enabled |
| DC_STRAP2 | LCDDATA13 | Video Capture Enabled 0 - Disabled 1 - Enabled THIS STRAP IS NOT PRESENT ON THIS CARD! |
| DC_STRAP4 DC_STRAP5 | LCDDATA15 LCDDATA19 | DAC2 Configuration 0 0 0 1 1 0 1 1 |
| DC_STRAP6 | LCDDATA18 | TVO Standard Default (Resistor pull-up and switch short to GND) 0 - PAL (on board resistor pull-down and switch closed) 1 - NTSC (on board resistor pull-up) |
| DC_STRAP3 | LCDDATA14 | Connected to Component TV-Out Detect pin Normally High, pulled low by Component TVO dongle |





ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 862-2600

Title: AGP RV350 128M TSOP VGA DVI VO
Size: Document Number 105-A035XX-00
Date: Thursday, April 17, 2003 Sheet 12 of 16


PRIMARY CRT






Place close to ASIC



SECONDARY CRT




Place close to ASIC




Place close to the output of the DAC1 filters

Keep length short, or another set of resistors may be needed



| | | |
|--|---|--|
| 4 | 3 | |
| OPTIONAL ESD/HOTPLUG PROTECTION DIODES | | |





Place close to CONNECTOR




This is for cutting return path



Place close to CONNECTOR





Three on top side, three at the bottom, spreaded high, middle and low vertically




ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

| | | | |
|-------|--------------------------|--------------------------------|----------|
| Title | | AGP RV350 128M TSOP VGA DVI VO | |
| Size | Document Number | 105-A035XX-00 | Rev |
| C | | | 2 |
| Date: | Thursday, April 17, 2003 | Sheet | 13 of 16 |


Component Place close to ASIC




TV Out (SVHS)



Jm2, Jm3, Jm4 use the same footprint



TV Out (Comp)




ATI Technologies Inc.

1 Commerce Valley Drive East
Markham, Ontario
Canada L3T 7X6
(905) 882-2600

| | | | |
|-------|--------------------------------|---------------|-------|
| Title | AGP RV350 128M TSOP VGA DVI VO | | |
| Size | Document Number | 105-A035XX-00 | Rev 2 |
| Date | Thursday, April 17, 2003 | Sheet 14 | of 16 |

PRIMARY DVI-I CONNECTOR



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

| | | | |
|-------|--------------------------|--------------------------------|---------------|
| Title | | AGP RV350 128M TSOP VGA DVI VO | |
| Size | B | Document Number | 105-A035XX-00 |
| Date: | Thursday, April 17, 2003 | Sheet | 15 of 16 |
| | | Rev | 2 |

CRT SCREWS

ASSY1
SCREW
JACKSCREW
(3rd part field)

ASSY2
SCREW
JACKSCREW
(3rd part field)

DVI SCREWS

ASSY3
SCREW
JACKSCREW
(3rd part field)

ASSY4
SCREW
JACKSCREW
(3rd part field)

MISC. BOARD PARTS

ASSY7
ANTISTATIC
BAG
6_X_11
(3rd part field)

ASSY8
BLANK
LABEL
1.50W_X_0.50H
ASSY

REF1
SCHEMATIC
105-A03500-00B
(3rd part field)

REF2
PCB
109-A03500-00B
(3rd part field)

REF5
ATI LOGO
LABEL
ATI_LOGO_LABEL

ASSY11
BRACKET
DVI DIN JACK 295
WRONG SYMBOL, MUST BE UPDATED LATER

MH101
HEATSINK

**PASSIVE
HEATSINK**
H103
HEATSINK Hc
Heatsink cross-hatched finned
45X45X10mm black amodize w/o
adhesive



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

| | | | |
|-------|--------------------------|--------------------------------|----------|
| Title | | AGP RV350 128M TSOP VGA DVI VO | |
| Size | Document Number | 105-A035XX-00 | Rev |
| B | | | 2 |
| Date: | Thursday, April 17, 2003 | Sheet | 16 of 16 |

| | | | | | |
|--------------------------------|--|---|--|--------------------------|--|
| Title | | Schematic No. | | Date: | |
| AGP RV350 128M TSOP VGA DVI VO | | 105-A035XX-00 | | Thursday, April 17, 2003 | |
| REVISION HISTORY | | | | Rev 2 | |
| Sch Rev | Date | REVISION DESCRIPTION | | | |
| 0 | 2002/11/27 | PRELIMINARY BASED ON A034 | | | |
| 1 | 2003/02/20 | Add AND gate footprint for AGP_MB_8X_Det#, delete C3 Change C62 and C68 to 2.2uF (no footprint change) GND_AVSS, GND_A2VSSN and GND_A2VSSQ grounded at 100nF decapling cap (layout change only) Swap memory address 12 and 13 (both channels) Change ceramic caps at the output of the regulator U810 to 10uF tant. Move C55 close to ASIC (Layout change) Add stitching caps between +MVDDC_Source and +5V_BUS (C1 and C17) Add 3 more 0R for Chassis and Digital GND | | | |
| 2 | 2003/03/17 2003/03/31 2003/04/08 2003/04/09 | (pg5) Update MAXIM compensation values (no footprint change) (pg5) Update IRF7413A (no footprint change) (pg5) Add 10uF C50 on TPVDD (pg8) Replace R286 and R284 with 805 footprint (pg2) Change crystal loading cap from 22pF to 15pF | | | |