



(12) VDDC


CORE REGULATOR VDDC




+VDDC=0.8*(1+(ER1592 / ER1597))










(14) Linear Regulators +3.3<u>V_BUS</u> +2.5<u>V_REF</u> ER124 15R Optional regulator for +1.1V Vout = 1.1V APL431BAC-TRL_SOT23-3-RH _U951_REFEN R953 + C953 1K 7 22uF C958 C957 C956 R952 1K Optional regulator for +1.8V Vout = 1.8V +3.3V_BUS R955 + C959 C955 C961 C965 1K 22uF_6.3V 10uF 10uF 10uF +12V_BUS ER304 121 EC135 EC134 10uF 10uF I31-01117F9-A30 Vout=1.25V* [1+(ER305/ER304)] **AMD** et 14 of 19 Doc No. 105-B665xx-00A Title RH RV730 512MB DDR2 DL-DVI DP HDMI FH 6









AMD				Title RH RV730 512MB DDR2 DL-DVI DP HDMI FH 6'			Schematic No. 105-B665xx-00A	Date: Saturday, July 26, 2008	
0	Ail			REVISION HISTORY	NOTE:	This schematic represent For Stuffing options (com Please contact AMD repre	is the PCB, it does not represent any specific aponent values, DNI , ? please consult the esentative to obtain latest BOM closest to the	SKU. product specific BOM. e application desired.	Rev 0
	Sch Rev	PCB Rev	Date	REVISION DESCRIPTION					
	0	00A	08/04/01	Initial design for RV730 GDDR3					
1									
l			5	4		3	2		1