



REVISION
HISTORY:

- Added two resistors for Droop Compensation
- Removed Link-B from design
- Added test point for FBVTT
- Added CAP to IFPBIOVDD
- Connected IFPBIOVDD to IFPAIOVDD

PAGE
SUMMARY


24. Strap Configurations


TRADE PRACTICE; OR INDUSTRY STANDARD							
A	B	C	D	E	F	G	H



Title		
<Title>		
Size	Document Number	Rev
A	<Doc>	<RevCo
Date:	Monday, February 23, 2004	Sheet 1 of 1


AGP 8X Interface






PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE
TO MEMORY!






MEMORY 8(16)Mx16DDR Partition C , Bits 0..31

PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE TO MEMORY!



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY) ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED, INCLUDING ANY IMPLIED WARRANTIES OF FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.



Place all filter components on the side nearest to the reference GND plane!

Route all signals only on
layers referenced to GND!

Don't split the reference
GND plane
beneath
an RGB signal!

[illegible]

The schematic diagram illustrates a 100-ps programmable delay circuit. It features four identical stages, each receiving a 100-ps input signal. Each stage is composed of a 100-ps delay block, a 100-ps delay block, and a 100-ps delay block. The output of each stage is connected to the input of the next stage. The final output is connected to a 100-ps delay block. The circuit is powered by a 1.8V supply and includes various passive components like resistors and capacitors.

Diagram illustrating the evolution of the Standard Model (SM) and various extensions over time (1970 to 2020).

The diagram shows the SM as a horizontal line. Extensions are indicated by lines branching off the SM at specific time points:

- SUSY** (Supersymmetry) branches off the SM around 1970 and ends around 1980.
- GUTS** (Grand Unified Theories) branches off the SM around 1980 and ends around 1990.
- string theory** branches off the SM around 1990 and continues to 2020.
- SO(10)** branches off the SM around 1970 and ends around 1980.
- E6** branches off the SM around 1980 and ends around 1990.
- E7** branches off the SM around 1990 and ends around 2000.
- E8** branches off the SM around 2000 and ends around 2010.
- E9** branches off the SM around 2010 and ends around 2020.


ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTE
PAGE	AND BOM NOT FINAL FOR POST-PROCESSING DETAIL


FOR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS FOR ANY PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE,

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE PROVIDED AS IS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS. NVIDIA ASSUMES NO LIABILITY FOR DAMAGES OF ANY KIND, INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, OR OTHER BUSINESS, AND EXPRESSLY DISCLAIMS SUCH LIABILITY. FOR MORE INFORMATION, SEE NVIDIA.COM. © 2016 NVIDIA CORPORATION. ALL RIGHTS RESERVED. NVIDIA, THE NVIDIA LOGO, AND "NVIDIA" ARE REGISTERED TRADEMARKS OF NVIDIA CORPORATION. ALL OTHER BRANDS AND PRODUCT NAMES ARE THE PROPERTY OF THEIR RESPECTIVE OWNERS. NVIDIA, THE NVIDIA LOGO, AND "NVIDIA" ARE REGISTERED TRADEMARKS OF NVIDIA CORPORATION. ALL OTHER BRANDS AND PRODUCT NAMES ARE THE PROPERTY OF THEIR RESPECTIVE OWNERS.

EXCEPT AS HEREIN SPECIFICALLY SET FORTH IN THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICES, OR INDUSTRY STANDARDS				
A	B	C	D	E

NOTE: NV36 HAS ON DIE PULL UPS ON TMD5 LINES .. EXTERNAL PULLUPS ADDED (FOR CYA) IN CASE ON-DIE CURRENT IS EXCESSIVE






<p>ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOMs, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE CONTAINED HEREIN UNDER THE PROVISIONS OF INTELLECTUAL PROPERTY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO THE MATERIALS. NVIDIA DISCLAIMS ALL WARRANTIES, INCLUDING THE WARRANTIES OF DESIGN, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, OR CUSTOM.</p>	<p>ASSEMBLY PAGE: 10</p>	<p>BASE LEVEL SCHEMATIC ONLY, COMMON A30, STUFF ASSEMBLY NOTE AND BOM FILES</p>
--	--------------------------	---

Primary Display (DACA), DB15 SLIM

DACA
RGB-FILTER


DACA VGA
connector



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE PROVIDED ON AN "AS-IS" BASIS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS. NVIDIA DISCLAIMS ANY WARRANTY REGARDING THE ACCURACY, COMPLETENESS, OR FITNESS FOR A PARTICULAR PURPOSE OF THE MATERIALS. NVIDIA DISCLAIMS ANY LIABILITY FOR DAMAGES OF ANY KIND. NVIDIA DISCLAIMS ANY LIABILITY FOR INTELLECTUAL PROPERTY VIOLATIONS. NVIDIA DISCLAIMS ANY LIABILITY FOR TRADE PRACTICES OR INDEMNIFICATION. NVIDIA DISCLAIMS ANY LIABILITY FOR INTELLECTUAL PROPERTY VIOLATIONS. NVIDIA DISCLAIMS ANY LIABILITY FOR TRADE PRACTICES OR INDEMNIFICATION.







MiniDIN VIDEO IN/OUT
CONNECTOR

PLACE COMPONENTS NEAR
CONNECTOR

[illegible]


ASSEMBLY PAGE	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND IS NOT FINAL. See detail.
---------------	---

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE
 HEREBY INCORPORATED INTO THE AGREEMENT BY REFERENCE. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS
 OR THE INFORMATION RECEIVED HEREFROM. IN NO EVENT SHALL NVIDIA BE LIABLE FOR ANY SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, INCLUDING LOST PROFITS, ARISING OUT OF OR
 FROM THE USE OF THE MATERIALS OR INFORMATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE
 OR COURSE OF PERFORMANCE.




Power Supply ...
TMDS/A3V3


TMDS IO Supply



TMDS PLL Supply




ANALOG 3V3




NET RULES

NET	PHYSICAL	VOLTAGE
A3V3	100MIL TRACE	3.30V
FBVDD	100MIL TRACE	3.30V
FBVDD0	100MIL TRACE	3.30V
FBVDD1	100MIL TRACE	3.30V
FBVDD2	100MIL TRACE	3.30V
FBVDD3	100MIL TRACE	3.30V
FBVDD4	100MIL TRACE	3.30V
FBVDD5	100MIL TRACE	3.30V
FBVDD6	100MIL TRACE	3.30V
FBVDD7	100MIL TRACE	3.30V
FBVDD8	100MIL TRACE	3.30V
FBVDD9	100MIL TRACE	3.30V
FBVDD10	100MIL TRACE	3.30V
FBVDD11	100MIL TRACE	3.30V
FBVDD12	100MIL TRACE	3.30V
FBVDD13	100MIL TRACE	3.30V
FBVDD14	100MIL TRACE	3.30V
FBVDD15	100MIL TRACE	3.30V
FBVDD16	100MIL TRACE	3.30V
FBVDD17	100MIL TRACE	3.30V
FBVDD18	100MIL TRACE	3.30V
FBVDD19	100MIL TRACE	3.30V
FBVDD20	100MIL TRACE	3.30V
FBVDD21	100MIL TRACE	3.30V
FBVDD22	100MIL TRACE	3.30V
FBVDD23	100MIL TRACE	3.30V
FBVDD24	100MIL TRACE	3.30V
FBVDD25	100MIL TRACE	3.30V
FBVDD26	100MIL TRACE	3.30V
FBVDD27	100MIL TRACE	3.30V
FBVDD28	100MIL TRACE	3.30V
FBVDD29	100MIL TRACE	3.30V
FBVDD30	100MIL TRACE	3.30V
FBVDD31	100MIL TRACE	3.30V
FBVDD32	100MIL TRACE	3.30V
FBVDD33	100MIL TRACE	3.30V
FBVDD34	100MIL TRACE	3.30V
FBVDD35	100MIL TRACE	3.30V
FBVDD36	100MIL TRACE	3.30V
FBVDD37	100MIL TRACE	3.30V
FBVDD38	100MIL TRACE	3.30V
FBVDD39	100MIL TRACE	3.30V
FBVDD40	100MIL TRACE	3.30V
FBVDD41	100MIL TRACE	3.30V
FBVDD42	100MIL TRACE	3.30V
FBVDD43	100MIL TRACE	3.30V
FBVDD44	100MIL TRACE	3.30V
FBVDD45	100MIL TRACE	3.30V
FBVDD46	100MIL TRACE	3.30V
FBVDD47	100MIL TRACE	3.30V
FBVDD48	100MIL TRACE	3.30V
FBVDD49	100MIL TRACE	3.30V
FBVDD50	100MIL TRACE	3.30V
FBVDD51	100MIL TRACE	3.30V
FBVDD52	100MIL TRACE	3.30V
FBVDD53	100MIL TRACE	3.30V
FBVDD54	100MIL TRACE	3.30V
FBVDD55	100MIL TRACE	3.30V
FBVDD56	100MIL TRACE	3.30V
FBVDD57	100MIL TRACE	3.30V
FBVDD58	100MIL TRACE	3.30V
FBVDD59	100MIL TRACE	3.30V
FBVDD60	100MIL TRACE	3.30V
FBVDD61	100MIL TRACE	3.30V
FBVDD62	100MIL TRACE	3.30V
FBVDD63	100MIL TRACE	3.30V
FBVDD64	100MIL TRACE	3.30V
FBVDD65	100MIL TRACE	3.30V
FBVDD66	100MIL TRACE	3.30V
FBVDD67	100MIL TRACE	3.30V
FBVDD68	100MIL TRACE	3.30V
FBVDD69	100MIL TRACE	3.30V
FBVDD70	100MIL TRACE	3.30V
FBVDD71	100MIL TRACE	3.30V
FBVDD72	100MIL TRACE	3.30V
FBVDD73	100MIL TRACE	3.30V
FBVDD74	100MIL TRACE	3.30V
FBVDD75	100MIL TRACE	3.30V
FBVDD76	100MIL TRACE	3.30V
FBVDD77	100MIL TRACE	3.30V
FBVDD78	100MIL TRACE	3.30V
FBVDD79	100MIL TRACE	3.30V
FBVDD80	100MIL TRACE	3.30V
FBVDD81	100MIL TRACE	3.30V
FBVDD82	100MIL TRACE	3.30V
FBVDD83	100MIL TRACE	3.30V
FBVDD84	100MIL TRACE	3.30V
FBVDD85	100MIL TRACE	3.30V
FBVDD86	100MIL TRACE	3.30V
FBVDD87	100MIL TRACE	3.30V
FBVDD88	100MIL TRACE	3.30V
FBVDD89	100MIL TRACE	3.30V
FBVDD90	100MIL TRACE	3.30V
FBVDD91	100MIL TRACE	3.30V
FBVDD92	100MIL TRACE	3.30V
FBVDD93	100MIL TRACE	3.30V
FBVDD94	100MIL TRACE	3.30V
FBVDD95	100MIL TRACE	3.30V
FBVDD96	100MIL TRACE	3.30V
FBVDD97	100MIL TRACE	3.30V
FBVDD98	100MIL TRACE	3.30V
FBVDD99	100MIL TRACE	3.30V
FBVDD100	100MIL TRACE	3.30V



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS. NVIDIA ASSUMES NO LIABILITY FOR DAMAGES, INCLUDING, BUT NOT LIMITED TO, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, OF ANY KIND, ARISING FROM OR OUT OF THE USE OF THE MATERIALS. NVIDIA ASSUMES NO LIABILITY FOR DAMAGES, INCLUDING, BUT NOT LIMITED TO, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, OF ANY KIND, ARISING FROM OR OUT OF THE USE OF THE MATERIALS.




FBVDDQ



power sequence control




stuff when fbvddq=fbvdd



FBVDD

IF FBVDDQ=FBVDD NO STUFF



Put the two caps close, and the two mos drain close


Straps


Assembly:
BIOS



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS. NVIDIA ASSUMES NO LIABILITY FOR DAMAGES, INCLUDING, BUT NOT LIMITED TO, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, OF ANY KIND, INCLUDING, BUT NOT LIMITED TO, LOSS OF PROFITS OR REVENUE, LOSS OF DATA, OR ANY OTHER SPECIAL DAMAGES. WITHOUT LIMITING THE GENERALITY OF THE FOREGOING, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS, ARE LIMITED TO THE MATERIALS PROVIDED BY NVIDIA.

PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE TO MEMORY!



NVIDIA CORPORATION 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA			
NV_PN	602-10191-base-sch		
ID		PAGE	
NAME	<RR_PAGE_TITLE>	DATE	28-OCT-2003

MEMORY 8(16)Mx16DDR Partition C, Bits 32..63

PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE TO MEMORY!

