




PCI-EXPRESS EDGE CONNECTOR



Place these caps last, ideally as close to the bus connector as possible



SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND



ATI Technologies Inc.


1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600


Title: PCI-E RV560LE 256MB GDDR3 Dual DL-DVI-H VIVO FH

Size: C Document Number: 105-A880xx-00C


Date: Tuesday, July 18, 2006

Sheet 1 of 20






Part 6 of 7



ATI Technologies Inc.


1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title	PCIE RV560LE 256MB GDDR3 Dual DL-DVI-I VIVO FH		
Size	Document Number	105-A880xx-00C	Rev
C			2
Date:	Tuesday, July 18, 2006	Sheet	6 of 20



GPIO PIN STRAP			ALTERNATE USE
GPIO_0	YES	VIDB_0 (OUTPUT)	
GPIO_1	YES	VIDB_1 (OUTPUT)	
GPIO_2	YES	VIDB_2 (OUTPUT)	
GPIO_3	YES	VIDB_3 (OUTPUT)	
GPIO_4	YES	VIDB_4 (OUTPUT)	
GPIO_5	YES	VIDB_5 (OUTPUT)	
GPIO_6	YES	LDAC (OUTPUT)	
GPIO_7	NO	PALNTSC TV (INPUT)	
GPIO_8	YES	-	
GPIO_9	YES	FLOW_CNTL_EN (OUTPUT)	
GPIO_10	NO	TESTOUT(8) (OUTPUT)	
GPIO_11	YES	TESTOUT(9) (OUTPUT)	
GPIO_12	YES	TESTOUT(10) (OUTPUT)	
GPIO_13	YES	TESTOUT(11) (OUTPUT)	
GPIO_14	NO	HPD_DV11 (HPD2) (INPUT)	
GPIO_15	NO	VIDH(8) (OUTPUT)	
GPIO_16	NO	12VEXT_DETECT (INPUT)	
GPIO_17	NO	T_INT(INPUT) & 12VEXT_DETECT#(INPUT)	

PIN BASED STRAPS



GPIO(0) - TX_PWRIS_ENB (Transmitter Power Savings Enable) TI PCIE FEATURE I
0: 50% Tx output swing for mobile mode
1: full Tx output swing (Default setting for Desktop)

GPIO(1) - TX_DEEMPH_EN (Transmitter De-emphasis Enable) TI PCIE FEATURE II
0: Tx de-emphasis disabled for mobile mode
1: Tx de-emphasis enabled (Default setting for Desktop)

GPIO(3,2) - Miscellaneous PCI-Express Modes
00: Halt impedance calibration before transmitter is enabled and enable receiver detection (Default setting for Desktop)
01: Allow impedance calibration to continue on in the background AFTER transmitter has been enabled and enable receiver detection.
10: Bypass common-mode detection & receiver detection and halt impedance calibration before TX_EN.
11: Short-circuit internal loopback and halt impedance calibration before TX_EN and enable receiver detection.

GPIO(4) - DEBUG_ACCESS: 0 for normal operation, 1 for debug mode

GPIO(6,5) - PLL_IBIAS_RD (Reduced mirror bias setting for PHY PLL) ATI PCIE FEATURE III
Provide 4 different IBIAS settings - Set to 00 for R520

GPIO(8) - FORCE_COMPLIANCE: 0 for Normal operation, 1 for Force into Compliance Mode

GPIO(9,13,11) - ROMIDCFG_0
1001 - 1M AT25F1024 ROM (Amei)
1010 - 1M AT45DB011 ROM (Amei)
1011 - 1M M25P10 ROM (ST)
1100 - 512K M25P05 ROM (ST) (ATI default)
1101 - 1M SST45F010 ROM (SST), 1M W48B512 ROM (WinBond), 512K W48B012 ROM (WinBond)
1110 - 1M SST25VF010 ROM (SST), 512K SST25VF012 ROM (SST)
1111 - 1M NX25F011B ROM (NexFlash)

VSYNC - VIP_DEVICE
0: Slave VIP host port devices present (use if Theater is populated)
1: No slave VIP host port devices reporting presence during reset (use for configurations without video-in)

HSYNC - DWINGRD ATI Feature I
This strapping allow a Workstation bonded part to be downgraded to a normal part on a board. This allow inventory management to better balance demand
0 - Device remain a Workstation grade part
1 - Part is downgraded to a Normal part


H2SYNC, V2SYNC, GENERICO - Star Memory System repair mode
000 - Default

MEMORY CONFIG ATI Board Feature I ATI Board Feature II
GPIO_15: 0 = 4 bank memory, 1 = 8 bank memory
DVP_CNTL_0: 0 = 1 rank of memory, 1 = 2 ranks of memory

VGA_DISABLE: 1 for disable (set to 0 for normal operation)






TV OUT STANDARD (Jumper position overwrite resistor settings)
0 - PAL TVO (Jumper position 2-3)
1 - NTSC TVO (Jumper position 1-2)

BACK_BIAS MODE and/or alternate voltages: Set to 0 for R520




ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title: PCIE RV560LE 256MB GDDR3 Dual DL-DVI-I VIVO F
Size: C Document Number: 105-A880xx-00C Rev: 2
Date: Tuesday, July 18, 2006 Sheet: 7 of 20



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title	PCIE RV560LE 256MB GDDR3 Dual DL-DVI-I VIVO	Rev	2
Size	Custom	Document Number	105-A880xx-00C
Date	Tuesday, July 18, 2006	Sheet	9 of 20



Regulator for MVDD
Vout = 1.8V ~ 2.85V



Part	Vout	RFB1	RFB2
0.8V Ref	2.03V (1.98V~2.08V)	4.99K p/n 3160499100G	3.24K p/n 3160324100G




ATI Technologies Inc.

1 Commerce Valley Drive East
 Markham, Ontario
 Canada, L3T 7X6
 (905) 882-2600

Title	PCIE RV560LE 256MB GDDR3 Dual DL-DVI-I VIVO	Rev	2
Size	Document Number	105-A880xx-00C	
Custom			
Date:	Thursday, July 20, 2006	Sheet	10 of 20





[3] A_R_DAC1
[3] A_G_DAC1
[3] A_B_DAC1



RGB should be routed from the ASIC to the display connector without switching reference plane or running over split plane

[3] CRT1DDCCDATA

[3] CRT1DDCCCLK

[1,3,7] A_HSYNC_DAC1

[3,7] A_VSYNC_DAC1



SYNC and DDC should be routed from the ASIC to the display connector without switching reference plane or running over split plane

[3] HPD1

A_R_DAC1_F
A_G_DAC1_F
A_B_DAC1_F

DDCCDATA_DAC1_R

DDCCCLK_DAC1_R

A_HSYNC_DAC1_R

A_VSYNC_DAC1_R

A_R_DAC1_F

A_G_DAC1_F

A_B_DAC1_F

DDCCDATA_DAC1_R

DDCCCLK_DAC1_R

A_HSYNC_DAC1_R

A_VSYNC_DAC1_R

A_R_DAC1_F

A_G_DAC1_F

A_B_DAC1_F

DDCCDATA_DAC1_R

DDCCCLK_DAC1_R

A_HSYNC_DAC1_R

A_VSYNC_DAC1_R

A_R_DAC1_F

A_G_DAC1_F

A_B_DAC1_F

DDCCDATA_DAC1_R

DDCCCLK_DAC1_R

A_HSYNC_DAC1_R

A_VSYNC_DAC1_R

A_R_DAC1_F

A_G_DAC1_F

A_B_DAC1_F

DDCCDATA_DAC1_R

DDCCCLK_DAC1_R

A_HSYNC_DAC1_R

A_VSYNC_DAC1_R

A_R_DAC1_F

A_G_DAC1_F

A_B_DAC1_F

DDCCDATA_DAC1_R

DDCCCLK_DAC1_R

A_HSYNC_DAC1_R

A_VSYNC_DAC1_R

A_R_DAC1_F

A_G_DAC1_F

A_B_DAC1_F

DDCCDATA_DAC1_R

DDCCCLK_DAC1_R

A_HSYNC_DAC1_R

A_VSYNC_DAC1_R

A_R_DAC1_F

A_G_DAC1_F

A_B_DAC1_F

DDCCDATA_DAC1_R

DDCCCLK_DAC1_R

A_HSYNC_DAC1_R




A_VSYNC_DAC1_R

A_R_DAC1_F

A_G_DAC1_F

A_B_DAC1_F


DDCCDATA_DAC1_R




DB15 pin	Standard VGA	DDC1 Host	DDC2B or DDC2B Host	DDC2AB Host	DDC1/2 Display
11	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Optional
12	Monitor ID bit 1	Monitor ID bit 1	Monitor ID bit 1	Monitor ID bit 1	Optional
4	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Optional
15	Monitor ID bit 3	Open	Open	Open	Optional
9	N/C	+5V	+5V	+5V	Optional
Hardware Support	No	Yes	Yes	No	Yes

Based on VESA Display Data Channel (DDC) Standard Ver. 3 Dec. 15, 1997

[3] TX2M
[3] TX2P
[3] TX4M
[3] TX4P
[3] TX1M
[3] TX1P
[3] TX3M
[3] TX3P
[3] TX0M
[3] TX0P
[3] TX5M
[3] TX5P
[3] TX6M
[3] TX6P





A_R_DAC1_F
A_G_DAC1_F
A_B_DAC1_F
A_VSYNC_DAC1_R




ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title: PCIE RV560LE 256MB GDDR3 Dual DL-DVH VIVO FH
Size: Document Number 105-A880xx-00C
Date: Tuesday, July 18, 2006 Sheet 13 of 20



ATI Technologies Inc.
 1 Commerce Valley Drive East
 Markham, Ontario
 Canada, L3T 7X6
 (905) 882-2600

Title		PCIE RV560LE 256MB GDDR3 Dual DL-DVI-I VIVO FH	
Size	Document Number	105-A880xx-00C	Rev
B			2
Date:	Thursday, July 13, 2006	Sheet	15 of 20




ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600



Title		PCIE RV560LE 256MB GDDR3 Dual DL-DVI-I VIVO FH	
Size	Document Number	105-A880xx-00C	Rev
B			2
Date:	Thursday, July 13, 2006	Sheet	16 of 20

CrossFire Card-Edge

Lower Cable Card Edge



Upper Cable Card Edge



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title	PCIE RV560LE 256MB GDDR3 Dual DL-DVH VIVO FH	Rev	2
Size	Document Number	105-A880xx-00C	
Custom			
Date	Thursday, July 13, 2006	Sheet	17 of 20

DVI/VGA SCREWS

- ASSY-SCREW1







SCREW
JACKSCREW
<3rd part field>
7020000800
- ASSY-SCREW2

SCREW
JACKSCREW
<3rd part field>
7020000800
- ASSY-SCREW5

SCREW
PAN_HEAD
7020001700
- ASSY-SCREW3

SCREW
JACKSCREW
<3rd part field>
7020000800
- ASSY-SCREW4

SCREW
JACKSCREW
<3rd part field>
7020000800



<Variant Name>



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title	PCIE RV560LE 256MB GDDR3 Dual DL-DVI-I VIVO FH		
Size	Document Number	105-A880xx-00C	Rev
C			2
Date:	Tuesday, July 18, 2006	Sheet	18 of 20



