









|   |            |  |   |   |                                |                                  |
|---|------------|--|---|---|--------------------------------|----------------------------------|
| Variant Name>   |            | 5  | 4 | 3 | 2                              | 1                                |
|  |            | Title<br>PCI-E RV380/370 128M TSOP VO-DMS59  |   |   | Schematic No.<br>105-A259xx-00 | Date:<br>Thursday, July 15, 2004 |
| REVISION HISTORY  |            |  |   |   |                                | Rev<br>3                         |
| Sch<br>Rev  | Date       | REVISION DESCRIPTION   |   |   |                                |                                  |
| 0 00A   | 2003-09-10 | PRELIMINARY BASED ON 105-A181xx-00A and 105-A200xx-00<br>- Use 402 R and C footprints as preferred<br>- (pg1) Add 0R bypass for PERST#, and use XOR spared gate for buffer<br>- (pg1) Keep only 1 100uF decoupling for +12V_BUS<br>- (pg1) Connect B3 of edge connector directly to +12V_BUS<br>- (pg2) Remove oscillator and change crystal to surface mount<br>- (pg2) Hard pull-down on TEST_Y/MCLK<br>- (pg2) Remove thermal interrupt, no provision for speed controlled fan<br>- (pg2) Remove redundant TPs<br>- (pg2) Pull-up on DVPCNTL_[3:0], remove RageTheater capture ports (VID/DVO[7:0])<br>- (pg2) DVOMode pull-up to 1.8V, set to 12-bit DVO (1.8V DVO I/O signalling)<br>- (pg3) Memory interface based on A198, remove Channel B<br>- (pg4) Remove power-up diodes<br>- (pg5, 6, 7) Redesigned power regulators<br>- (pg8, 9) Channel A only Series-Terminated TSOP interface (based on A200)<br>- (pg11, 12, 13) Front-end based on Low-Profile VGA/DVI + VO design (based on A200) |   |   |                                |                                  |
|   | 2003-09-22 | - (pg5) Add RC snubber circuit on switching regulator<br>- (pg7) Add R124 for power dissipation  |   |   |                                |                                  |
|   | 2004-01-13 | - (Layout) Change to 6 layer<br>- (pg2) Add series resistor for SI1162 DVO and control bus<br>- (pg4) Add C98 and C99 on PCIE_VDDR, remove C980<br>- (pg5) Remove +Vout_Switcher, add power sequence circuit, remove +A2VDD pull-up on bottom MOSFET<br>- (pg6) Remove MQ31, L12<br>- (pg6) Replace Q32 with CMPT3904 and add R1044, R1045 for +5V regulator<br>- (pg6) Add R1043 and R1046 for +5V_DDC power and add preferred option of +5V from Opamp regulator, add R146 for PCIE_PVDD18 power sequence<br>- (pg7) Add L4 for +PCIE_PVDD18 to +1.8V<br>- (pg7) Remove Opamp regulator circuits<br>- (pg12) Swapping HPD pins, add +5V_DDC power option<br>- (pg12) Remove TVO signals from DMS-59 connector<br>- (pg14) Change SI164 ext TMDS chip to SI1162   |   |   |                                |                                  |
|   | 2004-01-28 | - (pg4) Remove C979, C981, C982, C983, C984 and C985<br>- (pg13) Change one set of filter capacitor to digital GND<br>- (pg02, 10) Change +VDD_DVO to +VDDR4   |   |   |                                |                                  |
| 1 00B   | 2004-04-15 | - (pg04) Remove CP2, CP3, CP4, CP5, CP6, CP8, CP9, CP10 and CP11, dual-footprint<br>- (pg05) Add MR357 for power sequencing<br>- (pg06) Remove R6, +5V reg is not required for VESA compliance<br>- (pg06) Remove C986, C987, C988, C989, C990, C991, C992 and C993, dual-footprint<br>- (pg06) Add C800 for stability<br>- (pg07) Remove MC306 and MC308<br>- (pg11, 12, 13) Remove R991, R992, R993, R997, R998 and R999 for joined ground<br>- (pg12 and 14) Correct R318 and R606 short for HPD<br>- (pg12) Add +5V_VESA and +5V_VESA2 power regulator, remove B21 and F1, add C442<br>- (pg13) Delete R513 and R514 for EMI, connect TVO shield directly to Chassis GND   |   |   |                                |                                  |
| 2 00C   | 2004-06-10 | - (Layout) EMI changes<br>Remove int. TMDS ground guard<br>Move ext. TMDS to inner layer<br>Move DVO bus from layer 3 to layer 4<br>- (pg6) change +VDDC_CT source from +3.3V_BUS<br>- (pg6) change +PCIE_VDDR optional regulator reference from +3.3V_BUS to +PCIE_PVDD18<br>- (pg14) change TMDS differential pairs termination resistors and capacitors to 402 footprint<br>- (pg14) change AVCC, PVDD, VCC decoupling caps to 402 footprint and add 10uF filtering, spearate PVCC1, PVCC2, AVCC1 and AVCC2.<br>- (pg14) remove R319, R320, R620 and R625 redundant straps  |   |   |                                |                                  |
| 3 00  | 2004-07-15 | - No schematic change. Layout changes only.  |   |   |                                |                                  |
|   |            | 5  | 4 | 3 | 2                              | 1                                |



# PCI-EXPRESS EDGE CONNECTOR




| SYMBOL LEGEND |                |
|---------------|----------------|
| DNI           | DO NOT INSTALL |
| #             | ACTIVE LOW     |
|               | DIGITAL GROUND |
|               | ANALOG GROUND  |



IT IS RECOMMENDED TO ALLOW SERIES RESISTOR FOOT PRINTS ON THE INDICATED AGP CONTROL SIGNALS TO ADDRESS ANY LAYOUT NOISE RELATED SIGNAL DAMPING REQUIREMENTS




| VDDR1 | MEMVMODE_0 | MEMVMODE_1 |
|-------|------------|------------|
| 1.8V  | GND        | +VDDC_CT   |
| 2.5V  | +VDDC_CT   | GND        |
| 2.8V  | +VDDC_CT   | +VDDC_CT   |




# Regulator for VDDC (ASIC Core)

Vout = 1.2V ~ 1.3V

## ALT. 1: MAXIM REGULATOR




## ALT. 2: INTERSIL REGULATOR



ISL6522CB : SOIC


| *** Indicate number of power via required for the connection |                         |
|--|-------------------------|
| Part   | NOTES                   |
| MAX1954  | Do not install Cc1, Rc1 |
| ISL6522  | Install Cc1, Rc1        |


| Part    | Vout     | R1                             | R2                             |
|---------|----------|--------------------------------|--------------------------------|
| MAX1954 | 1.2V     | 1.00K 1%<br>ATI P/N 3240100100 | 2.00K 1%<br>ATI P/N 3240200100 |
| ISL6522 | 0.8V Ref | 1.00K 1%<br>ATI P/N 3240100100 | 1.78K 1%<br>ATI P/N 3240178100 |
|         | 0.8V Ref | 1.00K 1%<br>ATI P/N 3240100100 | 1.6K 1%<br>ATI P/N 3240162100  |



Circuit to hold PCI-E voltage low and wait for +VDDC for proper power sequence

| +VDDC | Rq3  | Rq4  |
|-------|------|------|
| +1.3V | 1.5K | 2.4K |
| +1.2V | 1.5K | 3K   |







| Voltage Req. | R1                         | R2                         |
|--------------|----------------------------|----------------------------|
| 0.8V         | 150R<br>P/N 3160150000 402 | 71.5R<br>P/N 324075R500    |
| 1.25V        | 100R<br>P/N 3160100000 402 | 100R<br>P/N 3160100000 402 |
| 1.5V         | 100R<br>P/N 3160100000 402 | 150R<br>P/N 3160150000 402 |
| 1.8V         | 54.9R<br>P/N 3240054900    | 140R<br>P/N 3240140000     |
| 1.84V        | 49.9R<br>P/N 3240049900    | 140R<br>P/N 3240140000     |

| Voltage Req. | Rx1 for 1.25V Ref                                | Rx2 for 1.25V Ref              |
|--------------|--|--------------------------------|
| 1.5          | 432R<br>P/N 3240432000                           | 2.15K<br>P/N 3240215100        |
| 1.55         | 475R (402, 1%)<br>P/N 3160475000                 | 2K (402, 1%)<br>P/N 3160200100 |
| 1.6V         | 432R<br>P/N 3240432000                           | 1.5K<br>P/N 3240150100         |
| 1.7V         | 432R<br>P/N 3240432000                           | 1.21K<br>P/N 3240121100        |
| 1.8175V      | 681R<br>P/N 3240681000 603<br>P/N 3160681000 402 | 1.5K<br>P/N 3240015200         |


| Voltage Req. | Ry1 for 2.5V Ref                                | Ry2 for 2.5V Ref                  |
|--------------|---|-----------------------------------|
| 3.3V         | 1.07K<br>P/N 3240107100                         | 3.32K<br>P/N 3240332100           |
| 2.7V         | 301R (402, 1%)<br>P/N 3160301000                | 3.32K<br>P/N 3240332100           |
| 2.65V        | 301R (402, 1%)<br>P/N 3160301000                | 4.99K (402, 1%)<br>P/N 3160499100 |
| 2.61V        | 221R (402, 1%)<br>P/N 3160221000                | 4.99K (402, 1%)<br>P/N 3160499100 |
| 2.5V         | DNI<br>P/N 3230000000 603<br>P/N 3150000000 402 | DNI                               |




**Alt. regulator for +PVDD**  
Vout = 1.8V  
Iout = 30mA MAX




**Alt. regulator for +MPVDD**  
Vout = 1.8V  
Iout = 10mA MAX



**Alt. regulator for +TPVDD**  
Vout = 1.65V ~ 1.85V  
Iout = 20mA MAX




**Alt regulator for +5V**  
Vout = 5V  
Iout = 10mA MAX (+5V)




**Alt. regulator for +MVDDC**  
Vout = 2.5V ~ 2.6V  
Iout = 500mA MAX

| Voltage Req.             | Rm1           | Rm2           |
|--------------------------|---------------|---------------|
| 3.34V<br>[-0.04V/+0.04V] | 4.32K         | 2.55K         |
| 3.45V<br>[-0.04V/+0.04V] | 4.32K         | 2.43K         |
| 2.5V<br>[-0.03V/+0.03V]  | 1K 3240100100 | 1K 3240100100 |




**Alt regulator for +MVDDQ**  
Vout = 2.5V ~ 2.6V  
Iout = 200mA MAX

| Voltage Req.            | Rq1              | Rq2              |
|-------------------------|------------------|------------------|
| 1.8V<br>[-0.09V/+0.18V] | 681R 3240681000  | 1.5K 3230015200  |
| 2.5V                    | 1K 3240100100    | 1K 3240100100    |
| 2.6V                    | 4.75K 3240475100 | 4.32K 3240432100 |



**Alt regulator for +VDDC\_CT**  
Vout = 1.5V  
Iout = 150mA MAX




|        | Rt1                           | Rt2                                |
|--------|-------------------------------|------------------------------------|
| 1.52V  | 432R 3240432000<br>3160432000 | 2.15K 3160215100                   |
| 1.61V  | 432R 3240432000               | 1.5K 3230015200<br>1.5K 3160150100 |
| 1.69V  | 432R 3240432000               | 1.21K 3240121100                   |
| 1.718V | 562R 3240562000               | 1.5K 3230015200<br>1.5K 3160150100 |
| 1.75V  | 604R 3160604000               | 1.5K 3230015200<br>1.5K 3160150100 |
| 1.8V   | 604R 3160604000               | 1.37K 3160137100                   |


**ATI Technologies Inc.**  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada L3T 7X5  
(905) 882-2600

Part Number: **PCI-E RV380/370 128M TSOP VO-DMS59**  
Document Number: **105-A259xx-00**  
Date: Thursday, July 15, 2004 Sheet 6 of 16

Alt. regulator for +A2VDD  
Vout = 2.5V  
Iout = 120mA MAX




Alt. regulator for PCIE\_PVDD\_18  
Vout = 1.82V  
Iout = 500mA MAX





Need at least a 10uF Tant.  
output cap for stability  
Min. Load Current: 10mA

Optional when +Vout\_Switcher is above 1.2V











Rails derived from +VDDR4

- +AVDD: 10mA MAX
- +A2VDDQ: 20mA MAX
- +VDDO\_I\_PINS: 20mA MAX
- +TXVDDR\_PINS: 20mA MAX












## OPTION STRAPS




| STRAPS                 | PIN                    | DESCRIPTION   | ASIC DEFAULT |
|------------------------|------------------------|---|--------------|
| STRAP_B_PTX_PWRS_ENB   | GPIO0                  | Transmitter Power Savings Enable<br>0: 50% Tx output swing for mobile mode<br>1: full Tx output swing   | 0            |
| STRAP_B_PTX_DEEMPH_EN  | GPIO1                  | Transmitter De-emphasis Enable<br>0: Tx de-emphasis disabled for mobile mode<br>1: Tx de-emphasis enabled   | 0            |
| PCIE_MODE(1:0)         | GPIO(3:2)              | 00: PCI Express 1.0A mode (Grantsdale)<br>01: Kyriene-compatible mode<br>10: PCI Express 1.0 mode (Tumwater)<br>11: PCI Express 1.0A mode and short-circuit internal loopback mode (Rx connected directly to Tx of PHY)   | 00           |
| STRAP_B_PTX_IEXT       | GPIO4                  | Transmitter Extra Current<br>0: normal mode<br>1: extra current in Tx output stage - potential power savings for mobile mode  | 0            |
| STRAP_FORCE_COMPLIANCE | GPIO5                  | Force chip to go to Compliance state quickly for Tester purposes<br>0: normal operational mode<br>1: compliance mode  | 0            |
| STRAP_P_PLL_BW         | GPIO6                  | PLL Bandwidth<br>0: full PLL Bandwidth<br>1: reduced PLL bandwidth  | 0            |
| STRAP_DEBUG_ACCESS     | GPIO8                  | Strap to set the debug muxes to bring out DEBUG signals even if registers are inaccessible.   | 0            |
| ROMIDCFG(3:0)          | GPIO(9,13:11)          | If no ROM attached, controls chip IDis. If rom attached identifies ROM type<br>0000 - No ROM, CHG_ID=0<br>0001 - No ROM, CHG_ID=1<br>0100 - reserved<br>0110 - reserved<br>1000 - Parallel ROM, chip IDis from ROM<br>1001 - Serial AT25F1024 ROM (Atmel), chip IDis from ROM<br>1010 - Serial AT45C08011 ROM (Atmel), chip IDis from ROM<br>1011 - Serial M25P10 ROM (ST), chip IDis from ROM<br>1100 - Serial M25P05 ROM (ST), chip IDis from ROM<br>1101 - Serial NX25F011B ROM (ISSI), chip IDis from ROM |              |
| VIP_DEVICE             | DVPDATA_20 (VHAD0 net) | Indicates if any slave VIP host devices drove this in low during reset.<br>0 - Slave VIP host port devices present.<br>1 - No slave VIP host port devices reporting presence during reset   |              |

| STRAP P | INTERRUPT         |
|---------|-------------------|
| LOW     | ENABLED (DEFAULT) |
| HIGH    | DISABLED          |


| MEMORY TYPE STRAPS |            |            |
|--------------------|------------|------------|
|                    | Mem_Strap0 | Mem_Strap1 |
| SAM                | 0          | 0          |
| INF                | 1          | 0          |
| HYN                | 0          | 1          |
| ELPIDA             | 1          | 1          |



## PRIMARY CRT



## 2nd CRT



**VESA Multi-Display Interface DMS-59 Connector**

**Connector 1**

| Signals | Mapping           |
|---------|-------------------|
| VGA:    | DAC1              |
| DVI:    | External TMDS     |
| HPD:    | External TMDS HPD |
| DDC:    | CRT1 DDC          |
| 5V:     | +5V_VESA          |

**Connector 2**

| Signals | Mapping                      |
|---------|------------------------------|
| VGA:    | DAC2 (TVDAC)                 |
| DVI:    | Internal/Integrated TMDS     |
| HPD:    | Internal/Integrated TMDS HPD |
| DDC:    | DVI DDC                      |
| 5V:     | +5V_VESA2                    |

**EMI Capacitors, place close to connector**

Capacitors: C520 22pF, C521 22pF, C522 22pF, C523 22pF, C524 82pF, C525 82pF

**ATI Technologies Inc.**  
 1 Commerce Valley Drive East  
 Markham, Ontario  
 Canada L3T 7X5  
 (905) 882-2600

**PCI-E RV380/370 128M TSOP VO-DMS59**  
 Document Number: 105-A259xx-00  
 Date: Thursday, July 15, 2004

[illegible]

**VESA Multi-Display Interface DMS-59 Connector**

**Connector 1**

| Signals | Mapping           |
|---------|-------------------|
| VGA:    | DAC1              |
| DVI:    | External TMDS     |
| HPD:    | External TMDS HPD |
| DDC:    | CRT1 DDC          |
| 5V:     | +5V_VESA          |


**Connector 2**

| Signals | Mapping                      |
|---------|------------------------------|
| VGA:    | DAC2 (TVDAC)                 |
| DVI:    | Internal/Integrated TMDS     |
| HPD:    | Internal/Integrated TMDS HPD |
| DDC:    | DVI DDC                      |
| 5V:     | +5V_VESA2                    |

**EMI Capacitors, place close to connector**

ATI Technologies Inc.  
 1 Commerce Valley Drive East  
 Markham, Ontario  
 Canada L3T 7X5  
 (905) 882-2600

ATI  
 PCI-E RV380/370 128M TSOP VO-DMS59  
 Document Number 105-A259xx-00  
 Date: Thursday, July 15, 2004 Sheet 12 of 16



**VESA Multi-Display Interface DMS-59 Connector**

**Connector 1**

| Signals | Mapping           |
|---------|-------------------|
| VGA:    | DAC1              |
| DVI:    | External TMDS     |
| HPD:    | External TMDS HPD |
| DDC:    | CRT1 DDC          |
| 5V:     | +5V_VESA          |

**Connector 2**


| Signals | Mapping                      |
|---------|------------------------------|
| VGA:    | DAC2 (TVDAC)                 |
| DVI:    | Internal/Integrated TMDS     |
| HPD:    | Internal/Integrated TMDS HPD |
| DDC:    | DVI DDC                      |
| 5V:     | +5V_VESA2                    |

**EMI Capacitors, place close to connector**

Capacitors: C520 22pF, C521 22pF, C522 22pF, C523 22pF, C524 82pF, C525 82pF

**ATI Technologies Inc.**  
 1 Commerce Valley Drive East  
 Markham, Ontario  
 Canada L3T 7X5  
 (905) 882-2600

**PCI-E RV380/370 128M TSOP VO-DMS59**  
 Document Number: 105-A259xx-00  
 Date: Thursday, July 15, 2004



**VESA Multi-Display Interface DMS-59 Connector**

**Connector 1**

| Signals | Mapping           |
|---------|-------------------|
| VGA:    | DAC1              |
| DVI:    | External TMDS     |
| HPD:    | External TMDS HPD |
| DDC:    | CRT1 DDC          |
| 5V:     | +5V_VESA          |

**Connector 2**

| Signals | Mapping                      |
|---------|------------------------------|
| VGA:    | DAC2 (TVDAC)                 |
| DVI:    | Internal/Integrated TMDS     |
| HPD:    | Internal/Integrated TMDS HPD |
| DDC:    | DVI DDC                      |
| 5V:     | +5V_VESA2                    |

**EMI Capacitors, place close to connector**

Capacitors: C520 22pF, C521 22pF, C522 22pF, C523 22pF, C524 82pF, C525 82pF

**Power Regulation:**

Normal +5V regulated operation  
This circuit provide upto 55mA  
If load > 55mA, +5V will drop  
If Vout is shorted  
Current across each Rx is 12V/845R = 14.2mA  
Power dissipated by each Rx is 14.2mA x 12V = 171mW  
Each Rx are rated 250mW (1/4W)  
Derating 250mW by 70% is 175mW (1/4W)

Normal +5V regulated operation  
This circuit provide upto 55mA  
If load > 55mA, +5V will drop  
If Vout is shorted  
Current across each Rx is 12V/845R = 14.2mA  
Power dissipated by each Rx is 14.2mA x 12V = 171mW  
Each Rx are rated 250mW (1/4W)  
Derating 250mW by 70% is 175mW (1/4W)

[illegible]

**VESA Multi-Display Interface DMS-59 Connector**

The schematic illustrates the VESA Multi-Display Interface DMS-59 Connector. It includes two connector pinout tables, termination resistor placement instructions, HPD driver circuitry, and two +5V regulated power supply options.

**Connector 1 Signals and Mapping:**

| Signals | Mapping           |
|---------|-------------------|
| VGA:    | DAC1              |
| DVI:    | External TMDS     |
| HPD:    | External TMDS HPD |
| DDC:    | CRT1 DDC          |
| 5V:     | +5V_VESA          |

**Connector 2 Signals and Mapping:**

| Signals | Mapping                      |
|---------|------------------------------|
| VGA:    | DAC2 (TVDAC)                 |
| DVI:    | Internal/Integrated TMDS     |
| HPD:    | Internal/Integrated TMDS HPD |
| DDC:    | DVI DDC                      |
| 5V:     | +5V_VESA2                    |

**Termination Resistor Placement:**

INSTALL TERMINATION RESISTORS CLOSE TO ASIC

(R603, R602, R601) 330R

(R604) 330R

**HPD Driver Circuit:**

(2) HPD → D121 2.5V DNI → R609 100K → Q25 CMPT3904 → Q26 CMPT3904 → R605 20K → R606 20K → R607 20K → +3.3V\_BUS

**+5V Regulated Operation Options:**

**Option 1 (+5V\_VESA):**

Normal +5V regulated operation  
This circuit provide upto 55mA

If Iload > 55mA, +5V will drop

If Vout is shorted  
Current across each Rx is 12V/845R = 14.2mA  
Power dissipated by each Rx is 14.2mA x 12V = 171mW  
Each Rx are rated 250mW (1/4W)  
Derating 250mW by 70% is 175mW (1/4W)

**Option 2 (+5V\_VESA2):**

Normal +5V regulated operation  
This circuit provide upto 55mA

If Iload > 55mA, +5V will drop

If Vout is shorted  
Current across each Rx is 12V/845R = 14.2mA  
Power dissipated by each Rx is 14.2mA x 12V = 171mW  
Each Rx are rated 250mW (1/4W)  
Derating 250mW by 70% is 175mW (1/4W)

**EMI Filtering:**

EMI Capacitors, place close to connector

C520 22pF, C521 22pF, C522 22pF, C523 22pF, C524 82pF, C525 82pF

**ATI Technologies Inc.**  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada L3T 7X5  
(905) 882-2600

**PCI-E RV380/370 128M TSOP VO-DMS59**  
Document Number: 105-A259xx-00  
Date: Thursday, July 15, 2004 Sheet 12 of 16

[illegible][illegible]

**VESA Multi-Display Interface DMS-59 Connector**

The schematic illustrates the VESA Multi-Display Interface DMS-59 Connector. It includes two connector pinout tables, termination resistor placement instructions, HPD driver circuitry, and two +5V regulated power supply options.

**Connector 1 Signals and Mapping:**

| Signals | Mapping           |
|---------|-------------------|
| VGA:    | DAC1              |
| DVI:    | External TMDS     |
| HPD:    | External TMDS HPD |
| DDC:    | CRT1 DDC          |
| 5V:     | +5V_VESA          |

**Connector 2 Signals and Mapping:**

| Signals | Mapping                      |
|---------|------------------------------|
| VGA:    | DAC2 (TVDAC)                 |
| DVI:    | Internal/Integrated TMDS     |
| HPD:    | Internal/Integrated TMDS HPD |
| DDC:    | DVI DDC                      |
| 5V:     | +5V_VESA2                    |

**Termination Resistor Placement:**

INSTALL TERMINATION RESISTORS CLOSE TO ASIC

(R603, R602, R601) 330R

(R604) 330R

**HPD Driver Circuit:**

(2) HPD → D121 2.5V DNI → R609 100K → Q25 CMPT3904 → Q26 CMPT3904 → R605 20K → R606 20K → R607 20K → +3.3V\_BUS

**+5V Regulated Operation Options:**

**Option 1 (+5V\_VESA):**

Normal +5V regulated operation  
This circuit provide upto 55mA

If Iload > 55mA, +5V will drop

If Vout is shorted  
Current across each Rx is 12V/845R = 14.2mA  
Power dissipated by each Rx is 14.2mA x 12V = 171mW  
Each Rx are rated 250mW (1/4W)  
Derating 250mW by 70% is 175mW (1/4W)

**Option 2 (+5V\_VESA2):**

Normal +5V regulated operation  
This circuit provide upto 55mA

If Iload > 55mA, +5V will drop

If Vout is shorted  
Current across each Rx is 12V/845R = 14.2mA  
Power dissipated by each Rx is 14.2mA x 12V = 171mW  
Each Rx are rated 250mW (1/4W)  
Derating 250mW by 70% is 175mW (1/4W)

**EMI Filtering:**



EMI Capacitors, place close to connector

(C520, C521, C522, C523, C524, C525)

**ATI Technologies Inc.**  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada L3T 7X5  
(905) 882-2600


**PCI-E RV380/370 128M TSOP VO-DMS59**  
Document Number: 105-A259xx-00  
Date: Thursday, July 15, 2004 Sheet 12 of 16




Component Place close to ASIC




The 7-pin MiniDIN footprint allows one of the two MiniDINs:  
 - 7-pin Svideo/Composite MiniDIN P/N 6071001500  
 - 4-pin Svideo MiniDIN P/N 6070001000

TV Out (Comp)





SELECT VREF ACCORDING TO SWING ON D[23:0]






<Variant Name>


DVI/VGA SCREWS



MISC. BOARD PARTS




LP brackets



ATX brackets







<Variant Name>

# REFERENCE DESIGN

THESE SCHEMATICS ARE SUBJECT TO MODIFICATION AND DESIGN IMPROVEMENTS. PLEASE CONTACT ATI FIELD APPLICATION ENGINEERING BEFORE USING THE INFORMATION CONTAINED HEREIN.

# RESTRICTION NOTICE

THESE SCHEMATICS CONTAIN INFORMATION WHICH IS PROPRIETARY TO AND IS THE PROPERTY OF ATI, AND MAY NOT BE USED, REPRODUCED OR DISCLOSED IN ANY MANNER WITHOUT EXPRESSED WRITTEN PERMISSION FROM ATI.



ATI Technologies Inc.  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7X5  
(905) 882-2600

|                               |                 |     |
|-------------------------------|-----------------|-----|
| Size                          | Document Number | Rev |
| C                             | 105-A259xx-00   | 3   |
| Date: Thursday, July 15, 2004 | Sheet 16 of 16  |     |