






ANALOG GROUND


 $\dot{\uparrow}$
































OPTION STRAPS








STRAPS	PIN	DESCRIPTION	ASIC DEFAULT
STRAP_B_PTX_PWRS_ENB	GPIO0	Tansmitter Power Savings Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing	0
STRAP_B_PTX_DEEMPH_EN	GPIO1	Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled	0
PCIE_MODE(1:0)	GPIO(3:2)	00: PCI Express 1.0A mode (Grantsdale) 01: Kyrene-compatible mode 10: PCI Express 1.0 mode (Tumwater) 11: PCI Express 1.0 mode and short-circuit internal loopback mode (Rx connected directly to Tx of PHY)	00
STRAP_B_PTX_IEXT	GPIO4	Transmitter Extra Current 0: normal mode 1: extra current in Tx output stage - potential power savings for mobile mode	0
STRAP_FORCE_COMPLIANCE	GPIO5	Force chip to go to Compliance state quickly for Tester purposes 0: normal operational mode 1: compliance mode	0
STRAP_B_PPLL_BW	GPIO6	PLL Bandwidth 0: full PLL Bandwidth 1: reduced PLL bandwidth	0
STRAP_DEBUG_ACCESS	GPIO8	Strap to set the debug muxes to bring out DEBUG signals even if registers are inaccessible.	0
ROMIDCFG(3:0)	GPIO(9,13:11)	If no ROM attached, comtrols chip IDis. If rom attached identifies ROM type 0000 - No ROM, CHG_ID=0 0001 - No ROM, CHG_ID=1 0100 - reserved 0110 - reserved 0110 - reserved 0110 - reserved 10100 - Parallel ROM, chip IDis from ROM 1001 - Serial AT25F1024 ROM (Atmel), chip IDis from ROM 1010 - Serial AT35F1011 ROM (Atmel), chip IDis from ROM 1011 - Serial M25F10 ROM (ST), chip IDis from ROM 1011 - Serial M25F10 ROM (ST), chip IDis from ROM 1100 - Serial M25F05 ROM (ST), chip IDis from ROM 1100 - Serial M25F05 ROM (ST), chip IDis from ROM 1100 - Serial M25F05 ROM (ST), chip IDis from ROM	
VIP_DEVICE	DVPDATA_20 (VHAD0 net)	Indicates if any slave VIP host devices drove this in low during reset. 0 - Slave VIP host port devices present 1 - No slave VIP host port devices reporting presence during reset	

STRAP P	INTERRUPT	
LOW	ENABLED (DEFAULT)	
шсп	DISABI ED	


MEMORY TYPE STRAPS				
	Mem_Strap0	Mem_Strap1		
SAM	0	0		
INF	1	0		
HYN	0	1		
ELPIDA	1	1		







ATI Technologies Inc.


1 Commerce Valley Drive East Markham, Ontario Canada, L3T 7X6 (905) 882-2600








VIVO MiniDIN 9-pin









ATI Technologies Inc.

1 Commerce Valley Drive East Markham, Ontario Canada, L3T 7X6 (905) 882-2600


Title PCI-E RV380/370 256M pterm TSOP V-VV-DI
Size Document Number 105-A334xx-00C

PRIMARY DVI-I CONNECTOR











TEMPERATURE SENSE AND SPEED CONTROLLED FAN














ATI Technologies Inc.

1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title
PCI-E RV380/370 256M pterm TSOP V-VV-DI

Size
Document Number
105-A334xx-00C
Date: Tuesday, April 06, 2004
Sheet 18 of 19



REFERENCE **DESIGN**

RESTRICTION NOTICE

THESE SCHEMATICS ARE
SUBJECT TO MODIFICATION
AND DESIGN IMPROVEMENTS.
PLEASE CONTACT ATI FIELD
APPLICATION ENGINEERING
BEFORE USING THE INFORMATION CONTAINED HEREIN.

THESE SCHEMATICS CONTAIN
INFORMATION WHICH IS PROPRIETARY
TO AND IS THE PROPERTY OF ATI, AND
MAY NOT BE USED. REPRODUCED OR
DISCLOSED IN ANY MANNER WITHOUT
EXPRESSED WRITTEN PERMISSION
FROM ATI.

2

ATI Technologies Inc. 1 Commerce Valley Drive East Markham, Ontario Canada, L3T 7X6 (905) 882-2600