

PCI-EXPRESS EDGE CONNECTOR






Table 1: Connection for JTAG

Production (No JTAG)	Install R1, R2 & Don't Install TSW1	
Internal Use Only	JTAG	TSW1 Switch #1, 2, 3, 4, 5 and 6 closed (ON) #8 and 7 open
	NO JTAG	TSW1 Switch #1, 2, 3, 4, 5 and 6 open #8 & 7 closed (ON)


TSW1, R1 & R2 are located on the bottom side of the board close to PCIe connector.




SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
⏏	DIGITAL GROUND
⏏	ANALOG GROUND
⏏	BRING UP ONLY

Doc No. 105 B8C200 00A


(3) RV740 MEM Interface Ch A&B




5	
(4) GDDR5 x16 MEM Channel A	







Use internal Vref memory voltage




(5) GDDR5 x16 MEM Channel B



(06) RV740 GPIOs Strap CF XTAL




(07) RV740 DAC1 and TMDS A&B



The 7-pin MiniDIN footprint allows one of the two MiniDINs:

- 7-pin Svideo/Composite MiniDIN P/N 6071001500G
- 4-pin Svideo MiniDIN P/N 6070001000G

(08) RV740 TMDS A&B



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
72007 Advanced Micro Devices


This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.




Rev 0

Title	RH RV740 GDDR5 DP-DP- DVII TRAIL	Doc No.	105-B86300-00A
-------	----------------------------------	---------	----------------

(10) No Connect E&F



(11) RV740 Power & GND






Table 1 MODE Pin Definition Table

VPM Mode	Mode Pin Status	Mode Pin Voltage (V)	Phase 1	Phase 2	Phase 3
3-Phase Mode	0	0	Enabled	Enabled	Enabled
2-Phase Mode	1	3.3	Enabled	Enabled	Disabled
1-Phase Mode	0	1.7	Enabled	Disabled	Disabled




Table 1 VRHOTEN Table

EN	Q1	Q2	VR_HOTEN	IC	VR_HOT	GPIO
1	on	off	0	Disabled	7	1
0	off	on	5V	Enabled	No Warning	0
0	off	off	8.45V	Enabled	Warning	1











Table 1 VRHOTEN Table

EN	Q1	Q2	Q3	VR_HOTEN	IC	VR_HOT	GPIO
1	on	on	on	0	Disabled	/	0
0	off	on	on	1.3V	Enabled	No Warning	0
0	off	off	off	3.3V	Enabled	Warning	1





Table 5 MODE Pin & Phase3 Strip Detection Table

App	Condition	Mode Pin	VPM Mode	Phase 3	IC Behavior
CASE 1	PartUp without EXT. 12V Cable	1	2-Ph	Open	IC enabled without detecting EXT. 12V (VCC2) voltage.
CASE 2	PartUp with EXT. 12V Cable	1	2-Ph	Open	Detect EXT. 12V (VCC2) voltage before IC enable.
CASE 3	PartUp without EXT. 12V Cable	1	Mode	Pull Down	IC enabled without detecting EXT. 12V (VCC2) voltage before IC enable.




(13) VDDCI






MSIS-RMA
羅覓林
20091027


<div>CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC. ©2007 Advanced Micro Devices This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.</div>	Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario			
	Date: Wednesday, May 13, 2009			Rev 0
	Sheet 15 of 21			
	Title RH RV740 GDDR5 DP-DP- DVII TRIAL			Doc No. 105-B86300-00A

(14) Linear Regulators



LDO #1: Vin = 3.0V to 3.6V MAX Vout = +1.8V +/- 2% Iout = 1.0A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling



LDO #2: Vin = +1.35V to 2.0V MAX Vout = +1V +/- 2% Iout = 1.7A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling





Regulators for +5V, +5V_VESA and +5V_VESA2



(15) Power Management

VDDC is open collector and it is deactivated (pulled down to ground) when: EN_INTb =1 OR EN_Tb =1 OR (EN_EXTb =1 AND SENSE_GND_PIN=0)



SS Solutions

Clock range selection and device




FR1	FR0	Input	Output	AKM P/N
H	L	64-128MHz	64-128MHz	AK8126A
H	H	27MHz	100MHz	AK8126B

Spread Mode


C/D/OFF	Input
L	DOWNSPREAD
H-L	NO Modulation
H	CENTER SPREAD

Spread Spectrum Modulation Charact.

S1	S0	AKM 8126B	AKM 8126A
L	H	-3.75%	
L	L	-0.625%	
H	L	-1.25%	
H	H	-1.875%	




(16) Mechanical and Thermal Management








Warning: TS FDO is not 5V tolerant. MAX sink current 1.65mA


If Critical Temperature is reached this will force the fan to run at full speed while power is removed from GPU & rest of the board. This is an open collector signal. Active level is hard pull down to ground.

Critical Temperature Fault











Use 7120774000G for 8 memory on TOP



<p>CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC. 72057 Advanced Micro Devices, Inc. The AMD R740 schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement for the sole purpose of the development of a product. AMD does not intend to disclose this information to any other party, and this information is strictly proprietary. Use of this schematic and design for any purpose other than the intended purpose is strictly prohibited. Any use of this information without AMD's written permission is strictly prohibited. Any use of this information without AMD's written permission is strictly prohibited. Any use of this information without AMD's written permission is strictly prohibited. Any use of this information without AMD's written permission is strictly prohibited.</p>	<p>Advanced Micro Devices Inc.  1 Commerce Valley Drive East Markham, Ontario Date: Thursday, May 14, 2009 Rev 0 Sheet 18 of 19</p>
<p>Title: RH R740 GDDR5 DP-DP-DP DVI TRI</p>	
<p>Doc No: 105-B86300-00</p>	

(17) Debug Circuits





**RH PCIE RV740 1x512MB GDDR5
DVI-I TVO DVI-I FH**
REV 0



RH RV740 GDDR5 DP-DP- DVII TRIAL

105-B86300-00A

Wednesday, May 13, 2009

NOTE: This schematic represents the PCB, it does not represent any specific SKU.
For Stuffing options (component values, DNI , ? please consult the product specific BOM.
Please contact AMD representative to obtain latest BOM closest to the application desired.

Rev 0

Sch Rev	PCB Rev	Date	REVISION DESCRIPTION
0	00A	09/01/06	Based on B743
	10	09/04/29	PAGE 7 : Remove TV function PAGE 9 : Change DVI to HDMI PAGE 12 :Change Inductor and CAP footprint, Remove Input CAP PAGE 13 :Change Inductor and CAP footprint, PAGE 14 : Change Inductor and CAP footprint

CAP footprint, Remove Input CAP
CAP footprint,
CAP footprint

MSIS-RMA
羅覓林
20091027