

NV20, 4MX16 DDR, RGB, EXTERNAL DVI-I, TV-DOWN, TV IF , AGP4X

PCI DEVICE ID 0X0=0X201 FOR NV20.

NVVDD SET TO: 1.52V
FBVDD SET TO: 3.47V
FBVDDQ SET TO: 2.631V

HISTORY REVISION:

- X00: Based on P50-A06
- See change list in 149- file.
 - Set FBVDDQ=2.59V

P50-A07-X01:

- Changed all memory clk/clk# diff pair resistors to 68R 5% (from 47R)

P50-A08:

- X04: - Delay PLL_VDD to come up after NVVDD.
- X05: - Added 1UF accross R257.
- X06: - Removed X04-5 above, added a switcher generated PLL delay option.
- SSEN A cap for 2nd SW changed to 1UF.
 - A05 Si, NVVDD=1.52V

P50-A09:

- X02: - Changed PLL VDD and DAC VDD to be gated by Fet controlled by FBVDD power good signal.
- X03: - Added option to pull up power good to 12V
- EC01235: - Changed R841 PU to 10K (from 4.7K)

P50-A10: Removed unintended shorts between the analog ground and the digital ground (layout affected only).

P50-A11: Isolate analog and chassis GND from the main digital GND.

- Generate clean 3.3V onboard (3.3VL), used on TV, TMDS and DAC/PLL.
- Added 100R resistor on each of the lower FET in series with 680pf.
- Removed Shunt Regulator TL431 used previously for external TMDS.
- RGB filters are now back to P50-A09 style.
- Removed SLI connector.
- Added Linear bypass option resistor.
- Reference PVCC1 and PVCC2 filtering caps to PGND pin (digital GND).
- All plane bridge "X" components will be initially stuffed with 0R resistors.
- Power Supply power sequencing to remain as P50-A09 style.
- X76 is where A11 and B00 are brahced off.
- B00 is official after Dell's review.

B00-X01: R241 and R242 silkscreens are swapped. The bd may look like R241=NOSTUFF and R242=STUFF (but it's the other way around: BOM is correct).

B00-X02:

Added diff pairs parallel terminations (Res, 0603, 300R)

Populated C897 with 150uF to lower DFP supply noise.

C00: Added 700mA circuit from 5V to 3.3V

B02: Cost reduced, using thru hole parts on PS and delete series termination resistors.

- Removed catch diodes from PS page.
- Updated TH inductor footprints "ind_t2_295_610"
- Corrected Document number and NO STUFF on 3.3V Power Patch.
- Set FBVDDQ to 2.631V
- Stuff Fan circuit for now.


- B03 :
1. Added L807 to connect PLL_VDD_SW to FBVDD
 2. Changed R259 and R261 connected to PLL_VDD_SW net created, was connected to 3.3VL
 3. Added two more ground termination 0-ohm resistors X13 and X14.


ECO 2070



4. Changed R821, R827, R814 to NO STUFF. Changed C823, C826 and C810 to 2.2K ohm Resistor.
5. Changed R540-R547, R556-R563 to 220 ohm, HYNIX only
6. Changed memory Strapping notes for Hynix and ESMT memories.
7. Created assemblies for HYNIX and ESMT.

0. TOP PAGE

NV20, 4MX16 DDR 64MB, RGB, DVI-I, TV-DOWN, TV IF, AGP4X


	Santa Clara, CA 95051, USA 3535 Monroe St NVIDIA Corporation			
	602-P0050-0000-B03			
	Size C	CAGE Code	DWG NO	Rev -
Wednesday, August 22, 2001	Scale		Sheet 1 of 16	





Santa Clara, CA 95051, USA
3535 Monroe St
NVIDIA Corporation

Size C	CAGE Code	DWG NO	Rev -
Scale		Sheet 3 of 16	





NV20, 4MX16 DDR 64MB, RGB, DVI-I, TV-DOWN, TV I/F, AGP4X



Santa Clara, CA 95051, USA
3535 Monroe St
NVIDIA Corporation


	Size C	CAGE Code	DWG NO	Rev -
Wednesday, August 22, 2001	Scale		Sheet 4 of 16	






2.4 NV20 HOST STRAPS

NV20, 4MX16 DDR 64MB, RGB, DVI-I, TV-DOWN, TV I/F, AGP4X

	Santa Clara, CA 95051, USA 3535 Monroe St NVIDIA Corporation			
	Size C	CAGE Code	DWG NO	Rev -
Wednesday, August 22, 2001	Scale		Sheet 6 of 16	1





NV20, 4MX16 DDR 64MB, RGB, DVI-I, TV-DOWN, TV I/F, AGP4X




Santa Clara, CA 95051, USA
3535 Monroe St
NVIDIA Corporation


Size C	CAGE Code	DWG NO	Rev "
Scale	Sheet		8 of 16







	Size C	CAGE Code	DWG NO	Rev -
Wednesday, August 22, 2001	Scale		Sheet 11 of 16	




NV20, 4MX16 DDR 64MB, RGB, DVI-I, TV-DOWN, TV I/F, AGP4X




Santa Clara, CA 95051, USA
3535 Monroe St
NVIDIA Corporation

	Size C	CAGE Code	DWG NO	Rev -
Wednesday, August 22, 2001	Scale		Sheet 12 of 16	





6.1 EXTERNAL DFP/DVI

NV20, 4MX16 DDR 64MB, RGB, DVI-I, TV-DOWN, TV I/F, AGP4X




Santa Clara, CA 95051, USA
3535 Monroe St
NVIDIA Corporation


Size C	CAGE Code	DWG NO	Rev -
Wednesday, August 22, 2001	Scale	Sheet 13 of 16	




6.2 DVI-I I/O

NV20, 4MX16 DDR 64MB, RGB, DVI-I, TV-DOWN, TV I/F, AGP4X

	Santa Clara, CA 95051, USA 3535 Monroe St NVIDIA Corporation		
	Size C	CAGE Code	DWG NO
Wednesday, August 22, 2001	Scale	Sheet 14 of 16	Rev -



5a1. TV ENCODERS



NVIDIA

Santa Clara, CA 95051, USA
3535 Monroe St
NVIDIA Corporation

Size C	CAGE Code	DWG NO	Rev -
Wednesday, August 22, 2001	Scale	Sheet 15 of 16	



Santa Clara, CA 95051, USA
3535 Monroe St
NVIDIA Corporation

Project Name	CAGE Code	DWG NO	Rev
Scale		Sheet	16 of 16