

P621-A02: G98-GB1-64, MXM-I , 256/128MB GDDR2 (32M/16Mx16),
LVDS, HDMI , TV_OUT, VGA, HD Audi o, DP opti on

Table of Contents

Page 1: PAGE OVERVIEW
Page 2: PCI EXPRESS INTERFACE
Page 3: GPU MEMORY INTERFACE
Page 4: MEMORY LOWER SUB-PARTITION INTERFACE
Page 5: MEMORY UPPER SUB-PARTITION INTERFACE
Page 6: DAC A/B
Page 7: LVDS(LINK A/B), HD AUDIO
Page 8: HDMI , DP
Page 9: MXM CONNECTOR
Page 10: GPIO, JTAG, TEMP SENSOR
Page 11: VBIOS & HDCP ROM, XTAL, SPREAD SPECTRUM, SPDIF
Page 12: NVVDD POWER SUPPLY
Page 13: PEX, FBVDDQ POWER SUPPLY
Page 14: STRAPS
Page 15: Basenet Report
Page 16: Cref Part

SKU	VARIANT	NVPN	ASSEMBLY
B	Base	600-10621-0000-200	BASE LEVEL GENERIC SCHEMATIC ONLY
1	SKU0001	600-10621-0001-200	NB9M-GS G98M ?/400MHz, 256MB(64bit) GDDR2 32Mx16 84FBGA, LVDS + HDMI + SD/HD(TV_OUT) + VGA
2	SKU0002	600-10621-0002-200	Cancelled 128MB version
3	SKU0003	600-10621-0003-200	NB9M-GE G98M ?/400MHz, 256MB(64bit) GDDR2 32Mx16 84FBGA, LVDS + HDMI + SD/HD(TV_OUT) + VGA
4	SKU9998	600-10621-9998-200	All components
5	SKU0500	600-50621-0500-200	G98-920 (G98-GLM) WORKSTATION SKU, DUAL TMDS, 256MB 32X16 DDR2
6	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
7	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
8	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
9	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
10	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
11	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
12	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
13	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
14	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
15	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>

ASSEMBLY	NB9M-GS G98M ?/400MHz, 256MB(64bit) GDDR2 32Mx16 84FBGA, LVDS + HDMI + SD/HD(TV_OUT) + VGA
PAGE DETAIL	PAGE OVERVIEW

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION


2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



NV_PN 600-10621-0001-200 A


ID	p621	PAGE	1 OF 16
NAME	Thorsten Freund	DATE	11-DEC-2007

PCI - EXPRESS






ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.




ASSEMBLY	NB9M-GS G98M 7/400MHz, 256MB(64bit) GDDR2 32Mx16 84FBGA, LVDS + HDMI + SD/HD(TV_OUT) + VGA
PAGE DETAIL	PCI EXPRESS INTERFACE

NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	600-10621-0001-200 A		
ID	p621	PAGE	2 OF 16
NAME	Thorsten Freund	DATE	11-DEC-2007





GPU MEMORY INTERFACE






COMMAND BUS MAPPING DDR2-FBGA84			COMMAND BUS MAPPING DDR2-FBGA84		
CMD	FB[31..0]	FB[63..32]	CMD	FB[31..0]	FB[63..32]
CMD0	A3	-	CMD16	A11	A11
CMD1	A0	A0	CMD17	A10	A10
CMD2	A2	-	CMD18	BA1	BA1
CMD3	A1	A1	CMD19	AB	AB
CMD4	-	A3	CMD20	A9	A9
CMD5	-	A4	CMD21	A6	A6
CMD6	-	A5	CMD22	A5	A5
CMD7	CS1*(BA2)	CS1*(BA2)	CMD23	A7	A7
CMD8	CS0*	CS0*	CMD24	A4	-
CMD9	WE*	WE*	CMD25	CAS*	CAS*
CMD10	BA0	BA0	CMD26	A13	A13
CMD11	CKE	CKE	CMD27	BA2	BA2
CMD12	RST/ODT	RST/ODT	CMD28	RFU0	RFU0
CMD13	-	A2	CMD29	RFU1	RFU1
CMD14	A12	A12	CMD30	RFU2	RFU2
CMD15	RAS*	RAS*			




MEMORY LOWER SUB-PARTITION INTERFACE D<31..0>




MEMORY UPPER SUB-PARTITION INTERFACE D<63..32>

















Place vias for both DQS, longest, and shortest bit of each byte just outside the memory packaged body.



PLACE close to memories so as to
Minimize the stub length!!
Single resistor termination to be placed on
same pads as 2 resistor termination



MEMORY CONSTRAINTS

		NET	MI_N_LI_NE_WI_DTH	VOLTAGE
		FBA_VREF2	16MIL	0..9V
		NET	DI_FFPAIR	CRITICAL
				IMPEDANCE
5< 3>		FBA_CLK1	FBA_CLK1	1 10001 FF
5< 3>		FBA_CLK1*	FBA_CLK1	1 10001 FF
3< 3>		FBA_D05_WP4	FBA054	1 10001 FF
3< 3>		FBA_D05_RN4	FBA054	1 10001 FF
3< 3>		FBA_D05_WP5	FBA055	1 10001 FF
3< 3>		FBA_D05_RN5	FBA055	1 10001 FF
3< 3>		FBA_D05_WP6	FBA056	1 10001 FF
3< 3>		FBA_D05_RN6	FBA056	1 10001 FF
3< 3>		FBA_D05_WP7	FBA057	1 10001 FF
3< 3>		FBA_D05_RN7	FBA057	1 10001 FF
5< 3> 3< 3>		FBA_CMD<27...0>	2	500HM
5< 3> 3< 3>		FBA_D<63..22>	2	500HM
5< 3> 3< 3>		FBA_D0M<7..4>	2	500HM

ASSEMBLY	NB9M-GS 998M 7/400MHz, 256MB(64bit) GDDR2 32Mx16 84FBGA, LVDS + HDMI + SD/HD(TV_OUT) + VGA
PAGE DETAIL	MEMORY UPPER SUB-PARTITION INTERFACE

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY






NV_PN	600-10621-0001-200 A
-------	----------------------

ID	p621	PAGE	5 OF 16
----	------	------	---------




NAME	Thorsten Freund	DATE	11-DEC-2007
------	-----------------	------	-------------

DAC_A






Place close to GPU

DAC_B



Place close to GPU


DAC_C



TV DAC ESD PROTECTION



ASSEMBLY	
PAGE DETAIL L	DAC A/B

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVI DI A CORPORATI ON 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA			
NV_PN		600-10621-0001-200 A	
ID	p621	PAGE	6 OF 16
NAME	Thorsten Freund	DATE	11-DEC-2007

Loading options for IFPAB outputs

- Option #1) IFPAB outputs to LVDS only.
Option #2) IFPAB outputs to DVI-C only.
Option #3) Controlled with GPIO9, IFPAB dynamically outputs to LVDS or DVI -C.




(LVDS & HD AUDIO CONSTRAINTS)


NET NAME	DI FFPAI R	NV_CRI TI CAL_NET	NV_I MPEDANCE		
IFPA_TXD0*	IFPATXD0	1	100D1FF		7< 9<
IFPA_TXD0	IFPATXD0	1	100D1FF		7< 9<
IFPA_TXD1*	IFPATXD1	1	100D1FF		7< 9<
IFPA_TXD1	IFPATXD1	1	100D1FF		7< 9<
IFPA_TXD2*	IFPATXD2	1	100D1FF		7< 9<
IFPA_TXD2	IFPATXD2	1	100D1FF		7< 9<
IFPA_TXD3*	IFPATXD3	1	100D1FF		7< 9<
IFPA_TXD3	IFPATXD3	1	100D1FF		7< 9<
IFPB_TXD4*	IFPBTXD4	1	100D1FF		7< 9<
IFPB_TXD4	IFPBTXD4	1	100D1FF		7< 9<
IFPB_TXD5*	IFPBTXD5	1	100D1FF		7< 9<
IFPB_TXD5	IFPBTXD5	1	100D1FF		7< 9<
IFPB_TXD6*	IFPBTXD6	1	100D1FF		7< 9<
IFPB_TXD6	IFPBTXD6	1	100D1FF		7< 9<
IFPB_TXD7*	IFPBTXD7	1	100D1FF		7< 9<
IFPB_TXD7	IFPBTXD7	1	100D1FF		7< 9<
IFPA_TXC*	IFPATXC	1	100D1FF		7< 9<
IFPA_TXC	IFPATXC	1	100D1FF		7< 9<
IFPB_TXC*	IFPBTXC	1	100D1FF		7< 9<
IFPB_TXC	IFPBTXC	1	100D1FF		7< 9<

NET NAME	DI FFPAI R	NV_CRI TI CAL_NET	NV_I MPEDANCE		
HDA1_BCLK	2	500HM			7< 9<
HDA1_SYNC	2	500HM			7< 9<
HDA1_SDI	2	500HM			7< 9<
HDA1_SDO	2	500HM			7< 9<
HDA1_RST*	2	500HM			7< 9<

LVDS/TMDS(L i nk A&B)



HD AUDIO



NV I D I A CORPORATION


2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA


NV_PN	600-10621-0001-200 A		
ID	p621	PAGE	7 OF 16
NAME	Thorsten Freund	DATE	11-DEC-2007

ASSEMBLY	NB9M-GS G98M 7/400MHz, 256MB(64bit) GDDR2 32Mx16 84FBGA, LVDS + HDMI + SD/HD(TV_OUT) + VGA
PAGE DETAIL	LVDS(LINK A/B), HD AUDIO

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.




CN1
CON_MXM_X16_EDGE
(NON)PHY(-X16, -HE)
NONPHY-X16
COMMON




The diagram shows the internal wiring of the DS90LV02 module. Key components and connections include:


- I2C Address:** 0x98H (NOSTUFF for internal sensor)
- Power and Ground:**
 - 3V3_RUN connected to R564 (200 5% 0402 COMMON) and THERM_VDD.
 - THERM_VDD connected to C690 (16V 10% X7R 0403 COMMON) and GND.
 - 12ml I (12V) connected to GND.
- DS90LV02 Pin Connections:**
 - VDD (Pin 1) connected to 3V3_RUN.
 - D+ (Pin 2) connected to 10M L.
 - D- (Pin 3) connected to 10M L.
 - THERM_SCL (Pin 8) connected to SCL SDA.
 - THERM_SDA (Pin 7) connected to SCL SDA.
 - GND (Pin 5) connected to GND.
- External Sensor Connection:**
 - Stuff for connecting ExtThermal Sensor to DDCC (R574, 0402 5% NO STUFF).
 - Stuff for connecting ExtThermal Sensor to DDCC (R570, 0402 5% NO STUFF).
- Other Components:**
 - U503 MAX6649MUA SOP-12 2MH L COMMON.
 - R565 (0402 5% COMMON) and R566 (0402 5% COMMON) connected to THERM_ALERT* and GPIB_SLOWDOWN* respectively.



NOSTUFF,
except to
connect
SMBus to
external
sensor.

NVI DIA CORPORATION 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA			
NV_PN	600-10621-0001-200 A		
ID	p621	PAGE	10 OF 16
NAME	Thorsten Freund	DATE	11-DEC-2007

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA




NV_PN	600-10621-0001-200 A		
ID	p621	PAGE	11 OF 16
NAME	Thorsten Freund	DATE	11-DEC-2007

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


ASSEMBLY	NB9M-GS G98M 7/400MHz, 256MB(64bit) GDDR2 32Mx16 84FBGA, LVDS + HDMI + SD/HD(TV_OUT) + VGA
PAGE DETAIL	VBIOS & HDCP ROM, XTAL, SPREAD SPECTRUM, SPDIF

NVVDD SWI TCHER



VOLTAGE NODE PROPERTIES

	VOLTAGE	SOURCE POWER NET	MIN LINE WIDTH	MAX. CURRENT	
3V3_RUN	3.3V	TRUE	12MI L	1.5A	3V3_RUN
1V8_RUN	1.8V	TRUE	16MI L	3.5A	1V8_RUN
5V_RUN	5.0V	TRUE	12MI L	0.5A	5V_RUN
PWR_SRC	22V	TRUE	30MI L	4A	PWR_SRC
NVVDD	1.2V		16MI L	10A	NVVDD
PEX_VDD	1.1V		16MI L	2.5A	PEX_VDD
FBVDDQ	1.8V		12MI L	5A	FBVDDQ




$$V_{out} = (1 + R_t/R_b) \times 0.6$$

		G98M	RTop	RBot		GPI 05	GPI 06
		0.9V	3k01	5k9		Low	Low
**STARTUP VOLTAGE	1.09V	3k01	5k9 9.7K		LOW	HI GH	
	NOT VALID	3k01	NOT VALID		HI GH	LOW	
	1.17V	3k01	5k9 19k1 8k87		HI GH	HI GH	


ASSEMBLY	NB9M-GS G98M 7/400MHz, 256MB(64bit) GDDR2 32Mx16 84FBGA, LVDS + HDMI + SD/HD(TV_OUT) + VGA
PAGE DETAIL	NVDD POWER SUPPLY

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


NVI DI A CORPORATI ON 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA			
NV_PN		600-10621-0001-200 A	
ID	p621	PAGE	12 OF 16
NAME	Thorsten Freund	DATE	11-DEC-2007

FBVDDQ & PEX Power Supplies

PEX POWER SUPPLY





FRAME BUFFER POWER SUPPLY




STRAPS

ROM_S0 is routed as the MEMORY Strap (Connects to ROM_SI pin)
ROM_SI is routed as the TV Strap (Connects to ROM_S0 pin)




PEX SWING LEVEL



PEX_PRST2_R	R_STRAP1	3_GI O_PADCFG_LUT<3..0>
GND	10k	0x1 MOBILE_DEFAULT
FLOAT	5k (10k 10k)	0x0 DESKTOP_DEFAULT

MECHANICAL



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NV_PN	600-10621-0001-200 A		
ID	p621	PAGE	14 OF 16
NAME	Thorsten Freund	DATE	11-DEC-2007

A		B		C		D		E		F		G		H																	
1	Title: Basenet Report Desi gn: p621 Date: Dec 11 12:08:17 2007			FBA_CMD<23> 3.3E 4.2A 4.2E 5.2A 5.2E			FBA_DOS_RN4 3.4C<> 5.4B 5.5A< FBA_DOS_RN5 3.4C<> 5.4C 5.5A< FBA_DOS_RN6 3.4C<> 5.4D 5.5A< FBA_DOS_RN7 3.4C<> 5.4E 5.5A< FBA_DOS_WP0 3.3C<> 4.4B 4.5A< FBA_DOS_WP1 3.3C<> 4.4C 4.5A< FBA_DOS_WP2 3.3C<> 4.4D 4.5A< FBA_DOS_WP3 3.3C<> 4.4D 4.5A< FBA_DOS_WP4 3.4C<> 5.4B 5.5A< FBA_DOS_WP5 3.4C<> 5.4C 5.5A< FBA_DOS_WP6 3.4C<> 5.4D 5.5A< FBA_DOS_WP7 3.4C<> 5.4E 5.5A< FBA_VREF1 4.2C 4.2F 4.4A<> FBA_VREF2 5.2B 5.2F 5.4A<> FB_CAL_PD_VDD0 3.1A<> 3.4E FB_CAL_PU_GND 3.2A<> 3.4E FB_CAL_TERM_GND 3.2A<> 3.4E FB_PLLA_VDD 3.2A<> 3.4E FB_VREF 3.2A<> 3.5C GND_SENSE 2.4F GPI01_DP_HPDC 10.3D GPI02_BL_PWM 9.4A< 10.3F> GPI03_PPEN 9.3A< 10.3F> GPI03_PPEN_GPU 10.3D GPI04_BLEN 9.3A< 10.3F> GPI04_BLEN_GPU 10.3D GPI05_NVVDDCTL0 10.3F> 12.4A< GPI06_NVVDDCTL1 10.3F> 12.4A< GPI08_SLOWDOWNM* 10.2D GPI08_THERM_ALERT* 10.3D GPI09_LVDS_SYST* 7.2A< 10.3E> GPI09_TMDS_I_OVDD_E 7.2B N* GPI012_AC_DET 10.3D JTAG_TDI 10.3D GPI015_DVI_A_HPDE 10.3D GPI016_MODE_C 8.1G< 10.3E< GPI016_MODE_C* 8.1F GPU_TESTMODE 11.2C HDA1_BCLK 7.5D<> HDA1_RST* 7.5D<> HDA1_SDI 7.4F 7.5D<> HDA1_SDO 7.5D<> HDA1_SYNC 7.5D<> HDA_BCLK 7.4H< 7.5D<> 9.4C> HDA_RST* 7.4H< 7.5D<> 9.4C> HDA_SDI 7.4H< 7.5D<> 9.4C> HDA_SDO 7.4H< 7.5D<> 9.4C> HDA_SYNC 7.4H< 7.5D<> 9.4C> I2CA_SCL 10.2D I2CA_SCL_R 9.3A< 10.2H> I2CA_SDA 10.2D I2CA_SDA_R 9.3A<> 10.2H<> I2CB_SCL 10.2D I2CB_SCL_R 9.2A< 10.3H> I2CB_SDA 10.3D I2CB_SDA_R 9.2A<> 10.3H<> I2CC_SCL 10.3D I2CC_SCL_R 9.4A< 10.2A< 10.3H> 11.5E< I2CC_SDA 10.3D I2CC_SDA_R 9.4A<> 10.2A<> 10.3H<> 11.5E<> 8.1G<> 10.3H> 10.3H<> 10.3H<> 11.1C I2CH_SCL 11.2C I2CH_SDA 10.3C I2CS_SCL 10.3C I2CS_SDA 10.3C IFPAB_I_OVDD 7.2F IFPAB_I_OVDD_3V3 7.3B IFPAB_I_OVDD_EN* 7.3B IFPAB_I_OVDD_LVDS_I 7.2B SOL IFPAB_I_OVDD_SW 7.2C IFPAB_PLLVDD 7.1F IFPAB_RSET 7.1F IFPA_TXC 7.2H> 7.5B<> 9.4F< IFPA_TXC* 7.2H> 7.5B<> 9.4F< IFPA_TXD0 7.1H> 7.4B<> 9.4F< IFPA_TXD0* 7.1H> 7.4B<> 9.4F< IFPA_TXD1 7.1H> 7.4B<> 9.4F< IFPA_TXD1* 7.1H> 7.4B<> 9.4F< IFPA_TXD2 7.2H> 7.5B<> 9.4F< IFPA_TXD2* 7.2H> 7.5B<> 9.4F< IFPA_TXD3 7.2H> 7.5B<> 9.4F< IFPA_TXD3* 7.2H> 7.5B<> 9.4F< IFPB_TXC 7.3H> 7.5B<> 9.4F< IFPB_TXC* 7.2H> 7.5B<> 9.4F< IFPB_TXD4 7.2H> 7.5B<> 9.3F< IFPB_TXD4* 7.2H> 7.5B<> 9.3F< IFPB_TXD5 7.2H> 7.5B<> 9.4F< IFPB_TXD5* 7.2H> 7.5B<> 9.4F< IFPB_TXD6 7.2H> 7.5B<> 9.4F< IFPB_TXD6* 7.2H> 7.5B<> 9.4F< IFPB_TXD7 7.2H> 7.5B<> 9.4F< IFPB_TXD7* 7.2H> 7.5B<> 9.4F< IFPC_HPDC 9.2C> 10.3H< IFPC_I_OVDD 8.2C IFPC_PLLVDD 8.2C IFPC_RSET 8.2C IFPE_HPDC 9.2A> 10.3H< IFPE_I_OVDD 8.4C IFPE_LO 8.4E 8.5B<> IFPE_LO* 8.4E 8.5B<> IFPE_L1 8.4E 8.5B<> IFPE_L1* 8.4E 8.5B<> IFPE_L2 8.4E 8.5B<> IFPE_L2* 8.4E 8.5B<> IFPE_L3 8.3E 8.5B<> IFPE_L3* 8.3E 8.5B<> IFPE_PLLVDD 8.3C IFPE_RSET 8.3C IFPE_TERM 8.4H IFPE_TXC 8.3G 8.4F> 8.5B<> 9.2F< IFPE_TXC* 8.3F> 8.3G 8.5B<> 9.2F< IFPE_TXD0 8.4F> 8.4G 8.5B<> 9.2F< IFPE_TXD0* 8.3G 8.4F> 8.5B<> 9.2F< IFPE_TXD1 8.4F> 8.4G 8.5B<> 9.2F< IFPE_TXD1* 8.4F> 8.4G 8.5B<> 9.2F< IFPE_TXD2 8.4F> 8.4G 8.5B<> 9.2F< IFPE_TXD2* 8.4F> 8.4G 8.5B<> 9.2F< JTAG_TCLK 10.3C JTAG_TDI 10.3C JTAG_TDO 10.3C JTAG_TMS 10.3C JTAG_TRST 10.3C MOBI LE_AC_BATT 9.4B> 10.3E< MOBI LE_RUNPWROK 7.3A< 9.4A> 12.2A< MOBI LE_RUNPWROK_I_N 9.4B NVVDD 12.2F NVVDD_CTL0 12.4C NVVDD_CTL0_R 12.4C NVVDD_CTL1 12.4C NVVDD_CTL1_R 12.4C NVVDD_SENSE 2.4G<> 12.3E<> PEX_PLLVDD 2.4F PEX_PRNST2 2.5C PEX_PRNST2_R 2.5D> 14.4A< PEX_PRNST2_T 14.4B PEX_REFCLK 2.2E PEX_REFCLK* 2.2E PEX_RST 2.2D PEX_RX0 2.2E PEX_RX0* 2.2E PEX_RX1 2.2E PEX_RX1* 2.2E PEX_RX2 2.2E PEX_RX2* 2.2E PEX_RX3 2.3E PEX_RX3* 2.3E PEX_RX4 2.3E PEX_RX4* 2.3E PEX_RX5 2.3E PEX_RX5* 2.3E PEX_RX6 2.3E PEX_RX6* 2.3E PEX_RX7 2.3E PEX_RX7* 2.3E PEX_RX8 2.4E PEX_RX8* 2.4E PEX_RX9 2.4E PEX_RX9* 2.4E PEX_RX10 2.4E PEX_RX10* 2.4E PEX_RX11 2.4E PEX_RX11* 2.4E PEX_RX12 2.4E PEX_RX13 2.5E PEX_RX13* 2.5E PEX_RX14 2.5E PEX_RX14* 2.5E PEX_RX15 2.5E PEX_RX15* 2.5E PEX_TCLK 2.5F PEX_TCLK* 2.5F PEX_TERM_P 2.5F PEX_TX0 2.2E PEX_TX0* 2.2E PEX_TX0_C 2.2C PEX_TX0_C* 2.2C PEX_TX1 2.2E PEX_TX1* 2.2E PEX_TX1_C 2.2C PEX_TX1_C* 2.2E PEX_TX2 2.2E PEX_TX2* 2.2E PEX_TX2_C 2.2C PEX_TX2_C* 2.2C PEX_TX3 2.2E PEX_TX3* 2.2E PEX_TX3_C 2.2C PEX_TX3_C* 2.2C PEX_TX4 2.3E PEX_TX4_C 2.3C PEX_TX4_C* 2.3C PEX_TX5 2.3E PEX_TX5_C 2.3C PEX_TX5_C* 2.3C PEX_TX6 2.3E PEX_TX6* 2.3E PEX_TX6_C 2.3C PEX_TX6_C* 2.3C PEX_TX7 2.3E PEX_TX7* 2.3E PEX_TX7_C 2.3C PEX_TX7_C* 2.3C PEX_TX8 2.3E PEX_TX8* 2.3E PEX_TX8_C 2.3C PEX_TX8_C* 2.3C PEX_TX9 2.4E PEX_TX9* 2.4E PEX_TX9_C 2.4C PEX_TX9_C* 2.4C PEX_TX10 2.4E PEX_TX10* 2.4E PEX_TX10_C 2.4C PEX_TX10_C* 2.4C PEX_TX11 2.4E PEX_TX11* 2.4E PEX_TX11_C 2.4C PEX_TX11_C* 2.4C PEX_TX12 2.4E PEX_TX12* 2.4E PEX_TX12_C 2.4C PEX_TX12_C* 2.4C PEX_TX13 2.4E PEX_TX13* 2.4E PEX_TX13_C 2.4C PEX_TX13_C* 2.4C PEX_TX14 2.5E PEX_TX14* 2.5E PEX_TX14_C 2.5C PEX_TX14_C* 2.5C PEX_TX15 2.5E PEX_TX15* 2.5E PEX_TX15_C 2.5C PEX_TX15_C* 2.5C PS_BOOT_FB1 13.3C PS_BOOT_FBVDD0 13.3C PS_BOOT_NV1 12.2C PS_BOOT_NVVDD 12.2C PS_BOOT_PEX 13.2C PS_CP_FB1 13.5B PS_CP_FB2 13.4B PS_CP_FB3 13.4E PS_CP_NVVDD1 12.3B PS_CP_NVVDD2 12.3B PS_CP_NVVDD3 12.3D PS_DR_FBFCCM 13.4B PS_DR_NVFCCM 12.2B PS_FB_FB 13.4C PS_FB_NVVDD 12.4D PS_FB_PEX 13.3C PS_FS_FB 13.4B PS_FS_NVVDD 12.3B PS_ISEN_FBVDD0 13.4C PS_ISEN_NVVDD 12.2C PS_LG_FBVDD0 13.4C PS_LG_NVVDD 12.2C PS_LG_PEX 13.2C PS_PG000_FB 7.1A< 13.2A> 13.4A> PS_PG000_NV 10.2F< 12.2A> 13.2A< 13.4A< PS_PHASE_FBVDDQ 13.4C PS_PHASE_NVVDD 12.2C PS_PHASE_PEX 13.2C PS_RC_FB 13.4D PS_RC_NVVDD 12.3E PS_RC_PEX 13.2E PS_UG_FBVDDQ 13.3C PS_UG_NVVDD 12.2C PS_VCC_FB 7.1A< 13.4A> PS_VCC_NVVDD 12.2B ROM_CS* 11.1C 11.1D ROM_SCLK 11.1D< 11.1D< 14.3A> ROM_SI 11.1D< 11.1D< 14.3A> ROM_SO 11.1D< 11.1D< 14.3A> SMB_CLK 9.4A> 10.4B< SMB_DATA 9.4A<> 10.4B<> SNN_A13_1 4.2B SNN_A13_2 4.2E SNN_A13_3 5.2A SNN_A13_4 5.2E SNN_A14_1 4.2B SNN_A14_2 4.2E SNN_A14_3 5.2A SNN_A14_4 5.2E SNN_A15_1 4.2B SNN_A15_2 4.2E SNN_A15_3 5.2A SNN_A15_4 5.2E SNN_BUFIRST* 11.2C SNN_CN1_200 9.3C SNN_DACB_CSYNC 6.3D SNN_DACC_BLUE 6.4D SNN_DACC_GREEN 6.4D SNN_DACC_HSYNC 6.4D SNN_DACC_RED 6.4D SNN_DACC_RSET 6.4C SNN_DACC_VREF 6.4C SNN_DACC_VSYNC 6.4D SNN_DPB_165 9.3E SNN_DPB_167 9.3E SNN_DPB_177 9.3E SNN_DPB_179 9.3E SNN_DPB_183 9.3E SNN_DPB_185 9.3E SNN_DPB_195 9.3E SNN_DPB_197 9.3E SNN_FBA_CMD7 3.2E SNN_FBA_CMND26 3.3E SNN_FBA_CMND28 3.3E SNN_FBA_NC1 4.2A SNN_FBA_NC2 4.2A SNN_FBA_NC3 4.2E SNN_FBA_NC4 4.2E SNN_FBA_NC5 5.2A SNN_FBA_NC6 5.2A SNN_FBA_NC7 5.2E SNN_FBA_NC8 5.2E SNN_FBA_RFU_1 3.3E SNN_FBA_RFU_2 3.3E SNN_GPI07 10.3D SNN_GPI010 10.3D SNN_GPI011 10.3D SNN_GPI013 10.3D SNN_GPI014 10.3D SNN_GPI017_CEC_DET 10.3D _C SNN_GPI018_MODE_E 10.4D SNN_GPI019_CEC_DET 10.4D _E SNN_I2CE_SCL 10.3D SNN_I2CE_SDA 10.3D SNN_I_FPE_AUX 8.3E SNN_I_FPE_AUX* 8.3E SNN_NC1 11.1H SNN_NC2 11.1H SNN_NC3 11.1H SNN_NC4 11.1H SNN_PEX_NC 13.2B SNN_RFU_AE9 2.1E SNN_RFU_AG9 2.5F SNN_RFU_C15 11.2A SNN_RFU_D15 11.2A SNN_RFU_F6 11.2C SNN_RFU_J5 11.2C SPDI_F 9.4B> 11.2A< SPDI_F_MXM 9.4C SP_FOUT 11.5D SP_REF 11.5D SP_VDD 11.5C STRAPO 11.1A< 14.1A> STRAP1 11.1A< 14.1A> 14.4A> STRAP1_R 14.4C STRAP1_REF 14.4C STRAP2 11.1A< 14.2A> STRAP_REF_3V3 11.2A STRAP_REF_MIOB 11.2A THERM 10.3C THERM* 10.2C THERM_ALERT* 9.4A< 10.2G> THERM_ALERTM* 10.2D THERM_SCL 10.2C THERM_SDA 10.2C THERM_VDD 10.2D XTALI_N 11.4C XTALOUT 11.4E XTALOUT_BUF 11.4E XTALOUT_BUF_R 11.5D XTAL_PLLVDD 11.3C XTAL_SSFOUT 11.4C																								
	2	Base nets and synonyms for p621_i i b. P621 (p621_i i b. p621 (sch_1)) Base Signal Location([Zone])[di r]]			FBA_CMD<24> 3.3E 4.1A 4.1E 5.1A 5.1E			FBA_D<0> 3.1C 4.3B FBA_D<31..0> 4.3A<> 4.5A<> 3.1C<>			FBA_D<63..0> 3.1C<> 5.3A<> 5.5A<>			FBA_D<1> 3.1C 4.3B FBA_D<2> 3.1C 4.3B FBA_D<3> 3.1C 4.3B FBA_D<4> 3.1C 4.3B FBA_D<5> 3.1C 4.3B FBA_D<6> 3.1C 4.3B FBA_D<7> 3.1C 4.3B FBA_D<8> 3.1C 4.3C FBA_D<9> 3.1C 4.3C FBA_D<10> 3.1C 4.3C FBA_D<11> 3.1C 4.3C FBA_D<12> 3.1C 4.3C FBA_D<13> 3.1C 4.3C FBA_D<14> 3.1C 4.3C FBA_D<15> 3.1C 4.3C FBA_D<16> 3.1C 4.3D FBA_D<17> 3.1C 4.3D FBA_D<18> 3.1C 4.3D FBA_D<19> 3.1C 4.3D FBA_D<20> 3.1C 4.3D FBA_D<21> 3.2C 4.3D FBA_D<22> 3.2C 4.3D FBA_D<23> 3.2C 4.3D FBA_D<24> 3.2C 4.3D FBA_D<25> 3.2C 4.3D FBA_D<26> 3.2C 4.3D FBA_D<27> 3.2C 4.3D FBA_D<28> 3.2C 4.3D FBA_D<29> 3.2C 4.3D FBA_D<30> 3.2C 4.3D FBA_D<31> 3.2C 4.3D FBA_D<32> 3.2C 5.3B FBA_D<63..32> 3.1C<> 5.3A<> 5.5A<>			FBA_D<33> 3.2C 5.3B FBA_D<34> 3.2C 5.3B FBA_D<35> 3.2C 5.3B FBA_D<36> 3.2C 5.3B FBA_D<37> 3.2C 5.3B FBA_D<38> 3.2C 5.3B FBA_D<39> 3.2C 5.3B FBA_D<40> 3.2C 5.3C FBA_D<41> 3.2C 5.3C FBA_D<42> 3.2C 5.3C FBA_D<43> 3.2C 5.3C FBA_D<44> 3.2C 5.3C FBA_D<45> 3.2C 5.3C FBA_D<46> 3.2C 5.3C FBA_D<47> 3.2C 5.3C FBA_D<48> 3.2C 5.3D FBA_D<49> 3.2C 5.3D FBA_D<50> 3.2C 5.3D FBA_D<51> 3.3C 5.3D FBA_D<52> 3.3C 5.3D FBA_D<53> 3.3C 5.3D FBA_D<54> 3.3C 5.3D FBA_D<55> 3.3C 5.3D FBA_D<56> 3.3C 5.3E FBA_D<57> 3.3C 5.3E FBA_D<58> 3.3C 5.3E FBA_D<59> 3.3C 5.3E FBA_D<60> 3.3C 5.3E FBA_D<61> 3.3C 5.3E FBA_D<62> 3.3C 5.3E FBA_D<63> 3.3C 5.3E FBA_DOM<0> 3.3C 4.4B FBA_DOM<3..0> 4.3A<> 4.5A<> 3.3C<>			FBA_DOM<7..0> 3.3C<> 5.3A<> 5.5A<>			FBA_DOM<1> 3.3C 4.4C FBA_DOM<2> 3.3C 4.4D FBA_DOM<3> 3.3C 4.4D FBA_DOM<4> 3.3C 5.4B FBA_DOM<7..4> 3.3C<> 5.3A<> 5.5A<>			FBA_DOM<5> 3.3C 5.4C FBA_DOM<6> 3.3C 5.4D FBA_DOM<7> 3.3C 5.4E FBA_DOS_RNO 3.4C<> 4.4B 4.5A< FBA_DOS_RN1 3.4C<> 4.4C 4.5A< FBA_DOS_RN2 3.4C<> 4.4D 4.5A< FBA_DOS_RN3 3.4C<> 4.4D 4.5A<			IFPC_HPDC 9.2C> 10.3H< IFPC_I_OVDD 8.2C IFPC_PLLVDD 8.2C IFPC_RSET 8.2C IFPE_HPDC 9.2A> 10.3H< IFPE_I_OVDD 8.4C IFPE_LO 8.4E 8.5B<> IFPE_LO* 8.4E 8.5B<> IFPE_L1 8.4E 8.5B<> IFPE_L1* 8.4E 8.5B<> IFPE_L2 8.4E 8.5B<> IFPE_L2* 8.4E 8.5B<> IFPE_L3 8.3E 8.5B<> IFPE_L3* 8.3E 8.5B<> IFPE_PLLVDD 8.3C IFPE_RSET 8.3C IFPE_TERM 8.4H IFPE_TXC 8.3G 8.4F> 8.5B<> 9.2F< IFPE_TXC* 8.3F> 8.3G 8.5B<> 9.2F< IFPE_TXD0 8.4F> 8.4G 8.5B<> 9.2F< IFPE_TXD0* 8.3G 8.4F> 8.5B<> 9.2F< IFPE_TXD1 8.4F> 8.4G 8.5B<> 9.2F< IFPE_TXD1* 8.4F> 8.4G 8.5B<> 9.2F< IFPE_TXD2 8.4F> 8.4G 8.5B<> 9.2F< IFPE_TXD2* 8.4F> 8.4G 8.5B<> 9.2F< JTAG_TCLK 10.3C JTAG_TDI 10.3D JTAG_TDO 10.3C JTAG_TMS 10.3C JTAG_TRST 10.3C MOBI LE_AC_BATT 9.4B> 10.3E< MOBI LE_RUNPWROK 7.3A< 9.4A> 12.2A< MOBI LE_RUNPWROK_I_N 9.4B NVVDD 12.2F NVVDD_CTL0 12.4C NVVDD_CTL0_R 12.4C NVVDD_CTL1 12.4C NVVDD_CTL1_R 12.4C NVVDD_SENSE 2.4G<> 12.3E<> PEX_PLLVDD 2.4F PEX_PRNST2 2.5C PEX_PRNST2_R 2.5D> 14.4A< PEX_PRNST2_T 14.4B PEX_REFCLK 2.2E PEX_REFCLK* 2.2E PEX_RST 2.2D PEX_RX0 2.2E PEX_RX0* 2.2E PEX_RX1 2.2E PEX_RX1* 2.2E PEX_RX2 2.2E PEX_RX2* 2.2E PEX_RX3 2.3E PEX_RX3* 2.3E PEX_RX4 2.3E PEX_RX4* 2.3E PEX_RX5 2.3E PEX_RX5* 2.3E PEX_RX6 2.3E PEX_RX6* 2.3E PEX_RX7 2.3E PEX_RX7* 2.3E PEX_RX8 2.4E PEX_RX8* 2.4E PEX_RX9 2.4E PEX_RX9* 2.4E PEX_RX10 2.4E PEX_RX10* 2.4E PEX_RX11 2.4E PEX_RX11* 2.4E PEX_RX12 2.4E PEX_RX13 2.5E PEX_RX13* 2.5E PEX_RX14 2.5E PEX_RX14* 2.5E PEX_RX15 2.5E PEX_RX15* 2.5E PEX_TCLK 2.5F PEX_TCLK* 2.5F PEX_TERM_P 2.5F PEX_TX0 2.2E PEX_TX0* 2.2E PEX_TX0_C 2.2C PEX_TX0_C* 2.2C PEX_TX1 2.2E PEX_TX1* 2.2E PEX_TX1_C 2.2C PEX_TX1_C* 2.2E PEX_TX2 2.2E PEX_TX2* 2.2E PEX_TX2_C 2.2C PEX_TX2_C* 2.2C PEX_TX3 2.2E PEX_TX3* 2.2E PEX_TX3_C 2.2C PEX_TX3_C* 2.2C PEX_TX4 2.3E PEX_TX4_C 2.3C PEX_TX4_C* 2.3C PEX_TX5 2.3E PEX_TX5_C 2.3C PEX_TX5_C* 2.3C PEX_TX6 2.3E PEX_TX6* 2.3E PEX_TX6_C 2.3C PEX_TX6_C* 2.3C PEX_TX7 2.3E PEX_TX7* 2.3E PEX_TX7_C 2.3C PEX_TX7_C* 2.3C PEX_TX8 2.3E PEX_TX8* 2.3E PEX_TX8_C 2.3C PEX_TX8_C* 2.3C PEX_TX9 2.4E PEX_TX9* 2.4E PEX_TX9_C 2.4C PEX_TX9_C* 2.4C PEX_TX10 2.4E PEX_TX10* 2.4E PEX_TX10_C 2.4C PEX_TX10_C* 2.4C PEX_TX11 2.4E PEX_TX11* 2.4E PEX_TX11_C 2.4C PEX_TX11_C* 2.4C PEX_TX12 2.4E PEX_TX12* 2.4E PEX_TX12_C 2.4C PEX_TX12_C* 2.4C PEX_TX13 2.4E PEX_TX13* 2.4E PEX_TX13_C 2.4C PEX_TX13_C* 2.4C PEX_TX14 2.5E PEX_TX14* 2.5E PEX_TX14_C 2.5C PEX_TX14_C* 2.5C PEX_TX15 2.5E PEX_TX15* 2.5E PEX_TX15_C 2.5C PEX_TX15_C* 2.5C PS_BOOT_FB1 13.3C PS_BOOT_FBVDD0 13.3C PS_BOOT_NV1 12.2C PS_BOOT_NVVDD 12.2C PS_BOOT_PEX 13.2C PS_CP_FB1 13.5B PS_CP_FB2 13.4B PS_CP_FB3 13.4E PS_CP_NVVDD1 12.3B PS_CP_NVVDD2 12.3B PS_CP_NVVDD3 12.3D PS_DR_FBFCCM 13.4B PS_DR_NVFCCM 12.2B PS_FB_FB 13.4C PS_FB_NVVDD 12.4D PS_FB_PEX 13.3C PS_FS_FB 13.4B PS_FS_NVVDD 12.3B PS_ISEN_FBVDD0 13.4C PS_ISEN_NVVDD 12.2C PS_LG_FBVDD0 13.4C PS_LG_NVVDD 12.2C PS_LG_PEX 13.2C PS_PG000_FB 7.1A< 13.2A> 13.4A> PS_PG000_NV 10.2F< 12.2A> 13.2A< 13.4A< PS_PHASE_FBVDDQ 13.4C PS_PHASE_NVVDD 12.2C PS_PHASE_PEX 13.2C PS_RC_FB 13.4D PS_RC_NVVDD 12.3E PS_RC_PEX 13.2E PS_UG_FBVDDQ 13.3C PS_UG_NVVDD 12.2C PS_VCC_FB 7.1A< 13.4A> PS_VCC_NVVDD 12.2B ROM_CS* 11.1C 11.1D ROM_SCLK 11.1D< 11.1D< 14.3A> ROM_SI 11.1D< 11.1D< 14.3A> ROM_SO 11.1D< 11.1D< 14.3A> SMB_CLK 9.4A> 10.4B< SMB_DATA 9.4A<> 10.4B<> SNN_A13_1 4.2B SNN_A13_2 4.2E SNN_A13_3 5.2A SNN_A13_4 5.2E SNN_A14_1 4.2B SNN_A14_2 4.2E SNN_A14_3 5.2A SNN_A14_4 5.2E SNN_A15_1 4.2B SNN_A15_2 4.2E SNN_A15_3 5.2A SNN_A15_4 5.2E SNN_BUFIRST* 11.2C SNN_CN1_200 9.3C SNN_DACB_CSYNC 6.3D SNN_DACC_BLUE 6.4D SNN_DACC_GREEN 6.4D SNN_DACC_HSYNC 6.4D SNN_DACC_RED 6.4D SNN_DACC_RSET 6.4C SNN_DACC_VREF 6.4C SNN_DACC_VSYNC 6.4D SNN_DPB_165 9.3E SNN_DPB_167 9.3E SNN_DPB_177 9.3E SNN_DPB_179 9.3E SNN_DPB_183 9.3E SNN_DPB_185 9.3E SNN_DPB_195 9.3E SNN_DPB_197 9.3E SNN_FBA_CMD7 3.2E SNN_FBA_CMND26 3.3E SNN_FBA_CMND28 3.3E SNN_FBA_NC1 4.2A SNN_FBA_NC2 4.2A SNN_F		

