

P413: G86, DDR2 MEMORY 32MX16/16Mx16

- Page 1: P413 Overview
- Page 2: PCI Express Interface
- Page 3: Frame Buffer Interface
- Page 4: Memory 1st Bank 0..31
- Page 5: Memory 1st Bank 32..63
- Page 6: DACA, Slim DB15 Connector
- Page 7: DACB, MUX, 2x6 Header
- Page 8: MiniDIN Connector & AVout
- Page 9: TMDS Interface
- Page 10: MIOA, MIOB Interface
- Page 11: Straps, Mechanical Parts
- Page 12: XTAL, GPIO, BIOS, FAN, JTAG, HDCP
- Page 13: Power Supply I: NVVDD, PLLVDD
- Page 14: Power Supply II: F3V3, 5V, DDC5V, FBVDDQ
- Page 15: SPDIF
- Page 16: Basenet Report
- Page 17: Cref Part

REV HISTORY

96/05/28 Add SPDIF citcuit

V147 0A base on V074 12 changed

- 1.page 4&5 BA<2> change to FBA_CMD27
- 2.page 7 header change to D_sub
- 3.page 9 add to dual link
- 4.page 18&19 add 2nd bank
- 5.page 20 co-lay FBVDDQ use PWM circuit

REV	VARIANT	NVPN	ASSEMBLY
B	BASE	600-10413-xxxx-000	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
1	SKU0000	600-10413-0000-000	P413: G86-200, 64 BIT DDR2 16Mx16 MEMORY, VGA+DV+Hdout
2	SKU0001	600-10413-0001-000	P413: G86-200, 64 BIT DDR2 32Mx16 MEMORY, VGA+DV+Hdout
3	SKU0050	600-10413-0050-000	P413: G78-300, 64 BIT DDR2 16Mx16 MEMORY, VGA+DV+Hdout
4	SKU0051	600-10413-0051-000	P413: G78-300, 64 BIT DDR2 32Mx16 MEMORY, VGA+DV+Hdout
5	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
6	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
7	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
8	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
9	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
10	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
11	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
12	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
13	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
14	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
15	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, MATERIALS) ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	P413 Overview

NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN		600-10413-xxxx-000 A	
ID		PAGE	
NAME		DATE	02-OCT-2008



PCI Express Interface



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.



ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	PCI Express Interface



ID	
----	--

NAME		DATE	02-OCT-2006
------	--	------	-------------

Frame Buffer Interface




NVIDIA CORPORATION	
3701 SAN TOMAS EXPRESSWAY	
SANTA CLARA, CA 95050, USA	
REV. PN	600-10413-xxxx-000 A
TO	PAGE
NAME	DATE 02-OCT-2006

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTIC LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY BOARD LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO. 101UFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL Frame Buffer Interface

DACA, Slim DB15 Connector



	Net Name	MIN_LINE_WIDTH	CRITICAL	IMPEDANCE
	(A6) DACA_VREF	10MIL		
	(A6) DACA_RESET	10MIL		
	(A6) DACA_HYSTNC		2	50OHM
	(A6) DACA_VSTNC		2	50OHM
0.0	(A6) DACA_HYSTNC_C		2	50OHM
	(A6) DACA_VSTNC_C		2	50OHM
	(A6) DACA_RESET		1	50OHM
	(A6) DACR_WUFE		1	50OHM
	(A6) DACR_WUFE		1	50OHM
0.0	(A6) DACR_RESET_F		1	50OHM
	(A6) DACR_RESET_F		1	50OHM
	(A6) DACR_WUFE_F		1	50OHM

ALL VIDEO DEVICE SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. VIDEO MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	DXCA, Slim DB15 Connector

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA

NV_PN	600-10413-xxxx-000 A
-------	----------------------

10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	-----

	PAGE	
--	------	--

NAME


	PAGE
--	------

02-OCT-2006



DACB, MUX, 2x6 Header

Net Name		MIN_LINE_WIDTH	CRITICAL	IMPEDANCE
16	DACB_VREF	0.048		
15	DACB_VREF	0.048		
14	DACB_VSYNC		2	100OHM
13	DACB_VSYNC		2	100OHM
12	DACB_VSYNC_C		2	100OHM
11	DACB_VSYNC_C		2	100OHM
10	DACB_RED		1	100OHM
9	DACB_GREEN		1	100OHM
8	DACB_BLUE		1	100OHM
7	DACB_RED_SV_F		1	100OHM
6	DACB_GREEN_SV_F		1	100OHM
5	DACB_BLUE_SV_F		1	100OHM
4	DACB_RED_SV		1	100OHM
3	DACB_GREEN_SV		1	100OHM
2	DACB_BLUE_SV		1	100OHM





ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, MATERIALS) ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	DACB LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAUSE DETAIL	DACB_MUX_20816262

NVIDIA CORPORATION	
3701 SAN TOMAS EXPRESSWAY	
SANTA CLARA, CA 95050, USA	
NV_PN	600-10413-xxxx-000 A
TO	PAGE
NAME	DATE 02-OCT-2006

MiniDIN Connector

	Net Name	CRITICAL	IMPEDANCE
7.5	C_MUX	1	50Ω
7.6	CWBS_Y_MUX	1	50Ω
7.7	CWBS_PIE_MUX	1	50Ω
7.8	COUT	1	50Ω
7.9	CWBS_OUT	1	50Ω
8.0	PIE_OUT	1	50Ω



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA



NV_PN	600-10413-xxxx-000 A
-------	----------------------

10	
----	--

NAME _____

PAGE	
------	--




DATE	
------	--

02-OCT-2006

02-OCT-2006


02-OCT-2006

MIOA, MIOB Interface




ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	MIOA, MIOB Interface

NVIDIA CORPORATION 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA			
NV_PN 600-10413-xxxx-000 A			
ID		PAGE	
NAME		DATE	02-OCT-2006




Straps, Mechanical Parts



G86 Straps		Values
Bit Signal		
01	SUB_VENDOR	0 NO_BIOS 1 BIOS
02	RAM_CFG_0	0000 16Mx16 DDR2 64Mx Elpida 1000 RFU 0001 16Mx16 DDR2 64Mx Samsung, Micron 1001 RFU 0010 16Mx16 DDR2 64Mx Hynix 1010 RFU 0011 16Mx16 DDR2 64Mx Hynix 1011 RFU 0100 20Mx16 DDR2 64Mx Elpida 1100 RFU 0101 20Mx16 DDR2 64Mx Samsung 1101 RFU 0110 20Mx16 DDR2 64Mx Hynix 1110 RFU 0111 20Mx16 DDR2 64Mx Hynix 1111 RFU
03	RAM_CFG_1	
04	RAM_CFG_2	
05	RAM_CFG_3	
06	CRYSTAL	0 2700MHz 1 1433MHz
07	TV_MODE_0	0000 NTSC_M 0001 NTSC_J 0100 PAL_M 0101 PAL_N 1000 PAL_CN 1010 PAL_MSCM 1100 RESERVED 1110 RESERVED
08	TV_MODE_1	
09	TV_MODE_2	
10	PCI_DEV_0	0000 (280-300-A1: 280A02) 0001 (G78-300-A1: 0284C1)
11	PCI_DEV_1	
12	PCI_DEV_2	
13	PCI_DEV_3	
14	PCI_DEV_4	G86 Straps
15	PXE_FLN_EN_TERMHI00	0 EN 1 DIS
16	3GSD_PADCFG_LUT_ACR_0	0000 G86TOP_DEFAULT 0001 MOBILE_DEFAULT 0010 MOBILE_ATHRS_LAMP 0011 MOBILE_ATHRS_LAMP 0100 MOBILE_ATHRS_HAMP 0101 MOBILE_ATHRS_HAMP 0110 MOBILE_ATHRS_HHAMP 0111 MOBILE_ATHRS_HHAMP
17	3GSD_PADCFG_LUT_ACR_1	1000 G86TOP_ATHRS 1001 MOBILE_ATHRS_HAMP 1010 MOBILE_ATHRS_LAMP 1011 MOBILE_ATHRS_LAMP 1100 MOBILE_ATHRS_HAMP 1101 MOBILE_ATHRS_HAMP 1110 MOBILE_ATHRS_HHAMP 1111 MOBILE_ATHRS_HHAMP
18	3GSD_PADCFG_LUT_ACR_2	
19	3GSD_PADCFG_LUT_ACR_3	
20	3GSD_PADCFG_LUT_ACR_4	
21	3GSD_PADCFG_LUT_ACR_5	
22	ROMTYPE_0	00 PARALLEL 01 SERIAL_ATOP 10 SERIAL_SET40P 11 RESERVED
23	ROMTYPE_1	
24	USER_0	0000 DEFAULT
25	USER_1	
26	USER_2	
27	USER_3	
28	MDL_EN_20V_0	0 DISABLED 1 ENABLED
29	MDL_EN_20V_1	0 DISABLED 1 ENABLED
30	BLUT_CLK_CFG0	0 DISABLED 1 ENABLED
31	PCI_IOBAR	0 DISABLED 1 ENABLED
32	BIOS_SIZE	0 10MB 1 10MB

Pin Name
MCMD01
MCMD00
MCMD01
MCMD08
MCMD09
MCMD02
MCMD07
MCMD10
MCMD06
MCMD4
MCMD5
MCMD3
MCMD11
MCMDCTL3
MCMD00
MCMD6
MCMD8
MCMD9
MCMD_HSYN0
MCMD10
MCMD_VSYN0
MCMD0
MCMD03
MCMD4
MCMD5
ROM_SI
ROM_SCLK
MCMD_HSYN0
MCMD7
MCMD_DE

Bit Signal		Values	
01	SUB_VENDOR	0 NO_BIOS 1 BIOS	
02	RAM_CFG_0	0000 16Mx16 DDR2 64MB Epistar 0001 16Mx16 DDR2 64MB Samsung, Micron 0010 16Mx16 DDR2 64MB Infineon 0011 16Mx16 DDR2 64MB Hynix 0100 32Mx16 DDR2 64MB Epistar 0101 32Mx16 DDR2 64MB Samsung 0110 32Mx16 DDR2 64MB Infineon 0111 32Mx16 DDR2 64MB Hynix	1000 16Mx16 DDR2 32MB Epistar 1001 16Mx16 DDR2 32MB Samsung, Micron 1010 16Mx16 DDR2 32MB Infineon 1011 16Mx16 DDR2 32MB Hynix 1100 32Mx16 DDR2 32MB Epistar 1101 32Mx16 DDR2 32MB Samsung 1110 32Mx16 DDR2 32MB Infineon 1111 32Mx16 DDR2 32MB Hynix
05	RAM_CFG_3		
06	CRYSTAL	0 27000K OR 15000K 1 14250K OR UNKNOWN	
07	TV_MODE_0	00 SECAM 01 NTSC 10 PAL 11 GBT	
08	TV_MODE_1		
22	CRYSTAL_1	0 13500K OR 14310K 1 27000K OR UNKNOWN	
12	PCI_DEV0_0	TBD (27F 037777)	
13	PCI_DEV0_1		
20	PCI_DEV0_2		
21	PCI_DEV0_3		
	PCI_DEV0_4		
11	PEX_FULL_EN_TERRM100	0 EN 1 DIS	
10	3G0_PADCFG_LUT_ACR_0	000 DEFAULT 001 MOBILE 010 MOBILE_LFWR 011 MOBILE_LCWEST_PWR 100 MOBILE_LTHR 101 MOBILE_LTHR 110 MOBILE_LTHR_LFWR 111 MOBILE_PTHR_LFWR	
16	SLOT_CLK_CFG	0 PULLDOWN 1 NET	
26	ROMTYPE_0	00 PARALLEL 01 SERIAL_AT25F 10 SERIAL_JST40V 11 LPC	
30	ROMTYPE_1		
16	USER_0	0000 DEFAULT	
17	USER_1		
18	USER_2		
19	USER_3		
25	BR	0 ENABLED 1 DISABLED	
15	MOBILE_DFP0	0 PULLDOWN 1 FLOAT	



NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA




NV_PN	600-10413-xxxx-000 A		
ID		PAGE	
NAME		DATE	02-OCT-2006

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


A		B		C		D		E		F		G		H	
<div>Title: Baseline Report</div> <div>Design: p4713</div> <div>Date: Sep 28 14:42:41 2008</div> <div>Base nets and synonyms for p4713, 3n-P4713/0n4713, 3n-P4730n_13</div> <div>Base Signal Location(Zone)0n</div> <div>3V3 14.10</div> <div>3V3_TH_EN 13.58</div> <div>SV 5.28 5.30</div> <div>12V 13.1F</div> <div>12V_F 13.1F</div> <div>ATAC 6.2E</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.30</div> <div>ATAC 9.10n 9.38 9.3</div>															

[illegible]









SPDIF




place close to GPU

NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	600-10403-0000-200 A		
ID		PAGE	
NAME		DATE	12-JAN-2007

Memory 2nd Bank 0..31



X-cap for CMD



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA








NV_PN	600-10413-xxxx-000 A
-------	----------------------


ID		PAGE	
NAME		DATE	02-OCT-2006



02-OCT-2006


Memory 2nd Bank 32..63



NVIDIA CORPORATION 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA			
NV_PN 600-10413-xxxx-000 A			
ID		PAGE	
NAME		DATE	02-OCT-2006

ALL VIDEA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE STANDARDS, FILES, DRAWINGS, DIAGNOSTIC LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS; THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. VIDEA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS AS OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

PowerSupplyIII: FBVDDQ



ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	PowerSupply: NVDD

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95060, USA

NV_PN	600-10403-0000-200 A
-------	----------------------

ID		PAGE	
NAME		DATE	12-JAN-2007

CAP for EME