



## C013




<p><b>CONFIDENTIAL &amp; PROPRIETARY TO ADVANCED MICRO DEVICES INC.</b>  <b>75207 Advanced Micro Devices</b></p>	<p>Advanced Micro Devices Inc.</p>
<p>This AMD Radeon schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement</p>	<p><b>AMD</b></p>
<p>for the sole purpose of manufacturing the product. All other reproduction, use or distribution is strictly prohibited. This AMD schematic and design is the property of AMD and is provided only to entities under a non-disclosure agreement</p>	<p>1 Commerce Valley Drive East  Markham, Ontario</p>
<p>For more information, please contact your AMD representative. AMD does not warrant or make any representations or warranties of any kind regarding the performance, reliability, or fitness for a particular purpose of the product. AMD disclaims any responsibility for any damages, including consequential damages, arising from the use of the product.</p>	<p>Date: Thursday, November 26, 2009  Sheet 1 of 21</p>
<p>Title <b>RH JUNIPER GDDR5 1GB DP+DP/HDMI+DVI /SVGA</b></p>	<p>Doc No. <b>105-C013xx-00C</b></p>

Doc No. 105 G012: 00C


### (3) JUNIPER MEM Interface Ch A&B



#### (4) GDDR5 x16 MEM Channel A




(5) GDDR5 x16 MEM Channel B










## (06) JUNIPER GPIOs Strap CF XTAL OSC



## (07) JUNIPER DAC1 and DAC2




PART 10 OF 15		
DPA_PVDD		TX2P_DPA0P
		TX2M_DPA0N
DPA_PVSS		TX1P_DPA1P
		TX1M_DPA1N
		TX0P_DPA2P
DPB_PVDD		TX0M_DPA2N
		TXCAP_DPA3P
		TXCAM_DPA3N
DPB_PVSS		
		AUX1P
DPA_VDD10#1 DPA_VDD10#2	<b>T M D P</b>	AUX1N
		DDC1CLK
		DDC1DATA
DPB_VDD10#1 DPB_VDD10#2	<b>A / B</b>	
DPA_VDD18#1 DPA_VDD18#2		
DPB_VDD18#1 DPB_VDD18#2		TX5P_DPB0P
		TX5M_DPB0N
		TX4P_DPB1P
		TX4M_DPB1N
		TX3P_DPB2P
DPAB_CALR		TX3M_DPB2N
		TXCBP_DPB3P
		TXCBM_DPB3N
DPA_VSSR#1 DPA_VSSR#2 DPA_VSSR#3 DPA_VSSR#4 DPA_VSSR#5 DPB_VSSR#1 DPB_VSSR#2 DPB_VSSR#3 DPB_VSSR#4 DPB_VSSR#5		DDCCLK_AUX4P DDCCLK_AUX4N DDCCLK_AUX4N







(09) JUNIPER Display Port C & Display Port/HDMI D




(10) JUNIPER LVTMDP E&F




# (11) JUNIPER Power & GND






VPM Mode	Mode Pin Status	Mode Pin Voltage (V)	Phase Operation		
			Phase 1	Phase 2	Phase 3
3-Phase Mode	0	0	Enabled	Enabled	Enabled
2-Phase Mode	1	3.3	Enabled	Enabled	Disabled
1-Phase Mode	Floating	-1.7	Enabled	Disabled	Disabled

+5VCC is generated internally and this is an output with 20mA minimum current capability




EN	Q1	Q2	VR_HOT/EN	IC	VR_HOT	GPIO
1	on	off	0	Disabled	/	1
0	off	on	5V	Enabled	No Warning	0
0	off	off	0.45V	Enabled	Warning	1



EN	Q1	Q3	Q2	VR_HOT/EN	IC	VR_HOT	GPIO
1	on	on	on	0	Disabled	/	0
0	off	on	on	1.5V	Enabled	No Warning	0
0	off	off	off	3.3V	Enabled	Warning	1


NOTE: This is for the IC that uses VCC2 for EXT\_12V Detection.

App	Condition	Mode Pin	VPM Mode	Phase 3	IC Behavior
CASE 1	PerUp without EXT_12V Cable	1	2-Ph Mode	Open	IC enabled without detecting EXT_12V (VCC2) voltage.
CASE 3	PerUp with EXT_12V Cable	1	2-Ph Mode	Pull Down	Detect EXT_12V (VCC2) voltage before IC enable.




**CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO-DEVICES INC.**  
 19907 Advanced Micro Devices

This AMD-SB80 schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, but not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting

Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario			
Date: Thursday, November 26, 2009		Rev 0	
Sheet 12 of 21			

### (13) VDDCI



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.  
 T2007 Advanced Micro Devices  
 Board schematic and design is the exclusive property of AMD,  
 and is provided only to entities under a non-disclosure agreement  
 with AMD for evaluation purposes. Further distribution or disclosure  
 is strictly prohibited. Use of this schematic and design for any purpose  
 other than evaluation requires a Board Technology License Agreement  
 with AMD. AMD makes no representations or warranties of any kind  
 regarding this schematic and design, including, not limited to,  
 any implied warranty of merchantability or fitness for a particular  
 purpose, and disclaims responsibility for any consequences resulting  
 from use of the information included herein.

Advanced Micro Devices Inc.  
1 Commerce Valley Drive East  
Markham, Ontario



Date: Thursday, November 26, 2009

Rev	1
-----	---

Sheet 13 of 21


Title	RH JUNIPER GDDR5 1GB DP+DP/HDMI+DVI /sVGA
-------	---

Doc No.	105-C013xx-00C
---------	----------------






# (14) MVDDQ




## Layout guideline


- 1-Position the controller (U701) such that LGate(pin4) is the closest to gate of the MOSFETs. You can place the gate resistors R721 and R722 next to the gate of the MOSFETs. Make the gate drive traces (PW\_MVDDQ\_LGD and PW\_MVDDQ\_HGD) as short and as wide as possible to reduce the trace inductance.
- 2-Place the bypass capacitors for Vcc as well as Boost caps as close to the controller as possible. They are as follows:  
Vcc bypass cap is C703, and Boost cap is C705.
- 3-Voltage amplifier compensation network. Place C714 close to the pin 7. Place the rest of the compensation network close to the pins 7 and 6. These are R710, R711, R713, C713 and R712, C711 and C712.




## COMPENSATION CIRCUIT



## FILTERED SMPS VCC



## BOOT CIRCUIT




CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.  
7207 Advanced Micro Devices  
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.


Advanced Micro Devices Inc.  
1 Commerce Valley Drive East  
Markham, Ontario  
Date: Thursday, November 26, 2009  
Sheet 14 of 21  
Rev 1  
Title RH JUNIPER GDDR5 1GB DP+DP/HDMI+DVI /sVGA  
Doc No. 105-C013xx-00C

(15) Linear Regulators


**LDO #1:** Vin = 3.00V to 3.60V (3.3V +/- 9%) Vout = +1.8V +/- 2%; Iout = 1.6A (TBV) RMS MAX  
PCB: 50 to 70mm sq. copper area for cooling



**LDO #2:** Vin = +1.32V to 1.84VMAX Vout = +1.01V +/- 2% Iout = 1.7A (TBV) RMS MAX  
PCB: 50 to 70mm sq. copper area for cooling




**Memory VREF:** Vin = MVDDQ Vout = 0.7xMVDDQ




There must be one 100nF at each VREF pin  
Place U360 (VIN - PIN#1) close to 10uF on MVDDQ in the middle point of memory devices

**Regulators for +5V, +5V\_VESA and +5V\_HDMI**




(16) Power Management - Power Gating


12V\_EXT Connector



OPTIONAL Buzzer (Test only)




12V\_BUS, 12V\_EXT & 3V3\_BUS POWER SEQUENCING






POWER SEQUENCING

CIRCUIT & VDDCI (ENABLES CANNOT BE SHARED SINCE IT IS ALSO THE COMPENSATION PIN OF THE SMPS REGULATOR)




## (17) Power Management 2




## VDDC Setting

Analog Reference (Refer R to AGND)  
Close to U601  
Be careful when changing R655 value


#### F) SET DEFAULT VOLTAGE POWER-ON TABLE



**For Testing Only**




## VDDC DPM through GPIOs (PVID)




## VDDC I2C INTERFACE



ALL OR RESISTORS TO BE REMOVED FOR PRODUCTION:



### VDDCI Low Side Divider



**CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.**  
**72007 Advanced Micro Devices**

This AMD Board schematic and design is the exclusive property of AMD. It is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranties of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

**Table**

IC.	Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario
-----	---



Date: Thursday, November 26, 2009


Sheet 17 of 21

Rev 1

Title **BH-11 UNIPER GDDR5 1GB DP+DP/HDMI+DVI /sVGA**









Doc No.	105-C013xx-00C
---------	----------------

## (18) Mechanical and Thermal Management



**Warning: TS\_FDO is not 5V tolerant. MAX sink current 1.65mA**

**If Critical Temperature is reached this will force the fan to run at full speed while power is removed from GPU & rest of the board. This is an open collector signal. Active level is hard pull down to ground.**



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.  
72057 Advanced Micro Devices, Inc.  
The AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for transfer to your personnel for the purpose of design and development of a product. This document and its contents are strictly proprietary. Use of this schematic and design for any purpose other than that intended by AMD is strictly prohibited. AMD makes no representations or warranties of any kind regarding the accuracy or design of this document, and shall not be liable for any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for consequences resulting from the use of the information included herein.

Advanced Micro Devices Inc.  
1 Commerce Valley Drive East  
Markham, Ontario L3R 9V5





**AMD**

Date: Thursday, November 26, 2009 Rev 03  
Sheet 18 of 21  
Title RH\_JUNIPER GDDR5 1GB DVI+ HDMI+DVI+S/VA

Doc No: 105-0013xx-0



(19) Debug Circuits





<div>AMD</div>			Title		Schematic No.		Date:	
			RH JUNIPER GDDR5 1GB DP+DP/HDMI+DVI /sVGA		105-C013xx-00C		Thursday, November 26, 2009	
			REVISION HISTORY					NOTE: This schematic represents the PCB, it does not represent any specific SKU. For Stuffing options (component values, DNI , ? please consult the product specific BOM. Please contact AMD representative to obtain latest BOM closest to the application desired.
Sch Rev	PCB Rev	Date	REVISION DESCRIPTION					
00	00A	2009/07/14	JUNIPER GDDR5 1GB - BASED ON C010; VDDC/VDDCI/MVDD SMPS CHANGES; OTHER CIRCUITS UPDATED;					
01	00B	2009/09/10	Initial Release					
02	00C	2009/09/25	Initial Release					

MSIS-RMA

羅覓林

20100119

MSIS-RMA  
羅覓林  
20100119