



## **PCI-EXPRESS EDGE CONNECTOR**



#### POWER SEQUENCING



Power Sequence Circuit to ensure SMPS\_EN is released after +12V\_BUS and +3.3V\_BUS are both in regulation. Pull-up may or may not be required on SMPS\_EN signal depending on SMPS design.


Node 1 When +12V ramps above min Vbe, SMPS\_EN will be helt low

Node 2 When +3.3V gets close to regulation, one of the two conditions of releasing SMPS\_EN is active

Target ~ 900mV when +3.3 at min regulation (worse case)
Typical trigger when +3.3V ramps above 2.2V (650mV)


Node 3 When +12V gets close to regulation, one of the two conditions of releasing SMPS\_EN is active

Target ~ 1.25V when +12 at min regulation (worse case)
Typical trigger when +12V ramps above 10V (1.1V)





+3.3V





ATI Technologies Inc.

1 Commerce Valley Drive East Markham, Ontario Canada, L3T 7X6 (905) 882-2600

RV515/RV516 256MB 128bit DDR2 NT DMS59-VO L


105-A92431-20A










### RV530 MEMORY CHANNELS A and B






















# **CHANNEL A: RANK 0 128MB DDR2** 5 M\_QSA[7..0] << >> VDDQ1 VDDQ2 VDDQ3 VDDQ4 VDDQ5 VDDQ6 VDDQ7 VDDQ8 VDDQ9 VDDQ10 VDDQ1 VDDQ2 VDDQ3 VDDQ4 VDDQ6 VDDQ7 VDDQ8 VDDQ9 VDDQ10 VDDQ1 VDDQ2 VDDQ3 VDDQ4 VDDQ5 VDDQ7 VDDQ8 VDDQ9 VDDQ10 VDDQ1 VDDQ2 VDDQ3 VDDQ4 VDDQ5 VDDQ6 VDDQ7 VDDQ8 VDDQ9 VDDQ10 WE VDD1 VDD2 VDD3 VDD4 VDD5 VDDL VSSDL VDDL VSSDL VDDL +MVDD +MVDD +MVDD +MVDD R203 4.99K VSS1 VSS2 VSS3 VSS4 VSS5 VSS1 VSS2 VSS3 VSS4 VSS5 R208 4.99K R202 4.99K C413 100nF R204 4.99K R206 4.99K C438 100nF C482 C483 C484 = V 1uF\_6.3V 1uF\_6.3V 1uF\_6.3V 402 402 C406 C407 C408 C409 C410 1uF\_6.3V 1uF\_6.3V 1uF\_6.3V 1uF\_6.3V 1uF\_6.3V CLKA0 <<-R222 56R 402 CLKA1 << ATI Technologies Inc. 1 Commerce Valley Drive East Markham, Ontario Canada, L3T 7X6 (905) 882-2600 R210 4.99K R220 4.99K R224 56R 402 RV515/RV516 256MB 128bit DDR2 NT DMS59-VO CLKA#1 <<-105-A92431-20A

## **CHANNEL B: RANK 0 128MB DDR2** 5 M\_DQMB#[7..0] >>= 5 M\_QSB[7..0] << >> VDDQ1 VDDQ2 VDDQ3 VDDQ4 VDDQ5 VDDQ7 VDDQ6 VDDQ7 VDDQ6 VDDQ1( VDDQ1 VDDQ2 VDDQ3 VDDQ4 VDDQ5 VDDQ6 VDDQ7 VDDQ8 VDDQ9 VDDQ10 VDDQ1 VDDQ2 VDDQ3 VDDQ4 VDDQ5 VDDQ6 VDDQ7 VDDQ8 VDDQ9 VDDQ10 CLKB#0 K8 CLKB0 VDD1 VDD2 VDD3 VDD4 VDD5 VDD1 VDD2 VDD3 VDD4 VDD5 CAS CAS B303 120R\_300mA Possible alternate 5150005600G B304 120R\_300mA Possible alternate 51500056000 = C561 = 100nF C536 C537 100nF 1uF\_6.3V C585 100nF VSSQ1 VSSQ2 VSSQ3 VSSQ4 VSSQ5 VSSQ6 VSSQ7 VSSQ8 VSSQ9 VSSQ10 VSSQ1 VSSQ2 VSSQ3 VSSQ4 VSSQ5 VSSQ6 VSSQ7 VSSQ8 VSSQ9 VSSQ10 VSSQ1 VSSQ2 VSSQ3 VSSQ4 VSSQ5 VSSQ6 VSSQ7 R314 × A2 × E2 × L1 × R3 × R7 × R8 R303 4.99K R306 R304 4.99K R308 4.99K C538 100nF 4.99K C526 C527 C528 1uF\_6.3V 1uF\_6.3V 1uF\_6.3V 402 402 402 C580 C581 C582 C583 U1F\_6.3V 1UF\_6.3V 1UF\_6.3V 402 402 402 CLKB0 <<-R322 56R 402 CLKB1 << ATI Technologies Inc. 1 Commerce Valley Drive East Markham, Ontario Canada, L3T 7X6 (905) 882-2600 R310 4.99K R320 4.99K R324 56R 402 C600 10nF 402 CLKB#1 (/-RV515/RV516 256MB 128bit DDR2 NT DMS59-VO LF Document Number 105-A92431-20A



### VESA Multi-Display Interface DMS-59 Connector







ATI Technologies Inc. 1 Commerce Valley Drive East Markham, Ontario Canada, L3T 7X6 (905) 882-2600

RV515/RV516 256MB 128bit DDR2 NT DMS59-VO 







The 7-pin MiniDIN footprint allows one of the two MiniDINs:
- 7-pin Svideo/Composite MiniDIN P/N 6071001500G
- 4-pin Svideo MiniDIN P/N 6070001000G




ATI Technologies Inc.

1 Commerce Valley Drive East Markham, Ontario Canada, L3T 7X6 (905) 882-2600

RV515/RV516 256MB 128bit DDR2 NT DMS59-VO L


105-A92431-20A





ATI Technologies Inc.

1 Commerce Valley Drive East Markham, Ontario Canada, L3T 7X6 (905) 882-2600



ATX brackets





ATI Technologies Inc. 1 Commerce Valley Drive East Markham, Ontario Canada, L3T 7X6 (905) 882-2600

RV515/RV516 256MB 128bit DDR2 NT DMS59-VO LP

