


PG600-B02 NIGHTHAWK

GB3B-384, 6GB GDDR5 128Mx32


DP + HDMI/DP + DP + DP + DVI-I


TABLE OF CONTENTS


| Page | Description | Page | Description |
|------|---------------------------|------|--|
| 1 | Table of Contents | 26 | MIOA/B and FRAMELOCK I/F |
| 2 | Block Diagram | 27 | MISC1: Fan, Thermal, JTAG, GPIO |
| 3 | PCI Express | 28 | MISC2: ROM, XTAL, STRAPS, PLL_LDO |
| 4 | MEMORY: GPU Partition A/B | 29 | PS: 5V, PEX_VDD |
| 5 | MEMORY: FBA[31:0] | 30 | PS: FBVDD/Q |
| 6 | MEMORY: FBA[63:32] | 31 | PS: NVVDD Controller |
| 7 | MEMORY: FBB[31:0] | 32 | PS: NVVDD Phase 1,2 |
| 8 | MEMORY: FBB[63:32] | 33 | PS: NVVDD Phase 3,4 |
| 9 | MEMORY: GPU Partition C/D | 34 | PS: NVVDD Phase 5,6 |
| 10 | MEMORY: FBC[31:0] | 35 | PS: NVVDD Dynamic Switch Phases |
| 11 | MEMORY: FBC[63:32] | 36 | PS: Inputs, Filtering, and Monitoring |
| 12 | MEMORY: FBD[31:0] | 37 | PS: Shutdown |
| 13 | MEMORY: FBD[63:32] | 38 | PS: 12V Current Steering & Hot Unplug Detect |
| 14 | MEMORY: GPU Partition E/F | 39 | MECH: Bracket/Thermal |
| 15 | MEMORY: FBE[31:0] | 40 | POWER BRAKE AND LED |
| 16 | MEMORY: FBE[63:32] | 41 | MICROCONTROLLER |
| 17 | MEMORY: FBF[31:0] | | |
| 18 | MEMORY: FBF[63:32] | | |
| 19 | GPU PWR and GND | | |
| 20 | GPU Decoupling | | |
| 21 | DACA Interface | | |
| 22 | IFPAB DVI-I-DL | | |
| 23 | IFPEF DP + DP | | |
| 24 | IFPC HDMI / DP | | |
| 25 | IFPD DP | | |

















































Based on GB3-X GDDR5 FBVDDQ Decap Guideline



IF LAYOUT SPACE
PERMITS
PLACE 0805 BETWEEN
GPU AND MEM

NVVDD Decoupling caps. Place under GPU.



8x 22uF, 0805


6x 4.7uF, 0603



6x 1 uF, 0402

6x 0.22uF, 0402

6x 0.1uF, 0402



3x 470uF, SMD7343







AC COUPLING NOT NEEDED for KEPLER


REPLACE WITH ZERO OHM RESISTORS FOR KEPLER SKUs










4/29 remove co-lay DP circuit




Two cases to be considered:

1. DP AUX to DP connector: AUX AC coupled
2. DP AUX to DP-DVI dongle: AUX pass through








4/29 remove co-lay circuit




| NET | VOLTAGE | MAX_CURRENT | MIN_WIDTH |
|-----------------|---------|-------------|-----------|
| M0A_VREF | | 0.350 | |
| M0A_CAL_PD_VDDQ | | 0.350 | |
| M0A_CAL_PU_GND | | 0.350 | |
| M0B_VREF | | 0.350 | |
| M0B_CAL_PD_VDDQ | | 0.350 | |
| M0B_CAL_PU_GND | | 0.350 | |






| | | GK110 | GM200 |
|--------|----------------------|--------------------|-----------------------------|
| STRAP0 | USER_BIT [3:0]* | 0000* | GC6_ENABLE(3.3V) PU |
| STRAP1 | 3GIO_PADCFG_LUT_ADR* | 0000* | N/A |
| STRAP2 | PCI_DEVID [3:0]* | 100A* | N/A |
| STRAP3 | SOR_EXPOSED [3:0]* | 1111* | N/A |
| STRAP4 | DP_PLL_VDD_33V* | 1* FOR 3_3V* | N/A |
| | PEX_MAX_SPEED* | 1* FOR GEN2/3* | N/A |
| | PEX_SPD_CHANGE_GEN3* | 1* ENABLED* | N/A |
| | RESERVED | 0* | N/A |
| | RAMCFG[0]* | 1* | RAMCFG[0]* |
| | RAMCFG[1]* | 0* | RAMCFG[1]* |
| | RAMCFG[2]* | 1* | RAMCFG[2]* |
| | RAMCFG[3]* | 0* | RAMCFG[3]* |
| | VGA_DEVICE* | 1* | VGA_DEVICE* 1* For Enable |
| | SMB_ALT_ADDR* | 0* | SMB_ALT_ADDR 0* For Disable |
| | FB[0]_APERTURE_SIZE* | 1* For 128MB* | PCIE_CFG 0* For Desktop |
| | FB[1]_APERTURE_SIZE* | 0* For 128MB* | DEVID_SEL 0* For DEVID A |
| | PEX_PLL_EN_TERM100* | 0* DISABLED* | SOR0_EXPOSED |
| | PCI_DEVID_EXT[5]* | 0* | SOR1_EXPOSED |
| | SUB_VENDOR* | 1* Dedicated BIOS* | SOR2_EXPOSED |
| | PCI_DEVID_EXT[4]* | 0* | SOR3_EXPOSED |

| | MULTI_STRAP_REFQ_GND |
|-------------------|----------------------|
| BINARY PRODUCTION | NC |
| BINARY BRINGUP | NC |
| MULTI-LEVEL | 40.2k 1% TO GND |



4/27 add circuit

Dual BIOS







| | GND | 3V3 |
|-----|------|------|
| 5k | 0000 | 1000 |
| 10k | 0001 | 1001 |
| 15k | 0010 | 1010 |
| 20k | 0011 | 1011 |
| 25k | 0100 | 1100 |
| 30k | 0101 | 1101 |
| 35k | 0110 | 1110 |
| 45k | 0111 | 1111 |

x32 DENSITY MODE STRAPS

| CFG[3:0] Config Width | Vendor |
|-----------------------|-------------------------|
| 0000 | Reserved |
| 0001 | 128Mx32 384-bit Elpida |
| 0010 | 128Mx32 384-bit Hynix |
| 0011 | 128Mx32 384-bit Samsung |
| 0100 | 64Mx32 384-bit Hynix B |
| 0101 | 64Mx32 384-bit Elpida |
| 0110 | 64Mx32 384-bit Hynix |
| 0111 | 64Mx32 384-bit Samsung |
| 1000 | Reserved |
| 1001 | 128Mx32 320-bit Elpida |
| 1010 | 128Mx32 320-bit Hynix |
| 1011 | 128Mx32 320-bit Samsung |
| 1100 | 64Mx32 320-bit Hynix B |
| 1101 | 64Mx32 320-bit Elpida |
| 1110 | 64Mx32 320-bit Hynix |
| 1111 | 64Mx32 320-bit Samsung |

x16 DENSITY MODE STRAPS


| CFG[3:0] Config Width | Vendor |
|-----------------------|-------------------------|
| 0000 | Reserved |
| 0001 | 256Mx16 384-bit Elpida |
| 0010 | 256Mx16 384-bit Hynix |
| 0011 | 256Mx16 384-bit Samsung |
| 0100 | 128Mx16 384-bit Hynix B |
| 0101 | 128Mx16 384-bit Elpida |
| 0110 | 128Mx16 384-bit Hynix |
| 0111 | 128Mx16 384-bit Samsung |
| 1000 | Reserved |
| 1001 | 256Mx16 320-bit Elpida |
| 1010 | 256Mx16 320-bit Hynix |
| 1011 | 256Mx16 320-bit Samsung |
| 1100 | 128Mx16 320-bit Hynix B |
| 1101 | 128Mx16 320-bit Elpida |
| 1110 | 128Mx16 320-bit Hynix |
| 1111 | 128Mx16 320-bit Samsung |



MICRO-STAR INT'L CO.,LTD
MS-V325

| Size | Document Description | Rev |
|------------------------------|----------------------|----------------|
| Custom | TABLE OF CONTENTS | 1.0 |
| Date: Thursday, May 21, 2015 | | Sheet 28 of 42 |


4/27 change 5V circuit
4/29 change PEX_VDD circuit
4/29 add 5V Driver Vcc



PEX_VDD
PEX = 1.05V @ 3A

Dummy Load

For Power Stage Vcc set to 5V



$$V_{out} = V_{ref} \left(1 + \frac{R_{top}}{R_{bot}} \right)$$


$$5 = 0.5 \left(1 + \frac{4.87K}{0.534K} \right)$$

$$7 = 0.5 \left(1 + \frac{4.87K}{0.374K} \right)$$


$$8 = 0.5 \left(1 + \frac{4.87K}{0.324K} \right)$$


$$9 = 0.5 \left(1 + \frac{4.87K}{0.287K} \right)$$

$$10 = 0.5 \left(1 + \frac{4.87K}{0.255K} \right)$$



| GPIO7_FBVDD_SEL | VOUT |
|-----------------|-------|
| 1 | 1.56V |
| 0 | 1.35V |





VID Table


| GPIO4 VID_5 | GPIO3 VID_4 | GPIO2 VID_3 | GPIO1 VID_2 | GPIO0 VID_1 | VOUT |
|----------------|----------------|----------------|----------------|----------------|---------|
| 0 | 0 | 0 | 0 | 0 | 1.2125V |
| 0 | 0 | 0 | 0 | 1 | 1.2000V |
| 0 | 0 | 0 | 1 | 0 | 1.1875V |
| 0 | 0 | 0 | 1 | 1 | 1.1750V |
| 0 | 0 | 1 | 0 | 0 | 1.1625V |
| 0 | 0 | 1 | 0 | 1 | 1.1500V |
| 0 | 0 | 1 | 1 | 0 | 1.1375V |
| 0 | 0 | 1 | 1 | 1 | 1.1250V |
| 0 | 1 | 0 | 0 | 0 | 1.1125V |
| 0 | 1 | 0 | 0 | 1 | 1.1000V |
| 0 | 1 | 0 | 1 | 0 | 1.0875V |
| 0 | 1 | 0 | 1 | 1 | 1.0750V |
| 0 | 1 | 1 | 0 | 0 | 1.0625V |
| 0 | 1 | 1 | 0 | 1 | 1.0500V |
| 0 | 1 | 1 | 1 | 0 | 1.0375V |
| 0 | 1 | 1 | 1 | 1 | 1.0250V |
| 1 | 0 | 0 | 0 | 0 | 1.0125V |
| 1 | 0 | 0 | 0 | 1 | 1.0000V |
| 1 | 0 | 0 | 1 | 0 | 0.9875V |
| 1 | 0 | 0 | 1 | 1 | 0.9750V |
| 1 | 0 | 1 | 0 | 0 | 0.9625V |
| 1 | 0 | 1 | 0 | 1 | 0.9500V |
| 1 | 0 | 1 | 1 | 0 | 0.9375V |
| 1 | 0 | 1 | 1 | 1 | 0.9250V |
| 1 | 1 | 0 | 0 | 0 | 0.9125V |
| 1 | 1 | 0 | 0 | 1 | 0.9000V |
| 1 | 1 | 0 | 1 | 0 | 0.8875V |
| 1 | 1 | 0 | 1 | 1 | 0.8750V |
| 1 | 1 | 1 | 0 | 0 | 0.8625V |
| 1 | 1 | 1 | 0 | 1 | 0.8500V |
| 1 | 1 | 1 | 1 | 0 | 0.8375V |
| 1 | 1 | 1 | 1 | 1 | 0.8250V |



| | | |
|----------------|--|------------|
| Size Custom | Document Description TABLE OF CONTENTS | Rev 1.0 |
|----------------|--|------------|

| | | |
|------------------------------|-------------------|-----|
| Custom | TABLE OF CONTENTS | 1.0 |
| Date: Thursday, May 21, 2015 | Sheet 33 of 42 | |

| | |
|--|---|
| | H |
|--|---|



MICRO-STAR INT'L CO.,LTD
MS-V325

| | | |
|------------------------------|--|----------------|
| Size Custom | Document Description TABLE OF CONTENTS | Rev 1.0 |
| Date: Thursday, May 21, 2015 | | Sheet 34 of 42 |




Layout notice :


- *Add ground shielding for D+ and Dtraces.
- *D+/D- route has to be away from the high noise area.
- *The recommended traces width and ground shielding spacing are 10mils.

Please refer datasheet
TCRIT_SET Table
If floating, shutdown temp. set to 65°C

Thermal Diode




EEPROM




Page37: PS: Inputs, Filtering, and Monitoring

4/29 remove 12V_PEX8_VIN2 to 12V_PEX_VIN1, change and add EXT-POWER connector circuit

PEX_12V INPUT - 66W




PEX 3V3 INPUT - 10W




DEFAULT STUFFING IS THE BEAD.
IN CASE INDUCTOR NEEDS TO BE
STUFFED YOU NEED TO NAME
SURE THAT ITS LOWER HEIGHT THAN 2.7MM

3V3_FILTER CONNECTS TO 3V3_RUN
VIA CIRCUITRY FOUND ON THE MCU PAGE.
USING EITHER THE FET LABELED Qx OR
RESISTORS LABELED Rj and Rk


PEX6 INPUT 1 - 2x3 PCIe CON 75W



PEX8 INPUT 2 - 2x4 PCIe CON 150W



PEX8 INPUT 2 - 2x4 PCIe CON 150W



STUFF for CPU 8-PIN Power Connector



| MICRO-STAR INT'L CO.,LTD | | |
|------------------------------|----------------------|----------------|
| MS-V325 | | |
| Size | Document Description | Rev |
| Custom | TABLE OF CONTENTS | 1.0 |
| Date: Thursday, May 21, 2015 | | Sheet 37 of 42 |

For OpenVreg Type4 + Phase Doubler, 2 phase PSI mode



PEX 6 INPUT DETECT MUST BE DISABLED

STUFF R_{nv} IN STEERING CIRCUIT

4/30 3V3 change 3V3_RUN



STUFF R1
STUFF R2
STUFF C3

3V3_RUN PEX 8 Input Present 2



IN INPUT_PEX6_DT1_R* 1G SOT23, 1G1 COMMON 2

DT SKU + WS SKU:

FULL POWER WHEN BOTH 6PIN+8PIN ARE PRESENT
STUFF Q508 AND Q509

TESLA SKU



FULL POWER WHEN 6PIN+8PIN OR 8PIN ONLY ARE PRESENT
STUFF Q508 ONLY

4/29 remove PS_NVVDD_DRVON circuit




MS-V325



Date: Thursday, May 21, 2015 Sheet 38 of 42




optical cross point




Top & bottom each layer set 4 points



Mechanical Holes Symbol



Brackets:
DVIDVL_HDMI_DP : 151-10001-0441-092



Bracket Screw




Stiffener




GPU SOCKET




GPU Stiffener (BRING-UP COOLER)




Bring Up Cooler




THERM OVERT SHUTDOWN







IFP_IOVDD (backdrive prevention)




4/29 add FB 12 current steering circuit





4/289 remove





IF MCU CIRCUIT IS LOADED
STUFF Qx and NO STUFF Rj and Rk
IF MCU CIRCUIT IS UNLOADED
NO STUFF Qx and STUFF Rj and Rk