

P2002

2GB GDDR5, 256b, 64Mx32


Stacked DVI-I/DVI-D + HDMI + DP

TABLE OF CONTENTS


Page	Description
1	Table of Contents
2	Block Diagram
3	PCI Express
4	MEMORY: GPU Partition A/B
5	MEMORY: FBA[31:0]
6	MEMORY: FBA[63:32]
7	MEMORY: FBB[31:0]
8	MEMORY: FBB[63:32]
9	MEMORY: GPU Partition C/D
10	MEMORY: FBC[31:0]
11	MEMORY: FBC[63:32]
12	MEMORY: FBD[31:0]
13	MEMORY: FBD[63:32]
14	GPU PWR and GND
15	GPU Decoupling
16	DACA Interface
17	IFPAB DVI-I-DL
18	IFPEF DVI-D-DL
19	IFPC HDMI
20	IFPD DP
21	MIOA/B Interface
22	MISC1: Fan, Thermal, JTAG, GPIO
23	MISC2: ROM, XTAL, Straps
24	PS: 5V, PEX_VDD
25	PS: FBVDD/Q
26	PS: NVVDD Controller
27	PS: NVVDD Phase 1-4
28	PS: NVVDD Phase 5-8
29	PS: NVVDD Phase 9-10 (N/A)
30	PS: Inputs, Filtering, and Monitoring
31	PS: Shutdown
32	PS: 12V Current Steering PSI Control and LED
33	MECH: Bracket/Thermal

2012/02/17 MS-V283-1.0 changed list



Page	Description
3	1.Add 12V_Bus Fuse
17	1. Modify DUAL STACK DVI library
18	1. Modify DUAL STACK DVI library
19	2. IFPEF_IOVDD change to PEX_VDD
19	1. Modify HDMI library
20	2. IFPCD_IOVDD change to PEX_VDD
22	1. Modify DP library
22	1. Add Thermal IC circuit
22	2. Add I2CB to 8318 / 7718 / 6262
22	3. Remove GPIO19/GPIO20
23	1. Add Dual BIOS circuit
24	1. Modify U2 footprint
24	2. PEX_VDD change to 1-phase PWM
25	1. FBVDD used UPI/1612
26	1. NVVDD used CHIL/8318
27/28	1. Driver IC used IR/3598
27/28	2. MOS used IRF8327 / 8304
27/28	3. Choke used Trio R17 (Golden)
30	1. Remove U502 INA3221 circuit
32	2. Modify 12V/PEX_12V current sensor IC circuit
32	1. Remove GeForce Logo LED circuit

















G1F

SGA_1745_P080_P100_4000400

COMMON

1001 GND_10

A2

A3

A4

A5

A6

A7

A8

A9

A10

A11

A12

A13

A14

A15

A16

A17

A18

A19

A20

A21

A22

A23

A24

A25

A26

A27

A28

A29

A30

A31

A32

A33

A34

A35

A36

A37

A38

A39

A40

A41

A42

A43

A44

A45

A46

A47

A48

A49

A50

A51

A52

A53

A54

A55

A56

A57

A58

A59

A60

A61

A62

A63

A64

A65

A66

A67

A68

A69

A70

A71

A72

A73

A74

A75

A76

A77

A78

A79

A80

A81

A82

A83

A84

A85

A86

A87

A88

A89

A90

A91

A92

A93

A94

A95

A96

A97

A98

A99

A100

A101

A102

A103

A104

A105

A106

A107

A108

A109

A110

A111

A112

A113

A114

A115

A116

A117

A118

A119

A120

A121

A122

A123

A124

A125

A126

A127

A128

A129

A130

A131

A132

A133

A134

A135

A136

A137

A138

A139

A140

A141

A142

A143

A144

A145

A146

A147

A148

A149

A150

A151

A152

A153

A154

A155

A156

A157

A158

A159

A160

A161

A162

A163

A164

A165

A166

A167

A168

A169

A170

A171

A172

A173

A174

A175

A176

A177

A178

A179

A180

A181

A182

A183

A184

A185

A186

A187

A188

A189

A190

A191

A192

A193

A194

A195

A196

A197

A198

A199

A200

A201

A202

A203

A204

A205

A206

A207

A208

A209

A210

A211

A212

A213

A214

A215

A216

A217

A218

A219

A220

A221

A222

A223

A224

A225

A226

A227

A228

A229

A230

A231

A232

A233

A234

A235

A236

A237

A238

A239

A240

A241

A242

A243

A244

A245

A246

A247

A248

A249

A250

A251

A252

A253

A254

A255

A256

A257

A258

A259

A260

A261

A262

A263

A264

A265

A266

A267

A268

A269

A270

A271

A272

A273

A274

A275

A276

A277

A278

A279

A280

A281

A282

A283

A284

A285

A286

A287

A288

A289

A290

A291

A292

A293

A294

A295

A296

A297

A298

A299

A300

A301

A302

A303

A304

A305

A306

A307

A308

A309

A310

A311

A312

A313

A314

A315

A316

A317

A318

A319

A320

A321

A322

A323

A324

A325

A326

A327

A328


A329

A330


A331


Based on GB2-X GDDR5 FBVDDQ Decap Guideline

FBVDDQ
0.1uF, 0.47uF & 1uF, 0402 (Place Under GPU)
4.7uF, 0603 (Place Near GPU)
10uF, 0805 (Place Near GPU)
22uF, 0805 (Place Near GPU)




NVVDD Decoupling caps. Place under GPU.









Size Custom	Document Description DACA Interface	Re
Date: Monday, April 23, 2012	Sheet 16 of 33	












STRAP0	USER_BIT [3:0]*	0000*	5K PD*
STRAP1	3GIO_PADCFG_LUT_ADR*	0000*	5K PD Desktop*
STRAP2	PCI_DEVID [3:0]*	0000 - (0x1180)*	5K PD -400 GPU*
STRAP3	SOR_EXPOSED [3:0]*	1111*	45K PU*
STRAP4	DP_PLL_VDD_33V*	1* FOR 3_3V*	
	PEX_MAX_SPEED*	1* FOR GEN2/3*	45K PD*
	PEX_SPD_CHANGE_GEN3*	1* ENABLED*	
	*		
ROM_SI	RAMCFG[0]*	0*	
	RAMCFG[1]*	1*	35K PD*
	RAMCFG[2]*	1*	
	RAMCFG[3]*	0*	
ROM_SO	VGA_DEVICE*	1*	
	SMB_ALT_ADDR*	0*	10k PU*
	FB[0]_APERTURE_SIZE*	0* For 256MB*	
	FB[1]_APERTURE_SIZE*	1* For 256MB*	
ROM_SCLK	PEX_PLL_EN_TERM100*	0* DISABLED*	
	PCI_DEVID_EXT[5]*	0* For 0x1180*	25K PD*
	SUB_VENDOR*	1* Dedicated BIOS*	
	PCI_DEVID_EXT[4]*	0* For 0x1180*	


	GND	3V3
5k	0000	1000
10k	0001	1001
15k	0010	1010
20k	0011	1011
25k	0100	1100
30k	0101	1101
35k	0110	1110
45k	0111	1111


CFG[3:0]	Config Width	Vendor
0000	Reserved	
0001	32Mx32 256-bit Elpida	
0010	32Mx32 256-bit Hynix	
0011	32Mx32 256-bit Samsung	
0100	Reserved	
0101	64Mx32 256-bit Elpida	
0110	64Mx32 256-bit Hynix	
0111	64Mx32 256-bit Samsung	
1000	Reserved	
1001	32Mx32 192-bit Elpida	
1010	32Mx32 192-bit Hynix	
1011	32Mx32 192-bit Samsung	
1100	Reserved	
1101	64Mx32 192-bit Elpida	
1110	64Mx32 192-bit Hynix	
1111	64Mx32 192-bit Samsung	



	MULTI_STRAP_REF0_GND
BINARY PRODUCTION	NO
BINARY BRNGUP	NO
MULTI-LEVEL	45.3K 1% TO GND

XTALSSIN	XTALOUTBUFF	Inverted PWM %
PU	PU	66 (33% HIGH)
PU	PD	50 (50% HIGH)
PD	PU	33 (66% HIGH)
PD	PD	0 (100% HIGH)








VID Table


GPIO7	GPIO6	GPIO5	GPIO2	GPIO17	VOUT
VID_5	VID_4	VID_3	VID_2	VID_1	
0	0	0	0	0	1.2125V
0	0	0	0	1	1.2000V
0	0	0	1	0	1.1875V
0	0	0	1	1	1.1750V
0	0	1	0	0	1.1625V
0	0	1	0	1	1.1500V
0	0	1	1	0	1.1375V
0	0	1	1	1	1.1250V
0	1	0	0	0	1.1125V
0	1	0	0	1	1.1000V
0	1	0	1	0	1.0875V
0	1	0	1	1	1.0750V
0	1	1	0	0	1.0625V
0	1	1	0	1	1.0500V
0	1	1	1	0	1.0375V
0	1	1	1	1	1.0250V
1	0	0	0	0	1.0125V
1	0	0	0	1	1.0000V
1	0	0	1	0	0.9875V
1	0	0	1	1	0.9750V
1	0	1	0	0	0.9625V
1	0	1	0	1	0.9500V
1	0	1	1	0	0.9375V
1	0	1	1	1	0.9250V
1	1	0	0	0	0.9125V
1	1	0	0	1	0.9000V
1	1	0	1	0	0.8875V
1	1	0	1	1	0.8750V
1	1	1	0	0	0.8625V
1	1	1	0	1	0.8500V
1	1	1	1	0	0.8375V
1	1	1	1	1	0.8250V

	MICRO-STAR INT'L CO.,LTD		
	MS-V283		
	Size Custom	Document Description PS_NVDD Controller	Rev 1.0
	Date: Monday, April 23, 2012		Sheet 26 of 33




Function	Mode	PWM Mode	Phase Mode
0	1	IR ATL	Dual
1	1	IR ATL	Doubler
0	0	Tri-state	Dual
1	0	Tri-state	Doubler






MSI
00017967
RD(C)2013030101
吳積源
CONFIDENTIAL
jonepei (裴亮樂)
RMA工程師
(00011601)


MICRO-STAR INT'L CO.,LTD		
MS-V283		
Size	Document Description	Rev
Custom	PS_NVVDD Phase 9-10	1.0
Date: Friday, April 20, 2012		Sheet 29 of 33




PEX_12V INPUT - 66W




PEX 3V3 INPUT - 10W




PEX8 INPUT 1 - 2x4 PCIe CON 150W (For FBVDD)




PEX8 INPUT 2 - 2x4 PCIe CON 150W (For NVDD PHASE 3-8)



PEX8 INPUT 1 - 2x4 PCIe CON 150W (For NVDD PHASE 1-2)







GeForce Logo LED

LED HEADER
(COMMON)

Remove

