

PG611 C00

12GB GDDR5X, 384b, 256Mx32


TALL DVI-D + DP + DP + HDMI/DP + DP

TABLE OF CONTENTS

Page	Description
1	Table of Contents
2	BLOCK DIAGRAM
3	PCI EXPRESS
4	MEMORY: GPU PARTITION A/B
5	MEMORY: FBA PARTITION[31:0]
6	MEMORY: FBA PARTITION[63:32]
7	MEMORY: FBB PARTITION[31:0]
8	MEMORY: FBB PARTITION[63:31]
9	MEMORY: GPU PARTITION C/D
10	MEMORY: FBC PARTITION[31:0]
11	MEMORY: FBC PARTITION[63:32]
12	MEMORY: FBD PARTITION[31:0]
13	MEMORY: FBD PARTITION[63:32]
14	MEMORY: GPU PARTITION E/F
15	MEMORY: FBE PARTITION[31:0]
16	MEMORY: FBE PARTITION[63:32]
17	MEMORY: FBF PARTITION[31:0]
18	MEMORY: FBF PARTITION[63:32]
19	GPU PWR AND GND
20	GPU DECOUPLING
21	IFPAB DVI-D-DL
22	IFPE DP
23	IFPF DP
24	IFPC HDMI/DP
25	IFPD DP




Page	Description
26	MIOA/B INTERFACE & FRAME LOCK
27	MISC: FAN, THERMAL, JTAG, GPIO, STEREO
28	MISC: ROM, STRAPS
29	MISC: XTAL, PLL
30	PS: 5V, PEXVDD
31	PS: 1V8 Rails
32	PS: FBVDDQ
33	PS: NVVDD Controller_OVR8
34	PS: NVVDD Controller_PWR-MODULE
35	PS: NVVDD Phase 1, 2
36	PS: NVVDD Phase 3, 4
37	PS: NVVDD Phase 5
38	PS: NVVDD Phase 6, 7
39	PS: Dynamic power balance phase
40	PS: Dynamic power balance logic
41	PS: Input, filtering, and Monitoring
42	PS: Current Sensing, Hot Unplug
43	PS: NVVDD ENABLE
44	PS: G06 MISC
45	GEFORCE LED AND SLI LED
46	PS: NV3V3, NV12V
47	PS: MCU
48	MECH
49	VR Thermal Protection





ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BLOCKS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.






ASSEMBLY		ASSEMBLY DESCRIPTION		SANTA CLARA, CA 95050, USA	
PAGE TOTAL		MEMORY PARTITION(S) 30		NV_PN 600-1G611-BASE-300 PARTNO P601C100 PAGE 1 OF 49 DATE 26 SEP 2016	



A8  
B6  
D6  
C9  
C10  
B10  
C4  
A10  
B11  
B3  
B4  
C12  
A12  
B12  
C13  
D6  
F17  
F9  
D17  
D17  
D17  
F17  
C8  
J17  
A19  
E15  
B18  
D15  
A18  
D15  
C18  
F15  
B17  
E13  
C17  
E13  
B16  
D13  
A16  
D14  
C15  
L15  
B15  
L13  
A14  
K15  
F18  
K14  
D18  
H12  
G18  
K12  
H18  
K13  
L12  
J18  
C14  
L26  
B14  
K16  
E17  
K26  
J26  
C26  
D26  
A26  
B26  
C24  
D24  
A24  
D24  
B24  
L17  
D24  
K17  
D25  
L18  
J24  
K18  
H25  
B25  
A20  
C20  
C20  
H20  
J20  
L20  
K20  
E11  
H21  
D11  
G11  
J22  
F11  
D22  
H10  
B22  
H11  
B22  
J11  
C22  
B11  
A22  
K24  
L24  
L25  
C5  
A7  
K25  
D13  
K22  
D12  
L21  
D26  
K21  
E24  
D20  
E22  
D5  
F4  
H15  
F12  
F26  
L23  
F24  
N23  
D20  
F22



G1E


@digital.u\_gpu\_gb3c\_384(sym\_5);page9\_i602

BGA2397


COMMON





gpu\_gb3c\_384(sym\_3):page4\_i627














ASSEMBLY		ASSEMBLY DESCRIPTION		SANTA CLARA, CA 95058, USA	
PAGE DETAIL		MEMORY F80700T000203.11		NW_PN 600-IG611-BASE-300 EGR REV 100011203 EGR REV A DATE 26-SEP-2016	










ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOMs, FILES, DRAWINGS, DIAGRAMS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE, WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.












<b>NVIDIA CORPORATION</b> 3701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA			
<b>NV_PN</b>	<b>600-1G611-BASE-300</b>		
<b>PCB REV</b>	<b>P611T-C00</b>	<b>PAGE</b>	<b>13 OF 49</b>
<b>SOM REV</b>	<b>A</b>	<b>DATE</b>	<b>26-SEP-2016</b>







@digital.u\_gpu\_gb3c\_384(sym\_7):page14\_i600  
BGA2397  
COMMON









NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	600-1G611-BASE-300		
PCB REV	PG#11-C00	PAGE	22 OF 49
SOM REV	A	DATE	25-SEP-2016












<b>NVIDIA CORPORATION</b> 3701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA			
<b>NV_PN</b>	<b>600-1G611-BASE-300</b>		
<b>PCB REV</b>	<b>P611T-C00</b>	<b>PAGE</b>	<b>25 OF 49</b>
<b>SOM REV</b>	<b>A1</b>	<b>DATE</b>	<b>25-SEP-2016</b>









## PEX\_CLKREQ\*




## GPU\_EVENT\*



## FBVDD/Q ENABLE



### PEX\_RST# LOGIC



ASSEMBLY		ASSEMBLY DESCRIPTION		SATCH CLARA, CA 95051, USA	
PAGE DETAIL		PR: GCR MAG		NW_PN 600-1G061-BASE-300 EGR REV 100011030 PAGE 42 OF 43 EGR REV A DATE 26 SEP 2016	

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY  
SANTA CLARA, CA 95050, USA




NV_PN	600-1G611-BASE-300
-------	--------------------




PCB REV	PG511-C00	PAGE	44 OF 49
SOM REV	A	DATE	25-SEP-2016

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARD.










$$V_o = 0.6V \left( 1 + \frac{R_{pot}}{R_{100k}} \right)$$



2701 SAN TOMAS EXPRESSWAY



NV_PN	600-1G611-BASE-300
-------	--------------------


PCB REV	PG511-C00
---------	-----------

SCM REV
---------

PAGE	23 OF 49
------	----------

DATE	28-SEP-2016
------	-------------





STRAP2	STRAP1	STRAP0	RAMCFG(4:0)	
L	L	L	00000	
L	L	H	00001	
L	H	L	00010	MICRON 12Gbps REV.B
L	H	H	00011	
H	L	L	00100	
ROM_SO	ROM_SI	ROM_SCLK	SOR_EXPOSED(3:0)	1:ENABLE 0:DISABLE
L	L	L	1111	DEFAULT SOR0/1/2/3 ENABLE
L	L	H	1110	
L	H	L	1101	
L	H	H	1100	
H	L	L	1011	
H	L	H	1010	
H	H	L	1001	
H	H	H	1000	
L	L	M	0111	
L	M	L	0110	
L	M	H	0101	
L	H	M	0100	
H	L	M	0011	
H	M	L	0010	
H	M	H	0001	
H	H	M	0000	

STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
M	H	H	1	1	1	1
M	H	L	1	1	1	0
M	L	H	1	1	0	1
M	L	L	1	1	0	0
L	H	M	1	0	1	1
L	M	H	1	0	1	0
L	M	L	1	0	0	1
L	L	M	1	0	0	0
H	H	H	0	1	1	1
H	H	L	0	1	1	0
H	L	H	0	1	0	1
H	L	L	0	1	0	0
L	H	H	0	0	1	1
L	H	L	0	0	1	0
L	L	H	0	0	0	1
L	L	L	0	0	0	0





H=High :Tied to 1.8V  
M=Middle:Tied to 0.9V  
L=Low :Tied to 0V

1:SMB\_ALT\_ADDR ENABLE  
0:SMB\_ALT\_ADDR DISABLE

1:DEVID\_SEL REBRAND  
0:DEVID\_SEL ORIGINAL

1:PCIE\_CFG LOW POWER  
0:PCIE\_CFG HIGH POWER




1:VGA\_DEVICE ENABLE  
0:VGA\_DEVICE DISABLE




12V PEX8 F2  
(150W, 12.5A max)

Colony Apn EXT


12V PEX8 F1  
(150W, 12.5A max)






$I_{(max)} < 15A, I_{ocp} = 3 * I_{(max)}$   
 $15A < I_{(max)} < 50A, I_{ocp} = 2.5 * I_{(max)}$   
 $50A < I_{(max)} < 80A, I_{ocp} = 2 * I_{(max)}$   
 $80A < I_{(max)}, I_{ocp} = 1.5 * I_{(max)}$
















STRAP OUTPUT STRAP VALUE	Voltage	Inverted SmartFan PWM %
0	0V	GPO DISABLED
1	0.9V	33% PWM
3	1.8V	66% PWM




<b>NVIDIA CORPORATION</b> 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA			
<b>NV_PN</b>	<b>600-1G611-BASE-300</b>		
<b>PCB REV</b>	<b>P0611-C00</b>	<b>PAGE</b>	<b>41 OF 49</b>
<b>BOM REV</b>	<b>A</b>	<b>DATE</b>	<b>28-SEP-2016</b>




Address : 0x2A







<b>NVIDIA CORPORATION</b> 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA				
<b>NV_PN</b>	<b>600-1G611-BASE-300</b>			
<b>PCB REV</b>	<b>PG611-C00</b>	<b>PAGE</b>	<b>43 OF 49</b>	
<b>SOM REV</b>	<b>A</b>	<b>DATE</b>	<b>26-SEP-2016</b>	



STRIX_SYSFAN_MCU	Mode	SYSFANTACH_SELECT_MCU	Mode
L	NORMAL	L	SYSFAN_TACH1
H (Default)	STRIX	H (Default)	SYSFAN_TACH2



## SLI LED (GEFORCE ONLY)




ASSEMBLY	<ASSEMBLY_DESCRIPTION>
PAGE DETAIL	GEFORCE LEO AND SIL LEO

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY  
SAN JOSE, CALIF. 95128, U.S.A.




PCB REV	PCB11-C00	PAGE	45 OF 49
SOM REV	A	DATE	28-SEP-2016



STRIX_SYSFAN_MCU	Mode
L	NORMAL
H(Default)	STRIX

SYSFANTACH_SELECT_MCU	Mode
L	SYSFAN_TACH1
H(Default)	SYSFAN_TACH2



ASSEMBLY	ASSEMBLY DESCRIPTION
PCB SERIAL	PCB NV3V3, NV12V

NVIDIA CORPORATION			
3751 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95051, USA			
NV_PN	600-10611-BASE-300	PAGE	48 OF 49
PCB REV	RIGHT COR	DATE	26 SEP 2016
BOARD REV	A		





Brackets:




Bracket Screw



GPU Stiffener (BRING-UP COOLER)



QUAL COOLER STIFFENER



GPU HEATLINK




STIFFENER




BOARD BACK PLATE



Mechanical Holes Symbol




GPU HOLES SYMBOL




BLUE\_LED\_MCU

RED\_LED\_MCU

GREEN\_LED\_MCU



## LED BOARD



BLUE\_LED\_MCU

RED\_LED\_MCU

GREEN\_LED\_MCU


TO S0001 IT8915

+12V\_LED


TO Power, Max 300mA

COVER LED線路

## 示意圖






連接座旁請註明 12V G R B




Title		
<Title>		
Size	Document Number	Rev
A	<Doc>	<RevCode>
Date:	Tuesday, August 01, 2017	Sheet 1 of 1



背板ROG LED線路




Title			
<Title>			
Size	Document Number		Rev
A	<Doc>		<RevCode>
Date:	Tuesday, August 01, 2017		Sheet 1 of 1

GPIO6\_NWDD\_PSR










示意圖




















連接座旁請註明 12V G R B  
RGB Header






10PHASE 10V 0.250A 10V  
10V 0.250A 10V  
10V 0.250A 10V





Operation mode	V <sub>pp</sub>
Full phase (100%)	1.8 V
Full phase (100%)	1.2 V
Single phase (50%)	0.6 V
Single phase (50%)	0.6 V



	Pin4			Pin9		Pin12		Pin17
Location	PMR47	PMR7	PMR51	PMR18	PMR19	PMC14	PMR20	PMR42
uP1666Q	上件	上件	不上件	66.5k	54.9k	1000pf	51k	不上件
uP1666R	不上件	不上件	不上件	66.5k	54.9k	1000pf	51k	不上件
uP9013	不上件	上件	不上件	3k	5.1k	4700pf	10k	不上件

