

P2010-A02

75W/100W GK107/GF108 128-BIT GDDR5 in x32/x16 MODE
DVI-I-DL + DVI-D-DL/HDMI +mHDMI/DP

TABLE OF CONTENTS

Page Description

1	Table of Contents
2	PCI Express
3	GPU Frame Buffer Partition A/B
4	FBA Partition [31..0]
5	FBA Partition [63..32]
6	FBB Partition [31..0]
7	FBB Partition [63..32]
8	GPU FB Decoupling
9	DACA VGA
10	IFPAB TMDS
11	IFPC mHDMI
12	IFPC DP
13	IFPEF TMDS
14	IFPE Long HDMI
15	Core Decoupling, GPU VDD_3V3
16	Misc Interfaces
17	Straps, Thermal, Mechanical
18	Power Supply I: Misc Power
19	Power supply II: PEX_VDD
20	FBVDDQ
21	NVVDD CTRL
22	NVVDD MOS
23	12V EXT / 12V PEX Power Select Circuit









2012/07/05 MS-V280-1.0 changed list


Page	Description
12	Remove colay DP (J1)
14	Remove colay HDMI (J5)
17	Remove 2pin fan control, add 4pin fan control X2, remove all bumper
18	Romove U501 PEX_VDD / U503 PEX_PLL / U3
21	Change FBVDDQ PWM to UP1529
21	Add PSI control circuit
22	Change PWM to 4-phase (ON Semiconductor/NCP5395GMNR2G)
25	Add 6262 voltage control circuit, thermal shutdown circuit and NVVDD power sequence


PCI Express





GPU Frame Buffer Partition A/B














FB Decoupling




DACA VGA




IFPAB TMD5




IFPC mHDMI



IFPC DP




	MICRO-STAR INT'L CO.,LTD		
	MS-V280		
	Size	Document Description	Rev
	Custom	01_Table of Contents	1.0
Date: Friday, July 20, 2012			Sheet 12 of 28



MICRO-STAR INT'L CO.,LTD
MS-V280


Size Custom	Document Description 01_Table of Contents	Rev 1.0
Date: Friday, July 20, 2012		Sheet 13 of 25

IFPE Long HDMI




MICRO-STAR INT'L CO.,LTD		
MS-V280		
Size	Document Description	Rev
Custom	01_Table of Contents	1.0
Date: Friday, July 20, 2012 Sheet 14 of 28		


Core Decoupling, GPU_VDD_3V3




Misc Interfaces





XTALSSN	XTALOUTBUFF	Start Fan PWM %
PU	PU	66
PU	PD	50
PD	PU	33
PD	PD	0




Straps, Thermal, Mechanical




Power Supply I: Misc Power





GK107 PEX_VDD OPTION






VID Table					
GPIO4 VID_5	GPIO3 VID_4	GPIO2 VID_3	GPIO1 VID_2	GPIO0 VID_1	VOUT
0	0	0	0	0	1.2125V
0	0	0	0	1	1.2000V
0	0	0	1	0	1.1875V
0	0	0	1	1	1.1750V
0	0	1	0	0	1.1625V
0	0	1	0	1	1.1500V
0	0	1	1	0	1.1375V
0	0	1	1	1	1.1250V
0	1	0	0	0	1.1125V
0	1	0	0	1	1.1000V
0	1	0	1	0	1.0875V
0	1	0	1	1	1.0750V
0	1	1	0	0	1.0625V
0	1	1	0	1	1.0500V
0	1	1	1	0	1.0375V
0	1	1	1	1	1.0250V
1	0	0	0	0	1.0125V
1	0	0	0	1	1.0000V
1	0	0	1	0	0.9875V
1	0	0	1	1	0.9750V
1	0	1	0	0	0.9625V
1	0	1	0	1	0.9500V
1	0	1	1	0	0.9375V
1	0	1	1	1	0.9250V
1	1	0	0	0	0.9125V
1	1	0	0	1	0.9000V
1	1	0	1	0	0.8875V
1	1	0	1	1	0.8750V
1	1	1	0	0	0.8625V
1	1	1	0	1	0.8500V
1	1	1	1	0	0.8375V
1	1	1	1	1	0.8250V




PEX Input - Power Level/PSI* Control




NVDD CTRL

Output ripple = 15A p-p at 300kHz with 23uH
Input ripple = 5.8A rms at 300kHz



The PCB layout shows the NVIO driver circuit. The NVIO17967 module is connected to the NVIO driver IC (U10) via a 12V_F supply. The NVIO driver IC (U10) is connected to the NVIO driver IC (U10) via a 12V_F supply. The layout includes various components such as resistors, capacitors, and diodes, and is labeled with component values and footprints.



12V EXT / 12V PEX Power Select Circuit

