



# PCI-EXPRESS EDGE CONNECTOR



SYMBOL LEGEND	
DN1	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND
BLUO	BRING UP ONLY







[illegible]

RV635 XT A11



Title	RV635 DDR2 - ASIC Power	Doc No.	105-B381xx-00A
-------	-------------------------	---------	----------------





CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.  
©2007 Advanced Micro Devices  
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic or design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.



Advanced Micro Devices Inc.  
1 Commerce Valley Drive East  
Markham, Ontario

Date: Thursday, March 06, 2008 Rev 0

Sheet 6 of 21






# CHANNEL A: 128MB/256MB DDR2





**CHANNEL B: 128MB/256MB DDR2**




**CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.**  
**©2007 Advanced Micro Devices**  
 This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose.

Advanced Micro Devices Inc.  
1 Commerce Valley Drive East  
Markham, Ontario


**AMD**





Date: Thursday, March 06, 2008 Rev 0

## CORE REGULATOR VDDC




### Compensation Circuit










# Power up Sequencing
















### Optional regulator for +1.1V Vout = 1.1V




### Optional regulator for +1.8V Vout = 1.8V









DB15 pin	Standard VGA	DDC1 Host	DDC2B or DDC2B+ Host	DDC2AB Host	DDC1/2 Display
11	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Optional
12	Monitor ID bit 1	Data from display SDA	Monitor ID bit 1	SDA	Optional
4	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Optional
15	Monitor ID bit 3	Open	SDA	SCL	Optional
9	N/C	+5V	+5V	+5V	
Hardware Support	No	Yes	Yes	No	Yes

Based on VESA Display Data Channel (DDC) Standard Ver. 3 Dec. 15, 1997







DB15 pin	Standard VGA	DDC1 Host	DDC2B or DDC2B+ Host	DDC2AB Host	DDC1/2 Display
14	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Optional
12	Monitor ID bit 1	Monitor ID bit 1	Monitor ID bit 1	Monitor ID bit 1	Optional
4	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Optional
15	Monitor ID bit 3	Open	Open	Open	Optional
9	NIC	+5V	+5V	+5V	Optional
Hardware Support	No	Yes	Yes	No	Yes







Based on VESA Display Data Channel (DDC) Standard Ver. 3 Dec. 15, 1997







DVI/DVI SCREWS with top tab



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.  
©2007 Advanced Micro Devices  
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.  
1 Commerce Valley Drive East  
Markham, Ontario



Date: Thursday, March 06, 2008

Rev 0

Sheet 19 of 21

Title RV635 DDR2 - Mechanical

Doc No. 105-B381xx-00A

AMD

Title

RH PCIE RV635 2x256MB DDR2 DUAL DL-DVI-I DL-DVI-I VO FH

Schematic No.

105-B381xx-00A

Date:


Thursday, March 06, 2008

REVISION HISTORY

NOTE: This schematic represents the PCB, it does not represent any specific SKU.  
For Stuffing options (component values, DNI , ? please consult the product specific BOM.  
Please contact AMD representative to obtain latest BOM closest to the application desired.

Rev 0

Sch Rev	PCB Rev	Date	REVISION DESCRIPTION
0	00A	??/??/07	Initial design for RV635 GDDR3



**RH PCIE RV635 DDR2  
DL-DVI-I VGA HDMI**