




PCI-EXPRESS EDGE CONNECTOR

REDWOOD WOLVERINE




Place these caps as close to the PCIe connector as possible




SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND
BUO	BRING UP ONLY

(2) REDWOOD PCIe Interface




(3) REDWOOD MEM Interface Ch A&B




(4) GDDR5 x16 MEM Channel A

CH_A0 =U2000 & U2100


CH_A1 =U2200 & U230




5	
(5) GDDR5 x16 MEM Channel B	



(07) REDWOOD DAC1 and DAC2



(08) REDWOOD TMDP A&B dDVI-I TOP



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
72007 Advanced Micro Devices

This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario




Date: Wednesday, April 21, 2010

Sheet 8 of 19


Rev P11

Title	RH REDWOOD GDDR5 1GB VGA/DP/HDMI/DP+DVI P/N: 105-0028X-00C
-------	---


(09) REDWOOD Display Port C & Display Port/HDMI D




(10) REDWOOD LVTMDP E&F







(11) REDWOOD Power & GND






Choosing Different Gate Drive

Gate Drive	Populate	Do Not Populate
5V Gate Drive	R631, R632	R630, R670, C660, R661, Q661
8V Gate Drive	R630, C660, R661, Q661	R631, R632, R670
12V Gate Drive	R630, C660, R670	R631, R632, R661, Q661



VDDC applied externally or generated internally from the IC, must be in regulation before IC start-up sequence.

1. For 5V Gate Drive application:
External filtered +5V_EXT is applied to this pin.
2. For 8V or 12V Gate Drive application:
+VDDC is generated internally and this is an output with 200mA minimum current capability.




(15) Linear Regulators

LDO #1: Vin = 3.00V to 3.60V (3.3V +/- 9%) Vout = +1.8V +/- 2%; Iout = 1.6A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling

USE 6x 3.6R
AMD PN
3180006800G

1.8V WORST-CASE REQUIREMENT


Display Config	Est. Current
DVI+HDMI+DP	1330mA




LDO #2: Vin = +1.32V to 1.84VMAX Vout = +1.01V +/- 2% Iout = 1.7A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling

1.0V WORST-CASE REQUIREMENT


Display Config	Est. Current
DVI+HDMI+DP	1560mA



Memory VREF: $V_{in} = MVDDQ$ $V_{out} = 0.7 \times MVDDQ$




There must be one 100nF at each VREF pin
Place U360 (VIN - PIN#1) close to 10uF on MVDDQ in the middle point of memory devices




(16) Power Management - Power Gating and Dynamic Voltage Control


12V_BUS & 3V3_BUS POWER SEQUENCING



POWER SEQUENCING CIRCUIT





VDDC Reference Voltage Selection



Vref Mode	R636	R639/C689	Vref (V)
Internal	Populate	DNI	0.6
External	DNI	Populate	set by VID IC

Install R1010 to gate 1V LDO with 1.8V LDO.





MVDD Low Side Divider



VDDC Low Side Divider

R650 must be populated only if VID is not used and VDDC VREFIN is pulled high to >4.5V. Then this will set VDDC to a fixed value.

- Hi-Side Divider R651 is Fixed to 5.11K
- $V_o = V_{ref} * (1 + R651 / R650)$
- $V_{ref} = 0.6V$



**I2C VOLTAGE REFERENCE
FOR VDDC
(not for production)**

I2C
ADDRESS:
A4

I2C
ADDRESS:
A4

CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
72007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario




Date: Wednesday, April 21, 2010

Rev P11

Sheet 15 of 19

Doc No.	105-C020xx-00C
---------	----------------


(19) Mechanical and Thermal Management



Warning: TS_FDO is not 5V tolerant. MAX sink current 1.65mA

If Critical Temperature is reached this will force the fan to run at full speed while power is removed from GPU & rest of the board. This is an open collector signal. Active level is hard pull down to ground.


Critical Temperature Fault




INSTALL OR FOR
PROD

DNI FOR BU
CTF will not require on board circuitry for Juniper,
connect with OR to CTF VCNTL

30W PRO
Single-slot
Heatsink



47W XT
Single-slot
Heatsink



Header is 2mm, and
it does not follow
2.54mm spacing as 4-p
PWM Fan Specification

Overlap MJ200 and J200

CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES IN 72007 Advanced Micro Devices

This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Total _____

ES INC.	Advanced Micro Devices Inc.
MD,	1 Commerce Valley Drive East
	Markham, Ontario



Date: Wednesday, April 21, 2010

Rev D14

Sheet 16 of 19


from use of the information included herein.		10	01	10
Title		BH REDWOOD GDDR5 1GB VGA/DP+HDMI/DP+DVI		

VI Doc No

VI	Doc No.	105-C020xx-01
----	---------	---------------

(19) Debug Circuits

JTAG




LM96163 FOR BACKUP THERMAL CONTROL




SCL/SDA PORT DEBUG ACCESS

Place connector on the back side (easily accessible and not blocked by the heatsink).



XXXV22013S XXXV22013S XXXV22013S XXXV22013S XXXV22013S XXXV22013S



J11 8 MEM_CLK 800MH 5.118/7.4803
J13 1 TMS 100 OHM 3.98/11.77
J12 1 45OHM 5.118/ 12 MEM DATA
J14 8 45OHM 5.118/ 12 MEM ADD

<div>AMD</div>			Title		Schematic No.		Date:	
			RH REDWOOD GDDR5 1GB VGA/DP+HDMI/DP+DVI		105-C020xx-00C		Wednesday, April 21, 2010	
			REVISION HISTORY					NOTE: This schematic represents the PCB, it does not represent any specific SKU. For Stuffing options (component values, DNI , ? please consult the product specific BOM. Please contact AMD representative to obtain latest BOM closest to the application desired.
Sch Rev	PCB Rev	Date	REVISION DESCRIPTION					
00	00A	2009/05/08						
01	00B	2009/08/20						
02	00C	2009/09/28	REDWOOD XT GDDR5 1GB - Initial Release					

MSIS-RMA

夏舒萍

20100601

MSIS-RMA
夏舒萍
20100601