				PG111-A0	1				
			GP10	08 64Bit sDD	R4 X16				
				I/DP + DL D\					
	CONTENTS								
Page	Description								
1	Table of Contents								
2	Block Diagram								
3	PCI Express								
4	GPU Frame Buffer								
5	FBA bits 3100								
6	FBA bits 6332								
7	NVVDD Decoupling FBVDDQ and 1V8 Decoupling								
8 9	IFPA DL-DVI								
10	IFPA DP								
11	IFPB DP/HDMI								
12	JTAG,GPIO&XTAL								
13	ROM & STRAPS								
14	Power Sequence								
15	POWER:1V8 & DCC_5V								
16	POWER: NV3V3,NV12V								
17	POWER:PEX_VDD								
18	POWER:FBVDDQ,FBVPP								
19	POWER:NVVDD								
20	POWER:NVVDD								
21	Mechanical								
							NVIDIA CORPOR	RATION	
							2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA		(
CATONIC DEFENDANCE CONCURSIONIC DE	REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER	D DOCUMENTO ON INCOMMETCH (TOOCTHER) AND SEPARATELY MA	ASSEMBL PAGE DE				NV_PN 600-1G	111-BASE-A01	
NOWN VIOLATIONS OR DEVIATIONS OF INDL	ILEFERINCE BUMILIS, FILES, DRAWINGS, DIMINIOS INCS, LISTS AND OTHER IUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIE NTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNES!	ES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPEC	OT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALI	<u>.</u>			PCB REV PG111-A01 BOM REV A	PAV D/	PAGE 16-FEB-20
A	В	С	D		E	F	G	н	

Α

С







































