




# MS-8913 Ver:0A

Cover Sheet	1
Block Diagram	2
AGP AGP BUS8X	3
AGP RV280 CORE	4
RV280 MEMORY INTERFACE	5
RV280 POWER	6
POWER REGULATOR(VDDC/VDD)	7
POWER REGULATOR(VDDQ/ETC)	8
OPTION STRAPS	9
SERIAL BIOS AND HW STRAPS	10
SERIAL TERMINATIONCH_A	11
SERIAL TERMINATIONCH_B	12
TSOP 4/8MX16 DDR	13
DAC RGB FILTER	14
VIVO	15


# MEMORY CHANNEL A





MA[14..0] MDA[63..0] QSA[7..0] CSA# DQMA[0..7]  
CASA# RASA# WEA# CKEA CLKA01 CLKA01#




# MEMORY CHANNEL B






MB[14..0] MDB[63..0] QSB[7..0] CS0B# DQMB[0..7]  
CASB# RASB# WEA/B# CKEB/D CLKB01 CLKB01#





 <b>MICRO-STAR</b>			
Title			
BLOCK DIAGRAM			
Size	Document Number	Rev	
	MS-8913	0A	
Date	Thursday, January 23, 2003	Sheet	2 of 16


The following grounds should be routed back to their respective regulators and then tied directly to the ground plane with one via: GND\_PVSS, GND\_MPVS, GND\_TPVS, and GND\_A2VSSN. The other ground pins (GND\_AVSSN, GND\_A2VSSQ, GND\_RESET, GND\_R2SET) should be tied to the ground plane directly through one via as close to the pins as possible without connecting to anything else. If space is an issue it is possible to use one via for two adjacent pins.





UNIVERSAL VREFC CIRCUIT (2X, 4X, 8X)





MS-8913




## MEMORY CHANNEL A



MEMORY CHANNEL B








**Regulator for VDDC\_CT (Core Transform)  
and AVDD/A2VDDQ/AVDDDI/A2VDDDI  
TXVDDR, LVDDRx, MPVDD**


Vin = 3.3V AG P  
Vout = 1.8V  
Iout = 350mA + 100mA + 50mA = 500mA MAX  
Iout = 600mA MAX (with PVDD/TPVDD)

	Rct1		Rct2	
1.8V	1K	3240100100	603	422R 3240422000 603
1.9V				499R 3240499000 603



**Regulator for PVDD (Core PLLs)  
and optional TPVDD (TMDS PLLs)**

Vin = 3.3V AG P  
Vout = +1.8V  
Iout = 25mA MAX (PVDD only)  
Iout = 30mA MAX (PVDD + TPVDD)




The value of resistor were chosen to reduce failure rate caused by possible defective regulators, i.e., 33R are used instead of 47R or 51R for more start up current.  $(3.465V - 1.8V) / 33R = 50.5mA$

805 package resistor are required for sufficient power rating  $(0.1W \text{ rating})$ .  $(3.465V - 1.8V) * 50.5mA = 0.085W$ ; therefore, smaller resistor value would require 1206 package

**Regulator for MPVDD (Memory PLLs)**

Vin = 3.3V AG P  
Vout = +1.8V  
Iout = 10mA MAX

(Optional)




**AVDD/A2VDDQ (1st DAC & 2nd DAC Band Gap)**



**Regulator For TPVDD (TMDS PLLs)**


Vin = +3.3V AGP  
Vout = 1.8V  
Iout = 15mA MAX

(Optional)




TPVDD = TPVDD + LPVDD + TXVDDR

Some Part Ref's updated to 988 bnd







## OPTION STRAPS



STRAPS	PIN	DESCRIPTION	DEFAULT
AGPFSKEW(1:0)	GPIO(1:0)	AGP 1x clock feedback phase adjustment wrt refclk(cpuclk) 00 - refclk slightly earlier than feedback 01 - refclk 1 tap earlier than feedback 10 - refclk 1 tap later than feedback 11 - refclk 2 taps earlier than feedback clock	00 (internal pull-down)
X1CLK_SKWE(1:0)	GPIO(3:2)	Clock phase adjustment between x1 clk and x2clk 00 - 0 tap delay 01 - 1 tap delay 10 - 2 taps delay 11 - 3 taps delay	00 (internal pull-down)
ROMIDCFG(3:0)	GPIO(9,13:11)	If no ROM attached, controls chip IDs. If rom attached identifies ROM type 0000 - No ROM, CHG_ID=0 0001 - No ROM, CHG_ID=1 0100 - reserved 0110 - reserved 1000 - Parallel ROM, chip IDs from ROM 1001 - Serial AT25F1024 ROM (Atmel), chip IDs from ROM 1010 - Serial AT45DB011 ROM (Atmel), chip IDs from ROM 1011 - Serial M25P10 ROM (ST), chip IDs from ROM 1100 - Serial M25P05 ROM (ST), chip IDs from ROM 1100 - Serial NX25F011B ROM (ISSI), chip IDs from ROM	1011
ID_DISABLE	GPIO(8)	0 - Normal operation 1 - Shuts the chip down by not responding to any config cycles In a system with two graphics chips, one on the motherboard, the other on add-in card, the strap can be used to disable one of the two through a jumper.	0 (internal pull-down)
BUSCFG(2:0)	GPIO(6:4)	Controls bus type, CLK PLL select, and IDSEL 000 - 1.5V BUS -> AGP 4x, PLL clk, IDSEL=AD16 000 - 3.3V BUS -> AGP 1x/2x, PLL clk, IDSEL=AD16 001 - 1.5V BUS -> AGP 4x, PLL clk, IDSEL=AD17 001 - 3.3V BUS -> AGP 1x/2x, PLL clk, IDSEL=AD17 010 - 1.5V BUS -> AGP 1x/2x, PLL clk, IDSEL=AD16 010 - 3.3V BUS -> AGP 1x/2x, PLL clk, IDSEL=AD16 011 - 1.5V BUS -> AGP 1x/2x, PLL clk, IDSEL=AD17 011 - 3.3V BUS -> AGP 1x/2x, PLL clk, IDSEL=AD17 100 - PCI 66MHz, PLL clk 101 - PCI 33MHz, 3.3v, REF clk 110 - 1.5V BUS -> AGP 1x, REF clk, IDSEL=AD16 110 - 3.3V BUS -> AGP 1x, REF clk, IDSEL=AD16 111 - 1.5V BUS -> AGP 1x, REF clk, IDSEL=AD17 111 - 3.3V BUS -> AGP 1x, REF clk, IDSEL=AD17 Note that for AGP configurations GPIO(4) acts as the IDSEL strap. For PCI it acts as the PLL bypass (33 or 66MHz) strap.	000 (internal pull-down)  IF AGP8X_DETb=0:(both GC or MB 8x capable) 000-AGP8x,0.8v singaling,PLL clk,IDSEL=AD16 001-AGP8x,0.8v singaling,PLL clk,IDSEL=AD17 010-AGP4x,0.8v singaling,PLL clk,IDSEL=AD16 011-AGP4x,0.8v singaling,PLL clk,IDSEL=AD17
VGA_DISABLE	GPIO(7)	0 - VGA controller capability enabled. 1 - The device will not be recognized as the system's VGA controller.	0
MULTIFUNC(1:0)	LCDDATA(17:16)	Multi-function device select 00 - single function device. 01 - two function device. No AGP in either function 10 - two function device. AGP only in function 0 11 - two function device. AGP in both functions If BUSCFG pin based straps are set to PCI, then AGP will not be enabled in any function. See AGP function table below for detail on AGP ability claims.	10
VIP_DEVICE	LCDDATA(20) STRAP T	Indicates if any slave VIP host devices drove this in low during reset. 0 - Slave VIP host port devices present 1 - No slave VIP host port devices reporting presence during reset	0

STRAP P	INTERRUPT
LOW	ENABLED (DEFAULT)
HIGH	DISABLED



MICRO-STAR

Title Option Straps		
Size	Document Number MS-8913	Rev 0A
Date	Monday, February 10, 2003	Sheet 9 of 16



### DC\_STRAPS

STRAPS	PIN	DESCRIPTION
DC_STRAP1	LCDDATA12	INTERNAL TMDS ENABLE 0--DISABLE 1--ENABLE
DC_STRAP2	LCDDATA13	VIDEO CAPTURE ENABLE 0--DISABLE 1--ENABLE
DC_STRAP4 DC_STRAP5	LCDDATA15 LCDDATA19	DAC2 CONFIGURATION 0 0 DAC2 OFF 0 1 DAC2 ON AS CRT 1 0 DAC2 ON AS TVOUT 1 1 DAC2 ON AS TVOUT AND CRT
PAL/NTSC	LCDDATA18	TVOUT STANDARD DEFAULT 0--PAL 1--NTSC




**MICRO-STAR**

Title	Serial BIOS & HW Straps	
Size	Document Number	Rev 0A
Date:	Monday, February 10, 2003	MS-8913

Sheet 10 of 16


# TERMINATION FOR MEMORY CHANNEL A



## SERIES Resistors

For Bi-Directional signals,  
Series resistors should be  
placed close to the memory


## Proper Termination of QSA?



For Uni-Directional  
signals, Series  
resistors should be  
placed close to the  
ASIC

## CLOCK terminations

Change from 1:1 spacing to at least a  
2.5:1 spacing between the pair




MICRO-STAR

Serial Termination CH A

MS-8913




# TERMINATION FOR MEMORY CHANNEL B



SERIES Resistors

For Bi-Directional signals,  
Series resistors should be  
placed close to the  
memory


Proper Termination of QSB?



For Uni-Directional  
signals, Series  
resistors should be  
placed close to the  
ASIC

## CLOCK terminations


Change from 1:1 spacing to at least a  
2.5:1 spacing between the pair



MICRO-STAR


Serial Termination CH B

MS-8913




DDR SDRAM 64Mbit 1Mx16x4

DDR SDRAM 128Mbit 2Mx16x4




Note: These indications of the location of the memory for the solder side (bottom) are looking thru from the component side.

Put 1 1uF cap per power pin of memory



Place as many as possible.



Part number for 8Mx16: 2354274204 (Samsung)

DATA GROUP SHOULD BE ASSIGNED TO EACH DQS AND DQM ACCORDINGLY AND THIS MAPPING IS JUST FOR PLACEMENT AND ROUTING REASONS

All +VDD\_MEM, IO and +VDD decoupling caps should be equally distributed per memory chip. As close to the pin as possible.

Some Part Ref's updated to 988 bnd

**MICRO-STAR**

TSOP 48Mx16 DDR

MS-8913

## PRIMARY CRT

Place close to ASIC

## OPTIONAL ESD/HOTPLUG PROTECTION DIODES

Change these inductors to 0R for EMI

Place close to CONNECTOR

RESERVE FRO EMI

AROUND U6 & R413

## DVI-I


MICRO-STAR

DAC RGB Filters


MS-8913

Layout Guide line of TH EATER  
 #1 : C385 and C386 have to be placed as close as possible to the pins of RAGE THEATRE  
 #2 : C397 should be placed close to J2


PLACE CLOSE TO RAGE THEATRE



Place Resistors close to ASIC.





TV Out (SVHS)

REGULATOR FOR RVDD

PLACE CLOSE TO RAGE THEATRE




VIDEO IN



CRT SCREWS

SCREW1  
SCREW  
JACKSCREW  
(3rd part field)  
(ATIPartNo)  
SCREW2  
SCREW  
JACKSCREW  
(3rd part field)  
(ATIPartNo)

BRACKET  
BRACKET  
(3RD PART FIELD)  
BRACKET



## Heatsink

PASSIVE  
HEATSINK

H103  
HEATSINK  
(3RD PART FIELD)  
(ATIPartNo)

Heatsink cross-hatched finned  
45X45X10mm black amodize w/o  
adhesive



MICRO-STAR

Title

Heatsink & Mechanicals

Size

Document Number

MS-8913

Rev

0A

Date: Monday, February 10, 2003

Sheet 16 of 16