# P141-A03, NV31/NV34/NV18B 4(8,16)Mx16, 64(128,256)MB, VIDEO IN/OUT, DVI-I, VGA

### Page Overview

1 31P141 OVERVIEW

2 NV31 AGP Section and AGP connector

3 NV31 FRAMEBUFFER Interface

4 MEMORY Partition A Bits 0..31

5 MEMORY Partition A Bits 31..63

6 MEMORY Partition C Bits 0..31

7 MEMORY Partition C Bits 31..63

8 NV31 DACA, DACB output, SYNC amplifier

PLL Section

9 PRIMARY DISPLAY (DACA) Filter and DB15 Connector

10 SECONDARY DISPLAY (DACB)

DACB Multiplexer Filter long DB15 Connector

11 NV31 INTERNAL TMDS Transmitter

TMDS Backdrive circuit

Hotplug detection and DVI-I Connector

12 VIDEO CAPTURE Philips 7114 I/O

13 VIDEO IN/OUT, Filter and Connector

VIDEO INTERNAL Input

14 VIP, DVO, GPIO Section

15 BIOS, STRAPPS

16 POWER SUPPLY: NVVDD, FBVDDQ, A3V3, TMDS

17 POWER SUPPLY: FBVDD, DDC5V

#### HISTORY:

A00

X00: INITIAL VERSION

X01: First I

Replaced series resistors in sync lines with 33ohms Moved clamping diodes next to GPU Added parallel caps to EMI filter DACB Removed not needed strap on SAA7114 Connected RESET and WP of SST ROM to ROMVCC Added parallel ROM and Strapps

Added FBVDD regulator
Added STEREO glasses circuit

Removed Decoupling CAPs on VIP VDD, covered by Caps on page 2

Added ROM\_VCC for cleaner planes

Changed used TMDS lines of IFPA and IFPB to TP from NTP

Changed Resistor for AGP Vref circuit to 158k

X02: Final Review

Added clock termination resistors

Added net name for FBCALxxx

Added cap on filter input for FB\_DLLVDD, DACA\_VDD & DACB\_VDD

Changed netnames for SAA7114 NTPs to NTP\_xxx Added 1uF cap parallel to fan connector Changed all xxCALxx resistors to 50 Ohms

Changed all FBxDQS\*<x> to NTP\_FBxDQS\*<x> with NO\_TEST property

A01

X00: Fixed pin swap on parallel ROM A12 & A13

Added charge pump for SC2612

Added resitstors to swap GPIO for DACB loadtest Added resitstors for I2C on internal Video IN connector

X01: Updated variant information for new Sbom structure

A02

X00: Added sw adjust for NVVDD

Exchanged TMDSIOVDD regulator to lower the voltage drop Changed TMDSPLLVDD regulator bypass to A3V3 Addrd 1k series resistor in DACB load detection circuit

A03

X00: Removed GPIO5 from NVVDD adjust

Fixed values for DAC Rset resitors


Removed Sync Buffer bypass Removed 2nd voltage selection fet Changed to new internal video connector Added snubber to NVVDD and FBVDD regulator


8912 version 210 base on P141-A03 Modify.


1.Page 13 add 1\*4 pin vedio-in connector.


602-10141-0000-000 Base Schematic














Monday, March 31, 2003 Sheet





Monday, March 31, 2003 Sheet





NET



















Place all filter components on the side nearest to the reference GND plane!


Route all signals only on layers referenced to GND!


Don't split the reference GND plane beneath a RGB signal!

































0x5C

0x00008080

0x00000010

0x00000000

0x00000010

0x00008080

0x00000010

0x00000000

0x00000010


BOOT\_2\_STRAP\_0\_ORMASK 0x00101008

BOOT\_4\_STRAP\_1\_ANDMASK 0x00101010


BOOT\_5\_STRAP\_1\_ORMASK 0x00101014

BOOT\_3\_STRAP\_1 0x0010100C


#### NV31 BIOS STRAPPING





## BIOS (serial alternative)




## BIOS (parallel alternative)









FBVDDQ= VRef \* (1+Rtop/ Rbot)


2.5V = 0.800V \* (1+2.37k/1.13k) 2.5V = 1.250V \* (1+1.02k/1.02k)

| Vo=[0.9V^( Rop +Rbot )] | Rbot | | ISL6225 | FB/ID = [0.9V^( (1K+375)] / | NV31 | RV/ID73-3V(0.9V^( (1K+4.3K)] / 4.3K | NV18B | Started Vol t need | | 1.666 V.


ISL6529 SC2610














TEMPERATURE SENSORING CIRCUIT

