## V133-10

## P729: G96, DDR2 MEMORY 32MX16/16MX16

Page 1: P729 Overview

Page 2: PCI Express Interface

Page 3: Partition A Frame Buffer Interface

Page 4: Partition C Frame Buffer Interface

Page 5: Partition A Memories

Page 6: Partition C Memories

Page 7: Decoupling Caps

Page 8: DACA

Page 9: DACC, Slim DB15 Connector

Page 10: Internal TMDS .. Link A & B

Page 11: Internal TMDS .. Link C & D

Page 12: DACB, MINIDIN Connector

Page 13: MIOA, MIOB Interface

Page 14: Thermal Sensors, GPIOs, XTAL, JTAG, Fan

Page 15: BIOS, HDCP, SPDIF, HDA, Mechanical

Page 16: Straps

Page 17: Hybrid Power

Page 18: Power Supply I: 2V5, 3V3, 5V, IFP\_IOVDD

Page 19: Power Supply II: FBVDDQ

Page 20: Power Supply III: NVVDD, PEX\_VDD

- 1	SINGU	VARIANT	NVPN	ASSEMBLY	
Г	В	BASE	600-10729-xxxx-000	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL	
- 1	1	SKU0000	600-10729-0000-000	G96-300-A1, 550/500MHz, 512MB 32Mx16 DDR2 BGA84 DVI-DL+VGA+HDTV	
- 1	2	<undefined></undefined>	<undefined></undefined>	<undefined></undefined>	
- 1	3	<undefined></undefined>	<undefined></undefined>	<und><underined></underined></und>	
- 1	4	<undefined></undefined>	<undefined></undefined>	<undefined></undefined>	
- 1	5	<undefined></undefined>	<undefined></undefined>	<undefined></undefined>	
- 1	6	<undefined></undefined>	<undefined></undefined>	<und><underined></underined></und>	
- 1	7	<undefined></undefined>	<undefined></undefined>	<undefined></undefined>	
- 1	8	<undefined></undefined>	<undefined></undefined>	<und><underined></underined></und>	
- 1	9	<undefined></undefined>	<undefined></undefined>	<undefined></undefined>	
- 1	10	<undefined></undefined>	<undefined></undefined>	<undefined></undefined>	
- 1	11	<undefined></undefined>	<undefined></undefined>	<und><underined></underined></und>	
- 1	12	<undefined></undefined>	<undefined></undefined>	<undefined></undefined>	
- 1	13	<undefined></undefined>	<undefined></undefined>	<und><underined></underined></und>	
- 1	14	<undefined></undefined>	<undefined></undefined>	<undefined></undefined>	
- 1	15	<undefined></undefined>	<undefined></undefined>	<undefined></undefined>	

## **REV HISTORY** Modify Power Sequencing PAGE 14.EDIT NET R562 : I2CD\_SCL\_R to I2CC\_SCL\_R R563 : I2CD\_SDA\_R to I2CC\_SDA\_R R172,R173 Pull high 5V PAGE 19.change footprint C87 footprint 0805 to 1206 PAGE 11.Remove R130 HDMI gate pull down 02/26 PAGE 2.Change 3V3\_PEX to 3V3\_AUX PAGE 11.Add commond chock L21,L22,L23,L24 PAGE 18. Change AZ7805 footprint to TO263 03/04 PAGE 13.Remove SLI CN1 circuit Change MIOB\_VDD to 3V3\_PEX PAGE 16. Change pullhigh to 3V3 PEX PAGE 19.Change C29 to 1500uF Add CAP C24 C37 1500uF Add CAP C60 C63 1500uF Change Chock L10,L11 footprint 03/04 PAGE 18. Change 1V8 circuit C96,C156,C157,C158,C159,C160,C161,C162,C163 Q30,R152,R153,R154,R155,R156,R157 03/07 PAGE 14.Add BAV99 D21.D22.D23.D24.D25.D26 PAGE 20.Change NVVDD circuit Remove R517 R11-0101T12-C52 PAGE 14.Add 2pin Fan control PAGE 18.Change DDC\_5V circuit PAGE 14.Remove J6 PAGE 15.Remove J8

ALL MIGIO DESIGN SPECIFICATIONS, REFERENCE S



































