PG161-A00

TU106 6GB GDDR6, 192b, X16 DVI-D/DP + DP + HDMI

TABLE OF CONTENTS

	Page	Description	Page	Description	Page	Description
ı	1	Table of Contents	26	MISC2: ROM, XTAL,STRAPS	51	PS: Pre-filter
	2	Block Diagram	27	PS: 1V8_AON	52	MECH
	3	PCI Express	28	PS: 5V	53	PTC
	4	PCIE RC TERM	29	PS: PEXVDD		
	5	MEMORY: GPU FB_AB	30	PS: FBVDDQ		
	6	MEMORY: FBA[31:0]	31	PS: FBVDDQ PH2		
	7	MEMORY: FBA[63:32]	32	PS: NVVDD Controller		
	8	MEMORY: FBB[31:0]	33	PS: NVVDD Controller OVR3i		
	9	MEMORY: FBB[63:32]	34	PS: NVVDD Phase 6,4		
	10	MEMORY: GPU FB_CD	35	PS: NVVDD Phase 3,5		
	11	MEMORY: FBC[31:0]	36	PS: NVVDD Phase 2,1		
	12	MEMORY: FBC[63:32]	37	PS: Input Power Balancing Switcher	V375-2	20
	13	MEMORY: FBD[31:0]	38	PS: Input, Filtering, and Monitoring	1 移除	CO-LAV
	14	MEMORY: FBD[63:32]	39	PS: STEERING, UPB & HOT-UNPLUG	2. Core Mer	Power: uP9512SQKI (QF) mory Power: I32-S725602 add R779
	15	GPU PWR & GND	40	PS: Type-C BuckBoost	3. P.34 4. P.30	add R779 &44 移除PS_FBVDD_BUF 3VDD controller · 換成1P
	16	GPU Decoupling	41	PD PPC	5. P.52	add HDMI & DVI 螺絲
	17	GPU Decoupling2	42	PS: 12V & 3V3_A SWITCHER	6. IO 擦	南用料·footprint 不變
	18	IO: IFPAB DVI-D-DL	43	SEQ: 5V, 1V8, NV3V3 ENABLE		
	19	IO: IFPA DP	44	SEQ: NV, PEX, FB ENABLE	V379-1 線路:	10
	20	IO: IFPB DP	45	SEQ: VOLTAGE MONITOR	1. 基於	V375-1.2刪除GDDR6貼PG
	21	IO: IFPE & IFPF USBC NC	46	SEQ: DISCHARGE	2. DRA 物料 ·	PIO10做VREF。 M Power MOSFET改成Du
	22	IO: IFPC HDMI	47	SEQ: MISC	1. 基於	V375-58S DRAM PWM换
	23	IO: IFPD DP	48	LOGO LED	2. Core	成GDDR5電壓準位,相數2 Power相數4改3。
	24	IO: NVHS Interface and Frame Lock	49	LED DRIVER & BOOST	3. OVR	-M换UPI / US5650。
	25	MISC1: Thermal, JTAG, GPIO,STEREO	50	FAN		

5	53	PTC
1. 2. 3. 4.	Memo P.34 ac P.30 & 換 FBV P.52 ac	O-LAY ower: uP9512SQKI (QFN 4x4) + (NCP302045 x 4) ny Power: 132-S725602-N03 + (UBIQ 3103+3107*2) id R779 44 移除PS - BVDD BUFF換頁符號 DD controller · 換成IPHASE 上1下2 id HDMI & DVI 螺絲 用料 · footprint 不變
線 1. 2. 物 1.	拉GPIC DRAM 料: 基於V3 並調成(Core P	375-1.2刪除GDDR6貼PG165 SKU0 GDDR5線路・ 110做VREF - POWET MOSFET改成Dual-N MOSFET - 575-58S DRAM PWM換成NIKO / GS7222 GDDR5電屋準位・相數2改1・ のWET相數4改3・ 4換UPI / USS650・
	_	

ALL NOW DESIGN SPECIFICATION, REFERENCE SPECIFICATION, REFERENCE SECURITY STANDARDS AND SPECIFICATION, REFERENCE SECURITY STANDARDS AND SPECIFICATION, WOULD AMEST NO WIRENAMED, DIVERSON, UNIFORMATION, FOR SHARMEN SPECIFICATION, SECURITY STANDARDS AND SPECIFICATION, WOULD AMEST NO WIRENAMED, DIVERSON, UNIFORMATION FOR REPORTING TO THE MATERIALS OF THE MATERIALS AND SPECIFICATION, WOULD AMEST NO WIRENAMED SECURITY STANDARDS AND SPECIFICATION, WOULD AMEST NO WIRENAMED, DIVERSON, UNIFORM STANDARDS AND SPECIFICATION, AND SPECIFICATION SECURITY STANDARDS AND SPECIFICATION SECURITY SECURI

MICRO-STAR INT'L CO.,LTD MS-V379 Size Document Description
Custom Page1: Table of Contents
Date: Monday, January 14, 2019







































































































