P601 REV:1.2 : G96-GS/GE2-128, MXM-II, 512/256MB DDR2 (32/16Mx16) LVDS, DP-A/B, DVI-A/B/C, TV_OUT, VGA, HD AUDIO, SPDIF MXM 2.1a SPECIFICATION COMPLIANT

Table of Contents

Page 1: PAGE OVERVIEW

Page 2: PCI EXPRESS INTERFACE, PEX_VDD DECOUPLING CAPS

Page 3: FBA MEMORY INTERFACE & FBVDDQ DECOUPLING CAPS

Page 4: FRAME BUFFER A MEMORIES

Page 5: FBA & NVVDD DECOUPLING CAPS

Page 6: FBC MEMORY INTERFACE

Page 7: FRAME BUFFER C MEMORIES

Page 8: FBC DECOUPLING CAPS, GPU GND CONNECTIONS

Page 9: DAC A/B

Page 10: LVDS/TMDS OPTION (LINK A/B)

Page 11: DISPLAY PORT DP-B (LINK C)

Page 12: DVI-A HDMI (LINK E), DP-A / DVI-B TMDS (LINK F)

Page 13: MXM CONNECTOR

Page 14: GPIO, JTAG, TEMP SENSOR

Page 15: MIO A/B


Page 16: VBIOS, HDCP/I2C ROM, XTAL, SPREAD SPECTRUM, HD AUDID


Page 17: NVVDD POWER SUPPLY


Page 18: FBVDDQ AND PEX_VDD POWER SUPPLY

Page 19: STRAPS, PEX SWING LEVEL, MECHANICAL


	EVISION HISTORY							
Sch Rev	PCB Rev	DATE	REVISION DESCRIPTION					
1.0	1.0	2008-04-16	Base NV P616-A03 design. Change GDDR3 to DDR2					
1.0	1.0	2008-05-07	Model name change to P601 V1.0					
1.1	1.1	2008-05-26	Add D3, D4, D7, SD2, SD4 ESD diodes for I2C bus.					
1.2	1.2	2008-06-02	Modify PCB layout. Down impedance of NVVDD plane					
)								








Partition A Memories




FRAME BUFFER: PARTITION A DECOUPLING


NVVDD POWER AND DECOUPLING



Decoupling for FBA North Side Memory Device.





Decoupling for FBA South Side Memory Device.






GPU MEMORY INTERFACE: PARTITION C






FRAMEBUFFER: PARTITION C DECOUPLING





Decoupling for FBC West Side Memory Device.




Decoupling for FBC East Side Memory Device.


NVVDD GROUND












(LVDS CONSTRAINTS)

NET NAME DIFFPAIR NV_CRITICAL_NET NV_IMPEDANCE	
(13) EPA_TXXXY IFPATXXXX 1 100DIFF 20	
(13) IFPA_TXD0 IFPA_TXD0 1 100DIFF III	
(13) EPA_TXD1" IEPA_TXD1 1 1000EF	
(13) EPA_TXD1 EPATXD1 1 100DFF III	
(13) EPA_TXD2" EPATXD2 1 100DFF	
(10) FPA_TXD2 FPA_TXD2 1 100DFF 10	
(13) EPA_TXD3* EPATXD3 1 MODIFE	
(13) EPA_TXD3 EPATXD3 1 1000FF III	
(13) EPR_TXD4" EPRTXD4 1 100DEF	
(13) FPR_TXD4 FPRTXD4 1 100DFF III	
(13) EPR_TXDS* IEPRTXDS 1 100DIFF	
(10) FPB_TXDS FPBTXDS 100DFF III	
(13) FP9,7306 FP97X06 1 1000FF 11 1000FF 12 1000FF 13 1000FF 13 1000FF 14 1000FF 15 1000FF 1000FF 1000FF 1000FF 1000FF 1000FF 1000FF 1000FF	
(13) EP9_TXD7' EP9_TXD7 1 100DEF III 1 100DEF I	
(13) EPA_TXC	
(10) EPR_TXC" EPRTXC 1 1000FF III	
(13) EPR_TXC EPRTXC 1 100DEF III	







(DP CONSTRAINTS)


NET NAME	DIFFPAIR	NV_CRITICAL_NET	NV_IMPI	EDANCE
(13) DP_AUX_C*	DP AUX3	1	100DIFF	—(II)
(13) DP_AUX_C	DP AUX3	1	100DIFF	
(13) DP_L3_C*	DPL3C	1	100DIFF	
(13) DP_L3_C	DPL3C	1	100DIFF	$\Rightarrow =$
(13) DP_L2_C*	DPL2C	1	100DIFF	
(13) DP_L2_C	DPL2C	1	100DIFF	$\Rightarrow =$
(13) DP_L1_C*	DPL1C	1	100DIFF	\equiv
(13) DP_L1_C	DPL1C	i	100DIFF	$\Rightarrow \mapsto$
(13) DP_L0_C*	DPLOC	1	100DIFF	\equiv
(13) DP_L0_C	DPLOC	1	100DIFF	$\Rightarrow =$
				$\overline{}$

Rev





MXM CONNECTOR






GPIO, TEMP SENSOR, JTAG







MIOA/B












NVVDD SWITCHER POWER SUPPLY









PEX_VDD SWITCHER






STRAPPING OPTIONS



PEX SWING LEVEL



PEX_PRSNT2_R	R_STRAP1	3_GIO_PADCFG_LUT<30>
GND	10k	0x1 MOBILE_DEFAULT
FLOAT	5k (10k II 10k)	0x0 DESKTOP_DEFAULT

