


PCI-EXPRESS EDGE CONNECTOR



Power Sequence Circuit to ensure SMPS_EN is released after +12V_BUS and +3.3V_BUS are both in regulation. Pull-up may or may not be required on SMPS_EN signal depending on SMPS design.

Node 1 When +12V ramps above min Vbe, SMPS_EN will be helt low Node 2 When +3.3V gets close to regulation, one of the two conditions of releasing SMPS_EN is active

Target ~ 900mV when +3.3 at min regulation (worse case)
Typical trigger when +3.3V ramps above 2.2V (650mV)


Node 3 When +12V gets close to regulation, one of the two conditions of releasing SMPS_EN is active


Target ~ 1.25V when +12 at min regulation (worse case)
Typical trigger when +12V ramps above 10V (1.1V)




CAP CERAMIC 100NE 10% 10V X5R EIA(0402)












RV530 MEMORY CHANNELS A and B Channel B Channel A (14) M_MDB[63..0] «>> M_MAB[12..0] (14) Part 4 of 7 (13) M_MDA[63..0] «> →>> M_MAA[12..0] (13) Part 3 of 7 MAA_0 MAA_1 MAA_2 MAA_3 MAA_6 MAA_6 MAA_7 MAA_1 MAA_1 MAA_1; MAA_1; MAA_1; MAA_1; MEMORY INTERFACE A MEMORY INTERFACE B M_MAA[15..14] (13) >>> M_DQMA#[7..0] (13) DQMBb DQMBb DQMBb DQMBb DQMBb DQMBb DQMBb DQMBb DQMBb DQMAb_C DQMAb_C DQMAb_C DQMAb_C DQMAb_C DQMAb_C DQMAb_C ✓ M_QSB[7..0] (14) ✓ M_QSA[7..0] (13)











CORE REGULATOR VDDC



Lower MOSFET should be surrounded by a lot of copper for heat dissipation

ISL6522CB : SOIC ISL6522CV : TSSOF



FOR ALTERNATE #1

FOR ALTERNATE #2

Remove R374, R375, R371, C168 and U32 Change C157 for 10 uF and C121 for 1 uF Replace C764 by 0 Ohm resistor Install R370, R112, R954, R305-R308, C16&eplace R314 with a bead C159 and MU32 Remove R954, R370, R305


Remove R954, R370, R305-R308, C159, R112, C160 and MU32

Install R374, R375, R371, C168 and U32


Compensation circuit


Rc1 = 10K, Rc2 = 8.06K R313 = 93.1K, C171 = 3.9 nF, C170 = 10 pF








MVDDC +MVDDQ


















Replace with 5050004800 120R, 300MA EIA(0402)

A	Micro-Star International Co., LTD.				
< <u>MSI</u> >	MS-V04	0 RV53	0/DDR	Ш	
Siz	Document Number				Rev 00A
Da	te: Monday, Augu	st 15, 2005	Sheet	12 of	22

CHANNEL A: RANK 0 128MB DDR2



CHANNEL B: RANK 0 128MB DDR2

