



PCI-EXPRESS EDGE CONNECTOR

CEDAR BASS / PERCH



SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND
BUO	BRING UP ONLY


CEDAR PCIe Interface




[illegible]

Doc No. 105-C026XY-00D


CHANNEL A: 256MB/512MB DDR3




CEDAR GPIOs Strap CF XTAL OSC



CEDAR DAC1 and DAC2




CEDAR TMDP A&B DP/HDMI OVERLAP




CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
72007 Advanced Micro Devices


This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims any and all liability for any consequences resulting from use of the information, including but not limited to, any damages, costs, or expenses, whether direct or indirect, arising from the use of the information.

Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario			
Date: Tuesday, March 09, 2010		Rev P03	
Sheet 7 of 18			


CEDAR Display Port C (Unused)



CEDAR LVTMDP E&F dDVI-I




CEDAR Power & GND




Linear Regulators

LDO #1: Vin = 3.00V to 3.60V (3.3V +/- 9%) Vout = +1.8V +/- 2%; Iout = 1.6A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling



$V_{out}=0.8V * (1+ R957 / R955)$

LDO #2: Vin = +1.32V to 1.84VMAX Vout = +1.01V +/- 2% Iout = 1.7A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling



$V_{out}=0.8V * (1+ R956 / R954)$


1.8V WORST-CASE REQUIREMENT

Display Config	Est. Current
DVI+HDMI+DP	1330mA

1.0V WORST-CASE REQUIREMENT

Display Config	Est. Current
DVI+HDMI+DP	1560mA

Regulators for +5V, +5V_VESA and +5V_VESA2




$V_{out}=1.25V* [1+(ER305/ER304)]$




Power Management - Power Gating and Dynamic Voltage Control

MSIS-RMA
夏舒萍
20100712




Warning: TS_FDO is not 5V tolerant. MAX sink current 1.65mA





The diagrams illustrate the following components and their pin configurations:

- Socket:** A square component with 16 pins. Pin 1 is at the top-left corner. The part number is 6090031000G.
- Square Fansink 12W:** A square component with a circular center and four mounting holes. Pin 1 is at the top-right corner. The part number is 7120036200G.
- Rectangular Fansink 22W:** A rectangular component with a circular center and four mounting holes. Pin 1 is at the bottom-left corner. The part number is 7120035100G.
- Rectangular Heatsink 8W:** A rectangular component with three circular slots. Each slot has four mounting holes. Pin 1 is at the top-left corner of the first slot. The part number is 7120035300G.
- Dual-slot Heatsink 14W:** A rectangular component with two circular slots. Each slot has four mounting holes. Pin 1 is at the top-left corner of the first slot. The part number is 7120181000G.




(19) Debug Circuits


JTAG




TOP
Single end
Address branch
50 ohm +/- 5 ohm
3.937 mils




Bottom
Single end
Memory data
45 ohm +/- 5 ohm
4.724 mils




TOP
Different
TMS
100 ohm +/- 10 %
3.897 mils / 11.850 mils



Bottom
Different
PEX_PCIE
85 ohm +/- 10 %
4.921 mils / 6.889 mils





**RH CEDAR DDR3 1GB
VGA HDMI/DP dDVI**

<div>AMD</div>			Title		Schematic No.		Date:				
			RH CEDAR DDR3 1GB VGA+HDMI/DP+dDVI		105-C026XX-00D		Tuesday, March 09, 2010				
			REVISION HISTORY					NOTE: This schematic represents the PCB, it does not represent any specific SKU. For Stuffing options (component values, DNI , ? please consult the product specific BOM. Please contact AMD representative to obtain latest BOM closest to the application desired.		Rev P03	
Sch Rev	PCB Rev	Date	REVISION DESCRIPTION								
00	00A	2009/03/23									
01	00B	2009/07/3									
02	00C	2009/08/12	Initial Cedar schematic								
03	00D	2009/09/24	Change DDC line configuration								

MSIS-RMA
夏舒萍
20100712