

MS-V088 VER 10

NV43-PCIE NV43 256MB/128bit, BGA 16MX16 DDR2,VGA,DVI-I,TV-OUT(HT-10)

P295-A00 DESIGN NV43 300/267MHZ 128MB/256MB/512MB DDR2 84-FBGA

PAGE SUMMARY: **DDR2 84-FBGA Clock setting 350MHZ**

- Page1: P295 Overview
- Page2: PCI EXPRESS, NVVDD, VDD33
- Page3: FB BANK A, FBVTT TERMINATIONS, FBVDDQ DECOUPLING
- Page4: FB BANK C, FBVTT TERMINATIONS
- Page5: MEMORY PARTITION A 0..31
- Page6: MEMORY PARTITION A 32..63
- Page7: MEMORY PARTITION C 0..31
- Page8: MEMORY PARTITION C 32..63
- Page9: GPU GND
- Page10: DACA - VGA
- Page11: DACB - TVOUT, VIDEO IN
- Page12: DACC - VGA
- Page13: STRAPS, FANSINK, MECHANICALS
- Page14: GPIO, HDCP ROM, VBIOS ROM, FAN CONTROL
- Page15: INTERNAL TMDS LINK A/B
- Page16: INTERNAL TMDS LINK C/D
- Page17: MIOA, MIOB, NVPLL
- Page18: POWER SUPPLY (RT9218) for NVVDD,FBVDDQ
- Page19: Other Powers - A3V3, DDC_5, TMDSPLL, TMDSIO, FBVTT and 5V-3V3 POWER SEQUENCING

REV	VARIANT	NWPN	ASSEMBLY
0	BASE	800-10295-BASE-SCH	BASE LEVEL GENERIC SCHEMATIC ONLY. COMMON & NO. STUFF ASSEMBLY NOTES AND BOM NOT FINAL
1	8KJ000	800-10295-0000-000	GF-6600-A04 GEN 300/267MHZ 256MB 84-FBGA DDR2 16MX16 VGA+DVI+HDTV
2	8KJ001	800-10295-0001-000	GF-6600-A04 GEN 300/267MHZ 128MB 84-FBGA DDR2 8MX16 VGA+DVI+HDTV
3	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
4	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
5	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
6	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
7	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
8	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
9	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
10	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
11	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
12	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
13	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
14	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
15	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>

REV HISTORY

A00

-08/04/2005:

- 1.Page18: change power solution to RT9218 for NVVDD & FBVDDQ

10S

-08/04/2005:

- 1.Page18: Move C913~C916 out form C910,C911 & Move C930,C931 out form C929
- 2.Page19: Add C940 near C36
- 3.Page19: Remove C16, C35, C55

B00

-12/06/2005:

- 1.ADD G73 circuit

C00

-04/26/2006:

- 1.Remove NV43 reserve circuit
- 2.Page14: Add SPDIF circuit
- 3.Page15: Add TMDS Dual_Link A/B
- 4.Page17: Add MIOA Feature SLI CON
- 5.Page18,19: Modify Power solution same as P345

C01

-06/26/2006:

- 1.Page18:Add MIOA SLI referenc power
- 2.Page18:Add R0805 NVVDD to PEX1V2
- 3.Page18:Add NVVDD Choke Footprint
- 4.Page15/16:Add Bridge R for EMI

A00

-11/10/2006:V041-3.1 change model name to V088-0A


- 1.Page17:MIOA/B SLI signals reserve
- 2.Page13:Straps reserve for G84
- 3.Page10/11/12:Reserve DAC_VREF for G84 DAC
- 4.Page3/4:Reserve FBIO ODT for G84 DDR2
- 5.Page3/4:Reserve FBIO External VREF for G84
- 6.Page3/4/5/6/7/8:Reserve FBIO Dual Rank Implementation for G84
- 7.Page3/4/14:Reserve I/O changes for G84
- 8.Page3/9/15/16/19:Reserve Power rail for G84

10


-23/01/2007:

- 1.Page18:change RT9218 power sqnce
- 2.Page18:reserve AWP7120 / RT9218 footprint
- 3.Page19:change A2V5 capacitor footprint for A2V5 power issue
- 4.Page19: change 1V8 431 circuit,using 431+Mos
- 5.Page5~8: Reserve memory pull high/low R
- 6.Page13: Reserve Heatsink footprint


02 PCI EXPRESS, NVVDD, VDD33



FB PARTITION A



04 FB BANK C, FBVTT TERMINATIONS




NET	DIFFAIR	MIN_LINQ_WIDTH	NO_DIFFERENCE	NO_CRITICAL_NET
FRC04UR	FRC04US		1000FT	1
FRC04AP	FRC04US		1000FT	1
FRC04T	FRC04L		1000FT	1
FRC04T	FRC04L		1000FT	1
FRC_PLIVED		12		
FRC_PLIAND		12		
FRC_VRETS		12		

FAC0001 -B		000000	1
FAC0008	FAC0008	1900ET	1
FAC0009	FAC0009	1900ET	1
FAC0010	FAC0009	1900ET	1
FAC0011	FAC0009	1900ET	1
FAC0012	FAC0009	1900ET	1
FAC0013	FAC0009	1900ET	1
FAC0014	FAC0009	1900ET	1
FAC0015	FAC0009	1900ET	1
FAC0016	FAC0009	1900ET	1
FAC0017	FAC0009	1900ET	1
FAC0018	FAC0009	1900ET	1
FAC0019	FAC0009	1900ET	1
FAC0020	FAC0009	1900ET	1
FAC0021	FAC0009	1900ET	1
FAC0022	FAC0009	1900ET	1
FAC0023	FAC0009	1900ET	1
FAC0024	FAC0009	1900ET	1
FAC0025	FAC0009	1900ET	1
FAC0026	FAC0009	1900ET	1
FAC0027	FAC0009	1900ET	1
FAC0028	FAC0009	1900ET	1
FAC0029	FAC0009	1900ET	1
FAC0030	FAC0009	1900ET	1
FAC0031	FAC0009	1900ET	1
FAC0032	FAC0009	1900ET	1
FAC0033	FAC0009	1900ET	1
FAC0034	FAC0009	1900ET	1
FAC0035	FAC0009	1900ET	1
FAC0036	FAC0009	1900ET	1
FAC0037	FAC0009	1900ET	1
FAC0038	FAC0009	1900ET	1
FAC0039	FAC0009	1900ET	1
FAC0040	FAC0009	1900ET	1
FAC0041	FAC0009	1900ET	1
FAC0042	FAC0009	1900ET	1
FAC0043	FAC0009	1900ET	1
FAC0044	FAC0009	1900ET	1
FAC0045	FAC0009	1900ET	1
FAC0046	FAC0009	1900ET	1
FAC0047	FAC0009	1900ET	1
FAC0048	FAC0009	1900ET	1
FAC0049	FAC0009	1900ET	1
FAC0050	FAC0009	1900ET	1
FAC0051	FAC0009	1900ET	1
FAC0052	FAC0009	1900ET	1
FAC0053	FAC0009	1900ET	1
FAC0054	FAC0009	1900ET	1
FAC0055	FAC0009	1900ET	1
FAC0056	FAC0009	1900ET	1
FAC0057	FAC0009	1900ET	1
FAC0058	FAC0009	1900ET	1
FAC0059	FAC0009	1900ET	1
FAC0060	FAC0009	1900ET	1
FAC0061	FAC0009	1900ET	1
FAC0062	FAC0009	1900ET	1
FAC0063	FAC0009	1900ET	1
FAC0064	FAC0009	1900ET	1
FAC0065	FAC0009	1900ET	1
FAC0066	FAC0009	1900ET	1
FAC0067	FAC0009	1900ET	1
FAC0068	FAC0009	1900ET	1
FAC0069	FAC0009	1900ET	1
FAC0070	FAC0009	1900ET	1
FAC0071	FAC0009	1900ET	1
FAC0072	FAC0009	1900ET	1
FAC0073	FAC0009	1900ET	1
FAC0074	FAC0009	1900ET	1
FAC0075	FAC0009	1900ET	1
FAC0076	FAC0009	1900ET	1
FAC0077	FAC0009	1900ET	1
FAC0078	FAC0009	1900ET	1
FAC0079	FAC0009	1900ET	1
FAC0080	FAC0009	1900ET	1
FAC0081	FAC0009	1900ET	1
FAC0082	FAC0009	1900ET	1
FAC0083	FAC0009	1900ET	1
FAC0084	FAC0009	1900ET	1
FAC0085	FAC0009	1900ET	1
FAC0086	FAC0009	1900ET	1
FAC0087	FAC0009	1900ET	1
FAC0088	FAC0009	1900ET	1
FAC0089	FAC0009	1900ET	1
FAC0090	FAC0009	1900ET	1
FAC0091	FAC0009	1900ET	1
FAC0092	FAC0009	1900ET	1
FAC0093	FAC0009	1900ET	1

FISC_DOT	1
FISCAL_PD	12
FISCAL_P2	12
FISCAL_TERM	12

DDR2 OPERATION:



- 1) During initialization CKE and ODT low
- 2) Runtime ... CKE high and ODT operated by debug state machine
- 3) No termination spike for CKE or DEBBUG pins



05 MEMORY PARTITION A 0..31

FBA MEMORY 1st bank 0..31




PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE TO MEMORY



06 MEMORY PARTITION A 32..63

FBA MEMORY 1st bank 32..63









PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE TO MEMORY




07 MEMORY PARTITION C 0..31

FBC MEMORY 2nd bank 0..31

PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE TO MEMORY





Place plane decoupling caps near DQS-DQM pairs.





08 MEMORY PARTITION C 32..63

FBC MEMORY 2nd bank 32..63

PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE TO MEMORY



09 GPU GND / TMD5_PLLVDD



10 DACA - VGA


NET_NAME	MIN_LENGTH	SV_CRITICAL_NET	SV_IMPEDANCE
DACA_SCL			
DACA_SDA			
DACA_I2CNC			
DACA_I2CNC	2	SVCRIT	SVCRIT
DACA_I2CNC_BUF	2	SVCRIT	SVCRIT
DACA_I2CNC_BUF	2	SVCRIT	SVCRIT
DACA_I2CNC_0	2	SVCRIT	SVCRIT
DACA_I2CNC_0	2	SVCRIT	SVCRIT
A1B	2	SVCRIT	SVCRIT
A1B	2	SVCRIT	SVCRIT
DACA_RED	1		SVCRIT
DACA_GREEN	1		SVCRIT
DACA_BLUE	1		SVCRIT
DACA_X_F	1		SVCRIT
DACA_X_F	1		SVCRIT
DACA_X_F	1		SVCRIT
DACA_WB_0	1		SVCRIT
DACA_WB_0	1		SVCRIT
DACA_WB_0	1		SVCRIT
DACA_WB_0	1		SVCRIT
DACA_VDD	12		
DACA_VREF	12		
DACA_PSEET	12		

Note that this impedance is the highest one on the x-net for a 4-layer stackup

Change for G73

C708 0.1u
R549 124ohm
R548 1.78Kohm


Use for G84/G86



Micro-Star International Co., LTD.



MS-V088		
Size Custom	Document Number DACA - VGA	Rev 10
Date: Monday, February 05, 2007	Sheet 10 of 19	

11 DACB - TVOUT, VIDEO IN



Change for G73

C744 0.1u
R564 124ohm
R563 1.78Kohm



2 DACC - VGA



NET_NAME	MIN_LEN [WIDTH]	NET_SPACING_RULE	NV_CRITICAL_NET	NV_IMPEDANCE
DCB_SDL				
DCB_SDL				
DACC_HBYNC			2	50OHM
DACC_HBYNC			2	50OHM
DACC_HBYNC_BUF			2	50OHM
DACC_HBYNC_BUF			2	50OHM
DACC_HBYNC_C			2	50OHM
DACC_HBYNC_C			2	50OHM
DCC			2	50OHM
DCC			2	50OHM
DVB			2	50OHM

DACC_RED	1	SDCHN
DACC_GREEN	1	SDCHN
DACC_BLUE	1	SDCHN
DACC_X_F	1	SDCHN
DACC_X_F	1	SDCHN
DACC_X_F	1	SDCHN
DACC_X_F	1	SDCHN
DACC_RED_S	1	SDCHN
DACC_GREEN_S	1	SDCHN
DACC_BLUE_S	1	SDCHN


DIACC_VDD	12
DIACC_VREF	12
DIACC_RSET	12

Change for G73

C747 0.1u
R566 124ohm
R568 1.78Kohm








13 STRAPS, FANSINK, MECHANICALS (Strap R using 2K if no specail required)



JTAG, GPIO, BIOS ROM

GPIO Assignment Table		
GPIO	IO	FUNCTION
0	IN	DIV MD HOTPLUG DET
1	IN	RESERVED
2	IN	RESERVED
3	IN	RESERVED
4	IN	RESERVED
5	IN	RESERVED
6	IN	RESERVED
7	IN	RESERVED
8	IN	THERM ALERT SLOW
9	OUT	FAN CONTROL
10	IN	RESERVED
11	OUT	HDTV/SDTV SELECT
12	IN	RESERVED

NET	MN_LINE_WIDTH
2.17	SPDIF
FAN_THERM_BYPASS	10
FAN_PWM_B	10
FAN_PWM_S	10
FAN_PWM_C	10
THERMOC	10
THERMDA	10




15 INTERNAL TMD5 LINK A/B

IFPAB NET RULES


NET	W. CRITICAL	W. IMPEDANCE	DIFF PAIR
IFPAB_RSET	1	50OHM	
DVI_SOUTH_HPD_C	1	50OHM	
DVI_SOUTH_HPD_A	1	50OHM	

NET	VOLTAGE	MAX. CURRENT	MIN. WIDTH
IFPAB_PLLVDD	1.5000V	0.04	16.0
IFPAB_PLLVDD	1.5000V	0.04	16.0







16 INTERNAL TMDS LINK C/D

NET	MIN_LINE_WIDTH	VOLTAGE
IFPCVREF	12	3.3V
IFPCPLLVD0	12	3.3V
IFPCDVDD	12	3.3V
IFPCDVDD	12	3.3V
IFPCORSET	12	3.3V




17 MIOA, MIOB, NVPLL



MIO NET RULES

	NET	NV_CRITICAL	NV_IMPEDANCE	DIFFPAIR
13.18	MC02011_01	2	2	2
	MC04_CLKIN	2	2	2
	MC04_RESET	2	2	2
	MC04_EB	2	2	2
	MC04_MSTRG	2	2	2
13.18	MC04_VSTRG	2	2	2
12.14.18	MC02011_01	2	2	2
	DIFFCLK	2	2	2

	NET	VOLTAGE	MAX_CURRENT	MIN_WIDTH
M04_VDDIO	M04_VDDIO	3.300V	0.8	12.0
	M04_VREF	1.800V		12.0
	M04CAL_P0_VDDIO	3.300V	0.8	12.0
	M04CAL_P1_VREF	1.800V		12.0
M08_VDDIO	M08_VDDIO	3.300V	0.06	12.0
	M08_VREF	1.800V		12.0
	M08CAL_P0_VDDIO	3.300V	0.06	12.0
	M08CAL_P1_VREF	1.800V		12.0



Feature Connector



Micro-Star International Co., LTD.

MS-V088


Size	Document Number
Custom	MIOA, MIOB, NVPLL

Date:	Monday, February 05, 2007	Sheet	17 of
-------	---------------------------	-------	-------

18 Power Supply (RT9218)

NV-Standard use FBVDDQ ,
Can't use RT9218 PGood power sequence

BOM added L821,C905
removed L819




$$V_{out} = V_{Ref} * (1 + R_{top}/R_{bot})$$

$$5V = 0.8V * (1 + (10.5K/2K)) \quad (RT9218B)$$

Choose RT9218 PGood power sequence
stuff R663,R690,D510


Use for G84/G86
APW7120 / RT9214



$$V_{out} = V_{Ref} * (1 + R_{top}/R_{bot})$$

$$1.2V = 0.8V * (1 + (1K/2K)) \quad (RT9218B)$$

PEX1V2 = 1.2V @ 3A



NVDD

Vout = VRef * (1+Rtop/Rbot) (RT9218)

1.262V = 0.8V * (1+(1.37k/2.37k)) (RT9218)

1.2V = 0.8V * (1+(1.54k/3.09k)) (RT9218)

1.2V = 0.8V * (1+(100/200)) (RT9218)

1.359V = 0.8V * (1+(1k/1.43k)) (RT9218)

1.344V = 0.8V * (1+(1k/1.47k)) (RT9218)


1.344V = 0.8V * (1+(100/147)) (RT9218)

1.3V = 0.8V * (1+(100/160)) (RT9218) default

1.099V = 0.8V * (1+(100/267)) (RT9218) default

NVVDD = 1.35V @ upto 18A

1.2V~1.4V/24A(ambient)
 $NVDD = 0.8V * (1 + R_t/R_b)$




FBVDDQ

$V_{out} = V_{Ref} * (1 + R_{top}/R_{bot})$
 $1.8V = 0.8V * (1 + (5k/4k))$ (RT9218)
 $1.8V = 0.8V * (1 + (200/160))$ (RT9218) Samsung MEM
 $2.003V = 0.8V * (1 + (200/133))$ (RT9218) Infineon MEM default

Net Name	MIN	LINE	WIDTH	VOLTAGE
5V	0	16	3	5V
NVDD	0	20	1.35V	
12V_PEX	0	20	12V	
PEX1V2	0	20	4	1.2V
12V_PEX_FLTRD	0	20	6	12V
FBVTT	0	20	1.5	FBVTT/2 V

DRIVE1_V2	20
LGATE_1	20
LGATE_1	20
LGATE_2	20
LGATE_2	20
NDSE_1	20
NDSE_2	20
12V_RR	10
SLFV_V2D	10
COMP1_NVVDD	10
FBI_NVVDD	10
COMP2_V2	10
FBI_V2	10
REFIN_V2	10
SS_TROUT	10
VREF_V2	10
FBI_RC	10
SDOT_1	20
SDOT_2	20
FBI_RC_KEY	10
SS_NVVDD	10
SS_V2	10
SS_V2	10
LGATE_1_RG	10
LGATE_2_RG	20
COMP1_RC	10
COMP2_RC	10
NVVDD_RC	10
V2_RG	10
NDSE_1_SHUB	10
NDSE_1_SHUB	10
LGATE_1	20
SDOT1	20
V2SDOT	20



DC/DC converter Rev. 1.5

Output current load 8.00 A
Output voltage $V_{out} \pm 0.5\%$
Load regulation $\pm 0.25\%$
Line load duty cycle 50/50
Switching frequency 1600 kHz
Inductance $L = 2.200 \mu H$
Ripple current through the inductor ripple 1.213 A
Maximum inductor current 1.866 A

Input


Input capacitor ripple current 3.289 A

Output

Output capacitor total ESR ESR 2.00 mOhm
Output capacitor rise capacitance $C_{out} \pm 0.2\%$
Output ripple voltage amplitude 3.88 mV

FBVDDQ = 1.8V @ upto 5A

1.8V/5.0A











Micro-Star International Co., LTD.

MS-V088

Size	Document Number		
Custom	NWDD,PEX1V2,FBVDDQ		
Date:	Monday, February 05, 2007	Sheet	1

A3V3,A2V5,TMDS_PLLVDD,TMDS_IOVDD

[illegible]