

P874: GT218, DDR3 MEMORY 64MX16/128MX16

- Page 1: P874 Overview
- Page 2: PCI Express Interface
- Page 3: Frame Buffer Interface
- Page 4: DDR3 Memories
- Page 5: DAC A VGA
- Page 6: DAC B VGA Header
- Page 7: IFPA, B for DVI
- Page 8: IFPC for HDMI
- Page 9: IFPD, IFPE Interface(Not used), Mechanical
- Page 10: XTAL, ROM, JTAG
- Page 11: Thermal Protection, Protected 3V3, Straps
- Page 12: Power Supply I: FBVDD/Q, 5V
- Page 13: Power Supply II: NVVDD, PEXVDD
- Page 14: Power Supply: PEXVDD FOR LOWER POWER SKU


SKU	VARI ANT	NVPN	ASSEMBLY
B	BASE	600-10874-BASE-200	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO STUFF ASSEMBLY NOTES AND BOM NOT FINAL
1	SKU0000	600-10874-0000-200	GT218-300, 589/1402/790, 512MB/64bi t, 64Mx16 DDR3, DVI-DL+VGA, DT
2	SKU0001	600-10874-0001-200	GT218-325, 589/1402/790, 512MB/64bi t, 64Mx16 DDR3, DVI-DL+VGA, DT
3	SKU0002	600-10874-0002-200	GT218-300-Ax, 589/1402/790, 512MB/64bi t, 64Mx16 DDR3, DVI-DL+VGA, DT
4	<UNDEFI NED>	<UNDEFI NED>	<UNDEFI NED>
5	<UNDEFI NED>	<UNDEFI NED>	<UNDEFI NED>
6	<UNDEFI NED>	<UNDEFI NED>	<UNDEFI NED>
7	<UNDEFI NED>	<UNDEFI NED>	<UNDEFI NED>
8	<UNDEFI NED>	<UNDEFI NED>	<UNDEFI NED>
9	<UNDEFI NED>	<UNDEFI NED>	<UNDEFI NED>
10	<UNDEFI NED>	<UNDEFI NED>	<UNDEFI NED>
11	<UNDEFI NED>	<UNDEFI NED>	<UNDEFI NED>
12	<UNDEFI NED>	<UNDEFI NED>	<UNDEFI NED>
13	<UNDEFI NED>	<UNDEFI NED>	<UNDEFI NED>
14	<UNDEFI NED>	<UNDEFI NED>	<UNDEFI NED>
15	<UNDEFI NED>	<UNDEFI NED>	<UNDEFI NED>

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	P874 Overview

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NV I D I A CORPORATION

2701 SAN TOMAS EXPRESSWAY  
SANTA CLARA, CA 95050, USA



NV\_PN

600-10874-0003-200

PCB REV

P874-A02

PAGE

1 OF 14

BOM REV


A

DATE


03-DEC-2009

PCI Express Interface

Net Name		MI_N_WDTH	MAX_WDTH
1IN	PEX_PSRNT	4MIL	
1IN	PEX_TERM	4MIL	
Net Name		VOLTAGE	MAX_CURRENT
1IN	PEX_PLLVDD_GPU	1.05V	0.120A 12MIL



CON1  
NONPHY\_X16-122PIN  
CON\_X16  
CON\_PCI\_EXP\_X16\_EDGE  
COMMON



G1  
C1218-300-A2  
BGA533  
COMMON

1/12 PCI\_EXPRESS

GT218	G98
PEX_CLKREQ	NC

PEX\_TSTCLK\_OUT  
PEX\_TSTCLK\_OUT

PEX\_RST  
PEX\_RST

PEX\_REFCLK  
PEX\_REFCLK

PEX\_TX0  
PEX\_TX0

PEX\_TX1  
PEX\_TX1

PEX\_TX2  
PEX\_TX2

PEX\_TX3  
PEX\_TX3

PEX\_TX4  
PEX\_TX4

PEX\_TX5  
PEX\_TX5

PEX\_TX6  
PEX\_TX6

PEX\_TX7  
PEX\_TX7

PEX\_TX8  
PEX\_TX8

PEX\_TX9  
PEX\_TX9

PEX\_TX10  
PEX\_TX10

PEX\_TX11  
PEX\_TX11

PEX\_TX12  
PEX\_TX12

PEX\_TX13  
PEX\_TX13

PEX\_TX14  
PEX\_TX14

PEX\_TX15  
PEX\_TX15

PEX\_TX0\*

PEX\_TX1\*

PEX\_TX2\*

PEX\_TX3\*

PEX\_TX4\*

PEX\_TX5\*

PEX\_TX6\*

PEX\_TX7\*

PEX\_TX8\*

PEX\_TX9\*

PEX\_TX10\*

PEX\_TX11\*

PEX\_TX12\*

PEX\_TX13\*

PEX\_TX14\*

PEX\_TX15\*

PEX\_TX0\*\*

PEX\_TX1\*\*

PEX\_TX2\*\*

PEX\_TX3\*\*

PEX\_TX4\*\*

PEX\_TX5\*\*

PEX\_TX6\*\*

PEX\_TX7\*\*

PEX\_TX8\*\*

PEX\_TX9\*\*

PEX\_TX10\*\*

PEX\_TX11\*\*

PEX\_TX12\*\*

PEX\_TX13\*\*

PEX\_TX14\*\*

PEX\_TX15\*\*

PEX\_TX0\*\*\*

PEX\_TX1\*\*\*

PEX\_TX2\*\*\*

PEX\_TX3\*\*\*

PEX\_TX4\*\*\*

PEX\_TX5\*\*\*

PEX\_TX6\*\*\*

PEX\_TX7\*\*\*

PEX\_TX8\*\*\*

PEX\_TX9\*\*\*

PEX\_TX10\*\*\*

PEX\_TX11\*\*\*

PEX\_TX12\*\*\*

PEX\_TX13\*\*\*

PEX\_TX14\*\*\*

PEX\_TX15\*\*\*

PEX\_TX0\*\*\*\*

PEX\_TX1\*\*\*\*

PEX\_TX2\*\*\*\*

PEX\_TX3\*\*\*\*

PEX\_TX4\*\*\*\*

PEX\_TX5\*\*\*\*

PEX\_TX6\*\*\*\*

PEX\_TX7\*\*\*\*

PEX\_TX8\*\*\*\*

PEX\_TX9\*\*\*\*

PEX\_TX10\*\*\*\*

PEX\_TX11\*\*\*\*

PEX\_TX12\*\*\*\*

PEX\_TX13\*\*\*\*

PEX\_TX14\*\*\*\*

PEX\_TX15\*\*\*\*

PEX\_TX0\*\*\*\*\*

PEX\_TX1\*\*\*\*\*

PEX\_TX2\*\*\*\*\*

PEX\_TX3\*\*\*\*\*

PEX\_TX4\*\*\*\*\*

PEX\_TX5\*\*\*\*\*

PEX\_TX6\*\*\*\*\*

PEX\_TX7\*\*\*\*\*

PEX\_TX8\*\*\*\*\*

PEX\_TX9\*\*\*\*\*

PEX\_TX10\*\*\*\*\*

PEX\_TX11\*\*\*\*\*

PEX\_TX12\*\*\*\*\*

PEX\_TX13\*\*\*\*\*

PEX\_TX14\*\*\*\*\*

PEX\_TX15\*\*\*\*\*

PEX\_TX0\*\*\*\*\*

PEX\_TX1\*\*\*\*\*

PEX\_TX2\*\*\*\*\*

PEX\_TX3\*\*\*\*\*

PEX\_TX4\*\*\*\*\*

PEX\_TX5\*\*\*\*\*

PEX\_TX6\*\*\*\*\*

PEX\_TX7\*\*\*\*\*

PEX\_TX8\*\*\*\*\*

PEX\_TX9\*\*\*\*\*

PEX\_TX10\*\*\*\*\*

PEX\_TX11\*\*\*\*\*

PEX\_TX12\*\*\*\*\*

PEX\_TX13\*\*\*\*\*

PEX\_TX14\*\*\*\*\*

PEX\_TX15\*\*\*\*\*

PEX\_TX0\*\*\*\*\*

PEX\_TX1\*\*\*\*\*

PEX\_TX2\*\*\*\*\*

PEX\_TX3\*\*\*\*\*

PEX\_TX4\*\*\*\*\*

PEX\_TX5\*\*\*\*\*

PEX\_TX6\*\*\*\*\*

PEX\_TX7\*\*\*\*\*

PEX\_TX8\*\*\*\*\*

PEX\_TX9\*\*\*\*\*

PEX\_TX10\*\*\*\*\*

PEX\_TX11\*\*\*\*\*

PEX\_TX12\*\*\*\*\*

PEX\_TX13\*\*\*\*\*

PEX\_TX14\*\*\*\*\*

PEX\_TX15\*\*\*\*\*

PEX\_TX0\*\*\*\*\*

PEX\_TX1\*\*\*\*\*

PEX\_TX2\*\*\*\*\*

PEX\_TX3\*\*\*\*\*

PEX\_TX4\*\*\*\*\*

PEX\_TX5\*\*\*\*\*

PEX\_TX6\*\*\*\*\*

PEX\_TX7\*\*\*\*\*

PEX\_TX8\*\*\*\*\*

PEX\_TX9\*\*\*\*\*

PEX\_TX10\*\*\*\*\*

PEX\_TX11\*\*\*\*\*

PEX\_TX12\*\*\*\*\*

PEX\_TX13\*\*\*\*\*

PEX\_TX14\*\*\*\*\*

PEX\_TX15\*\*\*\*\*

PEX\_TX0\*\*\*\*\*

PEX\_TX1\*\*\*\*\*

PEX\_TX2\*\*\*\*\*

PEX\_TX3\*\*\*\*\*

PEX\_TX4\*\*\*\*\*

PEX\_TX5\*\*\*\*\*

PEX\_TX6\*\*\*\*\*

PEX\_TX7\*\*\*\*\*

PEX\_TX8\*\*\*\*\*

PEX\_TX9\*\*\*\*\*

PEX\_TX10\*\*\*\*\*

PEX\_TX11\*\*\*\*\*

PEX\_TX12\*\*\*\*\*

PEX\_TX13\*\*\*\*\*

PEX\_TX14\*\*\*\*\*

PEX\_TX15\*\*\*\*\*

PEX\_TX0\*\*\*\*\*

PEX\_TX1\*\*\*\*\*

PEX\_TX2\*\*\*\*\*

PEX\_TX3\*\*\*\*\*

PEX\_TX4\*\*\*\*\*

PEX\_TX5\*\*\*\*\*

PEX\_TX6\*\*\*\*\*

PEX\_TX7\*\*\*\*\*

PEX\_TX8\*\*\*\*\*

PEX\_TX9\*\*\*\*\*

PEX\_TX10\*\*\*\*\*

PEX\_TX11\*\*\*\*\*

PEX\_TX12\*\*\*\*\*

PEX\_TX13\*\*\*\*\*

PEX\_TX14\*\*\*\*\*

PEX\_TX15\*\*\*\*\*

PEX\_TX0\*\*\*\*\*

PEX\_TX1\*\*\*\*\*

PEX\_TX2\*\*\*\*\*

PEX\_TX3\*\*\*\*\*

PEX\_TX4\*\*\*\*\*

PEX\_TX5\*\*\*\*\*

PEX\_TX6\*\*\*\*\*

PEX\_TX7\*\*\*\*\*

PEX\_TX8\*\*\*\*\*

PEX\_TX9\*\*\*\*\*

PEX\_TX10\*\*\*\*\*

PEX\_TX11\*\*\*\*\*

PEX\_TX12\*\*\*\*\*

PEX\_TX13\*\*\*\*\*

PEX\_TX14\*\*\*\*\*

PEX\_TX15\*\*\*\*\*

PEX\_TX0\*\*\*\*\*

PEX\_TX1\*\*\*\*\*

PEX\_TX2\*\*\*\*\*

PEX\_TX3\*\*\*\*\*

PEX\_TX4\*\*\*\*\*

PEX\_TX5\*\*\*\*\*

PEX\_TX6\*\*\*\*\*

PEX\_TX7\*\*\*\*\*

PEX\_TX8\*\*\*\*\*

PEX\_TX9\*\*\*\*\*

PEX\_TX10\*\*\*\*\*

PEX\_TX11\*\*\*\*\*

PEX\_TX12\*\*\*\*\*

PEX\_TX13\*\*\*\*\*

PEX\_TX14\*\*\*\*\*

PEX\_TX15\*\*\*\*\*

PEX\_TX0\*\*\*\*\*

PEX\_TX1\*\*\*\*\*

PEX\_TX2\*\*\*\*\*

PEX\_TX3\*\*\*\*\*

PEX\_TX4\*\*\*\*\*

PEX\_TX5\*\*\*\*\*

PEX\_TX6\*\*\*\*\*

PEX\_TX7\*\*\*\*\*

PEX\_TX8\*\*\*\*\*

PEX\_TX9\*\*\*\*\*

PEX\_TX10\*\*\*\*\*

PEX\_TX11\*\*\*\*\*

PEX\_TX12\*\*\*\*\*

PEX\_TX13\*\*\*\*\*

PEX\_TX14\*\*\*\*\*

PEX\_TX15\*\*\*\*\*

PEX\_TX0\*\*\*\*\*

PEX\_TX1\*\*\*\*\*

PEX\_TX2\*\*\*\*\*

PEX\_TX3\*\*\*\*\*

PEX\_TX4\*\*\*\*\*

PEX\_TX5\*\*\*\*\*

PEX\_TX6\*\*\*\*\*

PEX\_TX7\*\*\*\*\*

PEX\_TX8\*\*\*\*\*

PEX\_TX9\*\*\*\*\*

PEX\_TX10\*\*\*\*\*

PEX\_TX11\*\*\*\*\*

PEX\_TX12\*\*\*\*\*

PEX\_TX13\*\*\*\*\*

PEX\_TX14\*\*\*\*\*

PEX\_TX15\*\*\*\*\*

PEX\_TX0\*\*\*\*\*

PEX\_TX1\*\*\*\*\*

PEX\_TX2\*\*\*\*\*

PEX\_TX3\*\*\*\*\*

PEX\_TX4\*\*\*\*\*

PEX\_TX5\*\*\*\*\*

PEX\_TX6\*\*\*\*\*

PEX\_TX7\*\*\*\*\*

PEX\_TX8\*\*\*\*\*

PEX\_TX9\*\*\*\*\*

PEX\_TX10\*\*\*\*\*

PEX\_TX11\*\*\*\*\*

PEX\_TX12\*\*\*\*\*

PEX\_TX13\*\*\*\*\*

PEX\_TX14\*\*\*\*\*

PEX\_TX15\*\*\*\*\*

PEX\_TX0\*\*\*\*\*

PEX\_TX1\*\*\*\*\*

PEX\_TX2\*\*\*\*\*

PEX\_TX3\*\*\*\*\*

PEX\_TX4\*\*\*\*\*

PEX\_TX5\*\*\*\*\*

PEX\_TX6\*\*\*\*\*

PEX\_TX7\*\*\*\*\*

PEX\_TX8\*\*\*\*\*

PEX\_TX9\*\*\*\*\*

PEX\_TX10\*\*\*\*\*

PEX\_TX11\*\*\*\*\*

PEX\_TX12\*\*\*\*\*

PEX\_TX13\*\*\*\*\*

PEX\_TX14\*\*\*\*\*

PEX\_TX15\*\*\*\*\*

PEX\_TX0\*\*\*\*\*

PEX\_TX1\*\*\*\*\*

PEX\_TX2\*\*\*\*\*

PEX\_TX3\*\*\*\*\*


PEX\_TX4\*\*\*\*\*

PEX\_TX5\*\*\*\*\*


PEX\_TX6\*\*\*\*\*

PEX\_TX7\*\*\*\*\*

# Frame Buffer Interface



		Net Name	DIFF_PAIR	CRITICAL	IMPEDANCE
4. 1A<>	3. 2D<	OUT FBA_CMD<30, 0>	2	400HM	
4. 4A<>	3. 1A<>	OUT FBA_0<6,3, 0>	2	400HM	
	4. 4A<	3. 3A>	2	400HM	
4. 4A<	4. 2B<	4. 2A<	3. 4D<	1	70DI FF
	OUT FBA_CLK0	FBA_CLK0	1	70DI FF	
4. 5A<	4. 2B<	4. 2A<	3. 4D<	1	70DI FF
	OUT FBA_CLK1*	FBA_CLK1	1	70DI FF	
4. 5A<	4. 2F<	4. 2D<	3. 4D<	1	70DI FF
	OUT FBA_CLK1*	FBA_CLK1	1	70DI FF	
4. 4A<>	3. 4A<>	0 FBA_D0S_WP<7, 0>	1	80DI FF	
4. 4A<>	3. 4A<>	BI FBA_D0S_RN<7, 0>	1	80DI FF	
	BI	0	1	80DI FF	
		1 FBA_D0S_WP<1>	1	80DI FF	
		1 FBA_D0S_RN<1>	1	80DI FF	
		2 FBA_D0S_WP<2>	1	80DI FF	
		2 FBA_D0S_RN<2>	1	80DI FF	
		3 FBA_D0S_WP<3>	1	80DI FF	
		3 FBA_D0S_RN<3>	1	80DI FF	
		4 FBA_D0S_WP<4>	1	80DI FF	
		4 FBA_D0S_RN<4>	1	80DI FF	
		5 FBA_D0S_WP<5>	1	80DI FF	
		5 FBA_D0S_RN<5>	1	80DI FF	
		6 FBA_D0S_WP<6>	1	80DI FF	
		6 FBA_D0S_RN<6>	1	80DI FF	
		7 FBA_D0S_WP<7>	1	80DI FF	
		7 FBA_D0S_RN<7>	1	80DI FF	
		Net Name	MI_N_WI_DTH	MAX_WI_DTH	
		IN FB_CAL_PD_VDD0	12MI L		
		IN FB_CAL_PD_GND	12MI L		
		IN FB_CAL_TERM_GND	12MI L		
		IN FBA_DEBUG	6MI L		
		Net Name	VOLTAGE	MAX_CURRENT	
		IN FB_PLLAUDD	1.05V	0.065A	12MI L




G98	GT218
FB_PLLAVDD	FB_PLLAVDD
FB_DLLAVDD	FB_DLLAVDD
NC	FB_PLLAVDD

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	Frame Buffer Interface

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

DDR3 Memories






DAC A VGA

	Net Name	CRI T I CAL	I M P E D A N C E
	I 1N	1	500HM
	I 1N	1	500HM
7. 3F< 5. 4F<	I 1N	1	500HM
7. 3F< 5. 4F<	I 1N	1	500HM
7. 3F< 5. 5F>	I 1N	1	500HM
	I 1N	1	500HM
	I 1N	2	500HM
	I 1N	2	500HM
	I 1N	2	500HM
7. 3F< 5. 3F<	I 1N	2	500HM
7. 3F< 5. 3F<	I 1N	2	500HM
	I 1N	2	500HM

	Net Name	M I N _ W I D T H	M A X _ W I D T H
7. 3F< 5. 2C>	I 1N	1	2CA_SCL
7. 3F< 5. 2C>	I 1N	1	2CA_SDA
	I 1N	1	2CA_SCL_C
	I 1N	1	2CA_SDA_C
	I 1N	6MI L	DACA_VREF
	I 1N	6MI L	DACA_RSET




<b>NVI DI A CORPORATI ON</b> 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA			
NV_PN	600-10874-0003-200		
PCB REV	P874-A02	PAGE	5 OF 14
BOM REV		DATE	03-DEC-2009

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

## DAC B VGA Header

Net Name		CRI TI CAL	I MPEDANCE
IN	DACB_RED	1	500m
IN	DACB_GREEN	1	500m
IN	DACB_BLUE	1	500m
IN	DACB_RED_C	1	500m
IN	DACB_GREEN_C	1	500m
IN	DACB_BLUE_C	1	500m
IN	DACB_HSYNC	2	500m
IN	DACB_VSYNC	2	500m
IN	DACB_HSYNC_C	2	500m
IN	DACB_VSYNC_C	2	500m
IN	DACB_HS_BUF	2	500m
IN	DACB_VS_BUF	2	500m

Net Name		MIN_WI DTH	MAX_WI DTH
10. 1E> 6. 2C<	1N 12CB_SCL		
10. 1F<> 6. 2C<>	1N 12CB_SDA		
	1N DACB_VREF	6MI L	
	1N DACB_RSET	6MI L	



<b>NVI DI A CORPORATI ON</b> 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA			
<b>NV_PN</b>		<b>600-10874-0003-200</b>	
PCB REV	P874-A02	PAGE	6 OF 14
BOM REV	A	DATE	03-DEC-2009


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

I FPA, B for DVI

Net Name	DIFF_PAIR	CRI TI CAL	IMPEDANCE
I FPAB_TXD0*	I FPAB_TXD0	1	90DI FF
I FPAB_TXD0	I FPAB_TXD0	1	90DI FF
I FPAB_TXD1*	I FPAB_TXD1	1	90DI FF
I FPAB_TXD1	I FPAB_TXD1	1	90DI FF
I FPAB_TXD2*	I FPAB_TXD2	1	90DI FF
I FPAB_TXD2	I FPAB_TXD2	1	90DI FF
I FPAB_TXD4*	I FPAB_TXD4	1	90DI FF
I FPAB_TXD4	I FPAB_TXD4	1	90DI FF
I FPAB_TXD5*	I FPAB_TXD5	1	90DI FF
I FPAB_TXD5	I FPAB_TXD5	1	90DI FF
I FPAB_TXD6*	I FPAB_TXD6	1	90DI FF
I FPAB_TXD6	I FPAB_TXD6	1	90DI FF
I FPAB_TXC*	I FPAB_TXC	1	90DI FF
I FPAB_TXC	I FPAB_TXC	1	90DI FF


Net Name	MI N_WI DTH	MAX_WI DTH
GP100_DVI_A_HPD		
GP100_DVI_A_HPD_R		
GP100_DVI_A_HPD_C		

Net Name	VOLTAGE	MAX_CURRENT
I FPAB_PL LVDD	1.025V	0.200A 16MI L
I FPAB_I OVDD	3.3V	0.230A 16MI L
I FPAB_RSET		6MI L




I FPC for HDMI

Net Name		DIFF_PAIR	CRI TI CAL	IMPEDANCE
I1FPC_TXD0*	I1FPC_TXD0	1		90DI FF
I1FPC_TXD0	I1FPC_TXD0	1		90DI FF
I1FPC_TXD1*	I1FPC_TXD1	1		90DI FF
I1FPC_TXD1	I1FPC_TXD1	1		90DI FF
I1FPC_TXD2*	I1FPC_TXD2	1		90DI FF
I1FPC_TXD2	I1FPC_TXD2	1		90DI FF
I1FPC_TXD0_C*	I1FPC_TXD0_C	1		90DI FF
I1FPC_TXD0_C	I1FPC_TXD0_C	1		90DI FF
I1FPC_TXD1_C*	I1FPC_TXD1_C	1		90DI FF
I1FPC_TXD1_C	I1FPC_TXD1_C	1		90DI FF
I1FPC_TXD2_C*	I1FPC_TXD2_C	1		90DI FF
I1FPC_TXD2_C	I1FPC_TXD2_C	1		90DI FF
I1FPC_TXC*	I1FPC_TXC	1		90DI FF
I1FPC_TXC	I1FPC_TXC	1		90DI FF
I1FPC_TXC_C*	I1FPC_TXC_C	1		90DI FF
I1FPC_TXC_C	I1FPC_TXC_C	1		90DI FF
Net Name		MI N_WI DTH	MAX_WI DTH	
I1FPC_TXD0	I1FPC_TXD0			
I1FPC_TXD1	I1FPC_TXD1			
I1FPC_TXD2	I1FPC_TXD2			
I1FPC_TXD0_C	I1FPC_TXD0_C			
I1FPC_TXD1_C	I1FPC_TXD1_C			
I1FPC_TXD2_C	I1FPC_TXD2_C			
I1FPC_TXC	I1FPC_TXC			
I1FPC_TXC_C	I1FPC_TXC_C			
Net Name		VOLTAGE	MAX_CURRENT	
I1FPC_I_OVDD	I1FPC_I_OVDD	1.05V	0.230A	16MI L





I FPD, I FPE Interface(Not used), Mechanical



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA

NV\_PN 600-10874-0003-200


PCB REV P874-A02 PAGE 9 OF 14

BOM REV A DATE 03-DEC-2009

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

XTAL, ROM, JTAG

Net Name		CRI TI CAL	I MPEDANCE	
XTAL_OUT	XTAL	1	90DI FF	
XTAL_IN	XTAL	1	90DI FF	
Net Name		VOLTAGE	MAX_CURRENT	
GPU_PLLVDD		1.05V	0.083A	16MI L















ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION  
2701 SAN TOMAS EXPRESSWAY  
SANTA CLARA, CA 95050, USA

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO-STUFF ASSEMBLY NOTES AND BOM NOT FINAL		
PAGE DETAIL	XTAL, ROM, JTAG		
NV_PN	600-10874-0003-200		
PCB REV	P874-A02	PAGE	10 OF 14
BOM REV	A	DATE	03-DEC-2009

## Thermal Protection, Protected 3V3, Straps

Net Name		MI_N_WI_DTH	MAX_WI_DTH
11. 2E+	 PEX_RST*		
10. 2E+ 25A-	 GPI_OS_THERM_OVERT*		
11. 2A+ 13. 4A+	 THERM_SHUTDOWN*		
10. 2E+ 11. 5A+	 ROM_S1		
	 ROM_S0		
10. 3E+ 11. 4A+	 ROM_SCLK		
11. 4A+	 STRAP2		
10. 3C+	 STRAP1		
10. 3C+ 11. 5A+	 STRAP0		
Net Name		VOLTAGE	MAX_CURRENT
3V3_VPROT_O	3V3_VPROT	3. 3V	0. 23A 16mIL



GT218 Straps  
MLS Mode

Bit	Signal	Value	Value
03:	RAMCFG[3]	0000	El pi da
02:	RAMCFG[2]	0001	Samsung, Mi cron
01:	RAMCFG[1]	0010	Qi monda
00:	RAMCFG[0]	0011	Hyni x
		0100	Nanya
03:	XCLK_417	0	277 (Default t)
02:	FB[0]	0	256M (Default t)
01:	SMB_ALT_ADDR	0	0x9E
		1	0x9C
00:	VGA_DEVI CE	0	Cl ass code 302
		1	Cl ass code 300
03:	PCI _DEVI D_EXT	0	GT218-300-A1
02:	SUB_VENDOR	0	No BI OS
		1	BI OS
01:	SLOT_CLK_CFG	0	Di sabl e
		1	Enabl e
00:	PEX_PL_LN_TERM100	0	Di sabl e
		1	Enabl e
03:	PCI _DEVI D[3]	0000	GT218-300-A1
02:	PCI _DEVI D[2]		
01:	PCI _DEVI D[1]		
00:	PCI _DEVI D[0]		
03:	3GI O_PADCFG_LUT_ADR[3]	0000	DSKTOP_DEFAULT
		0001	MOBI LE_DEFAULT
02:	3GI O_PADCFG_LUT_ADR[2]	0010	MOBI LE_NTNRHS_LLAMP
		0011	MOBI LE_NTNRHS_LAMP
01:	3GI O_PADCFG_LUT_ADR[1]	0100	MOBI LE_NTNRHS_HAMP
		0101	MOBI LE_NTNRHS_HHAM
00:	3GI O_PADCFG_LUT_ADR[0]	0110	MOBI LE_NTNRHS_HHHAMP
		0111	MOBI LE_NTNRHS_HHHHAM
03:	USER[3]	0000	Defaul t
02:	USER[2]		
01:	USER[1]		
00:	USER[0]		

Mul ti level

Straps

5K to GND

10K to GND

15K to GND

20K to GND

25K to GND

30K to GND

35K to GND

45K to GND

5K to VCC

10K to VCC

15K to VCC

20K to VCC

25K to VCC

30K to VCC

35K to VCC

45K to VCC

0000

0001

0010

0011

0100

0101

0110

0111

1000

1001

1010

1011

1100

1101

1110

1111

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	Thermal Protection, Protected 3V3, Straps

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY  
SANTA CLARA, CA 95050, USA



NV_PN	600-10874-0003-200		
PCB REV	P874-A02	PAGE	11 OF 14
BOM REV	A	DATE	03-DEC-2009

Net Name	MI N_LI NE_WI DTH	CURRENT	VOLTAGE
5V	12MIL	0.25A	5V
3V3_PEX	16MIL	3A	3.3V
FBVDDO	16MIL	3A	2.0V




PS	Vref(V)	Rt(ohm)	Rb(ohm)	Vo(V)
MP9150	0.8	4.99K	5.62K	1.5V
MP2121	0.8	4.99K	5.62K	1.5V
RT8015A	0.8	17.4K	19.6K	1.5V

$$V_{out} = V_{ref} * (1 + R_{top}/R_{bot})$$

Power Supply: NVVDD, PEX\_VDD


Net Name LINE\_WIDTH Current Voltage



UPI6103ASU8: 300K, 0.6V  
NCP1579DR2G: 275K, 0.8V  
RT8105GS: 300K, 0.8V  
APW7165AKAE: 300K, 0.8V  
UPI6101BU8: 300K, 0.8V  
L6783ATR: 300K, 0.8V  
L6726A: 300K, 0.8V

Power Sequence

<0.3V OFF -- UPI6103  
<0.6V OFF -- APW7165  
<0.3V OFF -- NCP1579  
<0.4V OFF -- L6726A  
ON



PS	Vref(V)	Rt(ohm)	Rb(ohm)	Vo(V)
UPI6103	0.6	750	1000	1.05
APW7165	0.8	316	1000	1.05

NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	600-10874-0003-200		
PCB REV	P874-A02	PAGE	13 OF 14
BOM REV	A	DATE	03-DEC-2009

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.



MPS9150  
MPS28115

