E4905-A00

N18P GDDR5 X32 128BITS PCIE AND MODULAR DISPLAY

TABLE OF CONTENTS


Page	Description
1	TABLE OF CONTENTS
2	BLOCK DIAGRAM
3	PCI EXPRESS
4	MXM Connector
5	MEMORY: GPU PARTITION A/B
6	MEMORY: FBA[31:0]
7	MEMORY: FBA[63:32]
8	MEMORY_FBB[31_0]
9	MEMORY_FBB[63_32]
10	GPU PWR. GND and NCs
11	GPU DECOUPLING
12	GPU IFPAB DPIIM
13	GPU IFPCD DPIIM
14	GPU IFPE MICTOR
15	GPU_ROM, STRAPS
16	GPU_ROM, STRAPS
17	GPU_XTAL, PLL
18	PS_1V8_AON
19	PS_PEXVDD
20	PS_NV3V3
21	PS_FBVDD CONTROLLER
22	PS_NVVDD CONTROLLER
23	PS_NVVDD 2 PHASE
24	GPIO Functional Description
25	INPUT PREFILTER










MICRO-STAR INT'L CO.,LTD












C492 0.47uF 6.3V 20% XEG 020W COMMON C497 0.47uF 6.3v 2% 2% 206 000W COMMON 0.47uF 0.47uF 6.3v 20% 886 800W COMMON 0.47uF 0.47uF 63V 20% 985 0201W COMMON 0.47uF 0.47uF 6.3v 20% 886 020W COMMON C520 0.47uF 6.3v 20v xxx cxxx cxxx cxxxx cxxxx 0.47uF 0.47uF 6.3v 20% XZG 020% COMMON 2531 0.47uF 6.3v 25% XEG 0201W COMMON

MICRO-STAR INT'L CO.,LTD MS-V378


MEMORY_FBA[63_32]































MISC2: ROM, Straps

STRAP2	STRAP1	STRAP0	RAMCFG[4:0]		
L	L	L	00000	RAMCFG TBD	
L	Н	L	00010	RAMCFG TBD	
L	Н	Н	00011	RAMCFG TBD	
н	Н	L	00110	RAMCFG TBD	
н	Н	Н	00111	RAMCFG TBD	

H=High: Tied to 1.8V
M=Middle: Tied to 0.9V
L=Low: Tied to 0V

ROM_SO	ROM_SI	ROM_SCLK	DUMMY[2:0],FS_OVERT	1:ENABLE 0:DISABLE	
L	L	L	XXX1	FS_OVERT ENABLE	D
L	L	М	XXX0	FS_OVERT DISABLE	

STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE	
М	н	Н	1	1	1	1	
М	н	L	1	1	1	0	
М	L	н	1	1	0	1	
М	L	L	1	1	0	0	
L	н	М	1	0	1	1	
L	М	Н	1	0	1	0	
L	М	L	1	0	0	1	
L	L	М	1	0	0	0	
Н	н	Н	0	1	1	1	
Н	н	L	0	1	1	0	
Н	L	Н	0	1	0	1	
н	L	L	0	1	0	0	
L	н	Н	0	0	1	1	
L	н	L	0	0	1	0	
L	L	Н	0	0	0	1	
L	L	L	0	0	0	0	


1:SMB_ALT_ADDR ENABLE 0:SMB_ALT_ADDR DISABLE


1:DEVID_SEL REBRAND 0:DEVID_SEL ORIGNAL


1:PCIE_CFG LOW POWER 0:PCIE_CFG HIGH POWER


1:VGA_DEVICE ENABLE 0:VGA_DEVICE DISABLE

Default























BLANK








Λ		MICRO-STAR INT'L CO.,LTD		
MSI		MS-V378		
	Size Custom	Document Description PS_FBVDD CONTROLLER		Rev 1.3
	Date: Tues	day, February 18, 2020 Sheet 21	of	29





Discharge













Λ.		MICRO-STAR	INT'L CO.,L	ΓD	
MSI		MS-V	V378		
	Size Custom	Document Description	DISCHARGE		Rev 1.3
, v	Date: Tues	day, February 18, 2020	Sheet 2	3 of	29


Pin Name	N17P	N18P	N17P Functional Description	N17P Recommended Default Pull-up or Pull-down	N18P Recommended Default Pull-up or Pull-down
GPIO0	NVVDD_PWM	NVVDD_PWM_VID	PWM Output to control NVVDD	0 to 1V8 PWM output	
GPI01	GC6_FB_EN	GC6_FB_EN	FB Enable for GC6 2.1	OD, 10K pull-down	OD, 10K pull-down
GPIO2	GPU_EVENT#	GPU_EVENT#	GPU wake signal for GC6 2.1	10K pull-up to 1V8 _AON	10K pull-up to 1V8 _AON
GPIO3	NVVDDS_PWM	UNUSED	PWM output to control the NVVDDS power supply	0 to 1V8 output	
GPIO4	1V8_MAIN_EN	1V8_MAIN_EN	GPU POWER Sequencing for GC6 2.1	OD, 10K pull-up to 1V8 _AON	OD, 10K pull-up to 1V8 _AON
GPIO5	FRM_LCK#	FRM_LCK#	Active low Frame Lock	OD, 10K pull-up to 1V8 _AON	OD, 10K pull-up to 1V8 _AON
GPIO6	NVVDD_PSI	NVVDD_PSI	Phase shedding	10K pull-up to 1V8 _AON	10K pull-up to 1V8 _AON
GPIO7	LCD_BL_PWM	LCD_BL_PWM	Panel Backlight PWM Brighteness Control	100K pull-down	100K pull-down
GPIO8	MEM_VDD_CTL	MEM_VDD_CTL	Memory Voltage Control	pull-up/pull-down to set the FBVDD/Q power-on voltage	pull-up/pull-down to set the FBVDD/Q power-on voltage
GPIO9	THERM_ALERT	THERM_ALERT	Active Low Thermal Alert	OD, 10K pull-up to 1V8_AON	OD, 10K pull-up to 1V8_AON
GPIO10	MEM_VREF_CTL	MEM_VREF_CTL	Memory VREF Control	100K pull-down	100K pull-down
GPIO11	LCD_VCC	LCD_VCC	Panel Power Enable	100K pull-down	100K pull-down
GPIO12	PWR_LEVEL	PWR_LEVEL	AC power detect or power supply overdraw input	100K pull-up to 1V8_AON	10K pull-up to 1V8_AON
GPIO13	LCD_BLEN	UNUSED	Panel Backlight Enable	100K pull-down	
GPIO14	HPD_A	HPD_A	Hot Plug Detect for IFPA		10K pull-up to 1V8 AON
GPIO15	HPD_B	HPD_B	Hot Plug Detect for IFPB		10K pull-up to 1V8 AON
GPIO16	SYS_PEX_RST_MON#	UNUSED	System side PCIe reset monitor	10K pull-up to 1V8 _AON	Total pair ap to 110 _NOT
GPIO17	HPD_D	HPD_D	Hot Plug Detect for IFPD		10K pull-up to 1V8 AON
GPIO18	HPD_E	HPD_E	Hot Plug Detect for IFPE		10K pull-up to 1V8 AON
GPIO19	3DVision	UNUSED	3D Vision L/R signal	100K pull-down	Torrigan up to 110 Itori
GPIO20	GC5_MODE	NB_GC6			10K pull-down
GPIO21	UNUSED	LCD_BLEN			100K pull-down
GPIO22	UNUSED	ADC_MUX_SEL			2.2K pull-up See Circuit
GPIO23	GPU_PEX_RST_HOLD#	RESERVED	GPU PCIe self-reset control	OD, 10K pull-up to a gated 3V3	100K pull-down
GPIO24	HPD_F	UNUSED	Hot Plug Detect for IFPF		
GPIO25	UNUSED	FBVDD_PSI#			
GPIO26	UNUSED	FP_FUSE			10K pull-down
GPIO27	HPD_C	HPD_C	Hot Plug Detect for IFPC		10K pull-up to 1V8 AON




INPUT PREFILTER

On Semi	PR90,PR91	PR92, PR133	PR108	PR95, PR103	PC64,PC71
CONFIG	R954,R924	R977,R923	R950	R953,R952	C841,C836
N18P-G0	649R	475R	243K	75K	1.0nF






SEQUENCE:5V,1V8,NV3V3 ENABLE






A		MICRO-STAR I	INT'L CO.,	LTL		
MSI		MS-V	/378			
V	Size	Document Description				Rev
	Α		DP_AUX Pr	otection	on	1.3
V	Date: To	uesday, February 18, 2020	Sheet	26	of	29


POWER ON= 1V8_AON->1V8_MAIN->NV3V3->NVVDD->PEX_VDD->FBVDDQ->DGPU_PWRGD











SEQUENCE:DISCHARGE


























MICRO-STAR INT'L CO.,LTD						
	MS-V378					
ze		Rev				
L	MECH	1.3				

Sheet

of