## P72, NV17, 2M/4MX32 DDR, 32-64MB, RGB, TV-out, AGP4X



PCI DEVICE ID 0X0=0X171 FOR NV17-128D.

#### **HISTORY:**

#### Adapted from F63

- X39:1) Show unused inverter U14F.
  2) Connect GPIO2 to Backlight On
- X49:1) Show Stuff Option and explanation for GATEBS and
- GATE12V. Add R263 to GATEBS stuff option.
- X55:1) Disabled current limit circuits on SC1176. Removed
  - C241, C244, R261, R267, and grounded U13.6 and U13.15
  - 2) Corrected strap options to select 27MHz crystal 3) Corrected values for R248 and R250 to produce expected output voltage for U801 4) Corrected power supply name on J10.170 to +3.3VRUN 5) Corrected R262 value to 221 ohms 1% 6) Changed LP600 to RP600 10K resistor pack and changed

  - 7) The state of th
- 897°5862°R\$SE<sup>†</sup>FHT16<sup>h</sup>cRaftgen tVSU3.4 ohms 1% 10) Corrected spread spectrum settings for 27 MHz operation
- X56:1) Corrected connection on C152 to +3.3VRUN
- X59:1) Changed footprint for spread spectrum part
- (U8) to be compatible with Cypress W245 part
- 2) Rewired spread spectrum part to use GPIOs 0 and 5 3) Added protection FETs to DDC lines  $\,$

- X61:
  1) Unswapped I2CSCL and I2CSDAT
  2) Changed to I2C2 for LCD EDID detection
- X62: 1) Deleted R500-R503 2) Connected GPIO6 to SUS\_STAT\_L
- 1) Changed crystal load caps to 18 pF 2) Added R101 to optionally ground TYPEDET 3) Added D12 protection diode pair for CVBS
- $\rm X65:$  1) Changed R400 to pullup to +3.3VSUS
- $X68: \ \ _{1)}$  Changed R300 and R302 to NO STUFF so I2C1 lines not pulled up
- A02:
- X71: 1) Swapped input rails for switcher Ul3.
  2) Added R/C across L39 and L40 for improved stability.
  3) NO-STUFF C242 and C243.
  4) Changed clock terminators to 100 ohms.
  5) Changed R891 to 820 ohms 1%

- X76: 1) Connected crystal to GPU instead of SS chip
- X78: 1)Grounded power supplies for IFP1
- X79: 1) Replaced U16 with 2 discrete FFTs, Q9 & Q10
  2) Connected J1 pin 22 to 3.3VSUS.
  3) Connected gate drive for Q4, Q7, and Q8 to 5VRUN
- $X80: \begin{tabular}{ll} 1) Add power switches for 5VSUS and 3.3VSUS 2) Relabeled J1 P22 as DDCPOWER \end{tabular}$
- X82: 1) Changed decoupling caps at the AGP connector to the corresponding input rails 3.3VSUSIN and 5VSUSIN. 2) added EMI clip (M7)
- X83: 1) Added decoupling caps around the MOSFETs to switch 3.3VSUSIN and 5VSUSIN (C905-C908).
  2) Added decoupling cap for 3.3VSUS add J1 (C909).
- X84: 1) Changed power switches Q101 and Q102 to P-channel. Remove R149, change R148 pullup to 5VSUSIN.
- X87: 1) Added Q103 to isolate NV17 AGPVDDQ rail from system AGPVDDQ rail 2) Added C20 and C556 EMI caps near clock terminators. 3) Added R153 and R154
- X89: 1) Changed R400 to 3.3K, and R285 to 100 ohms and marked as NO\_STUFF
- X92: 1) Corrected connection of Q9 to FB2 2) Change value of R262 to 243 ohms 1% to set FBVDD to 2.58V
- X01: 1) Added linear LDO regulators for suspend operation
- X02: 1) Added R278 bypass option for Q11
- X03: 1) Added R279-282 gate pull-down resistors for switcher FETs
- X05: 1) Added C301 plane stitching cap for XTALIN/XTALOUT layer transition.
- X06: 1) Changed voltage setting resistors (R262 R264) for FBVDD

### STUFF OPTION MEANING


**PAGE OVERVIEW** 1 top (this) page 2 1. AGP interface, core decoupling 3 2.a NV17 Frame Buffer 4 2.b Frame Buffer 0..63 5 2.b Frame Buffer 64...127 6 3.a Dual DAC, 1st VGA 7 3.b Dual DAC, 2nd VGA 8 4. Panel 9 5.a TV-out, video capture, stereo 10 5.b Spread Spectrum 11 6. Power supply 12 7. BIOS, Strapping


These 2 are mutually exclusive.	C3STAT SUSC3STAT TRIMVREFCG CLKTERM	C3_STAT_L is the source of AGPSTOP (SUS_STAT_L or C3_STAT_L) is the source of AGPSTOP On-board trim components for AGPVREFCG Differential FB clock terminators.					
	ALIN	Linear regulator U801 and associated components for analog 3.3% or GPU 2.8V.					
These 2 are	A33LIN	U801 output to analog 3.3V					
mutually — exclusive.	A33SUS	Analog 3.3V derived directly from 3.3VSUS					
	GPU33	GPU 3.3V derived directly from 3.3VSUS					
	PID	Parallel Panel ID bits					
	32MEG	32 Meg frame buffer					
	64MEG	64 Meg frame buffer					
These 2 are mutually exclusive.	GATE12V	Gate drive for high-side FETs set directly to 12V					
	GATEBS	Gate drive for high-side FETs derived from bootstrap circuit					
	ABIOS	Adapter BIOS					
	SBIOS	System BIOS					
These 2 are	DESK	Desktop GPU					
mutually — exclusive.	WKSTN	GL GPU					


140-10072-0000-xxx 602-10072-0000-xxx


(A)	NVIDIA Corporation 3535 Monroe St Santa Clara, CA 95051, USA							
nVIDIA	P72,	P72, NV17, 2M/4MX32 DDR, 32-64MB, RGB, TV-out, AGP4x						
	Size	CAGE Code		DWG NO	Re			
	Custo	mh m						
Monday December 31, 2001	Scale		1	Sheet				


 $Item\tQty\tRefDes\tDescription\tAssembly\tNVPN\tNotes\tValue\tParam\_voltage\tParam\_terial\tParam\_tolerance\tParam\_power\tParam\_ripple\tParam\_current\tPCB\ Footprint$  $\{I tem\} \\ \\ \\ \{P_t \} \\ \\ \{P_t$ 















5	4	4	3 2	1
				•
				3.b Dual DAC, 2nd VGA
				NVIDIA Corporation 2701 San Tomas Expressway Santa Clara, CA 95050, USA
				77 V I D I A P72, NV17, 2M/4MX32 DDR, 32-64MB, RGB, TV-out, AGP4x
				Size CAGE Code DWG NO Rev
				Scala Sheet
5.	4		3 2	Monday, December 31, 2001 7 of 12











3.3VSUS 12 DVOD[0:11] >> DVOD[

12 DVOHSYNC 12 DVOD[0:11] 8,12 VIPD[0:7] 8,12 VIPHAD[0:1]

### 7. BIOS, Strapping





# 5.a TV out, video capture, stereo

	NVIDIA Corporation 2701 San Tomas Expressway Santa Clara, CA 95050, USA								
nvidia	P72, NV17, 2M/4MX32 DDR, 32-64MB, RGB, TV-out, AGP4x								
	Size Custom	CAGE Code		DWG NO					Rev
Tuesday, January 01, 2002	Scale		Sheet 12 of			of	12		
	1								