





VSS	A448
VSS	AB48
VSS	AB53
VSS	AC45
VSS	AC46
VSS	AC48
VSS	AD48
VSS	AD53
VSS	AE45
VSS	AE48
VSS	AF45
VSS	AF48
VSS	AF53
VSS	AG48
VSS	AH45
VSS	AH48
VSS	AH53
VSS	AJ45
VSS	AJ48
VSS	AK48
VSS	AK53
VSS	AL45
VSS	AL48
VSS	AM45
VSS	AM48
VSS	AM53
VSS	AN45
VSS	AN48
VSS	AP48
VSS	AP53
VSS	AR45
VSS	AT49
VSS	AT53
VSS	W50
VSS	Y48
VSS	Y53

TITLE



CONFIGURATION STRAPS			
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET			
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	
TX_PRRS_ENB	GPIO0	PCIe FULL TX OUTPUT SWING	1
TX_DEEMPH_EN	GPIO1	PCIe TRANSMITTER DE-EMPHASIS ENABLED	1
RIF_GEN2_EN_A	GPIO2	PCIe GEN2 ENABLED	1
RIF_CLK_PM_EN	GPIO8	RIF_CLK_PM_EN	0
RIF_VGA_DIS	GPIO9	VGA ENABLED	0
RIF_FX_PLL_CALIB_BP	GPIO21	RIF_FX_PLL_CALIB_BP	0
BIOS_ROM_EN	GPIO22_ROMCSB	ENABLE EXTERNAL BIOS ROM	1
ROMIDPG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	X X X
SNB_EN_HARD	H2SYN		0
CONPASS	GENERIC		0
AUD[1]	HSYN	SEE DATABASE FOR DETAIL	1
AUD[0]	VSYN	SEE DATABASE FOR DETAIL	1
AMD RESERVED CONFIGURATION STRAPS			
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET			
H2SYN	GENERIC		0
PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET			
GPIO28_TDO	GPIO21_BB_EN		1

AMD - GRAPHICS
1 COMMERCE VALLEY
MARKHAM, ONTARIO, L3T 7X6

SHEET: Neptune_Straps

DATE: Thu May 23 14:48:07 2013

SHEET NUMBER: 2 OF 18

DOCUMENT NUMBER: 105-C60857-00

NOTES: NOTE

REV: 1.0



TITLE: 105-C60857-00 Neptune G5 x32 MXM

CONFIDENTIAL AND PROPRIETARY TO ADVANCED MICRO DEVICES INC.

© 2013 Advanced Micro Devices

This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

TITLE



AMD - GRAPHICS
1 COMMERCE VALLEY
MARKHAM, ONTARIO, L3T 7X6



CONFIDENTIAL AND PROPRIETARY TO ADVANCED MICRO DEVICES INC.

© 2013 Advanced Micro Devices

This AMD Board schematic and design is the exclusive property of AMD, and is provided only as an addendum under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.


SHEET: Neptune_CLK

DATE: Thu May 23 14:48:07 2013


REV: 1.0


SHEET NUMBER: 3 OF 18


```
TITLE:
      105-C60857-00 Neptune  G5 x32 MXM
TITLE
```




AMD - GRAPHICS 1 COMMERCE VALLEY MARKHAM, ONTARIO, L3T 7X6		CONFIDENTIAL AND PROPRIETARY TO ADVANCED MICRO DEVICES INC. © 2013 Advanced Micro Devices This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.	
SHEET: Neptune_VGA		REV: 1.0	
DATE: Thu May 23 14:48:07 2013		SHEET NUMBER: 4 OF 18	
DOCUMENT NUMBER: 105-CXXX00-00A		TITLE: 105-C60857-00 Neptune G5 x32 MXM	







(5) GDDR5 Memory Channel A&B



AMD - GRAPHICS
1 COMMERCE VALLEY
MARKHAM, ONTARIO, L3T 7X6

SHEET: GDDR5 32MX32 A

DATE: Thu May 23 14:48:10 2013

REV: 1.0

SHEET NUMBER: 9 OF 18

DOCUMENT NUMBER: 105-C60857-00

NOTES: NOTE


CONFIDENTIAL AND PROPRIETARY TO ADVANCED MICRO DEVICES INC.

© 2013 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.


TITLE:

105-C60857-00 Neptune G5 x32 MXM

TITLE



(6) GDDR5 Memory Channel C&D



AMD - GRAPHICS
1 COMMERCE VALLEY
MARKHAM, ONTARIO, L3T 7X6

SHEET: GDDR5 32MX32 B

DATE: Thu May 23 14:48:11 2013

REV: 1.0

SHEET NUMBER: 11 OF 18

DOCUMENT NUMBER: 105-C60857-00

105-C60857-00A

NOTES: NOTE


CONFIDENTIAL AND PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2013 Advanced Micro Devices


This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

TITLE:


105-C60857-00 Neptune G5 x32 MXM

TITLE





AMD - GRAPHICS 1 COMMERCE VALLEY MARKHAM, ONTARIO, L3T 7X6		CONFIDENTIAL AND PROPRIETARY TO ADVANCED MICRO DEVICES INC. © 2013 Advanced Micro Devices This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.	
SHEET: THERM & MISC		TITLE: 105-C60857-00 Neptune G5 x32 MXM	
DATE: Thu May 23 14:48:12 2013		REV: 1.0	
SHEET NUMBER: 13 OF 18		TITLE: 105-C60857-00 Neptune G5 x32 MXM	
DOCUMENT NUMBER: 105-C60857-00		TITLE: 105-C60857-00 Neptune G5 x32 MXM	



GP1020	GP1015	GP1030	GP1029	
VID4	VID3	VID2	VID1	VDDC
0	0	0	0	1.100V
0	0	0	1	1.075V
0	0	1	0	1.050V
0	0	1	1	1.025V
0	1	0	0	1.000V
0	1	0	1	0.975V
0	1	1	0	0.950V
1	1	1	1	0.925V
1	0	0	0	0.900V
1	0	0	1	0.875V
1	0	1	0	0.850V
1	0	1	1	0.825V
1	1	0	0	0.800V

GPU CORE REG

CORE PWM THREE PHASE REGULATOR 0.8V- 1.10V @ 60A

AMD - GRAPHICS
1 COMMERCE VALLEY
MARKHAM, ONTARIO, L3T 7X6

SHEET: CORE_REGULATOR

DATE: Thu May 23 14:48:13 2013

SHEET NUMBER: 14 OF 18

DOCUMENT NUMBER: 105-C60857-00


NOTES: NOTE

REV: 1.0


TITLE: 105-C60857-00 Neptune G5 x32 MXM


CONFIDENTIAL AND PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2013 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

TITLE



<div>AMD - GRAPHICS</div> <div>1 COMMERCE VALLEY</div> <div>MARKHAM, ONTARIO, L3T 7X6</div>			<div>CONFIDENTIAL AND PROPRIETARY TO ADVANCED MICRO DEVICES INC.</div> <div>© 2013 Advanced Micro Devices</div> <div>This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.</div>		
SHEET: MEM & IO_REGULATOR			TITLE:		
DATE: Thu May 23 14:48:13 2013		REV: 1.0	105-C60857-00 Neptune G5 x32 MXM		
SHEET NUMBER: 15 OF 18			TITLE		
DOCUMENT NUMBER: 105-C60857-00					
NOTES: NOTE					





AMD - GRAPHICS 1 COMMERCE VALLEY MARKHAM, ONTARIO, L3T 7X6						CONFIDENTIAL AND PROPRIETARY TO ADVANCED MICRO DEVICES INC. © 2013 Advanced Micro Devices This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.		
SHEET: SHEET TITLE			DATE: Thu May 23 14:48:14 2013			REV: 1.0		
SHEET NUMBER: 17 OF 18			TITLE: 105-C60857-00 Wimbledon G5 x32 MXM			TITLE		
DOCUMENT NUMBER: 105-C60857-00								

8				7			6			5			4			3			2			1					
<div>AMD</div>				<div></div>				TITLE: 105-C60857-00 Neptune G5 x32 MXM						DOCUMENT NUMBER: 105-C60857-00				DATE: Thu May 23 14:49:49 2013				SHEET NUMBER: 18 OF 18				REV: 1.0	
REVISION HISTORY				ENGINEER: XXX				NOTES: NOTE				CONFIDENTIAL AND PROPRIETARY TO ADVANCED MICRO DEVICES INC. C • 2013 Advanced Micro Devices This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.								AMD - GRAPHICS 1 COMMERCE VALLEY MARKHAM, ONTARIO, L3T 7X6							
SCH Rev		PCB Rev		Date		REVISION DESCRIPTON																					
0		00A		03/12/12		Initial release on Base C429 rev.00																					
01		00		05/22/13		HWQ finihsed, release sch to rev.00																					
8				7			6			5			4			3			2			1					