



















For EMI


Four schematic diagrams showing decoupling capacitor connections for EC222, EC223, EC224, EC225, and EC226. Each diagram shows a +12V_BUS and +3.3V_BUS connected to a capacitor (EC222, EC223, EC224, EC225, or EC226) which is then connected to ground. The capacitors are labeled 100nF.

SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND


MS-V031 / ATI X550 / DDRII

Size C	Document Number	Rev 0
Date: Tuesday, June 28, 2005	Sheet 2 of 17	






MEMORY CHANNEL A



MEMORY CHANNEL B


PLACE C351/152 VERY CLOSE TO ASIC
R56/57/58/59 CLOSE TO ASIC AS WELL




LAYOUT NOTE: SOME OF THE RESISTORS R51-54 MAY BE
REMOVED IF SPACE IS AN ISSUE, ASK BEFORE REMOVING


VDDR1	MEMVMODE_0	MEMVMODE_1
1.8V	GND	+VDDC_CT
2.5V	+VDDC_CT	GND
2.8V	+VDDC_CT	+VDDC_CT

DEFAULT









APW7120 Application Circuit






APW7120 Application Circuit










TAKE OUT THE PARALLEL TERMINATION ON ADDRESS AND CONTROL








OPTION STRAPS



STRAPS	PIN	DESCRIPTION	ASIC DEFAULT
STRAP_B_PTX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing	0
STRAP_B_PTX_DEEMPH_EN	GPIO1	Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled	0
PCIE_MODE(1:0)	GPIO(3:2)	00: PCI Express 1.0A mode (Grantsdale) 01: Kyrene-compatible mode 10: PCI Express 1.0 mode (Turnwater) 11: PCI Express 1.0A mode and short-circuit internal loopback mode (Rx connected directly to Tx of PHY)	00
STRAP_B_PTX_IEXT	GPIO4	Transmitter Extra Current 0: normal mode 1: extra current in Tx output stage - potential power savings for mobile mode	0
STRAP_FORCE_COMPLIANCE	GPIO5	Force chip to go to Compliance state quickly for Tester purposes 0: normal operational mode 1: compliance mode	0
STRAP_B_PLL_BW	GPIO6	PLL Bandwidth 0: full PLL Bandwidth 1: reduced PLL bandwidth	0
STRAP_DEBUG_ACCESS	GPIO8	Strap to set the debug muxes to bring out DEBUG signals even if registers are inaccessible.	0
ROMDCFG(3:0)	GPIO(9,13:11)	If no ROM attached, controls chip IDis. If rom attached identifies ROM type 0000 - No ROM, CHG_ID=0 0001 - No ROM, CHG_ID=1 0100 - reserved 0110 - reserved 1000 - Parallel ROM, chip IDis from ROM 1001 - Serial AT25F1024 ROM (Atmel), chip IDis from ROM 1010 - Serial AT45DB011 ROM (Atmel), chip IDis from ROM 1011 - Serial M25P10 ROM (ST), chip IDis from ROM 1100 - Serial M25P05 ROM (ST), chip IDis from ROM 1100 - Serial NX25F011B ROM (ISSI), chip IDis from ROM	
VIP_DEVICE	DVPDATA_20 (VHADO net)	Indicates if any slave VIP host devices drove this in low during reset. 0 - Slave VIP host port devices present 1 - No slave VIP host port devices reporting presence during reset	


STRAP P	INTERRUPT
LOW	ENABLED (DEFAULT)
HIGH	DISABLED

MEMORY TYPE STRAPS		
	Mem_Strap0	Mem_Strap1
SAM	0	0
INF	1	0
HYN	0	1
ELPIDA	1	1





STRAPS	PIN	DESCRIPTION
NTSC/PAL	LCDDATA18	TVO Standard Default (Resistor pull-up and switch short to GND) 0 - PAL (on board resistor pull-down and switch closed) 1 - NTSC (on board resistor pull-up)


PRIMARY CRT





OPTIONAL ESD/HOTPLUG PROTECTION DIODES



For EMI




OPTIONAL ESD/HOTPLUG PROTECTION DIODES




For EMI

SECONDARY CRT



For EMI




MS-V031 / ATI X550 / DDRII		
Size	Document Number	Rev
C		0A
Date: Tuesday, June 28, 2005		
Sheet 12 of 17		


Component Place close to ASIC

Pr
Y
Pb



(3) A_R_DAC2 >> A_R_DAC2
(3) A_G_Y_DAC2 >> A_G_Y_DAC2
(3) A_B_COMP_DAC2 >> A_B_COMP_DAC2



MUX BYPASS






Place close to connector



TV Out (SVHS)


VIVO MiniDIN 9-pin















IMPORTANT

- Layout Guide line of THEATER**
- #1 : C27 and C28 have to be placed as close as possible to the respective pins of Rage THEATER
 - #2 : VINGND should be separated from Digital or Chassis Ground and have no loops
 - #3 : VINGND should be connected to Digital GND plane at one point as close as possible to pin 56 of THEATER



TEMPERATURE SENSE AND SPEED CONTROLLED FAN





MS-V031 / ATI X550 / DDRII

Size A	Document Number	Rev 0A
Date:	Monday, June 27, 2005	Sheet 17 of 17