







Recommended caps: (see BOM for qualified values/vendors) 10uF , X6S, 0805, 6.3V, 1.4MM MAX THICK 1uF, X6S, 0402, 6.3V 100nF, X7R, 0402 10nF . X7R. 0402 Place close to ASIC Place close to ASIC DNI for RV635 DNI for RV635 PART 2 OF 7 R120 _____ 499R C1120 | 100nF_6.3V C1121 | 100nF_6.3 TMDS TXCAM_DPA3N TXCAP_DPA3P (15) T2XCM(-(15) T2XCR(-R122 _____ 499R R121 _____ 499R C1122 | 100nF_6.3V | C1123 | 1100nF 6.3 TX0M_DPA2N TX0P_DPA2P R124 _____ 499R R123 _____ 499R AR11 AP11 C1124 | 100nF_6.3V C1125 || 100nF_6.3 AR23 AP23 TX1M_DPA1N TX1P_DPA1P R126 _____ 499R R125 499R C1126 | 100nF_6.3V | C1127 | 100nF_6.3 AR12 AR24 T2X2M T2X2P AP24 AP12 R127 _____ 499R AR25 TXCBM_DPB3N AR14x TXCBP_DPB3P AP14x R132 _____ 499R T2X4M T2X4P AR15 AP15 C1132 | 100nF_6.3V C1133 | 100nF_6.3V TX3M_DPB2N T1X3M (16) T1X3P (16) TX3P DPB2F R134 _____ 499R R133 _____ 499R AR27 Γ2X5M Γ2X5P AR16 C1134 100nF_6.3V C1135 B889
BLM15BD121SN1 +T2PVDD R135 499R R136 _____ 499R TX5M_DPB0N TX5P_DPB0P C102 1uF_6.3V MC100 4.7uF_6.3V 100nF_6.3V R137 _____ 499R NS100 NS_VIA T2XVDDC_1 DP_CALR AG15 DP_CALR R128 150R Q100 SI2304DS GND_T2PVSS
Overlap footprints DPA_PVDD AM14_ DPA_PVSS AL14_ Use OR B100 +LTVDD18 +DPAB_PVDD B887 BLM15BD121SN1 Overlap footprints Q110 Si2304DS DPB_PVDD DPB_PVSS AH17 T2XVDDR_1 T2XVDDR_2 AG17 (13) LVT_EN >> 1 100nF_6.3V AP19 AR19 C110 10nF C111 100nF C112 | 1uF_6.3V MC113 4.7uF_6.3V | DPA_VDDR_1 (13) LVT_EN >> DPA_VSSR_ DPA_VSSR_ DNI for RV630 GND_TPVSS 2XVSSR +1.1V RV635 +1.8V RV630 R109 0R DPA_VSSR_ DPA_VSSR_ DPA_VSSR_ AN15 AP21 AP26 +DPAB VDDR B881 BLM15BD121SN1 Overlap footprints +LTVDD33 DNI for RV630 DPB_VDDR_ DPB_VDDR_ AN19 AN20 AR21 AR26 AJ24 AM22 AM24 AM26 AM27 C105 | 100nF_6.3V DPB_VSSR_DPB_VSSR_DPB_VSSR_DPB_VSSR_DPB_VSSR_DPB_VSSR_DPB_VSSR_DPB_VSSR_DPB_VSSR_S Use OR C107 : 1uF_6.3V = C114 10nF C115 100nF MC117 4.7uF_6.3V 2XVSSR_13 2XVSSR_14 DNI for RV635 DDC1DATA DDC1CLK Monitor Interface R40 R41 4.7K 4.7K DAC / CRT A_DAC1_R (15)
A_DAC1_RB (15) AP31 A_DAC1_G (15) A_DAC1_GB (15) DDC2DATA BUO 402 402 AR29 (16) CRT2DDCDATA (16) CRT2DDCCLK DDC3DATA DP3 AUXN DDC3CLK_DP3_AUXP +1.8V DDC4DATA_DP4_AUXN DDC4CLK_DP4_AUXP HSYNC_DAC1 (7,15) VSYNC_DAC1 (7,15) HSYNC VSYNC B882 BLM15BD121SN1 AN31 RSET R1030 499R GND_AVSSQ +AVDD (1,7) GEN_D_HPD4_TDQ(C_______DNI (16) HPD1 >> -SS VSYNC1 TCK (1) IPD1 RSET DNT for RV63 +1.8V AVDD NS1020 NS_VIA C1020 = C1021 = C1022 100F 6.3V 1uF 6.3V (1) DDC1CLK_TMS <<= (7) SDA (7) SCL AVSSO DNI +VDD1DI What happens to all the JTAG resistors especially R7 and also the TRs? AR28 VDD1D C1023 = C1024 = C1025 100F 1000F_6.3V 1uF_6.3V AP28 VSS1DI AM4 AG21 -2 (0) 1 || GND_VSS1DI A_DAC2_R (16) A_DAC2_RB (16) TP42 35mil PLL TES AM18 A_DAC2_G (16) A_DAC2_GB (16) G2 G2B PLLTEST (1) TEST_EN_R (AM17 € HSYNC_DAC2 (7,16) VSYNC_DAC2 (7,16) VREFG A_DAC2_Y (17) A_DAC2_C (17) A_DAC2_COMP 110R C46 100nF 6.3V COME +1.8V AJ21 R2SET R2030 715R GND A2VSSQ AR33 AP33 XTALIN XTALOUT R2SET +A2VDDQ XTALOUT_S is done for ease of layout A2VDD0 +3.3V_BUS +1.8V C2021 100nF_6.3V C2022 1uF_6.3V A2VSSQ NS2020 XTALOUT S VDD2D +VDD2DI AG22 VSS2DI A2VDD +A2VDD **B2030 26R_600mA** +3.3V GND_VSS2DI_ V C2030 + C2031 + C2032 10nF 100nF_6.3V 1uF_6.3V MC2033 4.7uF_6.3V ✓ OSC_EN (13,14) Overlap footprints C82 12pF_50V R84 1M R_RTCLE Advanced Micro Devices Inc Y82 27,000MHz 10PPM Commerce Valley Drive Eas C83 12pF_50 Markham Ontario Wednesday, December 12, 2007 102-B38001-00 RV635 GDDR3 - ASIC MAIN








CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES RC.
This AND Desire statements and design in the exclusive property of AND, and in provided only is entire such an one discharce appearance, in a sixthy provided. Use of this software on exclusive appearance, in a sixthy provided. Use of this software on extraording or extraording and annual contraction or examinate of any block and annual contraction or examinate of any block any property of the annual contraction or examinate of any block any proposed and deciminate reproprietable hours processing and proposed and deciminate reproprietable for the contraction of the contraction
































VDDC Voltage Settings Using GPIOs (for VDDC1 Dual Phase)

		Output Voltage (V)			
PWRCNTL_1 GPIO_20	PWRCNTL_0 GPIO_15	Rf1=42.2K Rf2=20.51	Rf1= Rf2=	Rf1= Rf2=	
0	0	0.90V			
0	1	1.00V			
1	0	1.15V			
1	1	1.25V			Power-up Default













RV635 GDDR3 - Power Management


oc No. 102-B38001-00













The 7-pin MiniDIN footprint allows one of the two MiniDINs:
- 7-pin Svideo/Composite MiniDIN P/N 6071001500G
- 4-pin Svideo MiniDIN P/N 6070001000G






102-B38001-00

RV635 GDDR3 - Thermal Management

USE FANSINK FOR RV630 GDDR3, p/n 7121033200G



Markham, Ontario

Date: Wednesday, December 12, 2007

le RV635 GDDR3 - Mechanical

Doc No. 102-B38001-00

