

SUMMARY:

Rev History

- 1. Base on V069-100 to Modify HDMI change to internal support
- 2. BGA-136 DDRIII
- 3. RT-8805 Two Phase PWM for NVVDD
- 4. MS-11 for FBVDD

Table of Contents:

- Page 1: TITLE
- Page 2: PCIe INTERFACE
- Page 3: FBA INTERFACE
- Page 4: FB A1
- Page 5: FBA DECOUPLING
- Page 6: FB A2
- Page 7: FBC INTERFACE
- Page 8: FB C1
- Page 9: FBC DECOUPLING
- Page 10: FB C2
- Page 11: MIOA/MIOB
- Page 12: DACC
- Page 13: DACA
- Page 14: DACB
- Page 15: VIDEO CAPTURE
- Page 16: TMDS LINK A & B
- Page 17: TMDS LINK C & D
- Page 18: 4-Pin Video-In/SPDIF IN
- Page 19: GPIO/ROM/HDCP ROM
- Page 20: Straps/Mechanical
- Page 21: Linear Power
- Page 22: NVVDD with MS-11 MS-V1
- Page 23: FBVDD with MS-11 MS-V1

OA

- Page 3 Enable G23pin H\_PLLVDD 1V2 for G84 only
- Page 11 reserve G84 SLI circuit
- Page 12,13,14 reserve DAC\_Vref power for G84 DACA,B,C
- Page 16 reserve 1V8 for G84 IFPAB\_PLLVDD
- Page 17 reserve 1V8 for G84 IFPCD\_PLLVDD
- Page 18 reserve 1V2 for G84 PLLVDD and VID\_PLLVDD
- Page 20 reserve MIOB\_CTL3 new strap for G84 PCI\_DEVID\_4
- Page 20 reserve ROM\_SI pull-down resister required if MIOA VDDQ=2.5V for G84
- Page 21add 1V8 power for G84
- Page 22,23 Reserve MS-V1co-lay circuit

100

- Page 3 H\_PLLVDD 1V2 use 0ohm connect to PEX1V2
- Page 3 Reserve G84 Dual Rank(Stacked Die) circuit FBA\_CMD7----CS1 FBA\_CMD27---BA2
- Page 7 Reserve G84 Dual Rank(Stacked Die) circuit FBC\_CMD7----CS1 FBC\_CMD27---BA2
- Page 7 Reserve I2CS citcuit for G84
- Page 6,10 Enable FBAA2 and FBCC2 BA2 Pin this is for Stacked Die Function
- Page 13 Modify RGB circuit
- Page 15 Modify SAA7115 RESET circuit
- Page 18 Modify Spidf circuit
- Page 21 Modify Linear Power circuit
- Page 22 NVVDD PWM Change to RT-8805 Two Phase
- Page 22,23 Remove MS-V1co-lay circuit

110

- Page 3 Connect FBVDD for G84
- Page 18 Reerve other Spidf circuit
- Page 22 Co-lay small chock for NVVDD


short duration contention possible  
 $3.3V^2/100 =$



Size	Document Number Custom	MS-V089	Rev 100
Date:	Wednesday, March 07, 2007	Sheet	2 of 23




Framebuffer: Partition A  
16Mx32 BGA136 DDR3




FRAME BUFFER: PARTITION A  
DECOUPLING


Decoupling for FBA 0..31




Decoupling for FBA 32..63




Framebuffer: Partition A  
16Mx32 BGA136 DDR3






FRAMEBUFFER: PARTITION  
C 16Mx32 BGA136 DDR3









# FRAMEBUFFER: PARTITION C DECOUPLING



## Decoupling for FBC 0..31





## Decoupling for FBC 32..63




FRAMEBUFFER: PARTITION  
C 8Mx32 BGA136 DDR3




# G3 VIP/MIOB





# G3 MIOA




# Feature Connector



## Secondary Display (DACC), HDMI





DACA  
RGB-FILTER



# DACB .. MiniDIN VIDEO IN/OUT CONNECTOR /STEREO GLASSES

FILTER NOTES:


SD: USE  
L=1.8uH  
HD: USE  
L=7



## STEREO GLASSES BUFFER

For STEREO GLASSES 3pin MiniDIN  
only: Stuff bead!  
And replace 0 Ohm resistor with 220PF cap!


Place close to MiniDIN connector!






# INTERNAL TMDS .. LINK A & B


NOTE: GPU HAS ON DIE PULL UPS ON TMDS LINES .. EXTERNAL PULLUPS ADDED (FOR CYA) IN CASE ON-DIE CURRENT DRAW IS EXCESSIVE




## Hotplug Detection





INTERNAL TMDS  
.. LINK C & D

## Hotplug Detection





**Micro-Star International Co., LTD.**

TMD5 LINK C &amp; D

Size Custom	Document Number <b>MS-V089</b>	Rev 100
Date: Wednesday, March 07, 2007	Sheet 17 of 23	


## SPDIF IN






GPIO Assignment Table	
-----------------------	--

GPIO	FUNCTION
0	IN DVI MID HOTPLUG DET
1	IN HDMI hotplug
2	IN RESERVED
3	IN RESERVED
4	IN TUNER IRQ
5	OUT NVDD VOLTAGE SELECT 0
6	OUT NVDD VOLTAGE SELECT 1
7	OUT TPI INTERRUPT ENABLE
8	IN RESERVED
9	OUT PWM FAN
10	IN INT from Sil1930
11	IN TVRSET
12	IN uC PROGRAMMING CONTROL



## BIOS (serial)




**Micro-Star International Co., LTD.**

GPIO/ROM/HDCP ROM

Size Custom	Document Number <b>MS-V089</b>	Rev 100
Date: Wednesday, March 07, 2007	Sheet 19 of 23	


BIOS,  
Straps,  
Straps  
Misc

Assembly:  
BIOS





## Mechanical parts

NEED FANSINK SYMBOL  
FOR P216



155-00002-0000-000 SCREW PHIL PAN HD SS MACH 4-40  
3/16




**Micro-Star International Co., LTD.**



### Straps/Mechanical

Size	Document Number	Rev
Custom	MS-V089	100
Date:	Wednesday, March 07, 2007	Sheet 26 of 23


Power Supply TMD5/A3V3



POWER\_DDC5V



TMD5 IO SUPPLY WITH BACKDRIVE PROTECTION



300mA only



5V & A2V5

MIOA\_VDDQ 2V5

Use for G73  
Non-use for G84


Vout=2.5V

PEX1V2




1V8 Supply use for G84 Non-use for G73  
Vout=Vref(1+Rtopt/Rbot)  
Vout=1.25(1+1.1K/2.49K)=1.8V

DAC V\_REFERENCE SUPPLY for G84



14,15,19,23 I2CC\_S  
14,15,19,23 I2CC\_J



Vda_VDDC	VID125	VDD	VID1	VID2	VID3
1.1875V	0	1	1	0	1
1.200V	1	0	1	0	1
1.2125V	0	0	1	0	1
1.225V	1	1	0	0	1
1.2375V	0	1	0	0	1
1.250V	1	0	0	0	1
1.2625V	0	0	0	0	1
1.275V	1	1	1	1	0
1.287V	0	1	1	1	0
1.300V	1	0	1	1	0
1.3125V	0	0	1	1	0
1.325V	1	1	0	1	0
1.3375V	0	1	0	1	0
1.350V	1	0	0	1	0
1.3625V	0	0	0	1	0
1.375V	1	1	1	1	0
1.3875V	0	1	1	0	0
1.400V	1	0	1	0	0
1.4125V	0	1	1	0	0

NVVDD 1.30V For G73 GT default 101101  
NVVDD 1.35V For G84 GT default 100101

## FBVDD with MS-11

