








ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 947-2600

Title		PCIe R480 256MB BGA DVII DVII VIVO	
Size	Document Number	105-A610XX-00	Rev
C			1
Date:	Thursday, April 21, 2005	Sheet	1 of 24

PCI-EXPRESS EDGE CONNECTOR







NOTE: THIS IS A DRAWING. THESE GROUNDS MUST BE MANUALLY CONNECTED TO THE GROUND PLANE



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6


Title PCIE R480 256MB BGA DVII DVII VIVO

Size C	Document Number 105-A610XX-00		
Date:	Thursday, April 21, 2005	Sheet	6 of 24

Trace as short as possible for 2A current

Do not install
This resistor will
be shorted in layout.

	VID					
	4	3	2	1	0	+VDDC
1	0	0	1	1		1.200
1	0	0	1	0		1.225
1	0	0	0	1		1.250
1	0	0	0	0		1.275
0	1	1	1	0		1.300
0	1	1	0	1		1.350
0	1	1	0	0		1.400



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600


Title	PCIE R480 256MB BGA DVII DVII VIVO
-------	------------------------------------

Size	Document Number	105-A610XY-00
------	-----------------	---------------

Date: Thursday, April 21, 2005


Sheet 7 of 24

+1.8V Regulator for analog power supplies




Max 400 mA if all 1.8 V analog power supplies are connected


+1.5V Regulator for VDDC_CT (VDD15)




REGULATOR FOR A2VDD(+2.5V)




REGULATOR FOR PVDD (+1.8V)




REGULATOR FOR TPVDD (+1.8V)




REGULATOR FOR MPVDD(+1.8V)




+1.8V Regulator for PCIE_PVDD_18



Regulator for PCIE_VDDR Vout = 1.2V




+5V regulator



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada L3T 7X6
(905) 882-2600

Title		PCIE R480 256MB BGA DVII DVII VIVO	
Size	Document Number	105-A610XX-00	Rev
C			1
Date:	Thursday, April 21, 2005	Sheet	9 of 24

R423 MEMORY CHANNELS A and B



ATI Technologies Inc.


1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2000

Title: PCIE R480 256MB BGA DVII DVII VIVO

Size: C Document Number: 105-A610XX-00

Date: Thursday, April 21, 2005 Sheet: 10 of 24 Rev: 1

R-420 MEMORY CHANNELS C and D



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title		PCIE R480 256MB BGA DVII DVII VIVO	
Size	C	Document Number	105-A610XX-00
Date:	Thursday, April 21, 2005	Sheet	11 of 24

256 Mbit GDDRIII Channels A and B

U52-T & U115-B


Channel A

U53-T & U116-B

U54-T & U117-B

Channel B

U55-T & U118-B



ATI Technologies Inc.

1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title	PCI-E R480 256MB BGA DVII DVII VIIVC
-------	--------------------------------------

Size	Document Number
6	105-A610XX-00

C	105-A010XX-00		
Date:	Thursday, April 21, 2005	Sheet	12 of 24

U56-T & U119-B

U57-T & U120-B

U59-T & U122-E



256 Mbit GDDRIII Channels E and F


U52-T & U115-B

Channel E

U53-T & U116-B

Channel F

U55-T & U118-



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600


Type	PCI-E B480 256MB BGA DVII DVII VIVO
------	-------------------------------------

Size 6	Document Number 105-A610XX-0
-----------	---------------------------------

C	105-A010XX-00		
Date:	Thursday, April 21, 2005	Sheet	14 of 24

U59-T & U122-B








R423 Shared Straps				REV. 0.0
STRAPS	PIN	DESCRIPTION	DEFAULT	
MOBILE_FEATURE0	GPIO(0)	Transmitter Power Savings Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Desktop must have an external pullup)	0	
MOBILE_FEATURE1	GPIO(1)	Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Desktop must have an external pullup)	0	
PCIE_MODE (ATI Internal)	GPIO(3/2)	PCI mode: 00: PCI Express 1.0A mode 01: Kyrene-compatible mode 10: PCI Express 1.0 mode 11: Short-circuit internal loopback and PCI Express 1.0A mode	00	
TX_IEXT	GPIO(4)	Transmitter Extra Current 0: normal mode 1: extra current in Tx output stage - potential power savings for mobile mode	0	
FORCE_COMPLIANCE	GPIO(5)	Force chip to get to compliance state quickly for Tester purposes 0: Normal operation 1: Force to compliance state	0	
PLL_BW (ATI Internal)	GPIO(6)	PLL Bandwidth 0: Full PLL Bandwidth 1: Reduced PLL bandwidth	0	
DEBUG_ACCESS	GPIO(8)	Strap to set the debug muxes to bring out DEBUG signals even if registers are inaccessible 0: Disable debug access 1: Enable debug access	0	
ROMIDCFG(3:0)	GPIO(9,13:11)	If no ROM attached, controls chip IDs. If rom attached identifies ROM type. GPIO(9,13,12,11) 000x - No ROM, CHG_ID=00 001x - No ROM, CHG_ID=01 010x - No ROM, CHG_ID=10 011x - No ROM, CHG_ID=11 1001 - 1M Serial AT25F1024 ROM (Atmel) 1010 - 1M Serial AT45DB011 ROM (Atmel) 1011 - 1M Serial M25P10 ROM (ST) 1100 - 512K Serial M25P05 ROM (ST) 1101 - 1M Serial SST46LF010 ROM (SST) 1110 - 1M Serial W45B512 ROM (Winbond) 1111 - 512K Serial SST25VF12 ROM (SST) 1111 - 1M NX25P01B ROM (NexFlash) Chip IDs: Chip ID is based on substrate fuses and CHG_ID strap (which comes from ROM if used, or pin straps if no ROM is connected): CHG_ID = ROMIDCFG[2:1] = GPIO[13:12]	1100	
MULTIFUNC(1:0)	H2SYNc, V2SYNc	Multi-function device select 00 - single function device. 01 - two function device. 10 - two function device. 11 - two function device.	10	
VIP_DEVICE	VSYNc	Indicates if any slave VIP host devices drove this in low during reset. 0 - Slave VIP host port devices present 1 - No slave VIP host port devices reporting presence during reset	1	
RFU	HSYNc	RFU 0 - Normal 1 - Not used	0	



R423 Dedicated Straps				REV. 0.0
ZV_VOLTAGE_SEL0	DVOMODE_0	DVOMODE_0 is for ZV_LCDNTL and ZV_LCDDATA(11:0). 0 - 3.3 V signaling 1 - 1.8 V signaling	0	
ZV_VOLTAGE_SEL1	DVOMODE_1	DVOMODE_1 is for ZV_LCDDATA(23:12) 0 - 3.3 V signaling 1 - 3.3 V signaling	0	

Board Straps				REV. 0.0
STRAPS	PIN	DESCRIPTION	DEFAULT	
MEMTYPE(1:0)	DVALID, PSYNc	Memory connected to R420 identification for BIOS 00 - Samsung GDDR 3 memory 144 Ball BGA package 01 - TBD 10 - TBD 11 - TBD	000	
DC_Strap1	GPIO(10)	Internal TMDs Enabled 0 - Disabled 1 - Enabled	1	
DC_Strap2	LCDDATA(13)	Video Capture Enabled 0 - Disabled 1 - Enabled	0	
DC_Strap3	LCDDATA(14)	Not defined	0	
DC_Strap4, DEMUX_SEL	LCDDATA(15,19)	Video capture enable 00 - DAC2 Off 01 - DAC2 On as CRT 10 - DAC2 On as TVOUT 11 - DAC2 On as TVOUT and CRT	01	
PAL/NTSC	LCDDATA(18)	TV0 Standard Default (Resistor pull-up and switch short to GND) 0 - PAL (on board resistor pull-down and switch closed) 1 - NTSC (on board resistor pull-up)	1	
EXT_PWR	GPIO15	External power cable detect 0 - Cable is properly connected 1 - Cable is not properly connected. Software should prevent the board from booting, should display a warning at screen and should decrease engine and memory clock speed.	NA	




<Variant Name>		ATI Technologies Inc.	
		1 Commerce Valley Drive East Markham, Ontario Canada, L3T 7X6 (905) 882-2600	
Title		PCIE R480 256MB BGA DVII DVII VIVO	
Size	C	Document Number	105-A610XX-00
Date:	Thursday, April 21, 2005	Sheet	16 of 24

TEMPERATURE SENSE AND SPEED CONTROLLED FAN



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2000

Title: PCIE R480 256MB BGA DVII DVII VIVO			
Size: C	Document Number: 105-A610XX-00	Rev: 1	
Date: Thursday, April 21, 2005	Sheet: 17	of 24	



<Variant Name>



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600


Title: PCIE R480 256MB BGA DVII DVII VIVO

Size: C Document Number: 105-A610XX-00

Date: Thursday, April 21, 2005

Sheet: 18 of 24

Rev: 1




<Variant Name>




ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title	PCIE R480 256MB BGA DVII DVII VIVO		
Size	Document Number	105-A610XX-00	Rev
C			1
Date:	Thursday, April 21, 2005	Sheet	19 of 24

PRIMARY DVI-I CONNECTOR (DVI-I1)



**NOTE:
ALL ITEMS ARE DNI**



J2 and MJ2 share the same area - they are mutually exclusive.



<Variant Name>

ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title PCIE R480 256MB BGA DVII DVII VIVO


Size Document Number 105-A610XX-00

Date: Thursday, April 21, 2005 Sheet 20 of 24

Rev 1

[illegible]

NOTE:
ITEMS ON THIS
PAGE ARE ALL DNI




Layout Guide line of THEATER

#1 : Ca1 and Ca2 have to be placed as close as possible to the respective pins of Rage THEATER

#2 : GND_VIN should be separated from Digital or Chassis Ground and have no loops


#3 : GND_VIN should be connected to Digital GND plane at one point as close as possible to pin 56 of THEATER




ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title		PCIE R480 256MB BGA DVII DVII VIVO	
Size	Document Number	105-A610XX-00	Rev
C			1
Date:	Thursday, April 21, 2005	Sheet	22 of 24


Ⓒ



TV Out (SVHS) MiniDIN 7-pin



Connector Jm1 uses the same footprint as Jm2 and Jm3




	Install	DNI
TV-OUT 7-PIN MiniDIN 102-00302-00 102-00305-00	(A) (B) (E)	(C)
VIVO 9-PIN MiniDIN 102-00303-00 102-00306-00	(C)	(A) (B) (E)
No Options (Just DB15)		(A) (B) (C) (E)

(A) (C) share the same footprint


(A) (C) share the same footprint

**NOTE:
ALL ITEMS ARE DNI**




Connector Jm2 uses the same footprint as Jm1 and Jm3

**NOTE:
ALL ITEMS ARE DNI**




VI MUX BYPASS DNI



NOTE:
ALL ITEMS ARE DNI

VI MUX



**NOTE:
ALL ITEMS ARE DNI**





ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title			
PCIE R480 256MB BGA DVII DVII VIVO			
Size	Document Number		
C	105-A610XX-00		
Date:	Thursday, April 21, 2005	Sheet	23 of 24





DVI SCREWS



DVI SCREWS



MISC. BOARD PARTS



<Variant Name>



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title			PCIE R480 256MB BGA DVII DVII VIVO		
Size	B	Document Number	105-A610XX-00		Rev
Date:	Thursday, April 21, 2005	Sheet	24	of	24



Title
PCIE R480 256MB BGA DVII DVII VIVO

Schematic No.
105-A610XX-00

Date:
Thursday, April 21, 2005

REVISION HISTORY

Rev 1

Sch Rev	PCB Rev	Date
0	00A	16/11/04
		17/11/04
		30/11/04
		23/03/05
1	00	15/05/05

REVISION DESCRIPTION		
1. Schematic is based on 105-A474xx-10 2. Page 13 and 14 added		
DQx and DMx line changed for for the bottom parts for Clamp_Shell placement		
1. Removed 8-Caps from each memory channel's +MVDDQ/C power supplies to facilitate layout 2. Schematics design is renamed to 105-A61001-00A from 105-A32201-20A 3. Parts R1868, R1869 and L84 removed.		
Production release. PCB mechanical updates only. No schematic changes.		