


CONFIDENTIAL & PROPERTIANY TO ADVANCED MODIO EVICES BICE
TOTAL Assemble Mode Devices
TOTAL Assemble Mode Devices
TOTAL Assemble Mode Devices
TOTAL Assemble Mode Devices
TOTAL Assemble Mode Total
TOTAL ASSEMBLE ASSEMBLE


Recommended caps: (see BOM for qualified values/vendors) 10uF . X6S. 0805. 6.3V. 1.4MM MAX THICK 1uF. X6S, 0402, 6.3V 100nF. X7R. 0402 10nF . X7R. 0402 PART 2 OF 7 R120 _____ 499R C1120 | 180nF_10V | C1121 | 180nF_10V TXCAM_DPA3 TXCAP_DPA3 R122 499R R121 499R AR10 AP10 R111 _____ 182R R123 499R C1124 | 180nF_10V | 180nF_10V | 180nF_10V AR23 AR11 {16} {16} AP23 R126 _____ 499R R125 _____ 499R C1126 | 180nF_10V | C1127 | 180nF_10V AR12 {16} {16} AP24 R127 _____ 499R {15} {15} 2X3M 2X3P TXCBM_DPB3N TXCBP_DPB3F R132 ____ 499R C1132 | 180nF_10V | C1133 | 180nF_10V {15} {15} 2X4M 2X4P TX3M DPB2t {16} {16} TX3P DPB2 R114 _____ 182F R134 _____ 499R R133 ____ 499R (15) +T2P√DD 2Y5M C1134 | 180nF_10V | C1135 | 180nF_10V B889 BLM15BD121SN1 AR16 {16} {16} TX4M_DPB1N TX4P_DPB1P R135 2PVDD C1136 | 180nF_10V | C1137 | 180nF_10V {16} {16} TX5M_DPB0N TX5P_DPB0P 2PV/SS C100 C101 = C102 1uF_6.3V AK27 2XVDDC_1 2XVDDC_2 AG15 DP_CALR R128


DNI for RV630 Al 27 DP_GND DP_CALR Overlap footprints T+DPA PVDD GND_T2PVSS BLM15BD121SN1 ±LTVDD18 AL14 ≫__1 Q110 Si2304DS C112 C113 MC113 1uF_6.3V 10uF_X6S 4.7uF_6.3V AH17 AG17 C103 C108 10uF_X6S 1uF_6.3V (13) LVT EN AP19 AR19 GND DPAVSS Overlap footprints T+DPR PVDD BLM15BD121SN1 AN21 AN24 AN25 AN28 AP21 AP26 AR21 AR26 AJ24 AM22 AM24 AM26 AM27 C190 C191 C192 MC192 100nF 1uF_6.3V 10uF_X6S 4.7uF_6.3V NS190 NS_VIA R109 0R Overlap footprints_ _ _ AN19 AN20 DNI for RV630 DPB_VDDR_ C115 C116 C117 MC117 MC117 100F_X6S 4.7uF_6.3V RI M15RD121SN AN16 AN17 DPB_VSSR_1 DPB_VSSR_2 DPB_VSSR_3 DPB_VSSR_4 DPB_VSSR_5 Overlap footprints _ _ C107 1uF_6.3V AN18 AR18 +3.3V 2XVSSR 14 BLM15BD121SN1 R40 R41 4.7K 4.7K DAC/CRT (15) CRT1DDCDATA (15) CRT1DDCCLK DDC2DATA DDC2CLK (16) CRT2DDCDATA (16) CRT2DDCCLK DDC3DATA_DP3_AUXN DDC3CLK_DP3_AUXP - A_DAC1_B {15}
- A_DAC1_BB {15} DDC4DATA_DP4_AUXN DDC4CLK_DP4_AUXP HSYNC_DAC1 {7,15} VSYNC_DAC1 {7,15} AGE RSET R1030 499R GND_AVSSQ HPD1 >>-(16) HPD1 RSET R35 R36 4.7K 4.7K AVDE C1020 C1021 C1022 100F 1000F_6.3V 1uF_6.3V NS1020 NS_VIA 2 0 1 V GND_AVSSQ AVSSC B884 BLM15BD121SN1 What happens to all the JTAG resistors especially R7 and also the TRs? I2C DEVICE ADDRESS' ON DDC2 VDD10 NS1021 NS_VIA DEVICE ADDRESS LM63 ×100 1100 DP TBD × AK4 × AM4 AG21 VSS1D DMINUS DPLUS TS_FDO HSYNC_DAC2 {7,16}
VSYNC_DAC2 {7,16} VREFG A_DAC2_Y {17}


A_DAC2_C {17}

A_DAC2_C MP {17} COM R2SET R2030 715R GND_A2VSSQ XTALIN R2SET B883 BLM15BD121SN1 XTALOUT +A2VDDQ A2VDD0 C2022 1uF_6.3V C2021 100nF_6.3V A2VSSQ VDD2D +VDD2DI ♥ GND_A2VSSQ VSS2D +A2VDD B2030 26R_600mA +3.3V GND_VSS2DI_ V _ _ _ _ _ _ C2030 C2031 C2032 10nF 100nF_6.3V 1uF_6.3V C2033 MC2033 10uF_X6S 4.7uF_6.3V Overlap footprints EY82 27_MHZ 1 Commerce Valley Drive East Markham, Ontario C85 220F loc No. 105-B381xx-00A Title RV635 DDR2 - ASIC MAIN












CHANNEL A: 128MB/256MB DDR2 (5) DOA (63 01 ((XX) (5) MAA_[12..0] VDDQ1 A9 C1 C1 C2 C3 C3 C7 VDDQ4 C9 VDDQ6 G1 VDDQ7 G3 VDDQ9 VDDQ9 G9 VDDQ10 G9 VDDQ3 VDDQ4 VDDQ5 VDDQ3 VDDQ4 VDDQ5 VDDQ9 CAS B202 220R_200mA B203 220R_200mA VDDL C200 C201 100nF 6.3V 1uF 6.3V C203 = C204 100nF 6.3V 1uF 6.3V C206 C207 100nF_6.3V 1uF_6.3V C209 = C210 100nF_6.3V 1uF_6.3V VSSQ1 B2 VSSQ2 B8 VSSQ3 D2 VSSQ4 D8 VSSQ5 E7 VSSQ6 F7 +MVDD +MVDD R201 4.99K R203 4.99K +MVDD R202 4.99K VSS1 VSS2 VSS3 VSS4 VSS5 VSS1 VSS2 VSS3 VSS4 VSS5 (5) DQMAb [7..0] >> (5) QSA [7..0] >> C239 C240 C241 C242 C243 1uF_6.3V 1uF_6.3V 1uF_6.3V 1uF_6.3V 1uF_6.3V C236 C237 C238 1uF_6.3V 1uF_6.3V 1uF_6.3V CLKA0 ((-C220 C221 C222 1uF_6.3V 1uF_6.3V 1uF_6.3V C212 C213 C214 1uF_6.3V 1uF_6.3V 1uF_6.3V R209 4.99K R219 4.99K CLKA0b //-+MVDD VREF_A1 **AMD** Commerce Valley Drive East R220 4.99K Markham, Ontario Date: Thursday, January 31, 2008 Doc No. 105-B381xx-00A Title RV635 DDR2 - MEM CH A




CORE REGULATOR VDDC



+VDDC=0.8*(1+(ER1592 / ER1597))








CONFIGENTIAL A PROPRIETARY TO ADVANCED MICHO DEVICES IN MY TO ADVANCED MICHO DEVICES IN MY TO ADVANCED MICHO DEVICES IN MY TO ADVANCED MICHOUS DEVICES AND ADVANC

1 Commerce Valley Drive East


AMD Date: Thursday, January 31, 2008 Sheet 11 of 21


105-B381xx-00A

Rev₀





CONTROCHINA, A PROPRET NAT TO ADVIANCED MICHO DEVICES MCT
72007 Advanced Micro Devices
This ARX Disself schematic and designs it has exclusive prepaying of ARX
1. Advanced Micro Devices Inc.
1. Commerce Vallery Drive East
Mark The Security propose. Therefore discharges
of the first evaluation regions in Security devictoring discharges
with ARX ARX ARX Devices representations or expressented or representation of the security of expression of the security of the security of expression of the security of expression of the security of expression of the security of expressin








Optional regulator for +1.1V Vout = 1.1V















Vout=1.25V* [1+(ER305/ER304)]















CONTRICEMUL & PROPRIETAY TO ACHNOCED MICROS PACKES INC.
TOTAL ARROWS MICROS PACKES INC.
TOTAL







vanan	rvanic		5	4		3	2	1		
				Title			Schematic No.	Date:		
AMD			RH PCIE RV635 2x256MB DDR2 DUAL DL-DVI-I DL-DVI-I VO FH			105-B381xx-00A	Thursday, January 31, 2008			
			KITT OIL KV000 ZXZ00MB BBKZ BOAL BL BVIT BL BVIT VOTTI			1110 200 100 100 1110 1110 1110 1110 11		o : , = 0 0 0		
			DEVISION HISTORY	NOTE:	This schematic represent	ts the PCB, it does not represent any specific supponent values, DNI, ? please consult the presentative to obtain latest BOM closest to the	SKU.	Rev 0		
				REVISION HISTORY		Please contact AMD repre	esentative to obtain latest BOM closest to the	application desired.		
Sch	P	СВ	Date	REVISION DESCRIPTION						
Rev		ev								
0	00	0A	??/??/07	Initial design for RV635 GDDR3						
			5	4	Ι	3	2	1		
5				**	ı	U	1 4	1		



Thursday, January 31, 2008 Title RV635 DDR2 - BLOCK DIAGRAM Doc No. 105-B381xx-00A