

| | | | | | | | | |
|----------------|---------|----------|---|--|----------------|--|-----------------------------|--|
| <div>AMD</div> | | | Title | | Schematic No. | | Date: | |
| | | | RH PCIE RV635 2x256MB DDR2 DUAL DL-DVI-I DL-DVI-I VO FH | | 105-B382xx-00A | | Thursday, November 29, 2007 | |
| | | | REVISION HISTORY | | | | | NOTE: This schematic represents the PCB, it does not represent any specific SKU. For Stuffing options (component values, DNI's, ...) please consult the product specific BOM. Please contact AMD representative to obtain latest BOM closest to the application desired. |
| Sch Rev | PCB Rev | Date | REVISION DESCRIPTION | | | | | |
| 0 | 00A | 29/12/07 | Initial design for RV635 GDDR3 | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | </ | | | | | |

PCI-EXPRESS EDGE CONNECTOR







Table 1: Connection for JTAG

| | | |
|-------------------------|-------------------------------------|---|
| Production (No JTAG) | Install R1 & R2 .Don't Install TSW1 | |
| Internal Use Only | Install TSW1 & Don't Install R2 | |
| | JTAG | TSW1 Switch #1, 2, 3, 4, 5 and 6 closed (ON) #7,8 open |
| | NO JTAG | TSW1 Switch #1, 2, 3, 4, 5 and 6 open #7,8 closed (ON) |

TSW1 & R2 are located on the bottom side of the board close to PCIE connector.

| SYMBOL LEGEND | |
|---|----------------|
| DNI | DO NOT INSTALL |
| # | ACTIVE LOW |
|  | DIGITAL GROUND |
|  | ANALOG GROUND |
| BUO | BRING UP ONLY |

CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario




Date: Thursday, November 29, 2007 Rev 0

Sheet 1 of 21

| | |
|-------|-----------------------------------|
| Title | RV635 DDR2 - PCI-E Edge Connector |
|-------|-----------------------------------|

Doc No. 105-B382xx-00A



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to assist under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.


Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario

Date: Thursday, November 29, 2007 Rev 0

Sheet 2 of 21

Title RV635 DDR2 - ASIC PCIe Interface Doc No. 105-B382xx-00A

Recommended caps:
(see BOM for qualified values/vendors)
10uF , X6S, 0805, 6.3V, 1.4MM MAX THICK
1uF, X6S, 0402, 6.3V
100nF, X7R, 0402
10nF , X7R, 0402



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario




Date: Thursday, November 29, 2007


Sheet 3 of 21

Rev 0

Doc No. 105-B382xx-00A

[illegible]

| | |
|---|--|
| <p>CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC. ©2007 Advanced Micro Devices The AMD R630 schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement This document contains confidential information. Failure to distribute or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than that stated constitutes a breach of the Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding the accuracy or completeness of design, including, but not limited to, the use of the design for any purpose other than that stated, or any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from the use of the information included herein.</p> | <div data-bbox="1801 1442 1990 1446"> <div>Advanced Micro Devices Inc.</div> <div>1 Commerce Valley Drive East Markham, Ontario L3R 9V5</div> </div> <div data-bbox="1801 1448 1990 1455"> <div>Date: Thursday, November 29, 2007</div> <div>Sheet 4 of 21</div> <div>Rev G</div> </div> |
| <p>Title R6365 DDR2 - ASIC Power</p> | <div data-bbox="1887 1456 1990 1458"> <div>Doc No. 105-8382x-00A</div> </div> |




CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
 © 2007 Advanced Micro Devices
 This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
 1 Commerce Valley Drive East
 Markham, Ontario



Date: Thursday, November 29, 2007 Rev 0
 Sheet 5 of 21



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Title: RV635 DDR2 - ASIC Grounds

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario





Date: Thursday, November 29, 2007


Rev 0

Sheet 6 of 21


Doc No. 105-B382xx-00A






CHANNEL A: 128MB/256MB DDR2




CHANNEL B: 128MB/256MB DDR2








Power up Sequencing



VDDC Enable Circuit





Resistors to set the output
voltages for +VDDC and +MVDDC

Power Play

VDDC Voltage Settings Using GPIOs (for VDDC1 Dual Phase)


| | | Output Voltage (V) | | | |
|---------------------|---------------------|--------------------|--------------|--------------|------------------|
| PWRCTRL1 GPIO_20 | PWRCTRL0 GPIO_15 | RF1= RF2= | RF1= RF2= | RF1= RF2= | |
| 0 | 0 | 0.90V | | | |
| 0 | 1 | 1.00V | | | |
| 1 | 0 | 1.00V | | | |
| 1 | 1 | 1.10 | | | Power-up Default |

```
Vout = Vref * (1+Rt/Rb)
VDDC1 (Dual Phase): Vref = 0.6V, Rt = 5.11M
VDDC2 (Single Phase): Vref = 0.8V, Rt = 10K
MVDDC (Single Phase): Vref = 0.8V, Rt = 10K
```



DCC to control VDDC1 and MVDD Voltage

Buffered VDDC Output Current Monitoring



12V Supply Voltage single Op-Amp (U611) :

1. National LM321, SOT23-5, ATI PN - TBD
2. TI alternate? ATI PN - TBD

 132-
For Testing purposes only



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD,
and is provided only to entities under a non-disclosure agreement
with AMD for evaluation purposes. Further distribution or disclosure
is strictly prohibited. Use of this schematic and design for any purpose
other than evaluation requires a Board Technology License Agreement
with AMD. AMD makes no representations or warranties of any kind
regarding this schematic and design, including, not limited to,
any implied warranty of merchantability or fitness for a particular
purpose, and disclaims responsibility for any consequences resulting
from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario


| | |
|-----------------------------------|-------|
| Date: Thursday, November 29, 2007 | Rev 0 |
| Sheet 13 of 21 | |

| | |
|-------|-------------------------------|
| Title | RV635 DDR2 - Power Management |
|-------|-------------------------------|

| | |
|---------|----------------|
| Doc No. | 105-B382xx-00A |
|---------|----------------|




SYNC and DDC should be routed from the ASIC to the display connector without switching reference plane or running over split plane




(7) HPD2

For ESD Protection




| DB15 pin | Standard VGA | DDC1 Host | DDC2B or DDC2B+ Host | DDC2A8 Host | DDC1/2 Display |
|------------------|------------------|------------------|----------------------|------------------|----------------|
| 11 | Monitor ID bit 0 | Monitor ID bit 0 | Monitor ID bit 0 | Monitor ID bit 0 | Optional |
| 12 | Monitor ID bit 1 | Monitor ID bit 1 | Monitor ID bit 1 | Monitor ID bit 1 | Optional |
| 4 | Monitor ID bit 2 | Monitor ID bit 2 | Monitor ID bit 2 | Monitor ID bit 2 | Optional |
| 15 | Monitor ID bit 3 | Open | SCL | SCL | Optional |
| 9 | N/C | 50mA min | 50mA min | 300mA min | Optional |
| Hardware Support | No | Yes | Yes | No | Yes |

Based on VESA Display Data Channel (DDC) Standard Ver. 3 Dec. 1997



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
©2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representation or warranty of any kind regarding the schematic and design, including, but not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario
Date: Thursday, November 29, 2007
Sheet 15 of 21
Title RV635 DDR2 - DAC1&TMDS2
Doc No. 105-B382xx-00A




CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
 ©2007 Advanced Micro Devices
 This AMD Board schematic and design is the exclusive property of AMD, and is provided only to written under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
 1 Commerce Valley Drive East
 Markham, Ontario


Date: Thursday, November 29, 2007
 Sheet 16 of 21

Doc No. 105-B382xx-00A



Title RV635 DDR2 - HDMI1



Place R403 on the bottom accessible surface.



(13) BUS_RAILS_UP_N



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.





| | |
|-----------------------------------|-------|
| Date: Thursday, November 29, 2007 | Rev 0 |
| Sheet 18 of 21 | |

| | |
|---------|----------------|
| Doc No. | 105-B382xx-00A |
|---------|----------------|

DVIDI SCREWS with top tab



Need New Bracket



DNI



RV635 Socket



109-CN882-00A

CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Title: RV635 DDR2 - Mechanical


Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario



Date: Thursday, November 29, 2007 Rev 0

Sheet 19 of 21

Doc No. 105-B382xx-00A



RH RV635 512MB DDR2 DL-DVI DP HDMI FH 6


P/N 109-B38231-00A
 NOV. 01 2007
 Sveilana Ostrovsky

ASSEMBLY TOP
 SHEET 1 OF 2

RESTRICTION NOTICE

THIS PCB ARTWORK CONTAINS INFORMATION WHICH IS PROPRIETARY TO AND IS THE PROPERTY OF AMD, AND MAY NOT BE USED, REPRODUCED OR DISCLOSED IN ANY MANNER WITHOUT EXPRESS WRITTEN PERMISSION FROM AMD.

©2007 Advanced Micro Devices



| | |
|--|--|
| <p>©2007 Advanced Micro Devices IN ANY MANNER WITHOUT EXPRESS WRITTEN PERMISSION FROM AMD. THE PROPERTY OF AMD, AND MAY NOT BE USED, REPRODUCED OR DISCLOSED THIS PCB artwork CONTAINS INFORMATION WHICH IS PROPRIETARY TO AMD IS RESTRICTION NOTICE</p> | <p>AMD PCB CAD GROUP ADVANCED MICRO DEVICES</p> |
| | <p>2vetland Ostrlovsky NOV. 01 2007 P/N 108-B38S31-00A RH RV832 215MB DDRS DL-DVI DP HDMI FH 0</p> |