

V064 G73 7600GS DDR2

0A base on 8988 modify, for G73 chip
remove DDR dram
add DDR2 dram
add RT9218 for FBVDDQ

0B schematic no any component change.

PAGE SUMMARY:

8981 Ver : 00A modify P229-B01 Summary

- Page 11. Add Video in connect to mini-din 10 pin & remove J5.
- Page 12. Add DVI-I common choke.
- Page 13. Connect net MIOBD 2 , MIOBD 6 & MIOBD 7 to BUS.
- Page 15. Modify Power ,PWM change to ISL6549.
- Page 16. Add Video function.

8988 Ver : 00A modify 8981-100 Summary


- Page 02. Delete PCI-E connector
- Page 15. Change 5V power supply to BR02VDD & Add sequence
- Page 17,18,19,20. Add BR02 bradage circuit

8988 Ver : 00A BOM


- SKU000:MSI 602-8988-A10 MS-8988 00A NV43/VGA/DVI-I/VHT-10/256M DDR (Hynix 16*16-4)
- SKU001:MSI 602-8988-A20 MS-8988 00A OPT:A NV43/VGA/DVI-I/VHT-10/128M DDR(Samsung 8*16-3.6)

REVISION HISTORY:	
X1	Initial Release


REV	VARIANT	NVPN	ASSEMBLY
0	BASE	600-10229-BASE-SCH	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES
1	nv43divvgatv128m16x	600-10229-0002-101	ADD BOM IN NV43 GEN DVI-I/VGA/S-VIDEO 128MB
2	nv43divvgatv128m8x	600-10229-0003-101	ADD BOM IN NV43 GEN DVI-I/VGA/HDTV 128MB 8Mx16
3	43gdivvgatv128m8x	600-10229-0001-101	ADD BOM IN NV43 GL GEN DVI-I/VGA/HDTV 128MB
4	nv43divvgatv256m16x	600-10229-0004-101	ADD BOM IN NV43 GEN DVI-I/VGA/HDTV 256MB 16Mx16
5	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
6	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
7	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
8	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
9	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
10	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
11	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
12	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
13	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
14	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
15	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>




A




FE
C



NET	DIFFPAIR	NET_SPACING_RULE
FBCLK0	FBCLK0	30MS, G2G, 30MS
FBCLK0*	FBCLK0	30MS, G2G, 30MS
FBCLK1	FBCLK1	30MS, G2G, 30MS
FBCLK1*	FBCLK1	30MS, G2G, 30MS
FBC_PLVDD	12	10MS
FBC_PLVDD0	12	10MS
FBC_VREF2	12	10MS
FBGRAS*	10MS	10MS
FBCCAS*	10MS	10MS
FBOWE*	10MS	10MS
FBCKOE	10MS	10MS
FBCCS0*	10MS	10MS
FBDC03_0	10MS	10MS
FBDC057_0	10MS	10MS
FBDC047_0	10MS	10MS
FBCA(12_0)	10MS	10MS
FBCKA(1_0)	10MS	10MS
FBDA[5_2]	10MS	10MS
FBCL_PD	10MS	10MS
FBCL_PU	10MS	10MS
FBCL_TERM	10MS	10MS





0.31










32..63

PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE
TO MEMORY




0.31


PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE
TO MEMORY



PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE
TO MEMORY




BGA680_P10_33X33MM COMMON		
14/14_GND_		
A12	GND	GND.R10
A22	GND	GND.R23
A21	GND	GND.R29
A31	GND	GND.R4
A27	GND	GND.L27
A52	GND	GND.L16
A10	GND	GND.M12
A23	GND	GND.M2
A25	GND	GND.M31
A16	GND	GND.M15
A17	GND	GND.M18
A11	GND	GND.M29
A30	GND	GND.M4
A31	GND	GND.M15
A17	GND	GND.F18
A27	GND	GND.F27
A28	GND	GND.F8
A11	GND	GND.R13
A26	GND	GND.R14
A29	GND	GND.R15
A54	GND	GND.R18
A27	GND	GND.R19
A30	GND	GND.R2
A21	GND	GND.R20
A1	GND	GND.R31
A15	GND	GND.R16
A22	GND	GND.L17
A24	GND	GND.L24
A33	GND	GND.L29
A31	GND	GND.L4
A28	GND	GND.L16
A14	GND	GND.L17
A10	GND	GND.L28
A16	GND	GND.L8
A17	GND	GND.L13
A30	GND	GND.L14
A23	GND	GND.L15
A28	GND	GND.L18
A29	GND	GND.L19
A34	GND	GND.V2
A22	GND	GND.V20
A2	GND	GND.V31
A28	GND	GND.V15
A31	GND	GND.V18
A11	GND	GND.W27
A14	GND	GND.W8
A19	GND	GND.V15
A12	GND	GND.V18
A25	GND	GND.V29
A3	GND	GND.V4
A6	GND	GND.A10
A13	GND	GND.A16
A1	GND	GND.AG11
A16	GND	
A17	GND	
A20	GND	
A23	GND	
A25	GND	
A28	GND	
A30	GND	
A31	GND	
B12	GND	
B15	GND	
B18	GND	
B21	GND	
B24	GND	
B27	GND	
B3	GND	
B30	GND	
B6	GND	
B9	GND	
C2	GND	
C31	GND	
D10	GND	
D13	GND	
D16	GND	
D17	GND	
D20	GND	
D23	GND	
D26	GND	
D29	GND	
D4	GND	
D7	GND	
F31	GND	
F14	GND	
F18	GND	
F2	GND	
F24	GND	
F26	GND	
F31	GND	
F8	GND	
G28	GND	
G29	GND	
G4	GND	
G1	GND	
H27	GND	
I6	GND	
I16	GND	
J17	GND	
J6	GND	
J31	GND	


[illegible]

VGA
DACA

DDC
5V



Changed the FUSE to
200mA





- 12 ICA_SDA_C >> ICA_SDA_C
- 12 ICA_SCL_C >> ICA_SCL_C
- 12 DACA_VSYNC_C >> DACA_VSYNC_C
- 12 DACA_HSYNC_C >> DACA_HSYNC_C
- 12 DACA_RED_C >> DACA_RED_C
- 12 DACA_GREEN_C >> DACA_GREEN_C
- 12 DACA_BLUE_C >> DACA_BLUE_C

Place in output filter section!



NET_NAME	NET_SPACING_RULE
DACA_R_F	20MIL
DACA_G_F	20MIL
DACA_B_F	20MIL
DACA_RED_C	20MIL
DACA_GREEN_C	20MIL
DACA_BLUE_C	20MIL
DACA_VSYNC_C	10MIL
DACA_HSYNC_C	10MIL

SV_FUSED	MIN_LINE_WIDTH	VOLTAGE
5V	16	5V
DDC_5V	16	5V
A3V3	16	3.3V
GND	16	0V



EMI Reserve Cap.



VGA/TV Out/HDTV
DACB/C




NET_NAME	NET_SPACING_TYPE
DACC_R_F	20MM
DACC_G_F	20MM
DACC_B_F	20MM
DACC_RED_C	20MM
DACC_GREEN_C	20MM
DACC_BLUE_C	20MM
DACC_RED_SW	20MM
DACC_GREEN_SW	20MM
DACC_BLUE_SW	20MM
YOUT	20MM
YOUT_C	20MM
DACC_VSYNC_C	20MM
DACC_HSYNC_C	20MM
YOUT_C	20MM
YOUT_C	20MM
YOUT_C	20MM



INTERNAL TMDS


Hotplug Detection




If no diodes stuffed should I stuff this?

INTERNAL TMDS ..LINK
C/D



NETNAME	DIFF PAIR NAME	SPACING RULE
---------	----------------	--------------




LINK A RULLIPS SHOULD BE PLACED AS CLOSE AS POSSIBLE TO GPU

	Micro-Star International Co., LTD.		
	MS-V064		
	Size Custom:	Document Number Internal TMSD	Rev 0B
	Date:	Friday, April 21, 2006	Sheet 12 of 20

STRAPS





XTAL, GPIO, ROM, ROM










NET	MIN_LIN_WIDTH	NET_SPACING_RULE
XTALIN		20MIL
XTALOUT		20MIL
PLLVD	12	10MIL
VID_PLLVD	12	10MIL
FAN_PWM		20MIL
FAN_PWM_B		20MIL
FAN_PWM_C		20MIL
THERMDC	10	
THERMDA	10	

Power Supply II (ISL6549)




	Net	MIN_LINE_WIDTH	VOLTAGE
SVC	Name	16	5
RVV10		16	5
	PEX100	20	5
RVV10	10V_PEX_1000	20	5
10V_PEX_100		20	5
	COARSE_100	20	
	COARSE_1	20	
	COARSE_2	20	
	COARSE_3	20	
	COARSE_4	20	
	COARSE_5	20	
	COARSE_6	20	
	COARSE_7	20	
	COARSE_8	20	
	COARSE_9	20	
	COARSE_10	20	
	COARSE_11	20	
	COARSE_12	20	
	COARSE_13	20	
	COARSE_14	20	
	COARSE_15	20	
	COARSE_16	20	
	COARSE_17	20	
	COARSE_18	20	
	COARSE_19	20	
	COARSE_20	20	
	COARSE_21	20	
	COARSE_22	20	
	COARSE_23	20	
	COARSE_24	20	
	COARSE_25	20	
	COARSE_26	20	
	COARSE_27	20	
	COARSE_28	20	
	COARSE_29	20	
	COARSE_30	20	
	COARSE_31	20	
	COARSE_32	20	
	COARSE_33	20	
	COARSE_34	20	
	COARSE_35	20	
	COARSE_36	20	
	COARSE_37	20	
	COARSE_38	20	
	COARSE_39	20	
	COARSE_40	20	
	COARSE_41	20	
	COARSE_42	20	
	COARSE_43	20	
	COARSE_44	20	
	COARSE_45	20	
	COARSE_46	20	
	COARSE_47	20	
	COARSE_48	20	
	COARSE_49	20	
	COARSE_50	20	
	COARSE_51	20	
	COARSE_52	20	
	COARSE_53	20	
	COARSE_54	20	
	COARSE_55	20	
	COARSE_56	20	
	COARSE_57	20	
	COARSE_58	20	
	COARSE_59	20	
	COARSE_60	20	
	COARSE_61	20	
	COARSE_62	20	
	COARSE_63	20	
	COARSE_64	20	
	COARSE_65	20	
	COARSE_66	20	
	COARSE_67	20	
	COARSE_68	20	
	COARSE_69	20	
	COARSE_70	20	
	COARSE_71	20	
	COARSE_72	20	
	COARSE_73	20	
	COARSE_74	20	
	COARSE_75	20	
	COARSE_76	20	
	COARSE_77	20	
	COARSE_78	20	
	COARSE_79	20	
	COARSE_80	20	
	COARSE_81	20	
	COARSE_82	20	
	COARSE_83	20	
	COARSE_84	20	
	COARSE_85	20	
	COARSE_86	20	
	COARSE_87	20	
	COARSE_88	20	
	COARSE_89	20	
	COARSE_90	20	
	COARSE_91	20	
	COARSE_92	20	
	COARSE_93	20	
	COARSE_94	20	
	COARSE_95	20	
	COARSE_96	20	
	COARSE_97	20	
	COARSE_98	20	
	COARSE_99	20	
	COARSE_100	20	
	COARSE_101	20	
	COARSE_102	20	
	COARSE_103	20	
	COARSE_104	20	
	COARSE_105	20	
	COARSE_106	20	
	COARSE_107	20	
	COARSE_108	20	
	COARSE_109	20	
	COARSE_110	20	
	COARSE_111	20	
	COARSE_112	20	
	COARSE_113	20	
	COARSE_114	20	
	COARSE_115	20	
	COARSE_116	20	
	COARSE_117	20	
	COARSE_118	20	
	COARSE_119	20	
	COARSE_120	20	
	COARSE_121	20	
	COARSE_122	20	
	COARSE_123	20	
	COARSE_1		




Video In


NETNAME	MIN_LINE_WIDTH
VDDA	12MIL
VDDX	12MIL
VDDI	12MIL



2. AGP to BR02 Interface



3. BR02 PWR/GND/De-Coupling




ASSEMBLY PAGE 1
BASE LEVEL GENERIC SCHEMATIC ONLY. COMMON & NO_STUFF ASSEMBLY NOTES
PWR/GND/De-Coupling
AND FROM NOT FINAL

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

Micro-Star International Co., LTD.			
MS-V064		Document Number	
BR02 PWR/GND/De-Coupling		Rev 08	
Date:	Friday, April 21, 2006	Sheet	18 of 20

4. BR02 JTAG / Straps / Misc.



5. BR02 PCI Express

