

P555-A00: G84M MXM V2.0  
256/512MB 128-BIT GDDR2  
LVDS, DVI -A, DVI -B, TV-OUT, VGA, HDMI  
SLI , HDCP, MXM V2.0 TTP SUPPORT


Table of Contents

Page 1: Cover Page  
Page 2: PCI EXPRESS Interface  
Page 3: Frame Buffer GPU Interface  
Page 4: Frame Buffer Partition A Memories  
Page 5: Frame Buffer Partition C Memories  
Page 6: Memory Decoupling Caps  
Page 7: DACs, Clock-Generation  
Page 8: LVDS, TMDS GPU Interface  
Page 9: MXM Connector, IO-Section  
Page 10: GPIOs, JTAG, Thermal Sensor  
Page 11: Spread Spectrum, VBIOS and HDCP ROM  
Page 12: MIOA(SLI), MIOB  
Page 13: NVVDD Power Supply  
Page 14: FBVDDQ, PEX1V2 and DAC\_Vref Power Supply  
Page 15: STRAPS, TTP, MOUNTING HOLE

SKU	VARIANT	NVPN	ASSEMBLY
B	BASE	600-10555-9998-000	BASE LEVEL GENERIC SCHEMATIC ONLY. COMMON & NO-STUFF ASSEMBLY NOTES AND BOM NOT FINAL.
1	SKU0001	600-10555-0001-000	G84M-600 450/400 256MB 128bit t GDDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA, MXM V2.0, HDCP.
2	SKU0002	600-10555-0002-000	G84M-600 450/400 512MB 128bit t GDDR2 32Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA, MXM V2.0, HDCP.
3	SKU0003	600-10555-0003-000	G84M-700 700/400 512MB 128bit t GDDR2 32Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA, MXM V2.0, HDCP.
4	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
5	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
6	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
7	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
8	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
9	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
10	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
11	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
12	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
13	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
14	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
15	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>

- P407\_A01 to P555\_A00 change list:
- 1) Change MEC1 JEDEC\_TYPE from MCH\_MXM2\_HOLES to MECH\_MXM2\_HOLES\_103NP\_4VIAS
  - 2) Add pull low resistor to MIOA\_D[0] for straps
  - 3) Add pull up resistor to MIOA\_D[6] for straps

PAGE 2) MXM-III GOLDEN EDGE, PCI EXPRESS INTERFACE



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY


SANTA CLARA, CA 95050, USA

NV_PN	600-10555-0001-000 A		
ID	p555_a00	PAGE	2 OF 18
NAME	myan	DATE	21-DEC-2006

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

## PAGE 3) GPU MEMORY INTERFACE

	NET	NV_IIMPEDANCE	NV_CRI_TTICAL_NET
OUT	FBA_RESET	500HM	2
OUT	FBA_ODT_GPU	500HM	2
OUT	FBC_RESET	500HM	2
OUT	FBC_ODT_GPU	500HM	2






NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY  
SANTA CLARA, CA 95050, USA

NV_PN	600-10555-0001-000 A		
ID	p555_a00	PAGE	3 OF 18
NAME	myan	DATE	21-DEC-2006

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

PAGE 4) MEMORY PARTITION A






NET	M/N_LI_NE_WI_OTH	VOLTAGE
FBA_VREF1	16MIL	0.9V
FBA_VREF2	16MIL	0.9V
FBA_VREF3	16MIL	0.9V
FBA_VREF4	16MIL	0.9V

NET	DIFFPAIR	CRTICAL	IMPEDANCE
FBA_CLK0	FBA_CLK0	1	1000FF
FBA_CLK1	FBA_CLK1	1	1000FF
FBA_CLK1*	FBA_CLK1	1	1000FF
FBADOS0	FBADOS0	1	1000FF
FBADOS1	FBADOS1	1	1000FF
FBADOS1*	FBADOS1	1	1000FF
FBADOS2	FBADOS2	1	1000FF
FBADOS2*	FBADOS2	1	1000FF
FBADOS3	FBADOS3	1	1000FF
FBADOS3*	FBADOS3	1	1000FF
FBADOS4	FBADOS4	1	1000FF
FBADOS4*	FBADOS4	1	1000FF
FBADOS5	FBADOS5	1	1000FF
FBADOS5*	FBADOS5	1	1000FF
FBADOS6	FBADOS6	1	1000FF
FBADOS6*	FBADOS6	1	1000FF
FBADOS7	FBADOS7	1	1000FF
FBADOS7*	FBADOS7	1	1000FF

4.3A< 3.4D>	FBA_CLK0	2	560HM
4.3C< 3.4D>	FBA_CLK0	2	560HM
4.3C< 3.4D>	FBA_CLK1	2	560HM
4.3E< 3.4D>	FBA_CLK1*	2	560HM
3.3A<> 3.4A<>	FBADOS0	2	560HM
3.4A<> 3.4A<>	FBADOS1	2	560HM
3.4A<> 3.4A<>	FBADOS1*	2	560HM
3.4A<> 3.4A<>	FBADOS2	2	560HM
3.4A<> 3.4A<>	FBADOS2*	2	560HM
3.4A<> 3.4A<>	FBADOS3	2	560HM
3.4A<> 3.4A<>	FBADOS3*	2	560HM
3.4A<> 3.4A<>	FBADOS4	2	560HM
3.4A<> 3.4A<>	FBADOS4*	2	560HM
3.4A<> 3.4A<>	FBADOS5	2	560HM
3.4A<> 3.4A<>	FBADOS5*	2	560HM
3.4A<> 3.4A<>	FBADOS6	2	560HM
3.4A<> 3.4A<>	FBADOS6*	2	560HM
3.4A<> 3.4A<>	FBADOS7	2	560HM
3.4A<> 3.4A<>	FBADOS7*	2	560HM





4.1A< 3.3D>	FBA_A<12..0>	2	560HM
4.1A< 3.3D>	FBA_A<5..2>	2	560HM
4.2A< 3.3D>	FBA_BA0	2	560HM
4.2A< 3.3D>	FBA_BA1	2	560HM
4.2A< 3.3D>	FBA_CKE	2	560HM
4.2A< 3.3D>	FBA_BA2	2	560HM
4.1A< 3.3D>	FBA_RAS*	2	560HM
4.1A< 3.4D>	FBA_CAS*	2	560HM
4.1A< 3.3D>	FBA_WE*	2	560HM
4.1A< 3.3D>	FBA_CS0*	2	560HM
4.1A< 3.3D>	FBA_CS1*	2	560HM
4.4A<> 3.1A<>	FBAD<63..0>	2	500HM
4.4A< 3.3A>	FBADOM<7..0>	2	500HM
4.2A< 3.5D>	FBA_ODT	2	560HM

PAGE 5) MEMORY PARTITION C





PAGE 6) MEMORY DECOUPLING CAPS

DECOUPLING CAPS FOR MEMORYS (PARTION A AND PARTION C)




ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	600-10555-0001-000 A		
ID	p555_a00	PAGE	6 OF 18
NAME	myan	DATE	21-DEC-2006




	INV_NET_NAME	INV_IMPEDANCE	INV_CRITICAL_NET
OUT	XTALOUT	50OHM	1
IN	XTALIN	50OHM	1
11.2B< 7.4F>	XTALOUTBUFF	50OHM	1
11.2E> 7.4C<	SSFOUT	50OHM	1



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.







MXM CONNECTOR

CN1  
CON J1001\_X16\_EDGE  
(N, NON)PHY(-X16, -HE)\_SLI  
NPHY-X16\_SLI  
NO STUFF

I/O - LVDS, DVI, VGA, TV



PLACE THESE COMPONENTS TO ISOLATE  
2 TYPE SIGNALS AND BALANCE THE LOAD  
OF THE DIFF PAIR



NVIDIA CORPORATION


2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA





NV_PN	600-10555-0001-000 A		
ID	p555_a00	PAGE	9 OF 18
NAME	myan	DATE	21-DEC-2006



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.




G1		G84-600-A1	
BG4820		CHANGED	
14/14 _GND_			
AA12	GND	GND	K10
AA2	GND	GND	K23
AA21	GND	GND	K29
AA31	GND	GND	K4
AB27	GND	GND	L27
AB6	GND	GND	L6
AC10	GND	GND	M12
AC23	GND	GND	M2
AC28	GND	GND	M31
AC4	GND	GND	N15
AD16	GND	GND	N18
AD17	GND	GND	N29
AD2	GND	GND	M4
AD31	GND	GND	P15
AE17	GND	GND	P18
AE27	GND	GND	P27
AE6	GND	GND	P6
AF11	GND	GND	R13
AF26	GND	GND	R14
AF29	GND	GND	R15
AF4	GND	GND	R18
AF7	GND	GND	R19
AG10	GND	GND	R2
AG11	GND	GND	R20
AG14	GND	GND	R31
AG15	GND	GND	T16
AG19	GND	GND	T17
AG2	GND	GND	T24
AG22	GND	GND	T29
AG31	GND	GND	T4
AG8	GND	GND	U16
AH24	GND	GND	U17
AJ10	GND	GND	U24
AJ13	GND	GND	U29
AJ16	GND	GND	U8
AJ17	GND	GND	V13
AJ20	GND	GND	V14
AJ23	GND	GND	V15
AJ26	GND	GND	V18
AJ29	GND	GND	V19
AJ4	GND	GND	V2
AJ7	GND	GND	V20
AK2	GND	GND	V31
AK28	GND	GND	W15
AK31	GND	GND	W18
AL11	GND	GND	W27
AL14	GND	GND	W6
AL19	GND	GND	Y15
AL22	GND	GND	Y18
AL25	GND	GND	Y29
AL3	GND	GND	Y4
AL6	GND	GND	AL10
AL9	GND	GND	AM10
AM13	GND	GND	AG13
AM16	GND	GND	
AM17	GND	GND	
AM20	GND	GND	
AM23	GND	GND	
AM26	GND	GND	
AM29	GND	GND	
B12	GND		
B15	GND		
B18	GND		
B21	GND		
B24	GND		
B27	GND		
B3	GND		
B30	GND		
B6	GND		
B9	GND		
C2	GND		
C31	GND		
D10	GND		
D13	GND		
D16	GND		
D17	GND		
D20	GND		
D23	GND		
D26	GND		
D29	GND		
D4	GND		
D7	GND		
F11	GND		
F14	GND		
F19	GND		
F2	GND		
F22	GND		
F25	GND		
F31	GND		
F8	GND		
G26	GND		
G29	GND		
G4	GND		
G7	GND		
H27	GND		
H6	GND		
J16	GND		
J17	GND		
J2	GND		
J31	GND		



NVVDD=1V  
 APPROX. 20A @ 500MHZ  
 INPUT CURRENT RMS = 6.8A @ 7.5V INPUT  
 OUTPUT PEAK TO PEAK CURRENT = 3A @ 22V INPUT  
 SWITCHING FREQ. = 275KHZ



G84M	RTop	RBot	GPI05
1.1V	3.01K	4.42K    19.6K	High
1.0V	3.01K	4.42K	Low

<b>NVI DI A CORPORATI ON</b> 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA				
<b>NV_PN</b>		600-10555-0001-000 A		
<b>ID</b>	p555_a00	<b>PAGE</b>	13 OF 18	
<b>NAME</b>	myan	<b>DATE</b>	21-DEC-2006	

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

[illegible]

US  
APL5913  
SO8P  
COMMON

1V5RUN 5V5RUN

C12 1uF 6.3V 10% XSR 0402 COMMON

C10 1uF 6.3V 10% XSR 0402 COMMON

13.2B< 11.2B< 9.4A< 8.4A<

LN RUNPMWOK SNN\_POK

VCNTL 3 VOUT 4 VOUT 3 VIN 5 EN 8 POK 7 FB 2

APPROX. MAX OUTPUT CURRENT = 2A

C20 470PF 16V 10% X7R 0402 COMMON


R34 511 1% 0402 COMMON

R32 1K 1% 0402 COMMON


C17 4.7UF 6.3V 10% XSR 0603 COMMON

P5V1V2

Vout = Vref \* (1 + Rtop / Rbot)  
1.209V = 0.8V \* (1 + 511 / 1.02k)

<b>NVI DI A CORPORATI ON</b> 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA				
<b>NV_CN</b>		<b>600-10555-0001-000 A</b>		
<b>ID</b>	<b>p555_a00</b>	<b>PAGE</b>	<b>14 OF 18</b>	
<b>NAME</b>	<b>myan</b>	<b>DATE</b>	<b>21-DEC-2006</b>	

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.



RAM\_CFG\_0

RAM\_CFG\_1

RAM\_CFG\_2

RAM\_CFG\_3

PCI\_DEVID\_3

PEX\_PLL\_EN\_TERM100

PCI\_DEVID\_EXT

MIOA\_EN\_3\_3V




3GIO\_PADCFG\_LUT\_ADR[0]

SLOT\_CLOCK\_CONFIGURATION

RAM\_CFG[3:0]

MS\_0000: 16Mx16 DDR2 128bi t SDRAM, ELPI DA.  
MS\_0001: 16Mx16 DDR2 128bi t SDRAM, SAMSUNG, MICRON.  
MS\_0010: 16Mx16 DDR2 128bi t SDRAM, INFINEON.  
MS\_0011: 16Mx16 DDR2 128bi t SDRAM, HYNIX.  
MS\_0100: 32Mx16 DDR2 128bi t SDRAM, ELPI DA.  
MS\_0101: 32Mx16 DDR2 128bi t SDRAM, SAMSUNG, MICRON.  
MS\_0110: 32Mx16 DDR2 128bi t SDRAM, INFINEON.  
MS\_0111: 32Mx16 DDR2 128bi t SDRAM, HYNIX.

MS\_0: DEVICE ID = 0x0407, G84M-600.  
MS\_1: DEVICE ID = 0x0408: G84M-700  
MS\_1: DEVICE ID = 0x0428: G86M-700




A		B		C		D		E		F		G		H	
1		Title: Basenet Report Desig: p555_a00 Date: Nov 30 11:00:17 2006  Base nets and synonyms for p407.lib.p555_A00(=p407.lib.p555_a00(sch_1)) Base Signal Location([Zone][dir])  1VBRUN 9.1G 2VSRUN 9.1G 3VSRUN 9.1G 5VRUN 9.1G BXTALOUT 7.40 CLK_VDD 11.2C DACA_BLUE 7.2F> 9.3B< DACA_GREEN 7.1F> 9.3B< DACA_HSYNC 7.1F> 9.3B< DACA_RED 7.1F> 9.3B< DACA_RSET 7.1C DACA_VDD 7.1C DACA_VREF 7.1C 7.4H DACA_VSYNC 7.1F> 9.3B< DACB_BLUE 7.3F> 9.3B< DACB_GREEN 7.2F> 9.2B< DACB_RED 7.2F> 9.2B< DACB_RSET 7.2C DACB_VDD 7.2C DACB_VREF 7.2C 7.4H DACC_VDD 7.3C DAC_REF_FB 14.4G DAC_VREF 7.4G< 14.4H> DVI_B_EN* 8.4B DVI_A_HPD 9.2B> 10.3H< DVI_B_EN* 8.4B DVI_B_HPD 9.2B> 10.3H< FBAD<0> 3.1A 4.4B FBAD<63..0> 3.1A<> 4.4A<> 4.5F<> FBAD<1> 3.1A 4.4B FBAD<2> 3.1A 4.4B FBAD<3> 3.1A 4.4B FBAD<4> 3.1A 4.4B FBAD<5> 3.1A 4.4B FBAD<6> 3.1A 4.4B FBAD<7> 3.1A 4.4B FBAD<8> 3.1A 4.4C FBAD<9> 3.1A 4.4C FBAD<10> 3.1A 4.4C FBAD<11> 3.1A 4.4C FBAD<12> 3.1A 4.4C FBAD<13> 3.1A 4.4C FBAD<14> 3.1A 4.4C FBAD<15> 3.1A 4.4C FBAD<16> 3.1A 4.4C FBAD<17> 3.2A 4.4D FBAD<18> 3.2A 4.4D FBAD<19> 3.2A 4.4D FBAD<20> 3.2A 4.4D FBAD<21> 3.2A 4.4D FBAD<22> 3.2A 4.4D FBAD<23> 3.2A 4.4D FBAD<24> 3.2A 4.4D FBAD<25> 3.2A 4.4D FBAD<26> 3.2A 4.4D FBAD<27> 3.2A 4.4D FBAD<28> 3.2A 4.4D FBAD<29> 3.2A 4.4D FBAD<30> 3.2A 4.4D FBAD<31> 3.2A 4.4D FBAD<32> 3.2A 4.5B FBAD<33> 3.2A 4.5B FBAD<34> 3.2A 4.5B FBAD<35> 3.2A 4.5B FBAD<36> 3.2A 4.5B FBAD<37> 3.2A 4.5B FBAD<38> 3.2A 4.5B FBAD<39> 3.2A 4.5B FBAD<40> 3.2A 4.5C FBAD<41> 3.2A 4.5C FBAD<42> 3.2A 4.5C FBAD<43> 3.2A 4.5C FBAD<44> 3.2A 4.5C FBAD<45> 3.2A 4.5C FBAD<46> 3.2A 4.5C FBAD<47> 3.3A 4.5D FBAD<48> 3.3A 4.5D FBAD<49> 3.3A 4.5D FBAD<50> 3.3A 4.5D FBAD<51> 3.3A 4.5D FBAD<52> 3.3A 4.5D FBAD<53> 3.3A 4.5D FBAD<54> 3.3A 4.5D FBAD<55> 3.3A 4.5D FBAD<56> 3.3A 4.5D FBAD<57> 3.3A 4.5D FBAD<58> 3.3A 4.5D  FBAD<59> 3.3A 4.5D FBAD<60> 3.3A 4.5D FBAD<61> 3.3A 4.5D FBAD<62> 3.3A 4.5D FBAD<63> 3.3A 4.5D FBADOM<0> 3.3A 4.4B FBADOM<7..0> 3.3A> 4.4A< 4.5F< FBADOM<1> 3.3A 4.4C FBADOM<2> 3.3A 4.4D FBADOM<3> 3.3A 4.4D FBADOM<4> 3.3A 4.5B FBADOM<5> 3.3A 4.5C FBADOM<6> 3.3A 4.5D FBADOM<7> 3.3A 4.5D FBADOS0 3.3A<> 4.4B 4.4F<> FBADOS0* 3.4A<> 4.4B 4.4F<> FBADOS1 3.4A<> 4.4C 4.4F<> FBADOS1* 3.4A<> 4.4C 4.4F<> FBADOS2 3.4A<> 4.4D 4.4F<> FBADOS2* 3.4A<> 4.4D 4.4F<> FBADOS3 3.4A<> 4.4D 4.4F<> FBADOS3* 3.4A<> 4.4D 4.4F<> FBADOS4 3.4A<> 4.4F<> 4.5B FBADOS4* 3.4A<> 4.4F<> 4.5B FBADOS5 3.4A<> 4.4F<> 4.5C FBADOS5* 3.4A<> 4.4F<> 4.5C FBADOS6 3.4A<> 4.4F<> 4.5D FBADOS6* 3.4A<> 4.4F<> 4.5D FBADOS7 3.4A<> 4.4F<> 4.5D FBADOS7* 3.4A<> 4.4F<> 4.5D FBA_A<0> 3.3C 4.1A 4.1C 4.1E 4.1G FBA_A<12..0> 3.3D> 4.1A< 4.4F< FBA_A<1> 3.3C 4.1A 4.1C 4.1E 4.1G FBA_A<2> 3.3C 4.1A 4.1C FBA_A<3> 3.3C 4.1A 4.1C FBA_A<4> 3.3C 4.1A 4.1C FBA_A<5> 3.3C 4.1A 4.1C FBA_A<6> 3.3C 4.1A 4.1C 4.1E 4.1G FBA_A<7> 3.3C 4.1A 4.1C 4.1E 4.1G FBA_A<8> 3.3C 4.1A 4.1C 4.1E 4.1G FBA_A<9> 3.3C 4.2A 4.2C 4.2E 4.2G FBA_A<10> 3.3C 4.2A 4.2C 4.2E 4.2G FBA_A<11> 3.3C 4.2A 4.2C 4.2E 4.2G FBA_A<12> 3.3C 4.2A 4.2C 4.2E 4.2G FBA_BAO 3.3D> 4.2A< 4.2C 4.2E 4.2G 4.4F< FBA_BA1 3.3D> 4.2A< 4.2C 4.2E 4.2G 4.4F< FBA_BA2 3.3D> 4.2A< 4.2C 4.2E 4.2G 4.4F< FBA_CAS* 3.4D> 4.1A< 4.1C 4.1E 4.1G 4.5F< FBA_CKE 3.3D> 4.2A< 4.2C 4.2E 4.2G 4.4F< FBA_CLK0 3.4D> 4.2A 4.2C 4.3A< 4.4F< FBA_CLK0* 3.4D> 4.2A 4.2C 4.3C< 4.4F< FBA_CLK0_TERM 4.3B FBA_CLK1 3.4D> 4.2E 4.2G 4.3C< 4.4F< FBA_CLK1* 3.4D> 4.2E 4.2G 4.3E< 4.4F< FBA_CLK1_TERM 4.3D FBA_CSO* 3.3D> 4.1A< 4.1C 4.1E 4.1C 4.5F< FBA_CS1* 4.5F< FBA_ODT 3.5D> 4.2A< 4.2C 4.2E 4.2G 4.5F< FBA_ODT_GPU 3.1G> 3.4C 3.5C FBA_PLLA_VDD_GPU 3.4C FBA_RAS* 3.3D> 4.1A< 4.1C 4.1E 4.1G 4.4F< FBA_RESET 4.1G 4.4F< FBA_VREF1 4.2B 4.3F< FBA_VREF2 4.2F 4.3F< FBA_VREF3 4.2D 4.3F< FBA_VREF4 4.2H 4.3F< FBA_WE* 3.3D> 4.1A< 4.1C 4.1E 4.1G 4.4F< FBB_A<2> 3.3C 4.1E 4.1G FBB_A<5..2> 3.3D> 4.1A< 4.4F< FBB_A<3> 3.3C 4.1E 4.1G FBB_A<4> 3.3C 4.1E 4.1G FBB_A<5> 3.3C 4.1E 4.1G FBCAL_PD 3.4G FBCAL_PU 3.4G  FBCAL_TERM 3.5G FBCD<0> 3.1E 5.4B FBCD<63..0> 3.1E<> 5.4A<> 5.5F<> FBCD<1> 3.1E 5.4B FBCD<2> 3.1E 5.4B FBCD<3> 3.1E 5.4B FBCD<4> 3.1E 5.4B FBCD<5> 3.1E 5.4B FBCD<6> 3.1E 5.4B FBCD<7> 3.1E 5.4B FBCD<8> 3.1E 5.4C FBCD<9> 3.1E 5.4C FBCD<10> 3.1E 5.4C FBCD<11> 3.1E 5.4C FBCD<12> 3.1E 5.4C FBCD<13> 3.1E 5.4C FBCD<14> 3.1E 5.4C FBCD<15> 3.1E 5.4C FBCD<16> 3.1E 5.4D FBCD<17> 3.2E 5.4D FBCD<18> 3.2E 5.4D FBCD<19> 3.2E 5.4D FBCD<20> 3.2E 5.4D FBCD<21> 3.2E 5.4D FBCD<22> 3.2E 5.4D FBCD<23> 3.2E 5.4D FBCD<24> 3.2E 5.4D FBCD<25> 3.2E 5.4D FBCD<26> 3.2E 5.4D FBCD<27> 3.2E 5.4D FBCD<28> 3.2E 5.4D FBCD<29> 3.2E 5.4D FBCD<30> 3.2E 5.4D FBCD<31> 3.2E 5.4D FBCD<32> 3.2E 5.5B FBCD<33> 3.2E 5.5B FBCD<34> 3.2E 5.5B FBCD<35> 3.2E 5.5B FBCD<36> 3.2E 5.5B FBCD<37> 3.2E 5.5B FBCD<38> 3.2E 5.5B FBCD<39> 3.2E 5.5B FBCD<40> 3.2E 5.5C FBCD<41> 3.2E 5.5C FBCD<42> 3.2E 5.5C FBCD<43> 3.2E 5.5C FBCD<44> 3.2E 5.5C FBCD<45> 3.2E 5.5C FBCD<46> 3.2E 5.5C FBCD<47> 3.3E 5.5C FBCD<48> 3.3E 5.5D FBCD<49> 3.3E 5.5D FBCD<50> 3.3E 5.5D FBCD<51> 3.3E 5.5D FBCD<52> 3.3E 5.5D FBCD<53> 3.3E 5.5D FBCD<54> 3.3E 5.5D FBCD<55> 3.3E 5.5D FBCD<56> 3.3E 5.5D FBCD<57> 3.3E 5.5D FBCD<58> 3.3E 5.5D FBCD<59> 3.3E 5.5D FBCD<60> 3.3E 5.5D FBCD<61> 3.3E 5.5D FBCD<62> 3.3E 5.5D FBCD<63> 3.3E 5.5D FBCDOM<0> 3.3E 5.4B FBCDOM<7..0> 3.3E> 5.4A< 5.5F< FBCDOM<1> 3.3E 5.4C FBCDOM<2> 3.3E 5.4D FBCDOM<3> 3.3E 5.4D FBCDOM<4> 3.3E 5.5B FBCDOM<5> 3.3E 5.5C FBCDOM<6> 3.3E 5.5D FBCDOM<7> 3.3E 5.5D FBCDOS0 3.3E<> 5.4B 5.4F<> FBCDOS0* 3.4E<> 5.4B 5.4F<> FBCDOS1 3.4E<> 5.4C 5.4F<> FBCDOS1* 3.4E<> 5.4C 5.4F<> FBCDOS2 3.4E<> 5.4D 5.4F<> FBCDOS2* 3.4E<> 5.4D 5.4F<> FBCDOS3 3.4E<> 5.4D 5.4F<> FBCDOS3* 3.4E<> 5.4D 5.4F<> FBCDOS4 3.4E<> 5.4F<> 5.5B FBCDOS4* 3.4E<> 5.4F<> 5.5B FBCDOS5 3.4E<> 5.4F<> 5.5C FBCDOS5* 3.4E<> 5.4F<> 5.5C FBCDOS6 3.4E<> 5.4F<> 5.5D FBCDOS6* 3.4E<> 5.4F<> 5.5D FBCDOS7 3.4E<> 5.4F<> 5.5D FBCDOS7* 3.4E<> 5.4F<> 5.5D FBC_A<0> 3.3G 5.1A 5.1C 5.1E 5.1G FBC_A<2> 3.3G 5.1A 5.1C FBC_A<3> 3.3G 5.1A 5.1C FBC_A<4> 3.3G 5.1A 5.1C FBC_A<5> 3.3G 5.1A 5.1C FBC_A<6> 3.3G 5.1A 5.1C 5.1E 5.1G FBC_A<7> 3.3G 5.1A 5.1C 5.1E 5.1G FBC_A<8> 3.3G 5.1A 5.1C 5.1E 5.1G FBC_A<9> 3.3G 5.1A 5.1C 5.1E 5.1G FBC_A<10> 3.3G 5.1A 5.1C 5.1E 5.1G FBC_A<11> 3.3G 5.1A 5.1C 5.1E 5.1G FBC_A<12> 3.3G 5.2A 5.2C 5.2E 5.2G FBC_BAO 3.3H> 5.2A< 5.2C 5.2E 5.2G 5.4F< FBC_BA1 3.3H> 5.2A< 5.2C 5.2E 5.2G 5.4F< FBC_BA2 3.3H> 5.2A< 5.2C 5.2E 5.2G 5.4F< FBC_CAS* 3.4H> 5.1A< 5.1C 5.1E 5.1G 5.5F< FBC_CKE 3.3H> 5.2A< 5.2C 5.2E 5.2G 5.4F< FBC_CLK0 3.4H> 5.2A 5.2C 5.3A< 5.3F< FBC_CLK0* 3.4H> 5.2A 5.2C 5.3B< 5.4F< FBC_CLK0_TERM 5.3B FBC_CLK1 3.4H> 5.2E 5.2G 5.3C< 5.4F< FBC_CLK1* 3.4H> 5.2E 5.2G 5.3E< 5.4F< FBC_CLK1_TERM 5.3D FBC_CSO* 3.3H> 5.1A< 5.1C 5.1E 5.1G 5.5F< FBC_CS1* 5.5F< FBC_ODT 3.5D> 5.2A< 5.2C 5.2E 5.2G 5.5F< FBC_ODT_GPU 3.1G> 3.4G 3.5C FBC_PLLA_VDD 3.4G FBC_RAS* 3.3H> 5.1A< 5.1C 5.1E 5.1G 5.5F< FBC_RESET 3.1G> 3.3G 3.5C FBC_VREF1 5.2B 5.3F< FBC_VREF2 5.2F 5.3F< FBC_VREF3 5.2D 5.3F< FBC_VREF4 5.2H 5.3F< FBC_WE* 3.3H> 5.1A< 5.1C 5.1E 5.1G 5.5F< FBD_A<2> 3.3G 5.1E 5.1G FBD_A<5..2> 3.3H> 5.1A< 5.4F< FBD_A<3> 3.3G 5.1E 5.1G FBD_A<4> 3.3G 5.1E 5.1G FBD_A<5> 3.3G 5.1E 5.1G FBVDD0 14.1G FB_BOOT 14.2C FB_BOOTC 14.2D FB_COMP 14.3B FB_COMP1 14.3C FB_DH 14.2C FB_DL 14.2C FB_FB 14.3D FB_FSET 14.2B FB_ISEN 14.2C FB_PHASE 14.2C FB_PWRGOOD 8.2A< 14.2A> FB_SNUBBER 14.2E FB_VCC 14.2B FB_VREF1 3.5A FB_VREF2 3.5E GPI_O0_DVI_A_HPD 10.3D GPI_O1_DVI_B_HPD 8.4A< 10.3F> GPI_O2_BL_PWM 9.3B< 10.3F> GPI_O3_PPEN 9.3B< 10.3F> GPI_O3_PPEN_GPU 10.3D GPI_O4_BLEN 9.3B< 10.3F> GPI_O4_BLEN_GPU 10.3D GPI_O5_NVDDOCTL1 10.3F> 13.4B< GPI_O6_NVDDOCTL1 10.3F> 13.4B< GPI_O8_THERM_ALERT* 10.3D GPI_O_AC_BATT* 9.4B> 10.3F< GPI_O_SLI_SYNC 9.3H<> 10.3F<> I2CA_SCL 7.1D I2CA_SCL_R 7.1F> 9.3B< I2CA_SDA 7.1D I2CA_SDA_R 7.1F<> 9.3B<> I2CB_SCL 7.3D I2CB_SCL_R 7.3G> 9.2B< I2CB_SDA 7.3D I2CB_SDA_R 7.3G<> 9.2B<> I2CC_SCL 10.3D I2CC_SCL_R 9.4B< 10.3F> 11.2B< I2CC_SDA 10.3D I2CC_SDA_R 9.4B<> 10.3F<> 11.2B<> 11.4C I2CH_SCL 11.4C I2CH_SDA 11.4C I2PABI_OVDD 8.2D I2PABPLLVD0 8.1D I2PABRSET 8.1D I2PATXC 8.1H> 9.4G< I2PATXC* 8.1H> 9.4G< I2PATX00 8.1H> 9.4G< I2PATX00* 8.1H> 9.4G< I2PATX01 8.1H> 9.4G< I2PATX01* 8.1H> 9.4G< I2PATX02 8.2H> 9.4G< I2PATX02* 8.2H> 9.4G< I2PATX03 8.2H> 9.4G< I2PATX03* 8.2H> 9.4G< I2PBTXC 8.2H> 9.4G< I2PBTXC* 8.2H> 9.4G< I2PBTXD4 8.2H> 9.3G< I2PBTXD5 8.2H> 9.3G< I2PBTXD6 8.2H> 9.4G< I2PBTXD7 8.2H> 9.4G< I2PCDBRSET 8.3D I2PCDPLLVD0 8.3D I2PCTX 8.3H> 9.2G< I2PCTX* 8.3H> 9.2G< I2PCTX00 8.3H> 9.2G< I2PCTX00* 8.3H> 9.2G< I2PCTX01 8.3H> 9.2G< I2PCTX01* 8.3H> 9.2G< I2PCTX02 8.4H> 9.2G< I2PCTX02* 8.4H> 9.2G< I2PCTX_OVDD 8.4D I2PDTXC 8.4H> 9.3G< I2PDTXC* 8.4H> 9.3G< I2PDTX03 8.4H> 9.2G< I2PDTX03* 8.4H> 9.2G< I2PDTX04 8.4H> 9.2G< I2PDTX04* 8.4H> 9.2G< I2PDTX05 8.4H> 9.2G< I2PDTX05* 8.4H> 9.2G< I2PD_OVDD 8.4D JTAG_TCLK 10.3B JTAG_TDI 10.3B JTAG_TDO 10.3B JTAG_TMS 10.3B JTAG_TRST 10.3B LVDS_OVDD 8.2B MI_OACAL_PD_VDDQ 12.2C MI_OACAL_PU_GND 12.2C MI_OA_VDD0 12.1C MI_OA_VREF 12.2C MI_OB_CTL3 12.4F< 15.2C 15.4B> M_GPI_O8_SLOWDOWN* 10.2C M_THERM_ALERT* 10.2C NVCTLQ_R 13.4D NVCTL1_R 13.4D NVDD 13.1G NVDDOCTL0 13.4D NVDDOCTL1 13.4C NVDDOCTL1* 2.3G> 13.3G< NVDDO_SENSE 13.3F NVDDO_SENSE_FB 13.2C NV_BOOTC 13.2D NV_COMP 13.2C NV_COMP1 13.3C NV_DH 13.2C NV_DL 13.2C NV_FB 13.3D NV_FSET 13.2B NV_ISEN 13.2C NV_PHASE 13.2C NV_PWRGOOD 10.2F< 13.2B> 14.2A< NV_SNUBBER 13.2F NV_VCC 13.2B PCI_DEV1D3 12.4F< 15.2C 15.4B> PEX1V2 14.1G PEX1V2_FB 14.4D PEX_PLLDVDD 2.4F PEX_RCLK 2.2E PEX_RCLK* 2.2E PEX_RST 2.1D PEX_RX0 2.2E PEX_RX0* 2.2E PEX_RX1 2.2E PEX_RX1* 2.2E PEX_RX2 2.2E PEX_RX2* 2.2E PEX_RX3 2.3E PEX_RX3* 2.3E PEX_RX4 2.3E PEX_RX4* 2.3E PEX_RX5 2.3E PEX_RX5* 2.3E PEX_RX6 2.3E PEX_RX6* 2.3E PEX_RX7 2.3E PEX_RX7* 2.3E PEX_RX8 2.4E PEX_RX8* 2.4E PEX_RX9 2.4E PEX_RX9* 2.4E PEX_RX10 2.4E PEX_RX10* 2.4E PEX_RX11 2.4E PEX_RX11* 2.4E PEX_RX12 2.4E PEX_RX12* 2.4E PEX_RX13 2.5E PEX_RX13* 2.5E PEX_RX14 2.5E PEX_RX14* 2.5E PEX_RX15 2.5E PEX_RX15* 2.5E PEX_RX16 2.5E PEX_RX16* 2.5E PEX_RX17 2.5E PEX_RX17* 2.5E PEX_RX18 2.5E PEX_RX18* 2.5E PEX_RX19 2.5E PEX_RX19* 2.5E PEX_RX20 2.5E PEX_RX20* 2.5E PEX_RX21 2.5E PEX_RX21* 2.5E PEX_RX22 2.5E PEX_RX22* 2.5E PEX_RX23 2.5E PEX_RX23* 2.5E PEX_RX24 2.5E PEX_RX24* 2.5E PEX_RX25 2.5E PEX_RX25* 2.5E PEX_RX26 2.5E PEX_RX26* 2.5E PEX_RX27 2.5E PEX_RX27* 2.5E PEX_RX28 2.5E PEX_RX28* 2.5E PEX_RX29 2.5E PEX_RX29* 2.5E PEX_RX30 2.5E PEX_RX30* 2.5E PEX_RX31 2.5E PEX_RX31* 2.5E PEX_RX32 2.5E PEX_RX32* 2.5E PEX_RX33 2.5E PEX_RX33* 2.5E PEX_RX34 2.5E PEX_RX34* 2.5E PEX_RX35 2.5E PEX_RX35* 2.5E PEX_RX36 2.5E PEX_RX36* 2.5E PEX_RX37 2.5E PEX_RX37* 2.5E PEX_RX38 2.5E PEX_RX38* 2.5E PEX_RX39 2.5E PEX_RX39* 2.5E PEX_RX40 2.5E PEX_RX40* 2.5E PEX_RX41 2.5E PEX_RX41* 2.5E PEX_RX42 2.5E PEX_RX42* 2.5E PEX_RX43 2.5E PEX_RX43* 2.5E PEX_RX44 2.5E PEX_RX44* 2.5E PEX_RX45 2.5E PEX_RX45* 2.5E PEX_RX46 2.5E PEX_RX46* 2.5E PEX_RX47 2.5E PEX_RX47* 2.5E PEX_RX48 2.5E PEX_RX48* 2.5E PEX_RX49 2.5E PEX_RX49* 2.5E PEX_RX50 2.5E PEX_RX50* 2.5E PEX_RX51 2.5E PEX_RX51* 2.5E PEX_RX52 2.5E PEX_RX52* 2.5E PEX_RX53 2.5E PEX_RX53* 2.5E PEX_RX54 2.5E PEX_RX54* 2.5E PEX_RX55 2.5E PEX_RX55* 2.5E PEX_RX56 2.5E PEX_RX56* 2.5E PEX_RX57 2.5E PEX_RX57* 2.5E PEX_RX58 2.5E PEX_RX58* 2.5E PEX_RX59 2.5E PEX_RX59* 2.5E PEX_RX60 2.5E PEX_RX60* 2.5E PEX_RX61 2.5E PEX_RX61* 2.5E PEX_RX62 2.5E PEX_RX62* 2.5E PEX_RX63 2.5E PEX_RX63* 2.5E PEX_RX64 2.5E PEX_RX64* 2.5E PEX_RX65 2.5E PEX_RX65* 2.5E PEX_RX66 2.5E PEX_RX66* 2.5E PEX_RX67 2.5E PEX_RX67* 2.5E PEX_RX68 2.5E PEX_RX68* 2.5E PEX_RX69 2.5E PEX_RX69* 2.5E PEX_RX70 2.5E PEX_RX70* 2.5E PEX_RX71 2.5E PEX_RX71* 2.5E PEX_RX72 2.5E PEX_RX72* 2.5E PEX_RX73 2.5E PEX_RX73* 2.5E PEX_RX74 2.5E PEX_RX74* 2.5E PEX_RX75 2.5E PEX_RX75* 2.5E PEX_RX76 2.5E PEX_RX76* 2.5E PEX_RX77 2.5E PEX_RX77* 2.5E PEX_RX78 2.5E PEX_RX78* 2.5E PEX_RX79 2.5E PEX_RX79* 2.5E PEX_RX80 2.5E PEX_RX80* 2.5E PEX_RX81 2.5E PEX_RX81* 2.5E PEX_RX82 2.5E PEX_RX82* 2.5E PEX_RX83 2.5E PEX_RX83* 2.5E PEX_RX84 2.5E PEX_RX84* 2.5E PEX_RX85 2.5E PEX_RX85* 2.5E PEX_RX86 2.5E PEX_RX86* 2.5E PEX_RX87 2.5E PEX_RX87* 2.5E PEX_RX88 2.5E PEX_RX88* 2.5E PEX_RX89 2.5E PEX_RX89* 2.5E PEX_RX90 2.5E PEX_RX90* 2.5E PEX_RX91 2.5E PEX_RX91* 2.5E PEX_RX92 2.5E PEX_RX92* 2.5E PEX_RX93 2.5E PEX_RX93* 2.5E PEX_RX94 2.5E PEX_RX94* 2.5E PEX_RX95 2.5E PEX_RX95* 2.5E PEX_RX96 2.5E PEX_RX96* 2.5E PEX_RX97 2.5E PEX_RX97* 2.5E PEX_RX98 2.5E PEX_RX98* 2.5E PEX_RX99 2.5E PEX_RX99* 2.5E PEX_RX100 2.5E PEX_RX100* 2.5E PEX_RX101 2.5E PEX_RX101* 2.5E PEX_RX102 2.5E PEX_RX102* 2.5E PEX_RX103 2.5E PEX_RX103* 2.5E PEX_RX104 2.5E PEX_RX104* 2.5E PEX_RX105 2.5E PEX_RX105* 2.5E PEX_RX106 2.5E PEX_RX106* 2.5E PEX_RX107 2.5E PEX_RX107* 2.5E PEX_RX108 2.5E PEX_RX108* 2.5E PEX_RX109 2.5E PEX_RX109* 2.5E PEX_RX110 2.5E PEX_RX110* 2.5E PEX_RX111 2.5E PEX_RX111* 2.5E PEX_RX112 2.5E PEX_RX112* 2.5E PEX_RX113 2.5E PEX_RX113* 2.5E PEX_RX114 2.5E PEX_RX114* 2.5E PEX_RX115 2.5E PEX_RX115* 2.5E PEX_RX116 2.5E PEX_RX116* 2.5E PEX_RX117 2.5E PEX_RX117* 2													



A		B	C	D	E	F	G	H								
1	<div>SNN_G3_RFU1111. 4A SNN_G3_RFU1211. 4A SNN_G3_RFU1311. 4A SNN_G3_RFU1411. 4A SNN_G3_RFU1511. 4A SNN_G3_RFU1611. 4A SNN_GND_SENSE2. 3F SNN_GPI 0710. 3D SNN_GPI 0910. 3D SNN_GPI 01010. 3D SNN_GPI 01310. 3D SNN_GPI 01410. 3D SNN_GPU_AG122. 1D SNN_GPU_AH132. 2D SNN_HDCP_ROM11. 4D SNN_I_FPABVPROBE8. 1D SNN_I_FPCDVPROBE8. 3D SNN_MI_OACLKOUT*12. 2E SNN_MI_OA_M512. 2E SNN_MI_OBCAL_PD_VDD12. 3C 0 SNN_MI_OBCAL_PU_GND12. 3C SNN_MI_OBD&lt;2&gt;12. 3E SNN_MI_OBD&lt;3&gt;12. 3E SNN_MI_OBD&lt;4&gt;12. 3E SNN_MI_OBD&lt;5&gt;12. 3E SNN_MI_OBD&lt;6&gt;12. 3E SNN_MI_OBD&lt;7&gt;12. 3E SNN_MI_OB_CLKOUT12. 4E SNN_MI_OB_CLKOUT*12. 4E SNN_MI_OB_DE12. 4E SNN_MI_OB_HSYNC12. 4E SNN_MI_OB_VREF12. 4C SNN_MI_OB_VSYNC12. 4E SNN_MSTRAPSELO11. 3A SNN_MSTRAPSEL111. 3A SNN_MSTRAPSEL211. 3A SNN_MSTRAPSEL311. 3A SNN_POK14. 4C SNN_R3_M14. 2A SNN_R3_M24. 2C SNN_R3_M34. 2E SNN_R3_M44. 2G SNN_R3_M55. 2A SNN_R3_M65. 2C SNN_R3_M75. 2E SNN_R3_M85. 2G SNN_R7_M14. 2A SNN_R7_M24. 2C SNN_R7_M34. 2E SNN_R7_M44. 2G SNN_R7_M55. 2A SNN_R7_M65. 2C SNN_R7_M75. 2E SNN_R7_M85. 2C SNN_R8_M14. 2A SNN_R8_M24. 2C SNN_R8_M34. 2E SNN_R8_M44. 2G SNN_R8_M55. 2A SNN_R8_M65. 2C SNN_R8_M75. 2E SNN_R8_M85. 2G SNN_ROM_TYPE_O12. 3E SNN_STEREO11. 4C SNN_STRAP11. 3A SNN_THERMAL10. 3B SPDI_F9. 1G&gt; 9. 4C SPDI_F_IN2. 5G&lt; 9. 1G&gt; 9. 4B&gt; SSFOUT7. 4C&lt; 7. 5G&lt; 11. 2E&gt; SS_OUT11. 2C SS_REF11. 2C TESTMCLK11. 4C TESTMODE11. 4C THERM10. 3B THERM*10. 3B THERM_ALERT*9. 4B&lt; 10. 2F&gt; THERM_SCL10. 2B THERM_SDA10. 2B THERM_VDD10. 2C TMDSO_I_OVDD8. 4C TMDS_I_OVDD8. 4B XTALI_N7. 4C 7. 5G&lt; XTALOUT7. 4D 7. 5G&gt; XTALOUTBUFF7. 4F&gt; 7. 5G&gt; 11. 2B&lt;</div>															
	2															
		3														
			4													
				5												

A		B		C		D		E		F		G		H	
1	Title: Report Design: Date: 11:00:17 2006	Cref Part p555_a00 Nov 30	C521	[13. 2D]	C617	[2. 4G]	CN1	[2. 3B]	R35	[5. 2F]	R581	[15. 3D]			
			C522	[13. 2E]	C618	[2. 2H]	CN1	[9. 3D]	R36	[5. 2F]	R582	[14. 4G]			
2	C1	[2. 1A]	C523	[13. 4C]	C619	[2. 4G]	D1	[13. 2E]	R37	[13. 2F]	R583	[15. 2D]			
			C524	[14. 2B]	C620	[2. 2C]	D501	[14. 2E]	R38	[9. 4B]	R584	[15. 2C]			
3	C2	[7. 5E]	C525	[6. 4C]	C621	[2. 2G]	D502	[10. 3G]	R39	[4. 2E]	R585	[12. 2C]			
			C526	[6. 4D]	C622	[2. 2G]	D503	[10. 3G]	R40	[4. 3E]	R586	[7. 1E]			
4	C3	[2. 3A]	C527	[6. 2C]	C623	[2. 2H]	G1	[2. 3F]	R41	[14. 3F]	R587	[7. 1E]			
			C528	[4. 3H]	C624	[3. 2D]	G1	[3. 3B 3. 3F]	R42	[14. 3F]	R588	[15. 2C]			
5	C4	[11. 3F]	C529	[6. 2H]	C625	[2. 2D]	G1	[7. 1D 7. 2D 7. 4D]	R43	[14. 3B]	R589	[15. 2C]			
			C530	[6. 2D]	C626	[2. 4G]	G1	[7. 3D]	R44	[13. 2B]	R590	[15. 2C]			
6	C5	[10. 2D]	C531	[14. 3C]	C627	[2. 1G]	G1	[8. 4E 8. 2E]	R45	[14. 2E]	R591	[14. 4G]			
			C532	[14. 3C]	C628	[6. 2B]	G1	[10. 3C]	R46	[4. 2F]	R592	[12. 2C]			
7	C6	[7. 5C]	C533	[2. 2A]	C629	[2. 2C]	G1	[11. 4B 11. 3G]	R47	[4. 3B]	R593	[7. 3F]			
			C534	[13. 4D]	C630	[6. 2B]	G1	[12. 4D 12. 2D]	R48	[4. 3F]	R594	[10. 2B]			
8	C7	[10. 2B]	C535	[13. 2D]	C631	[2. 2G]	L1	[13. 2F]	R49	[4. 3A]	R595	[10. 2B]			
			C536	[2. 5D]	C632	[2. 2D]	L2	[14. 2E]	R50	[4. 3B]	R596	[7. 3F]			
9	C8	[6. 4F]	C537	[2. 5C]	C633	[2. 4G]	LB501	[3. 4D]	R501	[4. 3D]	R597	[7. 1F]			
			C538	[2. 5D]	C634	[3. 1C]	LB502	[2. 4H]	R502	[4. 3D]	R598	[7. 1F]			
10	C9	[6. 2B]	C539	[3. 4D]	C635	[2. 2G]	LB503	[3. 4H]	R503	[4. 3D]	R599	[15. 2C]			
			C540	[2. 5C]	C636	[2. 2G]	LB504	[7. 4B]	R504	[4. 2C]	R600	[10. 2A]			
11	C10	[14. 4C]	C541	[2. 1H]	C637	[2. 2H]	LB505	[8. 2C]	R505	[4. 3C]	R601	[10. 3G]			
			C542	[3. 5A]	C638	[2. 2G]	LB506	[7. 1B]	R506	[13. 2B]	R602	[10. 2D]			
12	C11	[6. 4F]	C543	[2. 5D]	C639	[2. 2G]	LB507	[8. 4C]	R507	[13. 2B]	R603	[10. 2D]			
			C544	[6. 2D]	C640	[2. 2C]	LB508	[8. 1C]	R508	[13. 3C]	R604	[10. 2B]			
13	C12	[14. 4C]	C545	[3. 2D]	C641	[2. 4G]	LB509	[12. 1B]	R509	[14. 2D]	R605	[8. 4C]			
			C546	[2. 5C]	C642	[3. 1C]	LB510	[8. 4C]	R510	[14. 2D]	R606	[11. 4C]			
14	C13	[6. 2A]	C547	[3. 1D]	C643	[2. 3G]	LB511	[7. 2B]	R511	[13. 3E]	R607	[10. 2B]			
			C548	[3. 1D]	C644	[2. 1G]	LB512	[8. 3C]	R512	[13. 3E]	R608	[10. 3E]			
15	C14	[6. 4E]	C549	[6. 2D]	C645	[3. 2C]	M1	[5. 4D 5. 4C]	R513	[13. 2D]	R609	[11. 2E]			
			C550	[2. 4D]	C646	[3. 4H]	M2	5. 2D]	R514	[13. 2D]	R610	[10. 3E]			
16	C15	[6. 4E]	C551	[2. 4C]	C647	[2. 4G]	M2	[5. 2F 5. 5B]	R515	[13. 2F]	R611	[10. 2D]			
			C552	[2. 4D]	C648	[2. 2G]	M3	5. 5D]	R516	[13. 3G]	R612	[10. 2A]			
17	C16	[5. 2E]	C553	[2. 4C]	C649	[7. 4C]	M3	[4. 2D 4. 4D]	R517	[13. 4D]	R613	[10. 3E]			
			C554	[2. 4D]	C650	[2. 2G]	M4	4. 4B]	R518	[13. 4D]	R614	[10. 2D]			
18	C17	[14. 4E]	C555	[6. 2D]	C651	[7. 4B]	M4	[4. 2F 4. 5B]	R519	[13. 4C]	R615	[10. 4G]			
			C556	[6. 2D]	C652	[2. 2G]	M501	4. 5E]	R520	[4. 2H]	R616	[8. 4B]			
19	C18	[5. 3B]	C557	[2. 4C]	C653	[6. 3D]	M501	[4. 2B 4. 4C]	R521	[14. 2B]	R617	[8. 4C]			
			C558	[2. 4D]	C654	[3. 2C]	M502	4. 4E]	R522	[14. 2B]	TP501	[10. 3B]			
20	C19	[6. 4E]	C559	[2. 4C]	C655	[2. 4G]	M502	[4. 5C 4. 2H]	R523	[13. 4C]	TP502	[10. 3B]			
			C560	[2. 4D]	C656	[7. 1B]	M503	4. 5D]	R524	[4. 3H]	TP503	[10. 3B]			
21	C20	[14. 4E]	C561	[3. 5E]	C657	[6. 3D]	M503	[5. 5E 5. 2G]	R525	[14. 3C]	TP504	[10. 3B]			
			C562	[2. 1G]	C658	[2. 3G]	M504	5. 5C]	R526	[13. 4C]	TP505	[10. 3B]			
22	C21	[6. 4E]	C563	[2. 4C]	C659	[3. 4H]	M504	[5. 4B 5. 2B]	R527	[3. 5A]	U1	[11. 2C]			
			C564	[2. 1H]	C660	[3. 4H]	MEC1	5. 4E]	R528	[4. 2A]	U2	[10. 2C]			
23	C22	[6. 2F]	C565	[2. 3D]	C661	[3. 2C]	MEC2	[15. 4F 15. 4F]	R529	[3. 5A]	U3	[11. 3F]			
			C566	[2. 3C]	C662	[7. 4C]	MEC2	[15. 4F 15. 4F]	R530	[4. 2A]	U4	[11. 4D]			
24	C23	[6. 2E]	C567	[5. 2H]	C663	[8. 2D]	O1	[8. 4B]	R531	[5. 3D]	U5	[14. 4D]			
			C568	[3. 4C]	C664	[8. 2D]	O2	[8. 4B]	R532	[5. 2H]	U501	[13. 2C]			
25	C24	[6. 2E]	C569	[2. 4G]	C665	[2. 3G]	O3	[8. 4B]	R533	[3. 5E]	U502	[14. 2C]			
			C570	[2. 2H]	C666	[8. 4D]	O501	[14. 2D]	R534	[3. 5G]	U503	[14. 4G]			
26	C25	[5. 2G]	C571	[2. 3D]	C667	[7. 2B]	O502	[13. 2E]	R535	[3. 5D]	Y1	[7. 5D]			
			C572	[2. 1G]	C668	[7. 2C]	O503	[13. 2E]	R536	[5. 3D]					
27	C26	[6. 2E]	C573	[3. 2D]	C669	[7. 1C]	O504	[14. 2D]	R537	[3. 5D]					
			C574	[3. 2D]	C670	[3. 2D]	O505	[13. 4D]	R538	[11. 4C]					
28	C27	[13. 2H]	C575	[3. 1C]	C671	[8. 2D]	O506	[13. 4D]	R539	[3. 4G]					
			C576	[3. 1C]	C672	[12. 1C]	O507	[13. 2D]	R540	[5. 3D]					
29	C28	[6. 2E]	C577	[3. 4C]	C673	[2. 4G]	O508	[8. 4C]	R541	[3. 4G]					
			C578	[2. 2G]	C674	[2. 3G]	O509	[10. 2E]	R542	[5. 2H]					
30	C29	[6. 2F]	C579	[3. 2C]	C675	[8. 4D]	O510	[10. 2E]	R543	[3. 5E]					
			C580	[5. 3D]	C676	[7. 1C]	O511	[10. 2F]	R544	[5. 2A]					
31	C30	[6. 2A]	C581	[2. 1G]	C677	[8. 2D]	O512	[8. 2B]	R545	[3. 5D]					
			C582	[2. 3C]	C678	[5. 2C]	R1	[15. 3C]	R546	[5. 2A]					
32	C31	[6. 2B]	C583	[3. 2D]	C679	[12. 1C]	R2	[10. 2B]	R547	[3. 5D]					
			C584	[2. 3D]	C680	[12. 1C]	R3	[10. 2B]	R548	[10. 3B]					
33	C32	[13. 2F]	C585	[2. 1G]	C681	[3. 2D]	R4	[8. 4B]	R549	[7. 2F]					
			C586	[2. 1H]	C682	[8. 4D]	R5	[10. 2B]	R550	[7. 2F]					
34	C33	[9. 4B]	C587	[3. 1D]	C683	[8. 4D]	R6	[10. 3E]	R551	[10. 3B]					
			C588	[2. 2G]	C684	[12. 3C]	R7	[10. 2B]	R552	[7. 4H]					
35	C34	[2. 3A]	C589	[2. 2G]	C685	[8. 4D]	R8	[10. 3E]	R553	[10. 3B]					
			C590	[2. 3C]	C686	[8. 2C]	R9	[11. 2C]	R554	[7. 2E]					
36	C35	[13. 2H]	C591	[2. 2G]	C687	[8. 2C]	R10	[10. 2D]	R555	[10. 3B]					
			C592	[6. 2C]	C688	[8. 4D]	R11	[11. 2C]	R556	[7. 3F]					
37	C36	[6. 2E]	C593	[3. 1D]	C689	[7. 2C]	R12	[11. 3E]	R557	[10. 3B]					
			C594	[2. 1H]	C690	[6. 3C]	R13	[7. 4F]	R558	[5. 2C]					
38	C37	[4. 3E]	C595	[6. 2C]	C691	[6. 3C]	R14	[11. 2D]	R559	[5. 2C]					
			C596	[2. 3D]	C692	[6. 3D]	R15	[9. 3G]	R560	[13. 4C]					
39	C38	[6. 2E]	C597	[2. 1G]	C693	[14. 4G]	R16	[9. 3G]	R561	[7. 2C]					
			C598	[3. 2C]	C694	[6. 3D]	R17	[7. 4E]	R562	[15. 2D]					
40	C39	[6. 3E]	C599	[2. 2G]	C695	[8. 4C]	R18	[9. 3G]	R563	[7. 3E]					
			C600	[2. 1G]	C696	[11. 4E]	R19	[15. 2D]	R564	[7. 1C]					
41	C40	[6. 3F]	C601	[2. 2G]	C697	[8. 4C]	R20	[15. 2C]	R565	[9. 4C]					
			C602	[3. 2D]	C698	[8. 2D]	R21	[10. 3D]	R566	[7. 3C]					
42	C41	[14. 2F]	C603	[2. 3C]	C699	[7. 2B]	R22	[10. 3D]	R567	[7. 3F]					
			C604	[2. 1G]	C700	[12. 2C]	R23	[10. 3E]	R568	[8. 3D]					
43	C42	[14. 2E]	C605	[3. 1D]	C701	[7. 1B]	R24	[9. 3G]	R569	[8. 1D]					
			C606	[3. 1D]	C702	[8. 2C]	R25	[7. 4H]	R570	[10. 4G]					
44	C43	[13. 2G]	C607	[2. 3D]	C703	[12. 1B]	R26	[14. 4G]	R571	[10. 3G]					
			C608	[2. 2G]	C704	[11. 2D]	R27	[5. 2D]	R572	[15. 2D]					
45	C44	[14. 3B]	C609	[2. 2G]	C705	[11. 2E]	R28	[5. 3B]	R573	[15. 2D]					
			C610	[3. 2C]	C706	[8. 2B]	R29	[5. 3A]	R574	[11. 4D]					
46	C45	[14. 2F]	C611	[2. 1G]	C707	[11. 2D]	R30	[5. 2D]	R575	[11. 4D]					
			C612	[2. 3C]	C708	[8. 4C]	R31	[14. 5E]	R576	[15. 2D]					
47	C46	[6. 2G]	C613	[2. 2G]	C709	[11. 2D]	R32	[5. 3B]	R577	[7. 3E]					
			C614	[2. 2G]	C710	[8. 4C]	R33	[14. 4E]	R578	[7. 3E]					
48	C47	[2. 2A]	C615	[2. 2D]	C711	[8. 4C]	R34	[2. 2D]	R579	[12. 2C]					
			C616	[3. 2D]	C712	[8. 2C]			R580	[12. 2C]					

NVIDIA CORPORATION  
2701 SAN TOMAS EXPRESSWAY  
SANTA CLARA, CA 95050, USA



NV_PN	600-10555-0001-000 A		
ID	p555_a00	PAGE	18 OF 18
NAME	myan	DATE	21-DEC-2006