



PRELIMINARY AND SUBJECT TO CHANGE

TABLE OF CONTENTS


SHEET NO.	SHEET NAME	SHEET NO.	SHEET NAME
1	TOC	26	SMALL RAIL REGULATORS
2	NAV110 PCIe Interface	27	NAV110 DECAPS
3	NAV110 GPIOs	28	NAV110 POWER
4	NAV110 XTAL	29	NAV110 GND
5	NAV110 MEM CHAB	30	POWER MANAGEMENT
6	NAV110 MEM CHCD	31	SVI2 & BAMACO
7	NAV110 MEM CHEF	32	MECHANICAL & THERMAL
8	NAV110 MEM CHGH	33	DEBUG
9	GDDR6 MEM CHAB	34	BLOCK DIAGRAM
10	GDDR6 MEM CHCD	35	REVISION HISTORY
11	GDDR6 MEM CHEF		
12	GDDR6 MEM CHGH		
13	NAV110 TMDPA - DP		
14	NAV110 TMDPC - HDMI		
15	NAV110 TMDPEF - DP DP		
16	GFX & SOC CONTROLLER		
17	VDDCR_GFX PHASES 2 and 5		
18	VDDCR_GFX PHASES 1 and 4		
19	VDDCR_GFX PHASES 3 and 7		
20	VDDCR_GFX PHASES 6 and VDDCR_SOC		
21	MVDD_VDDCI CONTROLLER		
22	REG MVDD		
23	REG VDDCI		
24	REG 0.75V		
25	REG 1.8V		







Note: Internal PUPD at GPIO pad is ~40k strength in 14nm design spec



User	Internal Default Value	Definition
BIF	0	STRAP_BIF_GEN4_DIS_A 0: PCie GEN4 supported 1: PCie GEN4 not supported
	0	PINSTRAP_BIF_CLK_PM_EN 0: CLKREQ power management capability is disabled 1: CLKREQ power management capability is enabled
	0	PINSTRAP_BIF_LC_TX_SWING
	0	PINSTRAP_BIF_VGA_DIS 0: VGA controller capacity enabled 1: The device won't be recognized as the system's VGA controller
DCE	0	PINSTRAP_AUD_PORT_CONN[2:0] Number of audio-capable display outputs 0: All endpoints connected 1: 4 endpoints connected 2: 5 endpoints connected 3: 6 endpoints connected 4: 7 endpoints connected
	0	PINSTRAP_AUD[1:0] 1: Audio for DisplayPort only 2: Audio for DisplayPort and HDMI if drcplg is detected 3: Audio for DisplayPort and native HDMI
	0	
	0	
Platform	0	
	0	
	0	
SMU	1	
	0	
	1	
	1	




NAVI 10 MEM INTERFACE CH A/B  
PRELIMINARY AND SUBJECT TO CHANGE


















## PRELIMINARY AND SUBJECT TO CHANGE
















# NAVI10 TMDP A/B


PRELIMINARY AND SUBJECT TO CHANGE




## NAVI10 TMDP C/D




(9) NAVI10 TMDP E/F




PRELIMINARY AND SUBJECT TO CHANGE



































REGULATOR FOR +5V RAILS


IO<sub>UT</sub> = 50mA

















12V\_BUS and 12V\_EXT\_A power-up sequence






3.3V\_BUS and 12V\_EXT\_B (SPIN/BPIN) power-up sequence



POWER UP SEQUENCE


BUS RAILS (3.3V/12V UP) → +1.8V → 0.75V → VDDGFX/VDDCRSOC  
→ VPP → VDDCI/MVDCC








SVC	SVD	VOLTAGE
0	0	1.1V
0	1	1.0V
1	0	0.9V
1	1	0.8V

SVC/SVD need to pull high during MACO mode







RADEON Lightbar header

