

P361 A00 Base Design

P361-A00, G92, 8Mx32/16Mx32 GDDR3
HDMI, D-SUB, DVI

Table of Contents:

- Page 1: Overview
- Page 2: PCI Express 1.0
- Page 3: MEMORY: GPU Partition A/B
- Page 4: MEMORY: GPU Partition C/D
- Page 5: FBA Partition
- Page 6: FBB Partition
- Page 7: FBC Partition
- Page 8: FBD Partition
- Page 9: FrameBuffer Net Rules
- Page 10: DACA Interface
- Page 11: DACC Interface
- Page 12: IFP A/B and C/D Interface
- Page 13: DACB Interface
- Page 14: Multi-use IO(MIO) Interface
- Page 15: MISC: GPIO, I2C, BIOS, PLL, and XTAL
- Page 16: Thermal Control/Protection and SPDIF Input
- Page 17: Power/GND and Decoupling
- Page 18: Configuration Straps and Mechanical
- Page 19: Power Supply:5V,DDC_5V,1V8,2V5,PEX_PLLVDD option
- Page 20: Power Supply: FBVDD,PEX_VDD
- Page 21: Power Supply: NVVDD Regulator
- Page 22: Power Supply: NVVDD MOS
- Page 23: Power Supply: Filter of 12V, 12V_PEX

REV HISTORY (BASE ON V154 40)

- 2009/10/30
1. Remove TV-out circuit P13
 2. Add HDMI circuit P13
 3. Add D-SUBcircuit P11
 4. Remove DVI circuit(J3) P12

REV	VARIANT	NVPN	ASSEMBLY
0	BASE	600-10361-base-000	P361 - BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
1	SKU001	600-10361-0001-000	P361 G92-280B1 1024MB GDDR3 16Mx32 DVI-I+DVI-I
2	SKU002	600-10361-0002-000	P361 G92-280B1 512MB GDDR3 16Mx32 DVI-I+DVI-I
3	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
4	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
5	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
6	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
7	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
8	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
9	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
10	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
11	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
12	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
13	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
14	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
15	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



NV_PN 600-10361-base-000 A

TO: _____ PAGE: _____
NAME: _____ DATE: 05-MAR-2009

[illegible]

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



NV_PN	600-10361-base-000 A
-------	----------------------

ALL MEDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ID		PAGE	
NAME		DATE	05-MAR-2009



NVIDIA CORPORATION 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA	
NV_PN	600-10361-base-000 A



NV_PN	600-10361-base-000 A
-------	----------------------

ID		PAGE	
NAME		DATE	05-MAR-2009



Place these components within
750 mils of the pad

NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA






NV_PN	600-10361-base-000 A
-------	----------------------

ID		PAGE	
NAME		DATE	05-MAR-2009

Clock Term **MUST BE PLACED** as close
as possible to the BGA memory on
the line **AFTER** the memory pin!

Minimize STUB length!



Decoupling for FBB Hi


NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA





<p>ALL WIDA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN ERRORS OR OMISSIONS OF ANY KIND. WIDA MAKES NO WARRANTIES, EXPRESSED OR OTHERWISE, WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.</p>		<p>Page 1 of 1</p>	<p>Page 1 of 1</p>
<p>WIDA</p>	<p>600-10361-base-000 A</p>	<p>Page 1 of 1</p>	<p>Page 1 of 1</p>
<p>DATE</p>	<p>05/08/2009</p>	<p>Page 1 of 1</p>	<p>Page 1 of 1</p>



ALL MVIDA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN ERRORS AND/OR OMISSIONS, AND MAY BE SUBJECT TO CHANGE WITHOUT NOTICE. MVIDA MAKES NO WARRANTY, EXPRESSED OR OTHERWISE, WITH RESPECT TO THE MATERIALS. AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

Page7: FBC Partition






Note: FB traces on top and bottom layers are routed with 45ohm impedance for increasing spacing.
Internal FB traces are routed with 40ohm impedance.




ASSEMBLY	P361 - BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	DACA Interface


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWLEDGE AND/OR INNOVATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	P361 - BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	DACC Interface

NVIDIA CORPORATION 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA			
NV_PN	600-10361-base-000 A		
ID		PAGE	
NAME		DATE	05-MAR-2009



LINK C:
HDMI CEC USE GPIO 14
HPD GPIO 1

Will be no stuff

ASSEMBLY	P361 - BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	OACB Interface

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION


2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



NV_PN	600-10361-base-000 A
-------	----------------------

ID		PAGE	
NAME		DATE	05-MAR-2009

MIO Feature Connector



MIO NET RULES

[illegible]

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	P361 - BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	Multi-use IO(MIO) Interface


NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA




NV_PN	600-10361-base-000 A
-------	----------------------

ID		PAGE	
NAME		DATE	05-MAR-2009


XTAL

ROM / MISC

(BUFRST/STEREO/SWAPRDY/CLAMP/TESTMODE)



GPIO



GPIO Assignment Table	
GPIO Pin	Function
GPIO 0	...
GPIO 1	...
GPIO 2	...
GPIO 3	...
GPIO 4	...
GPIO 5	...
GPIO 6	...
GPIO 7	...
GPIO 8	...
GPIO 9	...
GPIO 10	...
GPIO 11	...
GPIO 12	...
GPIO 13	...
GPIO 14	...
GPIO 15	...
GPIO 16	...
GPIO 17	...
GPIO 18	...
GPIO 19	...
GPIO 20	...
GPIO 21	...
GPIO 22	...
GPIO 23	...
GPIO 24	...
GPIO 25	...
GPIO 26	...
GPIO 27	...
GPIO 28	...
GPIO 29	...
GPIO 30	...
GPIO 31	...
GPIO 32	...
GPIO 33	...
GPIO 34	...
GPIO 35	...
GPIO 36	...
GPIO 37	...
GPIO 38	...
GPIO 39	...
GPIO 40	...
GPIO 41	...
GPIO 42	...
GPIO 43	...
GPIO 44	...
GPIO 45	...
GPIO 46	...
GPIO 47	...
GPIO 48	...
GPIO 49	...
GPIO 50	...
GPIO 51	...
GPIO 52	...
GPIO 53	...
GPIO 54	...
GPIO 55	...
GPIO 56	...
GPIO 57	...
GPIO 58	...
GPIO 59	...
GPIO 60	...
GPIO 61	...
GPIO 62	...
GPIO 63	...
GPIO 64	...
GPIO 65	...
GPIO 66	...
GPIO 67	...
GPIO 68	...
GPIO 69	...
GPIO 70	...
GPIO 71	...
GPIO 72	...
GPIO 73	...
GPIO 74	...
GPIO 75	...
GPIO 76	...
GPIO 77	...
GPIO 78	...
GPIO 79	...
GPIO 80	...
GPIO 81	...
GPIO 82	...
GPIO 83	...
GPIO 84	...
GPIO 85	...
GPIO 86	...
GPIO 87	...
GPIO 88	...
GPIO 89	...
GPIO 90	...
GPIO 91	...
GPIO 92	...
GPIO 93	...
GPIO 94	...
GPIO 95	...
GPIO 96	...
GPIO 97	...
GPIO 98	...
GPIO 99	...
GPIO 100	...
GPIO 101	...
GPIO 102	...
GPIO 103	...
GPIO 104	...
GPIO 105	...
GPIO 106	...
GPIO 107	...
GPIO 108	...
GPIO 109	...
GPIO 110	...
GPIO 111	...
GPIO 112	...
GPIO 113	...
GPIO 114	...
GPIO 115	...
GPIO 116	...
GPIO 117	...
GPIO 118	...
GPIO 119	...
GPIO 120	...
GPIO 121	...
GPIO 122	...
GPIO 123	...
GPIO 124	...
GPIO 125	...
GPIO 126	...
GPIO 127	...
GPIO 128	...
GPIO 129	...
GPIO 130	...
GPIO 131	...
GPIO 132	...
GPIO 133	...
GPIO 134	...
GPIO 135	...
GPIO 136	...
GPIO 137	...
GPIO 138	...
GPIO 139	...
GPIO 140	...
GPIO 141	...
GPIO 142	...
GPIO 143	...
GPIO 144	...
GPIO 145	...
GPIO 146	...
GPIO 147	...
GPIO 148	...
GPIO 149	...
GPIO 150	...
GPIO 151	...
GPIO 152	...
GPIO 153	...
GPIO 154	...
GPIO 155	...
GPIO 156	...
GPIO 157	...
GPIO 158	...
GPIO 159	...
GPIO 160	...
GPIO 161	...
GPIO 162	...
GPIO 163	...
GPIO 164	...
GPIO 165	...
GPIO 166	...
GPIO 167	...
GPIO 168	...
GPIO 169	...
GPIO 170	...
GPIO 171	...
GPIO 172	...

GPIO	I/O	Function
0	IN	D01 Helpup Detect South
1	IN	D01 Helpup Detect North
2	N/A	Not used
3	N/A	Not used
4	OUT	Fan PWM Output
5	OUT	Voltage Select 0
6	OUT	Voltage Select 1
7	IN	Fan Tach Input
8	OUT	THERM_OVERT*
9	N/A	Not used
10	N/A	Not used
11	OUT	RASTER (SL) SYNC
12	N/A	Not used
13	N/A	Not used
14	N/A	Not used

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	P361 - BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	MISC: GPIO, I2C, BIOS, PLL, and XTAL

NVIDIA CORPORATION


2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA

NV_PN	600-10361-base-000 A
-------	----------------------


ID		PAGE	
NAME		DATE	05-MAR-2009





THERMAL PROTECTION/TMDS BACKDRIVE



SPDIF INPUT / DETECTION




THERMAL DIODE




Page17: Power/GND and Decoupling


VDD33




FBVTT




FBVDDQ




NVVDD



G1V



G1X



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN ERRORS AND UNANNOUNCED CHANGES OR DEVIATIONS FROM INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR SPECIFICATIONS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY: P8B1 - BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO. STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL: Power/GND and Decoupling


NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA




NV_PN 600-10361-base-000 A

ID: 600-10361-base-000 A
NAME: 600-10361-base-000 A
PAGE: 17
DATE: 05-MAR-2009


STRAPS




MECHANICAL




5V REGULATOR




5V DDC



PEX_PLLVDD Optional




MIO_VDD 2.5V



NETNAME	MAX_CURRENT	MIN_LINE_WIDTH	VOLTAGE
DDC_5V	0.1A	138L	5V
5V	0.05A	138L	5V
PEX_PLLVDD	0.02A	138L	1.0V
TVS	0.02A	138L	18V
2V5	0.0A	138L	2.5V



	NETNAME	MAX_CURRENT	MIN_LINE_WIDTH	VOLTAGE
FBI00	FBI00	15A	20ML	1.9V
1V2	1V2	2A	16ML	1.1V




NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



NV_PN	600-10361-base-000 A		
ID		PAGE	
NAME		DATE	05-MAR-2009

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.



GPVDD Voltage Setting Table

GPVDD	GPVDD	VID3	VID2	VID1	NVDD	Vtallth
1	X	1	0	1	1.15V	0
0	X	1	1	1	1.12V	1

NVDD Voltage Setting Table


VID7	VID6	VID5	VID4	VID3	VID2	VID1	VID0	NVDD
0	0	1	1	1	0	1	0	1.35000
0	1	0	0	0	1	0	0	1.20000
0	0	1	1	1	0	0	1	1.75000
0	1	0	0	1	0	0	1	1.15625
0	1	0	0	1	0	1	0	1.15000
0	1	0	0	1	1	1	1	1.12500
0	1	0	0	1	1	1	1	1.11875
0	1	0	1	1	0	1	0	1.10000
0	1	0	1	1	0	1	0	1.05000
0	1	1	1	0	0	1	0	0.95
0	1	1	1	0	0	1	0	0.90

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION
 2701 SAN TOMAS EXPRESSWAY
 SANTA CLARA, CA 95050, USA


NV_PN 600-10361-base-000 A

ID PAGE
 NAME DATE 05-MAR-2005




PSS_EEN1_R	数据	OUT	21
PSS_EEN2_R	数据	OUT	21
PSS_EEN3_R	数据	OUT	21
NYVD_CS_N_BC	数据	OUT	21

Total output current 60A

NVIDIA CORPORATION 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA			
INV. PN	600-10361-base-000 A		
ID		PAGE	
NAME		DATE	05-MAR-2009

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN DESIGN OR IMPLEMENTATION ERRORS OR OMISSIONS OF MATERIALS OR INFORMATION. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, OR OTHERWISE, WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OR NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.



ASSEMBLY	P361 - BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	Power Supply: Filter of 3V3, 12V, 12V_PEX6

ALL NVIDA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



NV_PN	600-10361-base-000 A
-------	----------------------

ID		PAGE	
NAME		DATE	05-MAR-2009