

CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.  
 © 2007 Advanced Micro Devices  
 This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.  
 1 Commerce Valley Drive East  
 Markham, Ontario




Date: Wednesday, August 27, 2008


Rev 0


Sheet 1 of 14

Title RH M92/M96 M package MXM2.1A DDR2

Doc No. 105-B80631-00A



















**Advanced Micro Devices Inc.**

1 Commerce Valley Drive East  
 Markham, Ontario  
 Canada, L3T 7X6  
 (905) 882-2600


Title		RH M92/M96 M package MXM2.1A DDR2	
Size	Document Number	105-B80631-00A	
Date	Wednesday, September 03, 2008	Sheet	8 of 14








Advanced Micro Devices Inc.  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7X6  
(905) 882-2600


Title	RH M92/M96 M package MXM2.1A DDR2		
Size	Custom	Document Number	105-B80631-00A
Date	Wednesday, September 03, 2008	Sheet	9 of 14



# FLASH ROM



Strap Name	Pin	Straps description	Default Value
TX_PWRS_ENB	GPIO0	<b>Transmitter Power Savings Enable</b> 0: 50% Tx output swing for mobile mode 1: Full Tx output swing (Default setting for Desktop)	1
TX_DEEMPH_EN	GPIO1	<b>PCI Express Transmitter De-emphasis Enable</b> 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for Desktop)	1
BIF_GEN2_EN	GPIO2	0 = Advertises the PCI-E device as 2.5 GT/s capable at power-on. 1 = Advertises the PCI-E device as 5.0 GT/s capable at power-on. 5.0 GT/s capability will be controlled by software.	0
STRAP_BIF_CLK_PM_EN	GPIO8	Enable CLKREQ# Power Management 0 - CLKREQ# power management capability is disabled 1 - CLKREQ# power management capability is enabled	0
CONFIG[3]	GPIO9	GPIO9,13,12,11 (config 3,2,1,0): a= #BIOS_ROM_EN = 1, then Config[3:0] defines the ROM Type: b= #BIOS_ROM_EN = 0, then Config[3:0] defines the Aperture size:Size of the primary memory apertures claimed in PCI configuration space 000 = 128MB 001 = 256MB 010 = 512MB 011 = 1GB 100 = 2GB 101 = 4GB 110 = 8GB 111 = 16GB	0100
CONFIG[2]	GPIO13		
CONFIG[1]	GPIO12		
CONFIG[0]	GPIO11		
BIOS_ROM_EN	GPIO22	Enable external BIOS ROM device 0 - Disable external BIOS ROM device 1 - Enable external BIOS ROM device	0
AUDIO[0]	VSYNC		1
AUD (1)	HSYNC	HSYNC - HDMI_EN HDMI connector presence. 0 - No HDMI connector is present on PCB 1 - HDMI connector is present on the PCB HDMI	1
VIP_DEVICE_STRAP_DIS	V2SYNC	If VIP_DEVICE_STRAP_EN is set to '1', then this pin is used to sense whether a VIP slave device is connected to the VIP Host interface. If VIP_DEVICE_STRAP_EN is set to '0', then this pin is not used as a strap at all (i.e. its value during reset is unimportant), and it can be used as a regular GPIO	0
SMS_EN_HARD	H2SYNC		0
CCBYPASS	GENERICC		0



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.  
© 2007 Advanced Micro Devices.  
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information indicated herein.

Advanced Micro Devices Inc.  
1 Commerce Valley Drive East  
Markham, Ontario


Date: Wednesday, August 27, 2008 Rev 0

Sheet 11 of 14


Title M96 GDDR3 MXMII 2.1A Crossfire Doc No. 105-B786xx-00A

IO REGULATOR 1.8V @ 10A

Current Limit = 15A, V\_IN= 7.24V  
I<sub>max</sub>=10A      V<sub>out</sub>= 1.8V- 1.5V  
V\_TSET=1.935V  
F<sub>sw</sub>= 538KHz (T\_ON=0.139uSec, T\_off=2.222uSec)  
F\_Ripple=3.1A, 20%  
ESR= 9mOhms  
V\_ripple= I\_RippleXT\_OFF/Cout = 15mV



5	4	3	2	1
---	---	---	---	---

$$\begin{aligned} T_{ON} &= 1.6\mu s \times V_{Tset} / (V_{in} - V_{out}) \\ T_{OFF} &= 1.6\mu s \times V_{Tset} / V_{set} \\ V_{REF} &= 2.75V \pm 1\% \\ \text{Current Ripple} &= 1.6\mu s \times v_{tset} / L \\ R_{esr} \times C_{out} &> T_{ON} / 2 \end{aligned}$$


GPIO 20	GPIO 15	VDDC	LED
0	0	1.200V	Amber
0	1	1.100V	Green
1	0	1.0v	Red
1	1	0.90V	Off

Current Limit = 40A      V<sub>IN</sub> = 7.24V  
I<sub>max</sub> = 20A      V<sub>out</sub> = 1.2V - 0.90V  
V<sub>TSET</sub> = 2.34V  
F<sub>sw</sub> = 475KHz (T<sub>ON</sub> = 0.105uSec, T<sub>off</sub> = 3.33uSec)  
I<sub>Ripple</sub> = 4.3A, 20%  
ESR = 3.5mOhms  
V<sub>ripple</sub> = I<sub>Ripple</sub>XT<sub>OFF</sub>/C<sub>out</sub> = 21mV

[illegible]

**CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.**  
 © 2007 Advanced Micro Devices  
 This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than the evaluation purposes is prohibited. This License Agreement with AMD, makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

**Title** **RH M92/M96 M package MXM**

**Advanced Micro Devices Inc.**  
1 Commerce Valley Drive East  
Markham, Ontario



Date: Wednesday, August 27, 2008  
M8X 512MB DDR2  
Sheet 13 of 14

Rev 0

Sheet 13 of 14

Doc No.	105-B80631-00A
---------	----------------

Title		RH M92/M96 M package MXM2.1A DDR2
-------	--	-----------------------------------

