


#### Regulator for VDDC\_CT (Core Transform) and AVDD/A2VDDQ/AVDDDI/A2VDDDI TXVDDR, LVDDRx, MPVDD


Vin = 3.3V AGP Vout = 1.8V lout = 350mA + 100mA + 50mA = 500mA MAX lout = 600mA MAX (with PVDD/TPVDD)

Γ		Rct1			Rct2			
Γ	1.8V	1K	3240100100 6	603	422R	3240422000	603	
Γ	1.9V		3240100100 003	00	499R	3240499000	603	



# Regulator for PVDD (Core PLLs) and optional TPVDD (TMDS PLLs)

Vin = 3.3V AGP Vout = +1.8V lout = 25mA MAX (PVDD only) lout = 30mA MAX (PVDD + TPVDD)




The value of resistor were chosen to reduce failure rate caused by possible defective regulators, i.e., 33R are used instead of 47R or 51R for more start up current. (3.465V - 1.8V) / 33R = 50.5mA

805 package resistor are required for sufficient power rating (0.1W rating). (3.465V - 1.8V) \* 50.5mA = 0.085W; therefore, smaller resistor value would require 1206 package

# Regulator for MPVDD (Memory PLLs) Vin = 3.3V AGP Vout = +1.8V lout = 10mA MAX

(Optional)



#### Regulator For TPVDD (TMDS PLLs)

Vin = +3.3V AGP Vout = 1.8V lout = 15mA MAX

TPVDD might not be needed if PVDD can provide stable 1.8V

(Optional)



TPVDD = TPVDD + LPVDD + TXVDDR


### AVDD/A2VDDQ (1st DAC & 2nd DAC Band Gap)





Some Part Ref's updated to 988 brd

MS-8916 ATI RV280 9200PRO

Power\_REG(VDDC\_CT/etc)










STRAPS		PIN	DESCRIPTION		
	DC_STRAP1	LCDDATA12	Internal TMDS 0 - Disabled 1 - Enabled		
	DC_STRAP2	LCDDATA13	Video Capture Enable 0 - Disabled 1 - Enabled		
DC_S	DC_STRAP4 DC_STRAP5	LCDDATA15 LCDDAT 0 0 0 0 1 1 0 1	DAC2 Off DAC2 On as CRT DAC2 On as TVOUT DAC2 On as TVOUT and CRT	E	
	PAL/NTSC	LCDDATA18	TVO Standard Default (Resistor pull-up and switch short to GNT) 0 - PAL (on board resistor pull-down and switch closed) 1 - NTSC (on board resistor pull-up)		


| MS-8916 ATI RV280 9200PRO | Size | Document Number | Serial BIOS & HW Straps | Date: Tuesday, February 18, 2003 | Sheet 8 of 17

7 6 5 4 4













## PRIMARY DVI-I CONNECTOR (DVI-I)



MS-8916 ATI RV280 9200PRO
Size Document Number DVI-I Display
Date: Tuesday, February 18, 2003 Bheet 13 of 16







	®.		Title	•	Schematic No.	Date:				
		ıř	RV280 AGP8x 32/64/128MB 4/8x16 DDR		Rev Hishory	Monday, February	, 17, 2003			
		UU	REVISION HISTORY							
	Sch Rev	Date	e REVISION DESCRIPTION							
ľ	0	09/21/02	PRELIMINARY based on RV250 REFERENCE REF109 Schematic and RV250 BGA 958 Schematic							
0.1 09/23/02		09/23/02	PRELIMINARY based on the RV280 REFERENCE REF 105-REF112-00A  10/18/02 - (pg.1) added R84, R85 to comply with AGP 3.0 Spec Rev 1.0, AG - (pg.11) added C6, C7, C9 on MVDDQ and MVDDC							
		09/24/02 Copied from 09/24/02 version 0 of 105-ref112-00a RV280 Reference Design - pg1 Add AGP8X cold boot pull-ups - pg9,10 Move DQM Memory Termination Resistor close to ASIC  09/25/02 Ready for design review. open issues listed below.  1 11/15/02 - (pg. 1) Remove AGP series resistors - (pg. 1) Add AGPVREFCG circuit isolated from AGPVREFGC - Change all 1.0uF Y5V caps to 100nF X7R caps - Remove R34, C74, C75 - Change C20 footprint to 805 - Change C2, C5, C8, C52, C54, C55, C57, C59, - C61, C63, C66, C67, C126, C130, C1035 footprint					-			
		09/25/02	John Digweed updated the ASIC to 215R78ANA11H  C61, C63, C66, C67, C126, C130, C1035 footprint  - Layout: Move R265 and R268 close to the ASIC ball							
		9/27/02	MVDD circuit changed to linear, based on 988 brd.		- Layuut. Muve K200 and K268 CK	use to the Asic Dall				
С		10/01/02	QSMA4/5 corrected (pg 1) Rearrange XOR gates, eliminate single AND gate - (pg 1) Rename AGP_AD_STB1# to AGP_AGPREF (cold boot fix) - (pg 6) Remove A2VDD option from +MVDDQ - (pg 7) Add resistor to disable microswitch				C			
		10/03/02	Branch from filename 105-A06200-00A netlisted_1002, renamed part refs to match 105-988000-00A							
<b>B</b>		10/04/02	- (pg 1) Add TXVSSR ground symbol connected to digital GND - (pg 1) Change VDDQ_BUS cap to 47uF tant - (pg 1) Remove VREFGC fixed resistor/capacitor circuit, change R91 to 1K - (pg 1) Change value of C76 capacitor (AGP_AGPREF) - (pg 4) Replace 1uF cap on TXVDDR to 100pF and 100nF X7R caps - (pg 4) Replace 10uF cap on A2VDD to 22uF electrolitic or 10uF tantalum cap - (pg 4) Add 10nF capacitor arrray on +VDDQ_BUS - (pg 5) Update VDDC Alt1 regulator circuits - (pg 14) Change 0R for chassis and digital ground to 805 resistors - (pg 1) Removed AGP 8x Cool Boot Fix - (pg 1) Removed Q8, R87 for AGP_REFCG				<b>▲</b>			
10/07/02 - (pg 1) C2, C5, C8 changed to 100 uF Alu Elec for cost savings. (p/n 4260110700) Layout Begins - (pg 11) C281-286 changed to 22uF Alu Elec for cost savings. (p/n 4260022600) EASY BOM created										
		10/08/02	)							
		10/08/02	- (pg.4) Added C83 to +VDDC_CT							
		10/09/02	- (pg.9/10) Rearranged Resistor Packs to facilitate layout							
- (pg.1) U4 added to replace U6D gate. Facilitates layout (pg. 6) MPVDD regulator added back. Should be DNI - (pg.9/10) Rpacks changed from 22R to 56R - (pg.12) Slim VGA changed to regular. DVI-i circuit removed.										
A		10/11/02	- (pg.10) RPacks 167 to 174 flipped L-R (pin 1-8, 2-7, 3-6, 4-5) - (pg.11) Bytes swapped on Channel B data bus and M_QSB, M_DQMB. M_MDB[0:7] <=> M_MDB_[8:15], M_MDB[16:23] <=> M_MDB[24:31] - (pg.1) Fixed short between 5VBus and AGP_MB_8X_DET#							
		10/15/02	- (pg.9,10) RPacks 126, 188, 189 pins moved for layout (pg. 13) J8 RCA connector added for footprint, to overlap with Svideo							
L		10/16/02	- (pg.11) added C237-C244 on MVDDQ	ı	-					
		5	4 3		2	1				