A B C D E F G H

# MS-V063-210-- G73GT, 128/256 Mb DDR3-136pin, VGA, DVI-I, SD/HDTV, VIVO

## **SUMMARY:**

- 1. Base on V045-100 (P456-A02) to Modify
- 2. BGA-136 DDRIII

#### Table of Contents:

Page 1: TITLE

Page 2: PCIe INTERFACE

Page 3: FBA INTERFACE

Page 4: FB A

Page 5: FBA DECOUPLING

Page 6: FBC INTERFACE

Page 7: FB C

Page 8: FBC DECOUPLING

Page 9: MIOA/MIOB

Page 10: DACC

Page 11: DACA

Page 12: DACB

Page 13: VIDEO CAPTURE

Page 14: TMDS LINK A & B

Page 15: TMDS LINK C & D

Page 16:SPDIF IN

Page 17: GPIO/ROM/HDCP ROM

Page 18: Straps/Mechanical

Page 19: Linear Power

Page 20: NVVDD,FBVDD/Q,5V,A3V3

## **Rev History**


- 1.Remove FBA2 and FBC2
- 2.Modify Page 13 and 16 remove 4 pin VIDEO in circuit
- 3. Modify Page 17 GPIO FAN control circuit
- 4.Modify Page 20 NVVDD,FBVDD/Q,5V,A3V3 circuit


210


- 1. Modify A3V3 circuit all 3V3 use PEX3V3
- 2. Add FBVDD POWER SEQUENCING
- 3. Add L7001& L7002 BEAD and R7372 0ohm for NVVDD to PEX1V2 option
- 4. Remove 5V and A3V3 OP/Mosfet circuit add 7805





A B C D E F G H




















































# NVVDD ,FBVDD, 5V,A3V3 POWER SUPPLY



## 5V & A3V3



"MS-V063