


PCI-EXPRESS EDGE CONNECTOR











ATI Technologies Inc.

1 Commerce Valley Drive East Markham, Ontario Canada, L3T 7X6 (905) 882-2600


PCI-E RV380/370 128M TSOP VO-DMS59
Document Number 105-A259xx-00C


C Tuesday, July 06, 2004 Sheet













Circuit to hold PCI-E voltage low and wait for +VDDC for proper power sequence





ATI Technologies Inc.

105-A259xx-00C



Voltage Req.	R1	R2
0.8V	150R	71.5R
	P/N 3160150000 402	P/N 324075R500
1.25V	100R	100R
	P/N 3160100000 402	P/N 3160100000 402
1.5V	100R	150R
	P/N 3160100000 402	P/N 3160150000 402
1.8V	54.9R	140R
	P/N 3240054900	P/N 3240140000
1.84V	49.9R	140R
	P/N 3240049900	P/N 3240140000
Voltage Req.	Rx1 for 1.25V Ref	Rx2 for 1.25V Ref
1.5	432R	2.15K
	P/N 3240432000	P/N 3240215100
1.55	475R (402, 1%)	2K (402, 1%)

P/N 3160475000

P/N 3240432000

432R P/N 3240432000

1.6V

1.7V

1.8175V

P/N 3160200100

P/N 3240150100

P/N 3240121100

1.8175V	681R P/N 3240681000 603 P/N 3160681000 402	1.5K P/N 3240015200
		•
Voltage Req.	Ry1 for 2.5V Ref	Ry2 for 2.5V Ref
3.3V	1.07K	3.32K
	P/N 3240107100	P/N 3240332100
2.7V	301R (402, 1%)	3.32K
	P/N 3160301000	P/N 3240332100
2.65V	301R (402, 1%)	4.99K (402, 1%)
	P/N 3160301000	P/N 3160499100
2.61V	221R (402, 1%)	4.99K (402, 1%)
	P/N 3160221000	P/N 3160499100
2.5V	0R P/N 3230000000 603	DNI




Alt. regulator for +PVDD

Vout = 1.8V

lout = 30mA MAX

Alt regulator for +5V Vout = 5V lout = 10mA MAX (+5V)



Place caps across +MVDDQ and +MVDDC Plane Splits

If +MVDDQ and +MVDDC

are shorted, then these caps should be populated with 0R Resistors.

C973

100nF


C974

100nF C975

C976 100nF

C977

100nF



+VDDC_CT

C302 10uF_6.3V ALT

Place caps very


Rx1


ALT

R103 2.15K

1.25V_REF2 R101___1K


2.5V_REF2






Alt. regulator for +MVDDC Vout = 2.5V ~ 2.6V lout = 500mA MAX

Voltage Req.	Rm1		Rm2	
3.34V	4.32K	(2.55	<
[-0.04V/+0.04V]				
3.45V	4.32K	(2.43	<
[-0.04V/+0.04V]				
2.5V	1K	3240100100	1K	3240100100
[-0.03V/+0.03V]				




Alt regulator for +MVDDQ Vout = 2.5V ~ 2.6V lout = 200mA MAX


Voltage Req.	Rq1	Rq2
1.8V	681R 32406810	000 1.5K 3230015200
[-0.09V/+0.18V]		
2.5V	1K 32401001	00 1K 3240100100
2.6V	4.75K 32404751	00 4.32K 3240432100




Alt regulator for +VDDC_CT Vout = 1.5V lout = 150mA MAX



Alt regulator for +MPVDD Vout = 1.8V Iout = 10mA MAX







Alt. regulator for +TPVDD Vout = 1.65V ~ 1.85V lout = 20mA MAX


+3.3V_BUS +T	PVDD T
R286 56R	
REG39 AS432S	R289 Rt1
6	R292 1.37K Rt2 up
	GND_TPVSS

	Rt1	Rt2
1.52V	432R 3240432000 3160432000	2.15K 3160215100
1.61V	432R 3240432000	1.5K 3230015200 1.5K 3160150100
1.69V	432R 3240432000	1.21K 3240121100
1.718V	562R 3240562000	1.5K 3230015200 1.5K 3160150100
1.75V	604R 3160604000	1.5K 3230015200 1.5K 3160150100
1.8V	604R 3160604000	1.37K 3160137100











ATI Technologies Inc. 1 Commerce Valley Drive East Markham, Ontario Canada, L3T 7X6 (905) 882-2600


PCI-E RV380/370 128M TSOP VO-DMS59


105-A259xx-00C



OPTION STRAPS








STRAPS	PIN	DESCRIPTION	ASIC DEFAULT
STRAP_B_PTX_PWRS_ENB	GPI00	Tansnitter Power Savings Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing	0
STRAP_B_PTX_DEEMPH_EN	GPIO1	Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled	0
PCIE_MODE(1:0)	GPIO(3:2)	00: PCI Express 1.0A mode (Grantsdale) 01: Kyrene-compatible mode 01: Kyrene-compatible mode 11: PCI Express 1.0A mode (furnwater) 11: PCI Express 1.0A mode and short-circuit internal loopback mode (fix.commended directly to 1x of PH)	00
STRAP_B_PTX_IEXT	GPIO4	Transmitter Extra Current 0: normal mode 1: extra current in Tx output stage - potential power savings for mobile mode	0
STRAP_FORCE_COMPLIANCE	GPIO5	Force chip to go to Compliance state quickly for Tester purposes 0: normal operational mode 1: compliance mode	0
STRAP_B_PPLL_BW	GPIO6	PLL Bandwidth 0: full PLL Bandwidth 1: reduced PLL bandwidth	0
STRAP_DEBUG_ACCESS	GPI08	Strap to set the debug muxes to bring out DEBUG signals even if registers are inaccessible.	0
ROMIDCFG(3:0)	GPIO(9,13:11)	If no ROM attached, controls chip IDis. If rom attached identifies ROM type 0000 + No ROM, CHG, ID=0 0000 + No ROM, CHG, ID=0 0000 + No ROM, CHG, ID=1 0110 - reserved 0110 - reserved 01000 - Brasille ROM, 4100 In from ROM, 1010 - Brasille ROM, 4100 In from ROM, 1010 - Serial RASSBORT ROM (ATMIN), chip IDis from ROM 1010 - Serial AT450BORT ROM (ATMIN), chip IDis from ROM 1010 - Serial ROM, 4000 IN ROM, 1000 IDIS from ROM 1100 - Serial ROSPOR ROM (ST), chip IDis from ROM 1100 - Serial ROSPORT VIOR ROM (ST), chip IDis from ROM	
VIP_DEVICE	DVPDATA_20 (VHAD0 net)	Indicates if any slave VIP host devices drove this in low during reset. 0 - Slave VIP host port devices present 1 - No slave VIP host port devices reporting presence during reset	

STRAP P	INTERRUPT
LOW	ENABLED (DEFAULT)
HIGH	DISABLED

MEMORY TYPE STRAPS		
	Mem_Strap0	Mem_Strap1
SAM	0	0
INF	1	0
HYN	0	1
ELPIDA	1	1





ATI Technologies Inc.

1 Commerce Valley Drive East Markham, Ontario Canada, L3T 7X6 (905) 882-2600

PRIMARY CRT (2) A_R_DAC1 (2) A_G_DAC1 (2) A_B_DAC1 DDCDATA_DAC1_R DDCCLK_DAC1_R → DDCCLK_DAC1_R (12) A HSYNC DAC1 R Place close to ASIC Place close to CONNECTOR R405 6.8K 402 DDCDATA_DAC1_5V R415 33R 402 DDCDATA_DAC1_R DDCDATA_DAC1_R (12) (1,2) CRT1DDCDATA >> +3.3V BUS ✓ DDCCLK_DAC1_R (12) (1,2) CRT1DDCCLK (1,2) A_HSYNC_DAC1 >>-A_HSYNC_DAC1_R (12) A VSYNC DAC1 B R414 51R A VSYNC DAC1 R A_VSYNC_DAC1_R (12) (1,2) A_VSYNC_DAC1 >>-U6C SN74ACT86D 2nd CRT (13) A_R_DAC2 (13) A_G_DAC2 DDCDATA DAC2 R ✓ DDCCLK_DAC2_R (12) A HSYNC DAC2 R A_HSYNC_DAC2_R (12) A_VSYNC_DAC2_R (12) Place close to ASIC Place close to CONNECTOR R465 33R 402 DDCDATA_DAC2_I (2) DVIDDCDATA DDCDATA_DAC2_R (12) +3.3V_BUS 33R 402 DDCCLK DAC2 F ✓ DDCCLK_DAC2_R (12)

| Marham, Orlario | Canada, L17 / NZ6 | Canada


A_HSYNC_DAC2_R (12)

ATI Technologies Inc.

A HSYNC DAC2 B R463 51R A HSYNC DAC2 R


(2) A_HSYNC_DAC2 >>


VESA Multi-Display Interface DMS-59 Connector



Connector 1	
Signals	Mapping
VGA:	DAC1
DVI:	External TMDS
HPD:	External TMDS HPD
DDC:	CRT1 DDC
5V:	+5V_VESA

Connector 2	
Signals	Mapping
VGA:	DAC2 (TVDAC)
DVI:	Internal/Integrated TMDS
HPD:	Internal/Integrated TMDS HPD
DDC:	DVI DDC
5V:	+5V_VESA2









ATI Technologies Inc.

PCI-E RV380/370 128M TSOP VO-DMS59

105-A259xx-00C







The 7-pin MiniDIN footprint allows one of the two MiniDINs:


- 7-pin Svideo/Composite MiniDIN P/N 6071001500
- 4-pin Svideo MiniDIN P/N 6070001000


TV Out (Comp)













LP brackets

EP, TOP TAB, DIN, Dual DVI 80200327F0

BRACKET

EP, NO TABS, Dual DVI 80200326B0



