




PCI-EXPRESS EDGE CONNECTOR



SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND
BUO	BRING UP ONLY

CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES IN 720057 Advanced Micro Devices

This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic or design, including, but not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims any responsibility for any consequences resulting from use of the information provided herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario




Date: Tuesday, March 06, 2007
Sheet 1 of 22

Title RH PCIE RV630 512MB DDR2 DUAL DL-DVI-I VIVO FH


Doc No. 105-B149xx-00A

Recommended caps:
(see BOM for qualified values/vendors)
10uF , X6S, 10%, 0805, 6.3V, 1.4MM MAX THICK
1uF, X6S, 10%, 0402, 6.3V
100nF, X7R, 10%, 0402
10nF , X7R, 10%, 0402




CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
72007 Advanced Micro Devices

This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario		AMD 	
Date: Tuesday, March 06, 2007	Rev 0		
Sheet 3 of 20	Doc No. 105-B149xx-00A		

Recommended caps:
(see BOM for qualified values/vendors)
10uF , X6S, 10%, 0805, 6.3V, 1.4MM MAX THICK
1uF, X6S, 10%, 0402, 6.3V
100nF, X7R, 10%, 0402
10nF , X7R, 10%, 0402



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES IN 72007 Advanced Micro Devices


This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario

Date: Tuesday, March 06, 2007
Sheet 4 of 20



Title	RH PCIE RV630 512MB DDR2 DUAL DL-DVI-I VIVO FH	Doc No.	105-B149xx-00A
-------	--	---------	----------------



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
72007 Advanced Micro Devices

This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario






Date: Monday, March 20, 2006

Rev

Sheet 6 of 20

of 20

DUAL DL-DVI-I VIVO FH Doc No. 105-B149xx-00A



Pull-Down Resistors are for BU until built-in pull-downs are verified

GP010: TX_PWRS_ENB (Transmitter Power Saving Enable) PCI Feature I
0: 50% Tx output swing for mobile mode
1: full Tx output swing (Default setting for Desktop)

GP011: TX_DESMPL_EN (Transmitter De-emphasis Enable) PCI Feature II
0: Tx de-emphasis disabled for mobile mode
1: Tx de-emphasis enabled (Default setting for Desktop)

ATI Internal Use Only - Reserved (Default: 0)

DEBUG_ACCESS
ATI Internal Use Only - Reserved (Default: 0)

ATI Internal Use Only - Reserved (Default: 0)

ATI Internal Use Only - Reserved (Default: 0)

TV_OUT_STANDARD (Luma position override register settings)
0: PAL TV (Luma is even)
1: NTSC TV (Luma is open)

ATI Internal Use Only - Reserved (Default: 0)

GP010.13:11 - CONF3G_0
0101: 512KbP AT2SF12A (Almal)
0011: 1MbD AT2SF12A4 (Almal)
0101: 512KbP M2SP0A (ST)
0011: 1MbD M2SP0A (ST)
0101: 2MbD M2SP0D (ST)
0011: 512KbP Pm2SLV12 (Chips)
0101: 1MbD Pm2SLV10 (Chips)

ATI Internal Use Only - Reserved (Default: 0)

VIP_DEVICE_STRAP_EN
0: Slave VIP host port devices present (use # if Theater is populated)
1: No slave VIP host port devices reporting presence during reset (use for configure without video-in)

ATI Internal Use Only - Reserved

VGA_DISABLE: 1 for (disable) set to 0 for normal operation

ATI Internal Use Only - Reserved (Default: 0)

ATI Internal Use Only - Reserved (Default: 0)

ATI Internal Use Only - Reserved (Default: 0)

MSL_DIS (Default: 0)

ATI Internal Use Only - Reserved (Default: 0)

BIF_AUDIO_EN
0: Disable HD Audio / 1: Enable HD Audio

ATI Internal Use Only - Reserved (Default: 0)

64BAR_EN_A (Default: 0)

ATI Internal Use Only - Reserved (Default: 0)

ATI Internal Use Only - Reserved (Default: 0)

ATI Internal Use Only - Reserved (Default: 0)

MEMORY_CONFIG ATI Board Feature I

VSYNC_DAC2 CHECK_ATI_MEMORY
GP018 TUNING DOCUMENT

BIF_CLK_PLA_EN
0: Disable CLKREQ power management capability
1: Enable CLKREQ power management capability

CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
72057 Advanced Micro Devices

This AMD Board schematic and design is the exclusive property of AMD, and is provided only for your use in a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.


Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario

Date: Tuesday, March 06, 2007
Sheet 7 of 20

Doc No. 105-B149xx-00A





CHANNEL A: 128MB/256MB DDR2




CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
 2007 Advanced Micro Devices
 The AMD Brand name and design is the exclusive property of AMD.
 This AMD Brand name and design is the exclusive property of AMD.
 and is provided only to the extent of a non-disclosure agreement
 with AMD for evaluation purposes. Further distribution or disclosure
 is strictly prohibited. Use of the information contained herein for any purpose
 other than evaluation requires a Board Technology License Agreement
 with AMD. AMD makes no representation or warranty of any kind
 regarding the accuracy and design, including, but not limited to,
 any implied warranty of merchantability or fitness for a particular
 purpose, and disclaims any liability for any consequences resulting
 from use of the information included herein.

Advanced Micro Devices Inc.
 1 Commerce Valley Drive East
 Markham, Ontario
 Date: Tuesday, March 06, 2007
 Sheet 8 of 20
 Title: RH PCIE RV630 512MB DDR2 DUAL DL-DVI-H VIVO F
 Doc No: 105-B149xx-00A


CHANNEL B: 128MB/256MB DDR2



DUAL FOOT PRINT FOR R** AND MR** DESTINATION
MAINTAIN THE DIFFERENTIAL FOR EACH PAIR.



PROVIDE EITHER SINGLE OR DIFFERENTIAL DQS FOR EACH BYTE




CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
©2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to assist in the design of a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representation or warranty of any kind regarding the schematic and design, including, but not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims any liability for consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario
Date: Tuesday, March 06, 2007
Sheet 9 of 20
Rev 0
Title: RH PCIE RV630 512MB DDR2 DUAL DL-DVI-I VIVO F
Doc No: 105-B1490x-00A

Information on Compatible Controller Parts				
	PMR 2C #1	PMR 2C #2	PMR 2C #3	PMR 2C #4
Gate drive voltage	5V, 8V, 12V	5V, 8V, 12V	5V only	12V only
Vref	0.6V	0.6V	0.6V	0.6V
Bootstrap diodes	Internal (BSP D601, D611)	Internal (BSP D601, D611)	External (Populate D601, D611)	Internal (BSP D601, D611)
Phase current adjustable (unbalanced between phases)	Yes	Yes	Yes	Yes
Optimize Pin Selection				
Pin 10 (100T/DNA/DRDOP)	100T/DRDOP (R662)	100T/DNA	100T	100T/DNA
Pin 11 (RT)	R_RT -> 10,000,000/Paw	Yes	R_RT -> 18,600,000/Paw	Yes
Pin 12 (COMP/DRDOP)	COMP	DRDOP (R663)	COMP	COMP
Pin 14 (SS/COMP)	SS/EN	SS	SS (Load Internally)	SS
Pin 16 (BSPDOP/POR)	POR (Open drain)	DRDOP/POR (POR voltage = 1.2V)	DRDOP/POR (POR voltage = 1.2V)	DRDOP/POR (POR voltage = 1.2V)
Pin 21 (VCCDRV/DRDOP)	VCCDRV	VCCDRV	DRDOP (R664)	DRDOP (R664)


External Detection Circuit and Indication

Case	Behavior	Notification
External cable not plugged in +12V_BUS not in regulation	12V_RST_SENS = "0" RST1 -> "0" (by R12) RST2 -> "0" RST3 = "0"	VDDC disabled External Power Missing
External cable plugged in +12V_BUS in regulation	12V_RST_SENS = "1" RST1 -> "1" (by R11 and R12) RST2 = "1" RST3 = "1"	VDDC enabled
External cable plugged in +12V_BUS not in regulation	12V_RST_SENS = "0" RST1 -> "0" (due to low 12V) RST2 = "0" RST3 = "0"	VDDC disabled
External cable plugged in +12V_BUS in regulation	12V_RST_SENS = "1" RST1 -> "1" RST2 = "1" RST3 = "1"	VDDC enabled Normal Operation



Choosing Different Gate Drive

Gate Drive	Populate	Do Not Populate
5V Gate Drive	R611, R612	R610, R616, C660, R661, C661
8V Gate Drive	R610, C660, R661, C661	R611, R612, R616
12V Gate Drive	R610, C660, R616	R611, R612, R661, C661




SMPS03 Specifications



	Minimal Value	Tolerance	Adjustable range / Notes
Vin (power stage)	12V	+/- 5% PCTe	ATI2V ver. 2.2 +/- 5%
Vout	1.2V	+2.5%/-2.5%	0.8V - 1.5V
Vout ripple (DC)	750		55A (target 60A) max
Iout	750		
Step load	750		
Vout ripple (AC)	750		
Switching Freq.	750		50kHz - 100kHz
Protections			

COMPROMISED & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices Inc.
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to end users under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure of this schematic and design to any third party without the written consent of AMD is strictly prohibited. Any use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representation or warranty of any kind regarding the schematic and design, including, but not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims any and all liability for any consequences resulting from the use of this schematic and design.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario
L3R 9V7
Date: Tuesday, March 06, 2007
Sheet: 10 of 20
Doc No.: 105-B149xx-00A




- List of supported footprint
- The following ICs are not necessarily evaluated by ATI, please refer to BOM for evaluation status
- ANPEC APW7120/APW7065 (12V)
 - CAT CAT7583 (12V)
 - INTERSIL ISL6545
 - NEXSEM NX2114/2307
 - RICHTEK RT9214/RT8101
 - OnSemi ON1582
 - uPI UP6101 (No Ext_Vref in)
 - uPI UP6103 (with Ext_Vref in, can use voltage console UP6261 to change Vout)



SMPS02- Regulator for MVDD				
Vout = 1.8V ~ 2.85V				
Part	Vout	RFB1	RFB2	
0.8V Ref	2.03V (1.98V~2.08V)	4.99K pin 3160499100G	3.24K pin 3160324100G	

SMPS02 Specifications

	Nominal Value	Tolerance	Adjustable range / Notes
Vin (power stage)	12V	± 5% PCIe	ATEL2V ver. 2.2 ± 5%
Vout	2V	± 2%/-2%	1.8V ~ 2.85V
Vout ripple (DC)	50mVpp		
Iout	6Aavg, 8Ade-max		
Step load	3Amax		
Vout ripple (AC)	± 10% or 200mVpp @ 3A step load		
Switching Freq.	~300kHz		TBD
Protections			



Layout guideline for Nexsem NX2114/2307

- 1-position the controller (U703) such that Lgate(pin4) is the closest to gate of the MOSFETs. You can place the gate resistors R711 and R712 next to the gate of the MOSFETs. Make the gate drive traces (PW_MVDDC_LGD and PW_MVDDC_HGD) as short and as wide as possible to reduce the trace inductance.
- 2-Place the bypass capacitors for Vcc as well as Boost caps as close to the controller as possible. They are as follows:
VCC bypass cap is C715, and Boost cap is C716.
- 3-Voltage amplifier compensation network: Place C714 close to the pin 7. Place the rest of the compensation network close to the pins 7 and 6. These are R710, R711, R713, C713 and R712. C713 and C712.

CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.



©2007 Advanced Micro Devices, Inc. The AMD Board schematic and design is the exclusive property of AMD, and is provided only to the customer under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of the schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representation or warranty of any kind regarding the schematic and design, including, but not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims any liability or consequences resulting from use of the information disclosed herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario

Date: Tuesday, March 06, 2007 Rev 0

Sheet 11 of 20 Doc No. 105-B149xx-00A


Title RH PCIe RV630 512MB DDR2 DUAL DL-DVI-H VIVO F



SMPS03- Regulator for VDDC

Vout = .9V ~ 1.2V

	VDDC	RS1	PWRCTRL_0
0.6V Ref	.9V	N/A	LOW
	1.0V	59.0K 1% ATI # 3160590200G	HIGH
	1.1V	30.9K 1% ATI # 3160309200G	HIGH
	1.2V	20.0K 1% ATI # 3160200200G	HIGH



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
©2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a formal technology transfer agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, but not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario



Date: Tuesday, March 06, 2007

Rev 0

Sheet 12 of 20

Title: RH PCIe RV630 512MB DDR2 DUAL DL-DVH VIVO FH

Doc No: 105-B149xx-00A

Power up/down Sequencing




+3.3V_BUS TP871 TP870 +1.8V_LDO1 +1.8V_LDO1

+3.3V_BIAS	TP46+5V	TP460	+1.8V_1D02	+1.8V_1D02
------------	---------	-------	------------	------------

1.02: 66 to 76 min sq. copper area for bonding


Shared Power Rails

Regulators for `rev`, `rev_VL0A` and `rev_VL0A2`

Title		RH PCIE RV630 512MB DDR2 D
		2

Date: Tuesday, March 06, 2007




Sheet 13 of 20



Sheet 13 of 20


DOAL DE-DVM-VIVO	
------------------	--



RH PCIe RV630 512MB DDR2 DUAL DL-DVI-I VIVO FH		105-B149xx-00A
2		1




DB15 pin	Standard VGA	DDC1 Host	DDC2B or DDC2B+ Host	DDC2AB Host	DDC1/2 Display
14	Monitor ID bit0	Monitor ID bit0	Monitor ID bit0	Monitor ID bit0	Optional
12	Monitor ID bit1	Monitor ID bit1	Monitor ID bit1	Monitor ID bit1	Optional
15	Monitor ID bit2	Monitor ID bit2	Monitor ID bit2	Monitor ID bit2	Optional
9	N/C	+5V	+5V	+5V	Optional
Hardware Support	No	Yes	Yes	No	Yes

Based on VESA Display Data Channel (DDC) Standard Ver. 3 Dec. 15, 1997







DDC2_MONID0
DDC2_MONID1(SDA)
DDC2_MONID2
DDC2_MONID3(SCL)



DB15 pin	Standard VGA	DDC1 Host	DDC2B or DDC2B+ Host	DDC2AB Host	DDC1/2 Display
14	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Optional
12	Monitor ID bit 1	Monitor ID bit 1	Monitor ID bit 1	Monitor ID bit 1	Optional
10	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Optional
15	Monitor ID bit 3	Open	Open	Open	Optional
9	N/C	+5V	+5V	+5V	Optional
Hardware Support	No	Yes	Yes	No	Yes

Based on VESA Display Data Channel (DDC) Standard Ver. 3 Dec. 15, 1997



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.


©2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to assist in the design of a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representation or warranty of any kind regarding this schematic and design, including, but not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims any liability for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario

Date: Tuesday, March 06, 2007 Rev 0

Sheet 15 of 20 Doc No. 105-B149xx-00A

Title RH PCIE RV630 512MB DDR2 DUAL DL-DVI-I VIVO F



The 7-pin MiniDIN footprint allows one of the two MiniDINs:

- 7-pin Svideo/Composite MiniDIN P/N 6071001500G
- 4-pin Svideo MiniDIN P/N 6070001000G

CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
©2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a license. Technology Control Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, but not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario






Date: Tuesday, March 06, 2007

Rev 0

Sheet 16 of 20

Doc No: 105-B149xx-00A

Title RH PCIE RV630 512MB DDR2 DUAL DL-DVI-H VIVO FH



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
 2007 Advanced Micro Devices
 This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a formal technology license agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, but not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.




Advanced Micro Devices Inc.
 1 Commerce Valley Drive East
 Markham, Ontario

Date: Tuesday, March 06, 2007 Rev: 0

Sheet 17 of 20


Title: RH PCIE RV630 512MB DDR2 DUAL DL-DVI-I VIVO FH Doc No: 105-B149xx-00A

DVID/DI SCREWS with top tab



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
©2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a formal Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, but not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario




Date: Tuesday, March 06, 2007Rev: 0

Sheet: 18 of 20Proc No.: 105-B149xx-00A

Title: RH PCIE RV630 512MB DDR2 DUAL DL-DVI-I VIVO FH

<div>AMD</div>			Title		Schematic No.		Date:				
			RH PCIE RV630 512MB DDR2 DUAL DL-DVI-I VIVO FH		105-B149xx-00A		Tuesday, March 06, 2007				
			REVISION HISTORY						NOTE: This schematic represents the PCB, it does not represent any specific SKU. For Stuffing options (component values, DNI , ? please consult the product specific BOM. Please contact AMD representative to obtain latest BOM closest to the application desired.		Rev 0
Sch Rev	PCB Rev	Date	REVISION DESCRIPTION								
0	00A	06/11/17	Initial design for RV630 DDR2								



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
 2007 Advanced Micro Devices
 The AMD Board schematic and design is the exclusive property of AMD,
 and is provided only to entities under a non-disclosure agreement
 with AMD for evaluation purposes. Further distribution or disclosure
 is strictly prohibited. Use of this schematic and design for any purpose
 other than evaluation requires a formal technology transfer agreement
 with AMD. AMD makes no representations or warranties of any kind
 regarding this schematic and design, including, but not limited to,
 any implied warranty of merchantability or fitness for a particular
 purpose, and disclaims responsibility for any consequences resulting
 from use of the information included herein.

Advanced Micro Devices Inc.
 1 Commerce Valley Drive East
 Markham, Ontario



Date: Tuesday, March 06, 2007

Rev: 0

Sheet: 20 of 20

Doc No: 105-B149xx-00A

Title: RH PCIE RV630 512MB DDR2 DUAL DL-DVI-I VIVO FH