

CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.  
© 2007 Advanced Micro Devices  
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representation or warranty of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.  
1 Commerce Valley Drive East  
Markham, Ontario


Date: Monday, December 07, 2009 Rev 0

Sheet 4 of 16


Title RH Redwood/ Broadway M2 package MXM3.0 DDR3 Doc No. 105-C076XX-00B








CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.  
© 2007 Advanced Micro Devices  
The AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representation or warranty of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario			
Date:	Monday, December 07, 2009	Rev	0
Sheet	6 of 16		





# CHANNEL A: 256MB/512MB DDR3






**CHANNEL B: 256MB/512MB DDR3**








CONFIGURATION STRAPS			RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1= INSTALL 10K RESISTOR X = DESIGN DEPENDANT NA = NOT APPLICABLE
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	
TX_PWRS_ENB	GPIO0	PCIE FULL TX OUTPUT SWING	1
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED	1
BIF_GEN2_EN_A	GPIO2	PCIE GNE2 ENABLED	1
BIF_CLK_PM_EN	GPIO8	BIF_CLK_PM_EN	0
BIF_VGA_DIS	GPIO9	VGA ENABLED	0
BIF_RX_PLL_CALIB_BP	GPIO21	BIF_RX_PLL_CALIB_BP	0
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM	1
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL_ROM_TYPE OR MEMORY APERTURE SIZE SELECT	X X X
VIP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS	0
SMS_EN_HARD	H2SYNC		0
COSYPASS	GENERICCC		0
AUD[1]	HSYNC	built-in HDMI connector	1
AUD[0]	VSYNC	Audio function present	1
MEMORY_CNFIG	[GPIO5:GPIO16]		
HYPIX	[0:1]		
SAMSUNG	[1:0]		


**ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET**

H2SYNC	GENERICC
<p><b>PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOS ARE USED, THEY MUST NOT CONFLICT DURING RESET</b></p>	
GPI0_28_TDO	GPI021_BB_EN





### Critical Temperature Fault





**LDO #1:** Vin = 3.00V to 3.60V (3.3V +/- 9%) Vout = +1.8V +/- 2%; Iout = 0.8A (TBV) RMS MAX  
PCB: 50 to 70mm sq. copper area for cooling





**LDO #2: Vin = +1.32V to 1.84VMAX Vout = +1.0V +/- 2% Iout = 1.7A (TBV) RMS MAX**  
**PCB: 50 to 70mm sq. copper area for cooling**





Pin Difference Between R2J2062NP and R2J2065NP		
	R2J2062NP	R2J2065NP
3	VLDRV	NC
8	VIN	NC
2	NC	LSDBL4
52	NC	TURN

Top Side Hmax=1.5mm



**CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.**  
 © 2007 Advanced Micro Devices, Inc.  
 This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from the use of the information provided.

Advanced Micro Devices Inc.  
1 Commerce Valley Drive East



Date: Monday, December 07, 2010


Rev	0
-----	---

Title	RH Redwood/ Broadway M2 package MXM3.0 DDR3
-------	---



Doc No.	105-C076XX-00B
---------	----------------

**Top Side**  $H_{max}=1.5mm$




**Bottom Side**  $H_{max}=1.2mm$



# INPUT CAP



Place Rs and Cs across QL.  
RC snubber values shown  
are for reference only,  
tuning is required



<div>AMD</div>			Title		Schematic No.		Date:	
			RH Redwood/ Broadway M2 package MXM3.0 DDR3		105-C076XX-00B		Monday, December 07, 2009	
			REVISION HISTORY		NOTE: This schematic represents the PCB, it does not represent any specific SKU. For Stuffing options (component values, DNI's, ...) please consult the product specific BOM. Please contact AMD representative to obtain latest BOM closest to the application desired.			Rev 0
Sch Rev	PCB Rev	Date	REVISION DESCRIPTION					
0	00A	09/27/09	Create new SCHs					
	00B	12/03/09	Added PWR_EN short to DrMOS Added DrMOS Thermal Pad					
			<div>MSIS-RMA 吳婷 20100810</div>					