







P402-A02 DESI GN -- G84/G86, 540/702 128/256 MB DDR3, VGA, DVI -I , SD/HDTV

sku	VARI ANT	NVPN	ASSEMBLY
B	BASE	600-10402-base-sch	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO STUFF ASSEMBLY NOTES AND BOM NOT FINAL
1	SKU0000	600-10402-0000-200	G84-300, 600/700MHz 256MB 16Mx32 BGA135 GDDR3 DVI+DVI+HDTV-Out
2	SKU0010	600-10402-0010-200	G86-400-500/700MHz 256/128 MB 16Mx32 BGA135 GDDR3 DVI+VGA+HDTV-Out
3	SKU0500	600-50402-0500-200	G84-875, 600/700MHz 256MB 16Mx32 BGA135 GDDR3 DVI+DVI+HDTV-Out
4	SKU9100	600-10402-9100-200	G84-300, 600/700MHz 256MB 16Mx32 BGA135 GDDR3 DVI+DVI+HDTV-Out
5	<UNDEFI NED>	<UNDEFI NED>	<UNDEFI NED>
6	<UNDEFI NED>	<UNDEFI NED>	<UNDEFI NED>
7	<UNDEFI NED>	<UNDEFI NED>	<UNDEFI NED>
8	<UNDEFI NED>	<UNDEFI NED>	<UNDEFI NED>
9	<UNDEFI NED>	<UNDEFI NED>	<UNDEFI NED>
10	<UNDEFI NED>	<UNDEFI NED>	<UNDEFI NED>
11	<UNDEFI NED>	<UNDEFI NED>	<UNDEFI NED>
12	<UNDEFI NED>	<UNDEFI NED>	<UNDEFI NED>
13	<UNDEFI NED>	<UNDEFI NED>	<UNDEFI NED>
14	<UNDEFI NED>	<UNDEFI NED>	<UNDEFI NED>
15	<UNDEFI NED>	<UNDEFI NED>	<UNDEFI NED>


PAGE SUMMARY:

Page 1:	TABLE OF CONTENTS & REVISION HISTORY
Page 2:	PCI EXPRESS 16X, NVVDD DECOUPLING CAPS, PEX IOVDD/Q DECOUPLING CAPS
Page 3:	FBA MEMORY INTERFACE, GPU FBVDD/Q DECOUPLING CAPS
Page 4:	FBA 8Mx32 DDR3 MEMORIES, FBA COMMAND BUS PU'S, FBA CLK TERMS
Page 5:	FBA MEMORY FBVDD/Q DECOUPLING CAPS
Page 6:	FBC MEMORY INTERFACE, GPU FBVTT
Page 7:	FBC 8MX32 DDR3 MEMORIES, FBC CMD BUS PU'S, FBC CLK TERMS
Page 8:	FBC MEMORY FBVDD/Q DECOUPLING CAPS, GPU GND CONNECTIONS
Page 9:	DACA FILTERS, DACA SYNC BUFFERS & DB15 SOUTH
Page 10:	DACC FILTERS, DACC SYNC BUFFERS & DB15 MID
Page 11:	TMDS LINK A/B & PU'S, TMDS IO BACKDRIVE PREVENTION, DVI CONNECTOR SOUTH
Page 12:	TMDS LINK C/D & PU'S, DVI CONNECTOR MID
Page 13:	MIOA & MIOB, SLI CONNECTOR
Page 14:	DACB FILTERS, MINIDIN CONNECTOR NORTH, COMPONENT VIDEO OUTPUT CONNECTOR
Page 15:	SPDIF-IN HEADER, XTAL
Page 16:	EXTERNAL THERMAL SENSOR, 2PIN / 4PIN FAN CONTROL, GPIO
Page 17:	BIOS ROM, HDCP ROM
Page 18:	BIOS STRAPS & MECHANICALS
Page 19:	POWER SUPPLY LINEARS: DDC5V, TMDS PLLVDD, DACB VDD, MIOA_VDDQ
Page 20:	POWER SUPPLY: 5V, TMDSIOVDD, PEX1V2 AND FBVDDQ SWITCHER
Page 21:	POWER SUPPLY: SINGLE PHASE NVVDD, NVVDD SET CONTROL





FrameBuffer: Partition A 8Mx32 BGA136 DDR3



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



NV_PN 600-10402-0000-200 H


ID	p402	PAGE	4 OF 21
NAME	broth	DATE	03-APR-2007

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


ASSEMBLY	G84-300, 600/700MHz, 256MB, 16Mx32, BGA136, GDDR3, DVI+DVI+HDTV-Out
PAGE DETAIL	FBA 8Mx32 DDR3 MEMORIES, FBA COMMAND BUS PINS, FBA CLK TERMS

FRAME BUFFER: PARTITION A DECOUPLING


Decoupling for FBA 0..31





Decoupling for FBA 32..63










ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.



FRAMEBUFFER: PARTITION C 8Mx32 BGA136 DDR3



	NET	DI_FFPAIR	NV_IIMPEDANCE	NV_CRITICALLY_CAL_NET
7< 6>	 FBC_CLK0	FBC_CLK0	80DI.FF	1
7< 6>	FBC_CLK0*	FBC_CLK0	80DI.FF	1
7< 6>	 FBC_CLK1	FBC_CLK1	80DI.FF	1
7< 6>	 FBC_CLK1*	FBC_CLK1	80DI.FF	1




FRAMEBUFFER: PARTITION C DECOUPLING


14

U_GPU_G3_128_8X_BGA820-G84-300B
G1
G84-300-A1
BGA820
COMMON

Decoupling for FBC 0..31



Decoupling for FBC 32..63





14/14 _GND_		
AA12	GND	GND
AA2	GND	K10
AA21	GND	X23
AA31	GND	X29
AB27	GND	K4
AB6	GND	L27
AC10	GND	L6
AC23	GND	M12
AC29	GND	M2
AC4	GND	M31
AD16	GND	N15
AD17	GND	N18
AD2	GND	N29
AD31	GND	N4
AE17	GND	P15
AE27	GND	P18
AE6	GND	P27
AF11	GND	P6
AF26	GND	R13
AF29	GND	R14
		R15
AF4	GND	R18
AF7	GND	R19
AG10	GND	R2
AG11	GND	R20
AG14	GND	R31
AG15	GND	T16
AG19	GND	T17
AG2	GND	T24
AG22	GND	T29
AG31	GND	T4
AG8	GND	U16
AH24	GND	U17
AJ10	GND	U24
AJ13	GND	U29
AJ16	GND	U8
AJ17	GND	V13
AJ20	GND	V14
AJ23	GND	V15
AJ26	GND	V18
AJ29	GND	V19
AJ4	GND	V2
AJ7	GND	V20
AK2	GND	V31
AK28	GND	W15
AK31	GND	W18
AL11	GND	W27
AL14	GND	W6
AL19	GND	Y15
AL22	GND	Y18
AL25	GND	Y29
AL3	GND	Y4
AL6	GND	AL10
AL9	GND	AM10
AM13	GND	AG13
AM16	GND	
AM17	GND	
AM20	GND	
AM23	GND	
AM26	GND	
AM29	GND	
B12	GND	
B15	GND	
B18	GND	
B21	GND	
B24	GND	
B27	GND	
B3	GND	
B30	GND	
B6	GND	
B9	GND	
C2	GND	
C31	GND	
D10	GND	
D13	GND	
D16	GND	
D17	GND	
D20	GND	
D23	GND	
D26	GND	
D29	GND	
D4	GND	
D7	GND	
F11	GND	
F14	GND	
F19	GND	
F2	GND	
F22	GND	
F25	GND	
F31	GND	
F8	GND	
G26	GND	
G29	GND	
G4	GND	
G7	GND	
H27	GND	
H6	GND	
J16	GND	
J17	GND	
J2	GND	
J31	GND	

Pri mary Di spl ay (DACA), SI m DB15


DACA RGB-FI LTER

NET_NAME	NV_CRI TI CAL_NET	I MPEDANCE	MI N_LI NE_WI DTH
DACA_VDD			12MIL
DACA_VREF			12MIL
DACA_RSET			12MIL
DACA_RED			
DACA_GREEN			
DACA_BLUE			
DACA_RED_C			
DACA_GREEN_C			
DACA_BLUE_C			
DACA_HSYNC			
DACA_VSYNC			
AVB			
AHB			
DACA_VSYNC_BUF			
DACA_HSYNC_C			
DACA_VSYNC_C			
DACA_HSYNC_C			



Secondary Display (DACC), Slim DB15

DACC RGB-FILTER




ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	600-10402-0000-200 H		
ID	p402	PAGE	10 OF 21
NAME	broth	DATE	03-APR-2007

INTERNAL TMDS . . LINK A & B

NOTE: GPU HAS ON DIE PULL UPS ON TMDS LINES . . EXTERNAL PULLUPS ADDED (FOR CYA) IN CASE ON-DIE CURRENT DRAW IS EXCESSIVE



Hotplug Detection



NETNAME	MIN_LENGTH	VOLTAGE
I FPAB_PLLVDD	12MI L	1.8V
TMDS_I_OVDD	12MI L	3.3V
I FPAB_I_OVDD	12MI L	3.3V
I FPABRSET	12MI L	
TMDS_I_OBACK	12MI L	

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION


2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



NV_PN 600-10402-0000-200 H


ID	p402	PAGE	11 OF 21
NAME	broth	DATE	03-APR-2007

INTERNAL TMDS .. LINK C & D



NETNAME	MIN_L1 NE_MIN DTH	VOLTAGE
BI I FPCD_RSET	12MI L	
BI I FPCD_PLLVDD	12MI L	1.8V
BI I FPCD_I_OVDD	12MI L	3.3V

Hotplug Detection



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY


SANTA CLARA, CA 95050, USA

NV_PN	600-10402-0000-200 H
-------	----------------------


ID	p402	PAGE	12 OF 21
NAME	broth	DATE	03-APR-2007

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

G3 VI P/MI OB



G3 MI OA



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA



ASSEMBLY G84-300, 600/700MHz 256MB 16Mx32 BGA135 GDDR3 DVI+DVI+HDTV-Out
PAGE DETAIL MI OA & MI OB, SLI CONNECTOR

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.






NV_PN 600-10402-0000-200 H

ID p402 PAGE 13 OF 21
NAME broth DATE 03-APR-2007

DACB . . Mi ni DI N VI DEO OUT CONNECTOR

NET_NAME	MI N_LI NE_WI DTH	NV_I MPEDANCE	NV_CRI TI CAL_NET
DACB_C_OUT		75OHM	1
DACB_CVBS_OUT		75OHM	1
DACB_PB_OUT		75OHM	1
MDI N_PBout_C		75OHM	1
MDI N_Cout_C		75OHM	1
MDI N_Yout_C		75OHM	1
DACB_VDD	120uL		
DACB_VREF	120uL		
DACB_RSET	120uL		

Place close to MiniDIN connector!



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA




ASSEMBLY	G84-300, 600/700MHz, 256MB, 16Mx32, BGA135, GDDR3, DVI+DVI+HDTV-Out
PAGE DETAIL	DACB FILTERS, MINIDIN CONNECTOR NORTH, COMPONENT VIDEO OUTPUT CONNECTOR

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


NV_PN	600-10402-0000-200 H		
ID	p402	PAGE	14 OF 21
NAME	broth	DATE	03-APR-2007

XTAL/PLLVDD/SPDI F I N

SPDI F I N



XTAL/PLLVDD



NETNAME		MIN_L1NE_WI_DTH	
IN	XTALIN	10MI L	
IN	XTALOUT	10MI L	
IN	PLLVD_D_R	12MI L	
IN	PLLVD	12MI L	
IN	VI_D_PLLVD	12MI L	
IN	XTALSSIN	10MI L	
IN	XTALOUTBUFF	10MI L	
IN	SPODIFIN	560HM	2
IN	SPODIFIN_C	560HM	2
IN	SPODIFIN_C2	560HM	2
IN	SPODIFIN_COMP	560HM	2
IN	SPODIFIN_COMP_R	560HM	2
IN	SPODIFIN_COMP_R1	560HM	2
IN	SPODIFIN_C3	560HM	2
IN	SPODIFIN_COMP2	560HM	2
IN	SPODIFIN_COMP2_Q	560HM	2
IN	F_SPODIFIN	560HM	2

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY


SANTA CLARA, CA 95050, US

NV PN	600-10402-0000-200 H
-------	----------------------


ID	p402	PAGE	15 OF 21
----	------	------	----------

NAME	broth	DATE	03-APR-2007
------	-------	------	-------------


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.




Thermal Protection



HDCP ROM (serial)




BIOS ROM(serial)



'SROM' MAPPING

ROM	NV4x/G73
SO	ROM_SO
SI	ROM_SI
SCK	ROM_SCK
CS*	ROM_CS*



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



ASSEMBLY	G84-300, 600/700MHz, 256MB, 16Mx32, BGA135, GDDR3, DVI+DVI+HDTV-Out
PAGE DETAIL	BIOS ROM, HDCP ROM

NV_PN	600-10402-0000-200 H		
ID	p402	PAGE	17 OF 21
NAME	broth	DATE	03-APR-2007


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

BI OS, Straps, Mi sc

STRAPS

Assembl y: BI OS

MECHANICALS & THERMALS



STUFF 2.0K
BOND OPTI ON 0 = DISCRETE

STRAP BIT

LOGI C 0

LOGI C 1

REG: NV_STRAP_0

RAM_CFG_0

RAM_CFG_1

RAM_CFG_2

RAM_CFG_3

PCI_DEVI D_0

PCI_DEVI D_1

PCI_DEVI D_2



PCI_DEVI D_3

PCI_DEVI D_EXT (4)

PEX_PLL_EN_TERM100

MI O_EN_33V_0

Sl ot Cl ock Confi guration




ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	600-10402-0000-200 H		
ID	p402	PAGE	18 OF 21
NAME	broth	DATE	03-APR-2007


Power Supply . . . TMD5, MIOA_VDDQ, DDC5V

	NETNAME	MAX_CURRENT	MIN_LINE_WIDTH	VOLTAGE
BI	5V_FUSED	1A	12MIL	5V
	DDC_5V	DDC_5V	12MIL	5V
BI	5V	1A	10MIL	5V
	TMD5ABPLL_ADJ	TMD5_PLLVDD	12MIL	3.3V
BI	TMD5_PLLVDD	1A	12MIL	1.8V
	MIOA_2V5	MIOA_2V5	12MIL	2.5V
BI	GND	GND	16MIL	0V

DDC 5V




TMD5 AB/CD PLL Supply



$$V_{out} = V_{Ref} * (1 + (R_{bot}/R_{top}))$$
$$1.8V = 1.25V * (1 + (442/1000))$$

MIOA_VDDQ



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA






NV_PN 600-10402-0000-200 H

ID	p402	PAGE	19 OF 21
NAME	broth	DATE	03-APR-2007

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

POWER SUPPLY .. FBVDDQ, PEX1V2



NVVDD POWER SUPPLY

NVVDD Voltage Selection

Place close to NVVDD feedback loop!

NV_VSEL1	NV_VSEL0	NVVDD
0	0	1.05V
0	1	1.21V (DEFAULT)
1	0	1.17V
1	1	1.327V

NVVDD = 1.0-1.325V@30A

NVVDD REMOTE SENSE

$$NVVDD = 0.8v * (1 + Rt/Rb)$$
$$1.2 = 0.8v * (1 + 1K/2K)$$

NVVDD POWER SEQUENCE

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



NV_PN	600-10402-0000-200 H		
ID	p402	PAGE	21 OF 21
NAME	broth	DATE	03-APR-2007

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.