


PCI-EXPRESS EDGE CONNECTOR






| SYMBOL LEGEND | |
|---------------|----------------|
| DNI | DO NOT INSTALL |
| # | ACTIVE LOW |
| | DIGITAL GROUND |
| | ANALOG GROUND |
| BUO | BRING UP ONLY |


CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
©2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario


Date: Friday, September 23, 2011
Rev 03
Sheet 1 of 17

Title RH Turks GDDR5 4pcs x 32 dDVI-D+HDMI/DP+VGD...
102-C24901-00



















MAX DENSITY: 128Mx16



MAX DENSITY: 128Mx16





| PIN BASED STRAPS | |
|----------------------------------|---|
| | GPIO(0) - TX_PWRS_ENB (Transmitter Power Savings Enable) 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop) |
| | GPIO(1) - TX_DEEMPH_EN (Transmitter De-emphasis Enable) 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for Desktop) |
| | GPIO(2) - BIF_GEN2_EN (5.0 GT/s Enable) 0: Default. (Driver Controlled Gen2) 1: Strap Controlled Gen2 |
| | GPIO(13,12,11) - CONFIG[2:0] 100 - 512Kbit M25P05A (ST) 101 - 1Mbit M25P10A (ST) 101 - 2Mbit M25P20 (ST) 101 - 4Mbit M25P40 (ST) 101 - 8Mbit M25P80 (ST) 100 - 512Kbit Pm25LV512 (Chingis) 101 - 1Mbit Pm25LV010 (Chingis) |
| | |
| | |
| | |
| | VIP_DEVICE STRAP_DIS 0: VIP host port devices present (use if Theater is populated) 1: No slave VIP host port devices reporting presence during reset (use for configurations without video-in) |
| | RESERVED: Internal use only. Other logic must not affect these signals during RESET. |
| | BIF_CLK_PM_EN 0 - Disable CLKREQ# power management capability 1 - Enable CLKREQ# power management capability |
| | |
| Don't set GENERICC high at reset | |


| Option | Populated | Not Populated |
|--------------|-----------------------------|--------------------|
| Crystal only | Y2, C11, C12, R36, R35, R23 | U12, R26 |
| Oscillator | Y2, C11, C12, U12 | R36, R35, R23, R26 |


CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
72007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD,
and is provided only to entities under a non-disclosure agreement
with AMD for evaluation purposes. Further distribution or disclosure
is strictly prohibited. Use of this schematic and design for any purpose
other than evaluation requires a Board Technology License Agreement
with AMD. AMD makes no representations or warranties of any kind
regarding this schematic and design, including, not limited to,
any implied warranty of merchantability or fitness for a particular
purpose, and disclaims responsibility for any consequences resulting
from use of the information included herein.


Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario


Date: Friday, September 23, 2011
Sheet 6 of 17
Rev 03

Title: RH Turks GDDR5 4pcs x 32 dVLI-D+HDMI/DP+VGD/DP
Doc No: 102-C24901-00









CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
 22007 Advanced Micro Devices
 This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
 1 Commerce Valley Drive East
 Markham, Ontario




Date: Friday, September 23, 2011

Rev 03


Sheet 12 of 17

Title RH Turks GDDR5 4pcs x 32 dDVI-D+HDMI/DP+VGD/DP Doc No. 102-C24901-00


LDO #1: Vin = 3.00V to 3.60V (3.3V +/- 9%) Vout = +1.8V +/- 2%; Iout = 1.3A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling



Regulator for +5V and +5V_VESA
Iout max = 150mA (VGA+DVI+HDMI)



LDO #2: Vin = +1.32V to 1.84VMAX Vout = +1.01V +/- 2% Iout = 1.7A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
 72007 Advanced Micro Devices
 This AMD Board schematic and design is the exclusive property of AMD,
 and is provided only to entities under a non-disclosure agreement
 with AMD for evaluation purposes. Further distribution or disclosure
 is strictly prohibited. Use of this schematic and design for any purpose
 other than evaluation requires a Board Technology License Agreement
 with AMD. AMD makes no representations or warranties of any kind
 regarding this schematic and design, including, not limited to,
 any implied warranty of merchantability or fitness for a particular
 purpose, and disclaims responsibility for any consequences resulting
 from use of the information included herein.

Advanced Micro Devices Inc.
 1 Commerce Valley Drive East
 Markham, Ontario




Date: Friday, September 23, 2011

Rev 03


Sheet 13 of 17

Title RH Turks GDDR5 4pcs x 32 dDVI-D+HDMI/DP+VGD/DP Doc No. 102-C24901-00

VDDC Reference Voltage Selection



I2C VOLTAGE REFERENCE FOR VDDC (not for production)




I2C ADDRESS:
A6


VDDC Low Side Divider

R650 must be populated only if VID is not used and VDDC VREFIN is pulled high to >4.5V. Then this will set VDDC to a fixed value.

Low state 0.9V
Middle state 1.0V
High state 1.1V
Vref=0.6V
Top resistor of the divider 1s 10k




12V_BUS & 3V3_BUS POWER SEQUENCING



Install R1010 to gate 1V LDO with 1.8V LDO.




POWER SEQUENCING CIRCUIT



MVDD Low Side Divider

MVDD = 1.6V
Vref = 0.8V



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
©2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario





Date: Friday, September 23, 2011

Rev 03

Sheet 14 of 17

Title RH Turks GDDR5 4pcs x 32 dDVI-D+HDMI/DP+VGD/D Doc No. 102-C24901-00





SWITCH CONNECTIONS TO PINSTRAPS



SCL/SDA PORT DEBUG ACCESS

Place connector on the back side
(easily accessible and not blocked by the heatsink).

LM96163 FOR BACKUP THERMAL CONTROL

TACH Connection is for testing
and RPM measurement only

