## PG180A02 256bGDDR6x16 TAILDP+DP+DP+HDM/DP+USB TABLE OF CONTENIS Description Page Description Page Page Description Description Table of Contents PS: NPUTSWITCHRAIL BALANCE V37230change List V37230change List BlockDiagram PS: 12V CURRENT STEERING Change J4 footprint Remove ECS PEX\_WAKE\* POWER\_BRAKE\* 3V3\_AUX\_CON **PCIExpress** PS: VR THERMAL PROTECTION Change J3 footprint AddDP\_PWR bypass resistor 43 **PCITemination** Renove DP colayout C12changed to 560.F Solid CAP PS: INPUIS, FILTERING AND MONITORING Renove JIAG &urusedGPIO Remove HDM co lavout MEMORY: GPU Partition A/B PS: CURRENTSTEERING, HOTUNPIUG DETECT Remove 0031 PS FBVDDCONIROLLER OVR3 C15changed to 560.iF Solid CAP MEMORY: FBA Partition 31..0 6 PS: PRE FILTER 46 NWDDCONIROLLER change to MP2888A Renove SII BRG PRST 7 MEMORY: FBA Partition 63.32 SEQUENCE: 5V, 1V8 NV3V3ENABLE DRMOS charge to 10 phases Remove POWER BRAKE\* Unused GPIO 47 MEMORY: FBB Partition 31..0 DRMOS change to 10 drases AddMP1475DJ for 5V Schematics SEQUENCE NV, PEX FBENABLE MEMORY: FBB Partition 63.32 Add NWDDOutput CAP 31 FBVDD cartraller dranged to uP1666QQKF 9 SEQUENCE: PCIE VOLTAGE MONITOR Remove INPUTSWIICHRail Balance FBVDDMOchamped to UBIQ/QN3108MEN+QN3107MEN 33 MEMORY: GPU Partition C/D 50 SEQUENCE: DISCHARGE J8change to8pin NWDD controller changed to MP2886A 34 MEMORY: FBC Partition 31..0 11 51 SEQUENCE MSC AddFuse F1~F3 Charge NWDD phase 1-6 MEMORY: FBC Partition 63.32 50 LED &FAN HEADERS Charge 12V input choke footprint Renove NVDD phase8 10 13 MEMORY: FBDPartition31..0 Add Hot Undug Detect for J8 Renove some NVVDD output CAPs **53** LED2 Renove INPUTSWIICHRID3 MEMORY: FBD Partition 63.32 Add Renove LED & Fan Vin\_ 12V option 14 Mechanical: Bracket/Thermal Solution 54 AddMCUII8295forRGBLED Renove NPUTSWIICHRIDGUSB 15 GPUPWR and GND Remove INPUTSWITCHRail Balance GPU Decoupling 16 Renove VR THERMAL PROTECTION V37231 change List **GPU DECOUPLING** 17 J8changed to 6pin IFPABTALL, DP Base on V37230 No charged 18 Remove INA3221 3V3 AUX FUSE **IFPE DP** Remove CPIO1 GC6 FB EN 1V8MAIN ENABLE 19 Remove NV3V3BACKUP SOLUTION IFPF USBC 20 V37232 change List Remove SIL\_BRG\_PRST\* PS\_IV8\_AON\_EN THERM\_OVERT\* 21 IFPCHDM20DP Base on V37230 Nochanged Remove PS SLI FGC6 OR PS FBVDD BUFF R 22 **FPDDP** Remove GPIO1\_GC6\_FB\_EN PS\_RID3\_12V\_SW 23 NM+5 INIERFACE Remove 12V Voltage Moritor MSC: FANTHERMAL JIAG GPIOSTEREO Renove PEX WAKE 24 Remove LED CONTROLLER 118295 25 MSC3 ROM STRAPS MSC: XIAL, PIL 26 MSC: USBPPC 27 PS: USBVR 28 PS: 5V. 5V BACKUP 29 PS: PEXVDD, 1V8 30 31 PS: FBMDDCONIROLLER 32 PS: FBWDDCONIROLLER OWR3 33 PS: FBVDDPHASE 1, 2 PS: NVVDDCONIROLLER OVR8 34 PS: NVVDDPhase 1. 2 35 PS: NWDDPhase 3, 4 36 PS: NWDDPhase 5, 6 37 PS: NVVDDPhase 7.8 PS: INPUTSWITCHRIDG 39 MICROSTAR INT'L CO,L'ID 40 PS: INPUTSWIICHRIDGUSB MS-V372









































































































