

PAGE SUMMARY:

Page 1: TABLE OF CONTENTS & REVISION HISTORY
Page 2: PCI EXPRESS 16X, NVVDD DECOUPLING CAPS,PEX, IOVDDIQ DECOUPLING CAPS
Page 3: FBA MEMORY INTERFACE, GPU FBVDDQ DECOUPLING CAPS, FBVTT TERMINATION
Page 4: FBA 16Mx16 DDR2 MEMORIES, BANK 0..31
Page 5: FBA 16Mx16 DDR2 MEMORIES, 1ST BANK 32..63
Page 6: FBC MEMORY INTERFACE, GPU FBVTT, FBVDDQ
Page 7: FBC 16MX16 DDR2 MEMORIES, 2ND BANK 0..31
Page 8: FBC 16Mx16 DDR2 MEMORIES, 2ND BANK 32..63
Page 9: DACA FILTERS, DACA SYNC BUFFERS & DB15 SOUTH
Page 10: DACC FILTERS, DACC SYNC BUFFERS & DB15 MID
Page 11: TMDS LINK A & PU's, DVI CONNECTOR SOUTH
Page 12: TMDS LINK C
Page 13: MIOA & MIOB
Page 14: DACB FILTERS, SYNC STRIPPER, MINIDIN CONNECTOR NORTH,HDTV HEADER
Page 15: GPU GND CONNECTION, XTAL
Page 16: JTAG, BIOS ROM, HDCP ROM, FAN CONTROL, GPIO
Page 17: BIOS STRAPS & MECHANICALS
Page 18: POWER SUPPLY: TMDS IOVDD,5V,A3V3
Page 19: PowerSupplyI: NVVDD, A2V5
Page 20: PowerSupplyIII: FBVDDQ, PLLVDD


REV
HISTORY

Base on P501_A01 modify


- 1.PAGE:09 Removed D-sub connector
2.PAGE:10 :Removed D-sub connector
3.PAGE:11/12 :EMI common choke change to 0ohm R (0402)
4.PAGE:14 :Change TVout connector to 2x3 pin header
5.PAGE:19 L8 change to footprint CHK_D2_P8_5

REV	VARIANT	NVPN	ASSEMBLY
0	0000	600-10501-0000-100	G73 400/350MHZ 256MB 128bit DDR2 16MX16 DVI-I+VGA+HDTVOUT
1	0001	600-10501-0001-100	G73-V 375/350MHZ 256MB 128bit DDR2 16MX16 DVI-I+VGA+HDTVOUT
2	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
3	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
4	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
5	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
6	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
7	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
8	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
9	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
10	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
11	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
12	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
13	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
14	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
15	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>

16X PCIe Interface




GPU: FB-Interface A






FBA MEMORY 1st bank 0..31

PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE TO MEMORY




FBA MEMORY 1st bank 32..63

PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE TO MEMORY




GPU: FB-Interface C






FBC MEMORY 2nd bank 0..31

PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE TO MEMORY



FBC MEMORY 2nd bank 32..63

PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE TO MEMORY




Primary Display (DACA), Slim DB15

DACA NET RULES

	NET	VOLTAGE	MAX_CURRENT	MIN_WIDTH
9.11	DACA_VDD	3.3000V	0.07	16.0
9.11	DACA_VREF			10.0
9.11	DACA_RESET			10.0

DACA RGB-FILTER





Secondary Display (DACC), DB15

DACC NET RULES


NET	NV_CRITICAL	NV_IMPEDANCE	DIFFPAIR
DACC_RED	1	50OHM	
DACC_GREEN	1	50OHM	
DACC_BLUE	1	50OHM	
DACC_RED_C	1	50OHM	
DACC_GREEN_C	1	50OHM	
DACC_BLUE_C	1	50OHM	
DACC_HSYNC	2	50OHM	
DACC_VSYNC	2	50OHM	
CVR_FIR	2	50OHM	
DACC_HSYNC_BUF	2	50OHM	
DACC_HSYNC_BUF	2	50OHM	
DACC_HSYNC_C	2	50OHM	
DACC_VSYNC_C	2	50OHM	
DCB_SCL	2	50OHM	
DCB_SDA	2	50OHM	
DCB_SCL_T	2	50OHM	
DCB_SDA_T	2	50OHM	
DCB_SCL_C	2	50OHM	
DCB_SDA_C	2	50OHM	
NET	VOLTAGE	MAX_CURRENT	MIN_WIDTH
DACC_VDD	3.30000	0.14	16.0
DACC_VREF			10.0
DACC_RSET			10.0

I2C B for HDMI.




INTERNAL TMDS .. LINK A & B




IFPAB NET RULES			
NET	NV_CRITICAL	NV_IMPEDANCE	DIFF PAIR
NET	VOLTAGE	MAX_CURRENT	MIN_WIDTH
IFPAB_PLLVDD	3.3000V	0.04	16.0
IFPAB_I0VDD	3.3000V	0.24	16.0
IFPABSET			12.0
DIV_SOUTH_HPD_C	1	500m	100m
DIV_SOUTH_HPD_R	1	500m	100m




Hotplug Detection




INTERNAL TMDS .. LINK C



G3 VIP/MIOB



G3 MIOA





DACB .. MiniDIN VIDEO OUT CONNECTOR



DACB .. MiniDIN VIDEO OUT CONNECTOR

DACB NET RULES

NET	NV_CRITICAL	NV_IMPEDANCE	DIFFPAIR
IS1 DACR_C_OUT_C	1	50OHM	
IS1 MDN_COUT_C	1	50OHM	
IS1 DACR_CVBS_OUT	1	50OHM	
IS1 MDN_VOUT_C	1	50OHM	
IS1 DACR_PB_OUT	1	50OHM	
IS1 MDN_PROUT_C	1	50OHM	
IS1 MDN_SCL_C	2	50OHM	
IS1 MDN_SDA_C	2	50OHM	
NET	VOLTAGE	MAX_CURRENT	MIN_WIDTH
IS1 DACR_VDD	3.3000V	0.07	16.0
IS1 DACR_GND			16.0
IS1 DACR_RESET			16.0




GND/XTAL/PLLVDD




	NET	NV_CRITICAL	NV_IMPEDANCE	DIFFPAIR
Q1	XTALIN	1	300M	
Q2	XTALCOUT	1	300M	
Q3		1		

	NET	VOLTAGE	MAX_CURRENT	MIN_WIDTH
Q4	PULL_VDD	2.0V	0.3	120M
Q5	VDD_PULL_VDD	2.0V	0.3	12.0


GPIO / JTAG / HDCP / BIOS / SPDIF




HDCP




SPDIF



GPIO ON/OFF FAN Control




BIOS (serial)



MISC NET RULES

	NET	NV_CRITICAL	NV_IMPEDANCE	DIFFPAIR
14, 18	DIFF_SQ1	2	SIORIM	
14, 18	DIFF_SQ1A	2	SIORIM	
14, 18	DIFF_SQ1_G	2	SIORIM	
14, 18	DIFF_SQ1_H	2	SIORIM	
14, 18	DIFF_SQ1_L	2	SIORIM	
14, 18	DIFF_SQ1_R	2	SIORIM	
14, 18	DIFF_SQ1_U	2	SIORIM	
14, 18	DIFF_SQ1_V	2	SIORIM	
14, 18	DIFF_SQ1_W	2	SIORIM	
14, 18	DIFF_SQ1_X	2	SIORIM	
14, 18	DIFF_SQ1_Y	2	SIORIM	
14, 18	DIFF_SQ1_Z	2	SIORIM	
14, 18	DIFF_SQ1A_G	2	SIORIM	
14, 18	DIFF_SQ1A_H	2	SIORIM	
14, 18	DIFF_SQ1A_L	2	SIORIM	
14, 18	DIFF_SQ1A_R	2	SIORIM	
14, 18	DIFF_SQ1A_U	2	SIORIM	
14, 18	DIFF_SQ1A_V	2	SIORIM	
14, 18	DIFF_SQ1A_W	2	SIORIM	
14, 18	DIFF_SQ1A_X	2	SIORIM	
14, 18	DIFF_SQ1A_Y	2	SIORIM	
14, 18	DIFF_SQ1A_Z	2	SIORIM	
14, 18	DIFF_SQ1A_GA	2	SIORIM	
14, 18	DIFF_SQ1A_HA	2	SIORIM	
14, 18	DIFF_SQ1A_LA	2	SIORIM	
14, 18	DIFF_SQ1A_RA	2	SIORIM	
14, 18	DIFF_SQ1A_UA	2	SIORIM	
14, 18	DIFF_SQ1A_VA	2	SIORIM	
14, 18	DIFF_SQ1A_WA	2	SIORIM	
14, 18	DIFF_SQ1A_XA	2	SIORIM	
14, 18	DIFF_SQ1A_YA	2	SIORIM	
14, 18	DIFF_SQ1A_ZA	2	SIORIM	
14, 18	DIFF_SQ1A_GA_G	2	SIORIM	
14, 18	DIFF_SQ1A_GA_H	2	SIORIM	
14, 18	DIFF_SQ1A_GA_L	2	SIORIM	
14, 18	DIFF_SQ1A_GA_R	2	SIORIM	
14, 18	DIFF_SQ1A_GA_U	2	SIORIM	
14, 18	DIFF_SQ1A_GA_V	2	SIORIM	
14, 18	DIFF_SQ1A_GA_W	2	SIORIM	
14, 18	DIFF_SQ1A_GA_X	2	SIORIM	
14, 18	DIFF_SQ1A_GA_Y	2	SIORIM	
14, 18	DIFF_SQ1A_GA_Z	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_G	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_H	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_L	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_R	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_U	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_V	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_W	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_X	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_Y	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_Z	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_G	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_H	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_L	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_R	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_U	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_V	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_W	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_X	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_Y	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_Z	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_G	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_H	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_L	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_R	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_U	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_V	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_W	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_X	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_Y	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_Z	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_G	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_H	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_L	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_R	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_U	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_V	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_W	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_X	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_Y	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_Z	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_G	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_H	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_L	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_R	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_U	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_V	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_W	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_X	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_Y	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_Z	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_G	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_H	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_L	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_R	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_U	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_V	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_W	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_X	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_Y	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_Z	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_G	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_H	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_L	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_R	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_U	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_V	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_W	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_X	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_Y	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_Z	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_G	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_H	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_L	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_R	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_U	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_V	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_W	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_X	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_Y	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_Z	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_G	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_H	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_L	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_R	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_U	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_V	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_W	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_X	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_Y	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_Z	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_G	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_H	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_L	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_R	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_U	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_V	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_W	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_X	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_Y	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_Z	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_G	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_H	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_L	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_R	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_U	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_V	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_W	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_X	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_Y	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_Z	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_G	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_H	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_L	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_R	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_U	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_V	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_W	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_X	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_Y	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_Z	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_G	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_H	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_L	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_R	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_U	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_V	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_W	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_X	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_Y	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_Z	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_G	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_H	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_L	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_R	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_U	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_V	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_W	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_X	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_Y	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_Z	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_G	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_H	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_L	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_R	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_U	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_V	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_W	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_X	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_Y	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_Z	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_G	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_GA_H	2	SIORIM	
14, 18	DIFF_SQ1A_GA_GA_GA_GA_GA_GA_GA			




Micro-Star International Co., LTD.

MS-V079		
Size	Document Number	Rev
Custom	GPIO / JTAG / HDCP / BIOS / SPDIF	
Date:	Friday, September 29, 2006	Sheet 16 of 20


STRAPS, Mechanical Parts

Straps

Assembly: BIOS




Mechanical parts




Power Supply:TMDS_IOVDD/A3V3/5V


DDC 5V



TMDS IO SUPPLY WITH BACKDRIVE PROTECTION




A3V3 Power Supply





NETNAME	MAX_CURRENT	MIN_LINE_WIDTH	VOLTAGE
DDC_5V	0.1	12.0	5.00000
A3V3	0.06	20.0	3.30000
TMDS_IOVDD	0.24	30.0	3.30000
A3V3	0.4	30.0	3.30000
DDC	0.0	30.0	5.00000




EMC suggestion reserve



PowerSupply: NVVDD, A2V5



ISL6549(SC2621A)



A2V5

$$\begin{aligned} V_{out} &= V_{Ref} * (1 + R_{top}/R_{bot}) \\ 2.48V &= 0.8V * (1 + (3.32k/1.07k)) \quad (ISL6549) \\ 2.5V &= 0.5V * (1 + (4.53k/1.13k)) \quad (SC2621A) \end{aligned}$$

NVVDD

$$V_{out} = V_{ref} * (1 + R_{top}/R_{bot})$$
$$1.2V = 0.8V * (1 + (1.54k/3.09k)) \quad (ISL6549)$$
$$1.2V = 0.5V * (1 + (14.7k/10.5k)) \quad (SC2621A)$$



Micro-Star International Co., LTD.

MS-V079		
Size Custom	Document Number NVVDD, A2V5	Rev 1.0
Date: Friday, September 29, 2006	Sheet 19 of 20	

PowerSupplyIII: FBVDDQ, PEX1V2

