

CONFIDENTIAL INFORMERY TO ANY INCIDENCES INC.

TOTAL Advanced Micro Devices Inc.

Advanced Micro Devices Inc.

Advanced Micro Devices Inc.


Commerce Valley Drive East


Mark to require incidence representation of exclusions reported with the incidence of exclusions of of excl


Recommended caps: (see BOM for qualified values/vendors) 10uF . X6S. 0805. 6.3V. 1.4MM MAX THICK 1uF, X6S, 0402, 6.3V 100nF. X7R. 0402 10nF , X7R, 0402 PART 2 OF 7 TX0M_DPA2N AR10x TX0P_DPA2P AP10x AR23 TX1M_DPA1N AR11 TX1P_DPA1P AP11 R112____ AP24 TXCBM_DPB3N AR14X TXCBP_DPB3P AP14X {15} {15} T2X4M T2X4P TX3M_DPB2N AR15X TX3P_DPB2P AP15X (15) +T2P√DD 2X5M TX4M_DPB1N AR16x TX4P_DPB1P AP16x B889 BLM15BD121SN1 2PVDD TX5M_DPB0N AR17 TX5P_DPB0P AP17 C100 C101 = C102 1uF_6.3V AK27 AG15 DP_CALR R128 150R III Overlap footprints 2XVDDC_1 2XVDDC_2 Al 27 DP_CALR T+DPA PVDD GND_T2PVSS BLM15BD121SN1 ±I TVDD18 AL14 C112 C113 MC113 1uF_6.3V 10uF_X6S 4.7uF_6.3V AH17 AG17 AP19 AR19 Overlap footprints GND DPAVSS T+DPR PVDD BLM15BD121SN1 AJ22 AN21 AN24 AN25 AN28 AP21 AP26 AR21 AR26 AJ24 AM22 AM24 AM22 AM24 AM26 AM27 {13} LVT_EN >>--NS190 NS_VIA R109 0R Overlap footprints. AN19. AN20 DNI for RV630 DPB_VDDR_ C115 C116 C117 MC117 MC117 100F_X6S 4.7uF_6.3V 2XVSSR_9 2XVSSR_1 RI M15RD121SN AN16 AN17 DPB_VSSR_1 DPB_VSSR_2 DPB_VSSR_3 DPB_VSSR_4 DPB_VSSR_5 Overlap footprints _ _ C107 AN18 AR18 +3.3V 2XVSSR 14 BLM15BD121SN1 R40 R41 4.7K 4.7K DAC/CRT (15) CRT1DDCDATA (15) CRT1DDCCLK R42 R80 DDC2DATA 4.7K DDC2CLK DDC2DATA DDC2CLK {16} CRT2DDCDATA {\} {16} CRT2DDCCLK DDC3DATA_DP3_AUXN DDC3CLK_DP3_AUXP DDC4DATA_DP4_AUXN DDC4CLK_DP4_AUXP DDC4_DATA_DP3_AUXN
DDC4_CLK_DP3_AUXP → HSYNC_DAC1 {7,15} → VSYNC_DAC1 {7,15} ×AG6 RSET R1030 499R GND_AVSSQ HPD1 RSET R35 R36 4.7K 4.7K C1020 C1021 C1022 10nF 100nF_6.3V 1uF_6.3V AVDE NS1020 NS_VIA 2 0 1 V GND_AVSSQ AVSSC B884 BLM15BD121SN1 What happens to all the JTAG resistors especially R7 and also the TRs? VDD1D I2C DEVICE ADDRESS' ON DDC2 NS1021 NS_VIA DEVICE ADDRESS LM63 ×100 1100 DP TBD VSS1D DMINUS DPLUS TS_FDO → HSYNC_DAC2 {7,16} → VSYNC_DAC2 {7,16} VREFG A_DAC2_Y {17}


A_DAC2_C {17}

A_DAC2_COMP {17} COM R2SET R2030 715R GND_A2VSSQ XTALIN XTALOUT R2SET B883 BLM15BD121SN1 +A2VDDQ A2VDD0 C2022 1uF_6.3V C2021 100nF_6.3V A2VSSQ VDD2D +VDD2DI ♥ GND_A2VSSQ VSS2D +A2VDD B2030 26R_600mA +3.3V GND_VSS2DI_ 💆 _____ C2030 C2031 C2032 10nF 100nF_6.3V C2033 MC2033 10uF_X6S 4.7uF_6.3V Overlap footprints EY82 27_MHZ 1 Commerce Valley Drive East Markham, Ontario C85 22pF loc No. 105-B381xx-00A Title RV635 DDR2 - ASIC MAIN












CHANNEL A: 128MB/256MB DDR2 (5) DOA (63 01 ((XX) (5) MAA_[12..0] VDDQ1 A9 C1 C1 C2 C3 C3 C7 VDDQ4 C9 VDDQ6 G1 VDDQ7 G3 VDDQ9 VDDQ9 G9 VDDQ10 G9 VDDQ3 VDDQ4 VDDQ5 VDDQ3 VDDQ4 VDDQ5 VDDQ9 CAS B202 220R_200mA B203 220R_200mA VDDL C200 C201 100nF 6.3V 1uF 6.3V C203 = C204 100nF 6.3V 1uF 6.3V C206 C207 100nF_6.3V 1uF_6.3V C209 = C210 100nF_6.3V 1uF_6.3V VSSQ1 B2 VSSQ2 B8 VSSQ3 D2 VSSQ4 D8 VSSQ5 E7 VSSQ6 F7 +MVDD +MVDD R201 4.99K R203 4.99K +MVDD R202 4.99K VSS1 VSS2 VSS3 VSS4 VSS5 VSS1 VSS2 VSS3 VSS4 VSS5 (5) DQMAb [7..0] >> (5) QSA [7..0] >> C239 C240 C241 C242 C243 1uF_6.3V 1uF_6.3V 1uF_6.3V 1uF_6.3V 1uF_6.3V C236 C237 C238 1uF_6.3V 1uF_6.3V 1uF_6.3V CLKA0 ((-C220 C221 C222 1uF_6.3V 1uF_6.3V 1uF_6.3V C212 C213 C214 1uF_6.3V 1uF_6.3V 1uF_6.3V R209 4.99K R219 4.99K CLKA0b //-+MVDD VREF_A1 **AMD** Commerce Valley Drive East R220 4.99K Markham, Ontario Date: Thursday, March 06, 2008 Title RV635 DDR2 - MEM CH A Doc No. 105-B381xx-00A





CORE REGULATOR VDDC



+VDDC=0.8*(1+(ER1592 / ER1597))







CONFIGENTIAL A PROPRIETARY TO ADVANCED MICHO DEVICES IN MY TO ADVANCED MICHO DEVICES IN MY TO ADVANCED MICHO DEVICES IN MY TO ADVANCED MICHOUS DEVICES AND ADVANC


Advanced Micro Devices Inc. 1 Commerce Valley Drive East


Date: Thursday, March 06, 2008 Sheet 11 of 21


Doc No. 105-B381xx-00A

AMD


Rev₀











Optional regulator for +1.1V Vout = 1.1V



























CONDECTION A PROPRETARY TO ADVANCED MOD DEVICES NO.

Advanced Micro Devices Inc.

1 Commerce Valley Drive East

March ten device representation promotes. Further distriction or declarace
and the face evidention registers as feator Technology (Jacone Systemate
with AUA) for advanced progress, and selection of registers as tender to represent a resourced or dept into
an AUA. Although these is or appreciations or exceeded of any interview of the registers and the properties of the properties o





CONFIDERITAL & PROPRIETANT TO ACHANICED MICHO DEVICES NO.
This MAD found stemantic and design he in the student propriet of MAD, and is provided only to entire surder a non-discionar agreement
a rich provided only to entire surder a non-discionar agreement
a rich provided only to entire surder a non-discionar agreement
a rich provided only to entire surder and extensive and ext

Title RH PCIE RV635 2x2556MB DDR2 DUAL DL-DVH VD FH REVISION HISTORY NOTE: This exhematic representative processor for the process of the process of process of the proces	vana	ant ive	u1110>	5	4		3	2	1		
RH PCIE RV636 2x/256MB DDR2 DUAL DL-DVH DL-DVH VO FH REVISION HISTORY NOTE: This activation to proceed the proceed any specific DSU. Proceed to proceed any specific DSU. Proceed to study the product appeal to DSU. Proceed to Study the proceed to DSU. Proceed to DS					Title			Schematic No.	Date:		
REVISION HISTORY NOTE: This enhance the PCRJ, It does not represent any specific BOL. For Striffing options (component values, DBI. ?? Please consult the product specific BOL. For Striffing options (component values, DBI. ?? Please consult the product specific BOL. For Striffing options (component values, DBI. ?? Please consult dispression desired. REVISION DESCRIPTION REVISION DESCRIPTION REVISION DESCRIPTION	AMD			RH PCIE RV635 2x256MB DDR2 DUAL DL-DVI-I DL-DVI-I VO FH							
REVISION HISTORY NOTE: Information represents the result in the control of the c									,		
No.					REVISION HISTORY	NOTE:	This schematic represent For Stuffing options (com Please contact AMD repre	is the PCB, it does not represent any specific someoner values, DNI , ? please consult the presentative to obtain latest BOM closest to the	SKU. oduct specific BOM. application desired.	Rev 0	
0 08. 777507 Initial design for RY835 GDDR3	Sch Rev	h v	PCB Rev	Date	<u> </u>						
				??/??/07	Initial design for RV635 GDDR3						
5 4 3 2 1											
5 4 3 2 1											
5 4 3 2 1											
5 4 3 2 1											
5 4 3 2 1											
5 4 3 2 1											
5 4 3 2 1											
5 4 3 2 1											
5 4 3 2 1											
5 4 3 2 1											
5 4 3 2 1											
5 4 3 2 1											
				5	4		3	2	1		

