

P501-A01 DESIGN -- G73, 256 MB DDR2, VGA, DVI-I, HDTV

PAGE SUMMARY:

Page 1: TABLE OF CONTENTS & REVISION HISTORY

Page 2: PCI EXPRESS 16X, NV+VDD DECOUPLING CAPS,PEX, IOVDDIQ DECOUPLING CAPS

Page 3: FBA MEMORY INTERFACE, GPU FBVDDIQ DECOUPLING CAPS, FBVTT TERMINATION

Page 4: FBA 16Mx16 DDR2 MEMORIES, BANK 0..31

Page 5: FBA 16Mx16 DDR2 MEMORIES, 1ST BANK 32..63

Page 6: FBC MEMORY INTERFACE, GPU FBVTT, FBVDDQ

Page 7: FBC 16MX16 DDR2 MEMORIES, 2ND BANK 0..31

Page 8: FBC 16Mx16 DDR2 MEMORIES, 2ND BANK 32..63

Page 9: DACA FILTERS, DACA SYNC BUFFERS & DB15 SOUTH

Page 10: DACC FILTERS, DACC SYNC BUFFERS & DB15 MID

Page 11: TMDS LINK A & PU's, DVI CONNECTOR SOUTH

Page 12: TMDS LINK C

Page 13: MIOA & MIOB

Page 14: DACA FILTERS, SYNC STRIPPER, MINIDIN CONNECTOR NORTH,HDTV HEADER

Page 15: GPU GND CONNECTION, XTAL

Page 16: JTAG, BIOS ROM, HDCP ROM, FAN CONTROL, GPIO

Page 17: BIOS STRAPS & MECHANICALS

Page 18: POWER SUPPLY: TMDS IOVDD,5V,A3V3

Page 19: PowerSupplyI: NVVDD, AZV5

Page 20: PowerSupplyII: FBVDDQ, PLLVDD


REV
HISTORY

Base on P501_A01 modify


- 7/25-0A
- 1.PAGE:12 Removed TMDS C/D connector
- 2.PAGE:10 Add DACC Fly cable DSub
- 9/26-0A
- 1.PAGE:10,16 revised DACA hotplug circuit
- 10/19-10
- 1.NA

REV	VARIANT	NVRN	ASSEMBLY
B	0000	800-10501-0000-100	G73 400/350MHz 256MB 128bit DDR2 16MX16 DVI-I+VGA+HDTVOUT
1	0001	800-10501-0001-100	G73-V 375/350MHz 256MB 128bit DDR2 16MX16 DVI-I+VGA+HDTVOUT
2	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
3	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
4	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
5	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
6	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
7	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
8	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
9	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
10	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
11	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
12	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
13	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
14	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
15	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>

16X PCIe Interface




GPU: FB-Interface A







FBA MEMORY 1st bank 0..31

PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE TO MEMORY




FBA MEMORY 1st bank 32..63

PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE TO MEMORY




GPU: FB-Interface C







FBC MEMORY 2nd bank 0..31

PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE TO MEMORY



FBC MEMORY 2nd bank 32..63

PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE TO MEMORY




Primary Display (DACA), Slim DB15

DACA NET RULES

NET	NV_CRITICAL	NV_IMPEDANCE	DIFFPAIR
DACA_RED	1	50OHM	
DACA_GREEN	1	50OHM	
DACA_BLUE	1	50OHM	
DACA_RED_C	1	50OHM	
DACA_GREEN_C	1	50OHM	
DACA_BLUE_C	1	50OHM	
DACA_HSYNC	2	50OHM	
DACA_VSYNC	2	50OHM	
A1B	2	50OHM	
DACA_HSYNC_BUF	2	50OHM	
DACA_VSYNC_BUF	2	50OHM	
DACA_HSYNC_C	2	50OHM	
DACA_VSYNC_C	2	50OHM	
DACA_SCL	2	50OHM	
DACA_SDA	2	50OHM	
DACA_SCL_T	2	50OHM	
DACA_SDA_T	2	50OHM	
DACA_SCL_C	2	50OHM	
DACA_SDA_C	2	50OHM	
DACA_VDD	3.3000	0.07	16.0
DACA_VREF			10.0
DACA_RESET			10.0


DACA RGB-FILTER



INTERNAL TMDS .. LINK A & B

IFPAB NET RULES

NET	VOLTAGE	MAX_CURRENT	MIN_WIDTH
IFPAB_PLLVDD	3.3000	0.04	16.0
IFPAB_IQVDD	3.3000	0.24	16.0
IFPABSET			12.0
DVI_SOUTH_HPD_C	1	500mA	
DVI_SOUTH_HPD_B	1	500mA	




IFPAB NET RULES

	NET	NY_CRITICAL	NY_IMPEDANCE	DIFFPAIR
11	IFPCD_RSET	1	500mΩ	
	DIV_MID_IFPCD_C	1	500mΩ	
	DIV_MID_IFPCD_R	1	500mΩ	
	NET	VOLTAGE	MAX_CURRENT	MIN_WIDTH
16	IFPCD_PULLUPD	3.3000V	0.04	76.0
	IFPCD_GA40D	1.7000V	0.12	76.0
	IFPCD_GA40D	3.3000V	0.12	76.0





G3 VIP/MIOB/MIOA

G3 VIP/MIOB



G3 MIOA



DACB .. MiniDIN VIDEO OUT CONNECTOR



DACB .. MiniDIN VIDEO OUT CONNECTOR

DACB NET RULES



	NET	NV_CRITICAL	NV_IMPEDANCE	DIFFPAIR
IN	DACB_C_OUT	1	50OHMS	
IN	MON_COUT_C		50OHMS	
IN	DACB_CIBS_OUT	1	50OHMS	
IN	MON_VOUT_C		50OHMS	
IN	DACB_PIB_OUT	1	50OHMS	
IN	MON_PIBOUT_C		50OHMS	

IN	MDIN_SCL_C	2	500PM
IN	MDIN_SDA_C	2	500PM

	NET	VOLTAGE	MAX_CURRENT	MIN_WIDTH
	DACB_VDD	3.30000	0.07	16.0
(in)	DACB_VREF			16.0
(in)	DACB_RESET			16.0
(in)				




GND/XTAL/PLLVDD



	NET	NV_CRITICAL	NV_IMPEDANCE	DIFFPAIR
IN	XTALIN	1	50OHM	
IN	XIN	1	50OHM	



	NET	VOLTAGE	MAX_CURRENT	MIN_WIDTH
IN	PW_100	3.3V	0.3	12MIL
IN	VDD_PU1000	3.3V	0.3	7MIL

GPIO / JTAG / HDCP / BIOS / SPDIF




GPIO & JTAG


HDCP



GPIO ON/OFF FAN Control



BIOS (serial)



MISC NET RULES

[illegible]

Micro-Star International Co., LTD.

MS-V079








Size	Document Number	Rev
Custom	GPIO / JTAG / HDCP / BIOS / SPDIF	04
Date:	Tuesday, June 26, 2007	Sheet 16 of 20

Date: Tuesday, June 26, 2007 Sheet 16 of 20

STRAPS, Mechanical Parts

Straps

Assembly: BIOS



REG: NV_PEXTDEV_BOOT_0

[illegible]


16: USER_0	STRAP_1[USER]0.0	0000 (default)
17: USER_1		
18: USER_2		
19: USER_3		

REG: NV_STRAP_1

Bit	Signal	VALUE_ID	VALUEs
11	FXC_PU_L_EX_TERM100		0 (Default – Internal term on)
12	3GHO_PNDCFG_LUT_ADDR[0]		
13	3GHO_PNDCFG_LUT_ADDR[1]		
14	3GHO_PNDCFG_LUT_ADDR[2]		


PCI_10MAR	[0]	0	Disable
		1	Enable (default)
BAR2_SIZE	[0]	0	32MB (default)
		1	16MB
WDOG_ON_12V	[0]	0	WDOG_VDDQ=2.5V
WDOG_ON_12V	[0]	1	WDOG_VDDQ=3.3V (default)

Mechanical parts




Power Supply:TMDS_IOVDD/A3V3/5V/DAC_REF


DDC 5V



TMDS IO SUPPLY WITH BACKDRIVE PROTECTION




A3V3 Power Supply




NETNAME	MAX_CURRENT	MIN_LINE_WIDTH	VOLTAGE
DDC_5V	DDC_5V	0.1	5.00000
A3V3	A3V3	0.06	3.30000
TMDS_IOVDD	TMDS_IOVDD	0.24	3.30000
A3V3	A3V3	0.4	3.30000
0V0	0V0	0.4	0.00000




EMC suggestion reserve



PowerSupply: NVVDD, A2V5



PowerSupplyIII: FBVDDQ,PEX1V2



Net Name	LINE_WIDTH	CURRENT	Voltage
FBVDDQ	0.008	20	
PEX1V2_F	0.008	1.5	1.2V

