P262: NV44/G3-64, TSOP MEMORY x16

SKU	VARIANT	NVPN	ASSEMBLY
B	BASE	600-f0ppp-xxxx-vvv	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
1	0000	600-10262-0000-000	<UNDEFINED>
2	0001	600-10262-0001-000	<UNDEFINED>
3	0002	600-10262-0002-000	<UNDEFINED>
4	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
5	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
6	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
7	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
8	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
9	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
10	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
11	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
12	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
13	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
14	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
15	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>

REV HISTORY

A01

- 9/22/2004:
  - Changed TMDS_PLLVDD to F1_VDD
  - Added bead option to PLLVDD rail of NV44
  - Changed RSET values for DACA and DACB
  - Changed DACB RSET FET to a dual package with GPIO11 control-Macrovision
  - Added F3V3 bypass to PLLVDD linear regulator
  - Changed location of R62

ASSEMBLY	BASE LEVEL GENERIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE	P2Z8
DETAIL	Overview

V034

PEX-Interface



Net Name	DIFF_PAIR	NET_SPACING_TYPE
PEX_TSTCLK	PEX_TST	25MIL
PEX_TSTCLK*	PEX_TST	25MIL
PEX_TX0	PEX_TX0	25MIL
PEX_TX0*	PEX_TX0	25MIL
PEX_TX1	PEX_TX1	25MIL
PEX_TX1*	PEX_TX1	25MIL
PEX_TX2	PEX_TX2	25MIL
PEX_TX2*	PEX_TX2	25MIL
PEX_TX3	PEX_TX3	25MIL
PEX_TX3*	PEX_TX3	25MIL
PEX_TX4	PEX_TX4	25MIL
PEX_TX4*	PEX_TX4	25MIL
PEX_TX5	PEX_TX5	25MIL
PEX_TX5*	PEX_TX5	25MIL
PEX_TX6	PEX_TX6	25MIL
PEX_TX6*	PEX_TX6	25MIL
PEX_TX7	PEX_TX7	25MIL
PEX_TX7*	PEX_TX7	25MIL
PEX_TX8	PEX_TX8	25MIL
PEX_TX8*	PEX_TX8	25MIL
PEX_TX9	PEX_TX9	25MIL
PEX_TX9*	PEX_TX9	25MIL
PEX_TX10	PEX_TX10	25MIL
PEX_TX10*	PEX_TX10	25MIL
PEX_TX11	PEX_TX11	25MIL
PEX_TX11*	PEX_TX11	25MIL
PEX_TX12	PEX_TX12	25MIL
PEX_TX12*	PEX_TX12	25MIL
PEX_TX13	PEX_TX13	25MIL
PEX_TX13*	PEX_TX13	25MIL
PEX_TX14	PEX_TX14	25MIL
PEX_TX14*	PEX_TX14	25MIL
PEX_TX15	PEX_TX15	25MIL
PEX_TX15*	PEX_TX15	25MIL
PEX_TX0	PEX_TX0	25MIL
PEX_TX0*	PEX_TX0	25MIL
PEX_TX1	PEX_TX1	25MIL
PEX_TX1*	PEX_TX1	25MIL
PEX_TX2	PEX_TX2	25MIL
PEX_TX2*	PEX_TX2	25MIL
PEX_TX3	PEX_TX3	25MIL
PEX_TX3*	PEX_TX3	25MIL
PEX_TX4	PEX_TX4	25MIL
PEX_TX4*	PEX_TX4	25MIL
PEX_TX5	PEX_TX5	25MIL
PEX_TX5*	PEX_TX5	25MIL
PEX_TX6	PEX_TX6	25MIL
PEX_TX6*	PEX_TX6	25MIL
PEX_TX7	PEX_TX7	25MIL
PEX_TX7*	PEX_TX7	25MIL
PEX_TX8	PEX_TX8	25MIL
PEX_TX8*	PEX_TX8	25MIL
PEX_TX9	PEX_TX9	25MIL
PEX_TX9*	PEX_TX9	25MIL
PEX_TX10	PEX_TX10	25MIL
PEX_TX10*	PEX_TX10	25MIL
PEX_TX11	PEX_TX11	25MIL
PEX_TX11*	PEX_TX11	25MIL
PEX_TX12	PEX_TX12	25MIL
PEX_TX12*	PEX_TX12	25MIL
PEX_TX13	PEX_TX13	25MIL
PEX_TX13*	PEX_TX13	25MIL
PEX_TX14	PEX_TX14	25MIL
PEX_TX14*	PEX_TX14	25MIL
PEX_TX15	PEX_TX15	25MIL
PEX_TX15*	PEX_TX15	25MIL
PEX_RX0	PEX_RX0	25MIL
PEX_RX0*	PEX_RX0	25MIL
PEX_RX1	PEX_RX1	25MIL
PEX_RX1*	PEX_RX1	25MIL
PEX_RX2	PEX_RX2	25MIL
PEX_RX2*	PEX_RX2	25MIL
PEX_RX3	PEX_RX3	25MIL
PEX_RX3*	PEX_RX3	25MIL
PEX_RX4	PEX_RX4	25MIL
PEX_RX4*	PEX_RX4	25MIL
PEX_RX5	PEX_RX5	25MIL
PEX_RX5*	PEX_RX5	25MIL
PEX_RX6	PEX_RX6	25MIL
PEX_RX6*	PEX_RX6	25MIL
PEX_RX7	PEX_RX7	25MIL
PEX_RX7*	PEX_RX7	25MIL
PEX_RX8	PEX_RX8	25MIL
PEX_RX8*	PEX_RX8	25MIL
PEX_RX9	PEX_RX9	25MIL
PEX_RX9*	PEX_RX9	25MIL
PEX_RX10	PEX_RX10	25MIL
PEX_RX10*	PEX_RX10	25MIL
PEX_RX11	PEX_RX11	25MIL
PEX_RX11*	PEX_RX11	25MIL
PEX_RX12	PEX_RX12	25MIL
PEX_RX12*	PEX_RX12	25MIL
PEX_RX13	PEX_RX13	25MIL
PEX_RX13*	PEX_RX13	25MIL
PEX_RX14	PEX_RX14	25MIL
PEX_RX14*	PEX_RX14	25MIL
PEX_RX15	PEX_RX15	25MIL
PEX_RX15*	PEX_RX15	25MIL
PEX_REFCLK	PEX_REFCLK	25MIL
PEX_REFCLK*	PEX_REFCLK	25MIL

ASSEMBLY	BASE LEVEL GENERIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND
PAGE	BOM NOT FINAL
DETAIL	PCI Express Interface

GPU: FB-Interface



ASSEMBLY	BASE LEVEL GENERIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND
PAGE	BOM NOT FINAL
DETAIL	Frame Buffer Interface

Memory
Bit 0..31

Net Name	Diffpair	NET_SPACING_RULE
FBACLK0	FBACLK0	25MIL
FBACLK0*	FBACLK0	25MIL
FBD[31..0]		10MIL
FBDQM[3..0]		15MIL
FBDQS[3..0]		15MIL
FBCMD[26..0]		10MIL
FBDQSN[3..0]		15MIL



ASSEMBLY	BASE LEVEL GENERIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND
PAGE	BOM NOT FINAL
DETAIL	Memory 1a bank 0..31

Memory
Bit 32..63

Net Name	Diffpair	NET_SPACING_RULE
FBACLK1*	FBACLK1	25MIL
FBACLK1	FBACLK1*	25MIL
FBDQM[7..4]		15MIL
FBDQS[7..4]		15MIL
FBDQSN[7..4]		15MIL



ASSEMBLY	BASE LEVEL GENERIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND
PAGE	BOM NOTIONAL
DETAIL	Memory 1 of Bank 32..63

DAC-A, DB15 Connector

Net Name	MIN_LINE_WIDTH	NET_SPACING_TYPE
I2CA_SDA	10MIL	10MIL
DACA_HSYNC	10MIL	10MIL
DACA_VSYNC	10MIL	10MIL
DACA_RED	20MIL	20MIL
DACA_GREEN	20MIL	20MIL
DACA_BLUE	20MIL	20MIL
DACA_VDD	12MIL	10MIL
DACA_R_F		20MIL
DACA_G_F		20MIL
DACA_B_F		20MIL
DACA_RED_C		20MIL
DACA_GREEN_C		20MIL
DACA_BLUE_C		20MIL

CAP for Sync Buffer

PLACE NEAR OUTPUT FILTERS

ASSEMBLY	BASE LEVEL GENERIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	DACA, DACB, DACC, Sync Buffers

DAC-B, MUX, DB15



ASSEMBLY	BASE LEVEL GENERIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND
PAGE	BOM NOT FINAL
DETAIL	VGA Output, TV Out

Internal TMDS, DVI-Connector

Net Name	Diffpair	NET_SPACING_RULE	Voltage
IFP_ABPLLVDD			3.3V
IFP_AB_VDD			3.3V
ATXC	ATXC	25MIL	
ATXC*	ATXC	25MIL	
ATXD0	ATXD0	25MIL	
ATXD0*	ATXD0	25MIL	
ATXD1	ATXD1	25MIL	
ATXD1*	ATXD1	25MIL	
ATXD2	ATXD2	25MIL	
ATXD2*	ATXD2	25MIL	



ASSEMBLY	BASE LEVEL GENERIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND
PAGE	BOM NOT FINAL
DETAIL	TMDS Interface

V034

MIOA, MIOB Interface, LPC-ROM



ASSEMBLY	LPC_ROM
PAGE	MIOA, MIOB Interface,
DETAIL	LPC-ROM

STRAPS, Mechanical Parts

NV44 STRAPS



Bit Signal	Values	
00: PCI_AD_SWAP	0 REVERSED 1 NORMAL	
01: SUB_VENDOR	0 NO_BIOS 1 READ FROM BIOS	
02: RAM_CFG_0 03: RAM_CFG_1 04: RAM_CFG_2 05: RAM_CFG_3	0000 RFU 0001 8Mx16DDR TSOP 0010 RFU 0011 RFU 0100 RFU 0101 RFU 0110 16Mx16DDR TSOP 0111 RFU	1000 RFU 1001 RFU 1010 RFU 1011 RFU 1100 RFU 1101 RFU 1110 RFU 1111 RFU
06: CRYSTAL_0 22: CRYSTAL_1	00 13.500 MHz 01 14.31818 MHz 10 27.000 MHz 11 UNKNOWN	
07: TV_MODE_0 08: TV_MODE_1	00 SECAM 01 NTSC 10 PAL 11 CRT	
09: AGP_30_8x	0 AGP8x ENABLED 1 AGP8x DISABLED	
10: AGP_SBA	0 SBA ENABLED 0 SBA DISABLED	
11: AGP_FASTWR	0 FW ENABLED 0 FW DISABLED	
12: PCI_DEVID_0 13: PCI_DEVID_1 20: PCI_DEVID_2 21: PCI_DEVID_3	1100 (default 0x00FC)	
14: BUS_TYPE	0 PCI 1 AGP	
15: FP_IFACE	0 24Bit 1 12Bit (DEFAULT)	
23: FB_0 24: FB_1	00 64M 01 128M 10 256M (DEFAULT) 11 512M	
25: BR	0 BRIDGE DISABLED 1 BRIDGE ENABLED	
26: BR_128M 27: BR_AGP 28: BR_IO	BR BITS IGNORED IF BRIDGE IS DISABLED	
29: ROM_TYPE_0 30: ROM_TYPE_1	00 PARALLEL 01 SERIAL_AT25F 10 SERIAL_SST45VF 11 LPC	
16: USER_0 17: USER_1 18: USER_2 19: USER_3	0000 (DEFAULT)	
PEX_PLL_EN_TERM100		
3GIO_PADCFG_LUT_ADDR[0]		
3GIO_PADCFG_LUT_ADDR[1]		



ASSEMBLY	BASE LEVEL GENERIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	STRAPS, Mechanical Parts

XTAL, GPIO, BIOS, Fan Control, JTAG Headers

Net Name	NET_PHYSICAL_TYPE	NET_SPACING_RULE
PLLVDD	XTALOUT	5MIL_TRACE	20MIL
	PLLVDD	5MIL_TRACE	20MIL
	DISP_PLLVDD	12MIL_TRACE	10MIL
		12MIL_TRACE	10MIL



ASSEMBLY	BASE LEVEL GENERIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	XTAL, GPIO, BIOS, Fan Control, JTAG Headers

VIDEO CONNECTORS:
MiniDIN, 2x6 HDR



ASSEMBLY	BASE LEVEL GENERIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	VIDEO CONNECTORS: MiniDIN, 2x6 HDR

PowerSupplyII: 5V, DDC5V, A3V3, F3V3, TMDS_PLLVDD



FBVDDQ

Vout = VRef * (1+Rtop/Rbot)

1.8V = 0.8V * (1+(200/160)) (RT9218)

2.0V = 0.8V * (1+(240/160)) (RT9218)

14 Others Power Supply (Linears)

5V,FBVDDQ,A3V3,3V3,TMDS_PLLVDD,TMDS_IOVDD,FBVTT



5V LOW COST REGULATOR





5V AND PEX3V3 UP .. ALL OTHER LINEARS UP

TMDS PLL Supply



A3V3 Power Supply



5V_CLAMP



MSI	Micro-Star International Co., LTD.	
	V034	
Size: Custom	Document Number	Rev: 0A
Date: Wednesday, August 03, 2005	Sheet 14 of 14	