



UNIVERSAL VREFCG CIRCUIT (2X, 4X, 8X)




RSET	499R	THE VALUES OF RSET AND R2SET SHOWN IN THE TABLE MAY BE APPROXIMATE VALUES ONLY (SUITABLE FOR PROTOTYPING) BEFORE GOING INTO PRODUCTION, CONTACT YOUR ATI REPRESENTATIVE FOR THE RSET/R2SET VALUES QUALIFIED FOR MASS PRODUCTION
R2SET	715R	

STEREOSYNC	TDO	TP1
VGADDDCCDATA	TMS	TP2
VGADDDCCCLK	TCK	TP3
VSYN	TRST	TP4
TESTEN		TP5




Drop-in without strap change
Pm25LV512-25SC P/N280002900

MEMORY CHANNEL A




Place close to ASIC ball
Use localized Vref on the memory page

MEMORY CHANNEL E




MEMVMODE[1:0]	MEMORY IO VOLTAGE	
0 1	2.5V (DDR)	Default
1 0	1.8V (DDR)	
1 1	3.3V (SDR)	



MS-8999			ATI 9250		
Size	Document Number				Rev
Custom					10
Date:	Thursday, January 06, 2005		Sheet	5	of 15

DUAL LAYOUT WITH U810






	Range	Rpx1	Rpx2
1.8V	1.805V ~ 1.827V	1K 3240100100	2.21K 3240221100

Buffered Shunt Regulator for VDDC
Vin = 3.3V
Vout = 1.62V or Adjustable
Iout = 3A MAX

+VDDC	Range	Rcx1	Rc1	Rcx2	Rc2
1.62V	1.619V ~ 1.635V	1K 3240100100		3.32K 3240332100	

These dummy resistors are placed under the diodes to avoid PCB heat damage due to hot diodes. Layout engineer don't move these components' position








Buffered Shunt Regulator for MVDDQ & VDDR1
Vin = 3.3V AGP
Vout = 2.5V
Iout = 1200mA MAX
Iout = 1000mA Est. MAX

Type	Voltage Req.	Rq1	Rq2
Elpida	1.8V [-0.09V/+0.18V]	681R 3240681000	1.5K 3230015200
	2.5V	1K 3240100100	1K 3240100100
	2.6V	4.75K 3240475100	4.32K 3240432100

Buffered Shunt Regulator for MVDDC
Vin = 5V
Vout = 3.3V
Iout = 1.4A MAX

	Voltage Req.	Rm1	Rm2
Hynix	3.22V [-0.04V/+0.04V]	4.32K P/N 3240432100	2.74K P/N 3240274100
	3.34V [-0.04V/+0.04V]	4.32K P/N 3240432100	2.55K P/N 3240255100
	3.45V [-0.04V/+0.04V]	4.32K P/N 3240432100	2.43K P/N 3240243100
Samsung	2.56V [-0.03V/+0.03V]	2.55K P/N 3240255100	2.43K P/N 3250243100




OPTION STRAPS


STRAPS	PIN	DESCRIPTION	DEFAULT
AGPFBSKEW(1:0)	GPIO(1:0)	AGP 1x clock feedback phase adjustment wrt refclk(cpuck) 00 - refclk slightly earlier then feedback 01 - refclk 1 tap earlier then feedback 10 - refclk 1 tap later then feedback 11 - refclk 2 taps earlier then feedback clock	00 (internal pull-down)
X1CLK_SKWE(1:0)	GPIO(3:2)	Clock phase adjustment between x1 clk and x2clk 00 - 0 tap delay 01 - 1 tap delay 10 - 2 taps delay 11 - 3 taps delay	00 (internal pull-down)
ROMIDCFG(3:0)	GPIO(9,13:11)	If no ROM attached, controls chip IDis. If rom attached identifies ROM type 0000 - No ROM, CHG_ID=0 0001 - No ROM, CHG_ID=1 0100 - reserved 0110 - reserved 1000 - Parallel ROM, chip IDis from ROM 1001 - Serial AT25F1024 ROM (Atmel), chip IDis from ROM 1010 - Serial AT45DB011 ROM (Atmel), chip IDis from ROM 1011 - Serial M25P05/10 ROM (ST), chip IDis from ROM 1100 - Reserved 1100 - Serial NX25F011B ROM (ISSI), chip IDis from ROM	1100
ID_DISABLE	GPIO(6)	0 - Normal operation 1 - Shuts the chip down by not responding to any config cycles In a system with two graphics chips, one on the motherboard, the other on add-in card, the strap can be used to disable one of the two through a jumper.	0 (internal pull-down)
BUSCFG(2:0)	GPIO(6:4)	Controls bus type, CLK PLL select, and IDSEL 000 - 1.5V BUS -> AGP 4x, PLL clk, IDSEL=AD16 000 - 3.3V BUS -> AGP 1x/2x, PLL clk, IDSEL=AD16 001 - 1.5V BUS -> AGP 4x, PLL clk, IDSEL=AD17 001 - 3.3V BUS -> AGP 1x/2x, PLL clk, IDSEL=AD17 010 - 1.5V BUS -> AGP 1x/2x, PLL clk, IDSEL=AD16 010 - 3.3V BUS -> AGP 1x/2x, PLL clk, IDSEL=AD16 011 - 1.5V BUS -> AGP 1x/2x, PLL clk, IDSEL=AD17 011 - 3.3V BUS -> AGP 1x/2x, PLL clk, IDSEL=AD17 100 - PCI 66MHz, PLL clk 101 - PCI 33MHz, 3.3v, REF clk 110 - 1.5V BUS -> AGP 1x, REF clk, IDSEL=AD16 110 - 3.3V BUS -> AGP 1x, REF clk, IDSEL=AD16 111 - 1.5V BUS -> AGP 1x, REF clk, IDSEL=AD17 111 - 3.3V BUS -> AGP 1x, REF clk, IDSEL=AD17 Note that for AGP configurations GPIO(4) acts as the IDSEL strap. For PCI it acts as the PLL bypass (33 or 66MHz) strap.	000 (internal pull-down)
VGA_DISABLE	GPIO(7)	0 - VGA controller capability enabled. 1 - The device will not be recognized as the systems VGA controller.	0
MULTIFUNC(1:0)	LCDDATA(17:16)	Multi-function device select 00 - single function device. 01 - two function device. No AGP in either function 10 - two function device. AGP only in function 0 11 - two function device. AGP in both functions If BUSCFG pin based straps are set to PCI, then AGP will not be enabled in any function. See AGP function table below for detail on AGP ability claims.	10
VIP_DEVICE	LCDDATA(20) STRAP T	Indicates if any slave VIP host devices drove this in low during reset. 0 - Slave VIP host port devices present 1 - No slave VIP host port devices reporting presence during reset	0

STRAP P	INTERRUPT
LOW	ENABLED (DEFAULT)
HIGH	DISABLED


STRAPS	PIN	DESCRIPTION
DC_STRAP1	LCDDATA12	Internal TMD5 Enabled 0 - Disabled 1 - Enabled
DC_STRAP2	LCDDATA13	Video Capture Enabled 0 - Disabled 1 - Enabled
DC_STRAP4 DC_STRAP5	LCDDATA15 LCDDATA19	DAC2 Configuration 0 0 DAC2 Off 0 1 DAC2 On as CRT 1 0 DAC2 On as TVOUT 1 1 DAC2 On as TVOUT and CRT
DC_STRAP6	LCDDATA18	TVO Standard Default (Resistor pull-up and switch short to GND) 0 - PAL (on board resistor pull-down and switch closed) 1 - NTSC (on board resistor pull-up)



Daughter Card Straps




TERMINATION FOR MEMORY CHANNEL A





CLOCK terminations


Change from 1:1 spacing to at least a 2.5:1 spacing between the pair

These resistors and caps must be placed to minimize any stubs. These must also be placed after the memory







Put 1 1uF cap per power pin of memory



Part number for 8Mx16: 2354274204 (Samsung)

DATA GROUP SHOULD BE ASSIGNED TO EACH DOS AND DOM ACCORDINGLY AND THIS MAPPING IS JUST FOR PLACEMENT AND ROUTING REASONS

All +VDD, MEM, IO and +VDD decoupling caps should be equally distributed per memory chip. As close to the pin as possible.



3.3V_BUS 3.3V_BUS 3.3V_BUS 5V_BUS 5V_BUS 5V_BUS 5V_BUS

BAT54SLT1 DNI BAT54SLT1 DNI BAT54SLT1 DNI BAT54SLT1 DNI BAT54SLT1 DNI BAT54SLT1 DNI BAT54SLT1 DNI BAT54SLT1 DNI

D3 D2 D1 D4 D5 D6 D7 D8 D9 D10

A_HSYNC_DAC1_R
A_VSYNC_DAC1_R



C414 5pF DNI C410 5pF DNI C406 5pF DNI




B15 82nH DNI B14 82nH DNI B13 82nH DNI

C415 10pF C416 10pF C417 10pF C419 10pF




GND_CHASSIS

Place close to CONNECTOR









CRT SCREWS



Heatsink



FAN Control



<Variant Name>



Title

RV280 LP AGP8x 128MB 16Mx16 DDR

Schematic No.

105-A165XX-00

Date:

Thursday, January 06, 2005

REVISION HISTORY

Rev

10

Sch
Rev

Date

REVISION DESCRIPTION

0 00A

03/25/03

Based on 105-A062xx-00 schematic

- (pg2) Add pull-up on CS# for flashrom
- (pg5) Replace swiching VDDC regulator with Op-Amp regulator circuit
- (pg5) Add Op-Amp regulator circuit for low-cost design
- (pg6) Add Op-Amp regulator circuit for low-cost design
- (pg6) Remove C317 Thru-hole Alum. Cap for MVDCC
- (pg6) Add +3.3V_BUS directly to +MVDCC option
- (pg11) Modify VO connector filter chassis ground connections
- (pg5) Replace VDDC 470uF with thru-hole
- (pg6) Add thru-hole 470uF on +MVDCC for option
- (pg6) Remove C1, C17 and C1034

1 00B

05/14/03

- (pg5) Remove Q811 and Q814
- (pg6) Add C805 10uF tant. cap on +MPVDD
- (pg6) Add R112 to bypass opamp for +MVDCC
- (pg6) Remove diodes (D10 and D11) and resistors (R111, R1261, R1262, R1263 and R1264) for +MVDCC
- (pg5, 6) Add R104 to drive +MVDCC from alternate shunt reference
- (pg7) Add jumper J1 for PAL TVO default
- (Layout) Add silscreen for switch and jumper
- (Layout) Correct MiniDIN J6 footprint
- (Layout) Correct diode clearance for manufacturing request
- (Layout) Move sticker location

2 00

05/30/03

(pg9) Replace a 2-pin with a 3-pin jumper for NTSC/PAL section.
(pg5) Add R812, R813 and R815 for +MVDDC voltage adjustment
(Layout) Change footprint of P/N4238010600