

Chrome20 "LOW PROFILE" DESKTOP

Pins	Assignment			
GPIO0	DVI Hot Plug Detect			
GPIO1	Analog Mux Select			
GPIO2	TMDS Power Down			
SPDAT/CLK1	DDC CRT1/DVI1			
SPDAT/CLK2	DDC CRT2			
SEDAI/CLIKZ	I2C Ext TMDS			
SPDAT3	CTL3 Ext TMDS			


PCB No: VT6330C






THE INFORMATION CONTAINED IN THIS DOCUMENT IS PRELIMINARY AND SUBJECT TO CHANGE. S3 GRAPHICS BEARS NO RESPONSIBILITY FOR ANY ERRORS IN THESE DRAWINGS


REV	DESCRIPTION OF CHANGE	DATE				
0A	Schematic created	01/16/06				
A	Added LDO for Internal TMDS/LVDS U20. Changed the formulas for power supply (resistors) Release to Rev A PCB					
0B						
1B						
2B	Disconnected alignment holes from ground CN4.18, CN4.19, CN5.27, CN5.28 Removed pin 16 from CN3 (8x2 header for CRT2) for puposes of keying Release to Rev B PCB					
0C	Added dampening resistor R73 22 ohm on External TMDS DE signal DNP (Do Not Populate) D19 and D20 Changed R43 & R44 value from 249 1% to 510 1% Changed R182-185, R193-195 value from 160 to 390	07/11/06				





 Date:
 Tuesday, July 18, 2006
 Sheet
 2
 of
 14


 A
 B
 C
 D
 E


























	А	В			С	D E
Strann	oing pi	ng				
REGISTER	SIGNAL	FUNCTION	VALUE	STUFF	RESISTOR	
1120121211	DIGHTE	PCIE LO NOT SUPPORTED	"0"	YES	112020101	4 FPD0 K168 10K 0402 0+2.5V
CR36_0	FPD0	PCIE LO SUPPORTED (DEFAULT)	"1"	YES	R168	FPD1 R169 10K 0402
CR36_1	FPD1	PCIE L1 NOT SUPPORT PCIE L1 SUPPORTED (DEFAULT)	"1"	YES	R169	4 FPD2 FPD3 R171 10K 0402
		PCIE SCRAMBLE (DEFAULT)	"0"	YES		4 FPD3 FPD4 R172 10K 0402
CR36_2	FPD2	PCIE SCRAMBLE DISABLE PCIE MSI_EN DISABLE (DEFAULT)	"1"	YES	R170	4 EDDS (FPD5 K173 10K 0402 1
CR36_3	FPD3	PCIE MSI_EN DISABLE (DEFAULI) PCIE MSI_EN ENABLE	"1"	IES	R171	4 FPD6 FPD7 R197 10K DNP 0402
		PCIE NOT COMMON CLOCK	"0"	YES	-150	4 FPD7 FPD8 R198 10K DNP 0402 FPD8 FPD8 P100 P100 P100 P100 P100 P100 P100 P10
CR36_4	FPD4	PCIE COMMON CLOCK (DEFAULT) USE PCIE INTERNAL PCLK (DEFAULT)	"1"	YES	R172	FPD9 R199 10K DNP 0402 FPD10 R200 10K DNP 0402
CR36_5	FPD5	USE PCIE EXTERNAL PCLK	"1"	120	R173	4 FPD10 S FPD11 R245 10K 0402
anae e	EDDC	PCIE 32-BIT ADDRESS MODE	"0"	YES	D174	4 FPD11 DISP1_DE R179 10K 0402 DISP1_DE R179 10K 0402
CR36_6	FPD6	PCIE 64-BIT ADDRESS MODE 256K byte ROM size	"1"		R174	4 DISP1_HSYNC
CR36_7	FPD7	64K byte ROM size	"1"	NO	R197	4 DISP1_VSYNC (\(\begin{array}{cccccccccccccccccccccccccccccccccccc
CR37_0	FPD8	ROM TYPE BIT-30] CR37[30] 000 SST SST39VF512 (PARALLEL 512kBIT)	"0"			4,10 FPD2_0 FPD2_0 R264 10K DNP 0402 FPD2_1 R254 10K DNP 0402
CR3/_U	t LDO	001 LPC ROM, SST49LF080A 100 ATMEL 25F1024/25F512 (SERIAL 1MBIT/512kBIT)	"1"	NO	R198	4,10 FPD2_1 FPD2_2 R255 10K DNP 0402
CR37_1	FPD9	101 ST MICRO M25P10 (SERIAL 1MBIT)	"0"			4,10 FPD2_2 FPD2_3 R263 10K DNP 0402
		110 PMC PM25LV512 (SERIAL 512kBIT) 110 ST MICRO M25P05 (SERIAL 512kBIT)	"1"	NO	R199	4,10 FPD2_4 FPD2_4 R248 10K DNP 0402
CR37_2	FPD10	110 SAIFUN SA25F005L (SERIAL 512kBIT) 111 SST SST25VF512 (SERIAL 512kBIT)	"0"			
		OTHERS RESERVED	"1"	NO	R200	4,10 FPD2_7
CR37_3	FPD11	ROM CLK is PCLK/32 ROM CLK is PCLK/16	"0" "1"	YES	R245	4,10 FPD2_8 FPD2_9 R188 10K 0402
		X16 PCI EXPRESS LINK WIDTH (DEFAULT)	"0"	YES		4.10 FPD2 9 FPD2 10 R189 10K 0402
CR37_4	DISP1_DE	X8 PCI EXPRESS LINK WIDTH MEMORY SPEED BITS[20] CR68[3]CR37[65]	"1"	YES	R179	110 FPD2 11/> FPD2_11 R190 10K 0402
CR37_5	DISP1_HSYNC	000 RESERVED 100 RESERVED	"1"	IES	R180	4,10 DISP2_DE STORE DISP2_VSVNC_R192 10K DNP_0402
	_	001 RESERVED 101 400MHz	"0"			4,10 DISP2_VSYNC ((
CR37_6	DISP1_VSYNC	010 300MHz 110 500MHz 011 350MHz 111 RESERVED	"1" "0"	NO	R181	4 ENVDD
CR68_3	FPD2_4	311 330rma 111 REGERVED	"1"	NO	R248	4 PULSE_IN DILI SE OUT P205 10K DND 0402
ance e	Dillion	HYNIX	"0"	370	D001	4 PULSE_OUT((POLSE_OUT R203 NOT DIVER 0402
CR6F_7	ENVDD	SAMSUNG USE EXTERNAL MCLK/MCLK90 ON EXTMCLK/SPDAT2	"1"	NO	R201	1
CR37_7	FPD2_0	USE INTERNAL MCLK/MCLK90 (DEFAULT)	"1"	NO	R264	
CR68 0	FPD2 1	USE EXTERNAL ECLK ON EXTECLK USE INTERNAL ECLK (DEFAULT)	"0" "1"	NO	R254	$\frac{\text{DISP1_DE}}{\text{SDI}} = \frac{2}{\text{SDISP2_CLKP}} = \frac{4,10}{2}$
CK00_0	rrua_1	USE EXTERNAL DCLK1 ON XIN	"0"	INO	N4J4	TMDS_VCC
CR68_1	FPD2_2	USE INTERNAL DCLK1 (DEFAULT)	"1"	NO	R255	4,10 DISP2_HSYNC (SCLK
CR68 2	FPD2 3	USE EXTERNAL DCLK2 ON SPDAT4 USE INTERNAL DCLK2 (DEFAULT)	"0" "1"	NO	R263	IMDS VCC 8
01100_2		CRYSTAL CONNECTED TO XIN, XOUT (DEFAULT)	"0"	YES	11200	1 MDS_VCC 0 0402
CR68_7	FPD2_8	OSCILLATOR CONNECTED TO XIN	"1"		R187	4 EPCS (EPCS 1 CS GND 4 0402 1
CR68_6	FPD2_7	1 RANK POPULATED 2 RANKS	"1"	NO	R186	SST25VF512_0_SOIC-8
	_	POPULATED	"0"	YES		00123VI 312_0_0010-0
CR6F_0	FPD2_9	000 DDR2 16Mx16	"1"	YES	R188 R189	
CR6F_1	FPD2_10	010 DDR3 8MX32 101 DDR1 8MX32 010 DDR2 32Mx16 110 DDR1 8Mx16	"1"	TEO	NTO2	
	_	011 DDR3 16Mx32 111 DDR1 4Mx32	"0"	YES	-465	1
CR6F_2	FPD2_11	00 0 FB	"1"	YES	R190	S3 GRAPHICS INC.
CR6F_3	DISP2_DE	01 32-BIT MEMORY BUS WIDTH 10 128-BIT MEMORY BUS WIDTH	"1"		R191	1045 MISSION COURT
GD 6 E	DIGD2 1707272	11 64-BIT MEMORY BUS WIDTH(DEFAULT)	"0"	NO	D100	GRAPHICS FREMONT CA 94539
CR6F_5	DISP2_VSYNC	FB MEMORY SIZE = 256M (DEFAULT)	"1"	NO NO	R192	Title
CRCF1_6	PULSE_IN	FB MEMORY SIZE = 512M	"1"		R202	VGA BIOS EEPROM & Config Setting
CDCE1 7	DIII CE OUT	BIGENDIAN DISABLE (DEFAULT)	"0"	NO	ם ארב	Size Document Number Rev
CRCF1_7 NOTES:	PULSE_OUT	BIGENDIAN ENABLE	"1"		R205	VT6330 Chrome20 Low Profile
		NO. 1100 NOT. DODGE NEW YORK CO.				
1. "DNP" BY A	A COMPONENT ME. A	ANS "DO NOT POPULATE COMPONENT".	_		С	Date: Tuesday, July 18, 2006 Sheet 13 of 14 E
		L D			U	

