



# PCI-EXPRESS EDGE CONNECTOR



Power Sequence Circuit to ensure SMPS\_EN is released after  
+12V\_BUS and +3.3V\_BUS are both in regulation.  
Pull-up may or may not be required on SMPS\_EN signal depending  
on SMPS design.

Node 1 When +12V ramps above min Vbe, SMPS\_EN will be held low

Node 2 When +3.3V gets close to regulation, one of the two  
conditions of releasing SMPS\_EN is active

Target ~ 900mV when +3.3 at min regulation (worse case)


Typical trigger when +3.3V ramps above 2.2V (650mV)

Node 3 When +12V gets close to regulation, one of the two  
conditions of releasing SMPS\_EN is active


Target ~ 1.25V when +12 at min regulation (worse case)

Typical trigger when +12V ramps above 10V (1.1V)

SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND







**Channel A**

**Channel B**

**MEMORY INTERFACE**

**Part 3 of 7**



**Part 4 of 7**


**RV530 MEMORY CHANNELS A and B**


Micro-Star International Co., LTD.  
MS-V044 RV530/DDRII

Size C Document Number



(Date: Monday, March 13, 2006) (Sheet 6 of 22)







## PIN BASED STRAPS








```
Rcsn= DCR*Icop/80uA =
1mohm*40Amp/80uA=499 ohm

I_ind= (Icop*DCR/Rcsn ) *4
= (40A*1mohm/499ohm)*4=80uA

R_ind=V_ind/I_ind= 1V/80uA=
3.3K
```





```
VDDC_ GPIO:10~15
MVDDC_ GPIO:20~24
DAC1_ GPIO:25~28
DAC2_ GPIO:30~32
```



**Micro-Star International Co., LTD.**

MS-V044 RV530/DDRII




Size Custom	Document Number	Rev 10
Date: Monday, March 13, 2006	Sheet 9 of 22	










Micro-Star International Co., LTD.

MS-V044 RV530/DDRII

Size: Document Number  
Custom  
Date: Monday, March 13, 2006 Sheet 10 of 22









Replace with 5050004800  
120R, 300mA EIA(0402)




**CHANNEL B: RANK 0 128MB DDR2**






DDC2\_MONID0  
DDC2\_MONID1(SDA)  
DDC2\_MONID2  
DDC2\_MONID3(SCL)









DB15 pin	Standard VGA	DDC1 Host	DDC2B or DDC2B+ Host	DDC2AB Host	DDC1/2 Display
11	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Optional SDA
12	Monitor ID bit 1	Data from display	Monitor ID bit 1	Monitor ID bit 1	Optional SDA
4	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Optional SCL
15	Monitor ID bit 3	Open	Open	Open	Optional SCL
9	N/C	+5V	+5V	+5V	Optional
Hardware Support	No	Yes	Yes	No	Yes

Based on VESA Display Data Channel (DDC) Standard Ver. 3 Dec. 15, 1997



SYNC and DDC should be routed from the ASIC to the display connector without switching reference plane or running over split plane














DVI/VGA SCREWS

SCREW1  
SCREW  
JACKSCREW  
ASSY  
7020000800

SCREW3  
SCREW  
JACKSCREW  
ASSY  
7020000800

SCREW2  
SCREW  
JACKSCREW  
ASSY  
7020000800

SCREW4  
SCREW  
JACKSCREW  
ASSY  
7020000800



LOW PROFILE HS

