



www.laptop-schematics.com









CONTINUENDA A PROCRECIANT TO ADVINCED MICROS DEVICES NO.
THIS MOD Beart distance and deep in the scalaring property of ADI.
THIS MOD Beart distance and deep in the scalaring property of ADI.
THIS MOD Beart distance and deep in the scalaring property of ADI.
THIS MOD beart distance and deep in the scalaring property of ADI.
THIS MOD beart distance and deep in the scalaring property of ADI.
THIS MOD beart distance and deep in the scalaring property of ADI.
THIS MOD beart distance and deep in the property of ADI.
THIS MOD beart distance and deep in the scalaring property of ADI.
THIS MOD beart distance and deep in the scalaring property of ADI.
THIS MOD beart distance and deep in the scalaring property of ADI.
THIS MOD beart distance and deep in the scalaring property of ADI.
THIS MOD beart distance and deep in the scalaring property of ADI.
THIS MOD beart distance and deep in the scalaring property of ADI.
THIS MOD BEAT THIS MOD

GDDR5/GDDR3 DDR3 ### COMMAND CO DRR3 MAAO_OMAA_O MAAO_TMAA_1 MAAO_TMAA_1 MAAO_TMAA_1 MAAO_TMAA_1 MAAO_TMAA_1 MAAO_TMAAA_1 MAAO_TMAAA_1 MAAO_TMAAA_1 MAAO_TMAAA_1 MAAO_TMAAA_1 MAAO_TMAAA_1 MAAO_TMAAA_1 MAAO_TMAAA_1 MAAO_TMAAOO_TMAAOO_TMAAOO_TMAAOO_TMAAOO_TMAAOO_TMAAOO_TMAAOO_TMAAOO_TMAAOO_TMAAOOO_TMAAOOOOTMAAOOOOTMAAOO 5004 5004 5 5004 1000 1 5004 MADO, SAMA. MADO, COMP. 1000 . 1 COMP. 1 (6) RASA0# RASA1# RASA1# ф CASA0# CASA1# (6) CASA0# MEMORY INTERFACE (6) WEAD# \$ WEA0# WEA1# CKEA0 CKEA1 (6) CKEAD (6,14) CKEA1 RASB0# RASB1# (7) RASB0# (7) RASB1# CASB0# CASB1# (7) CASB0# (7) CASB1# (7) WEB0# ***** (6.14) CLKAD (6) CLKAD# (6.14) CLKA1 (6) CLKA1# (7) CKEB0 (7,14) CKEB1 (6) WDQSA[7_0] **((-**(7,14) CLKB0 (7,14) CLKB0# (6) MAA[12_0] <<-RDQSB[7_0] DQMB#[7..0] (7) MDB[63..0] << ADBIAD/ODTAD ADBIA1/ODTA1 CLKAD CLKADB J21 G19 X ADBIBO/ODTB ADBIB1/ODTB T7 W7 × L9 CLKB0# CLKBO (7) B_BA0 B_BA0 (7) B_BA1 B_BA2 J14 CLKA1 H14 CLKA1# CLKA1 CLKA1B AD8 CLKB1 AD7 CLKB1# CLKB1 RASA0B RASA1B

R5693 40.2R

R5694 100R

CS671 100nF_6.3V

R5695 40.2R

R5696 100R

MVREFDB Y1:
MVREFSB AA1:
35mil
TP12

TESTEN AD2:

Route 50ohms

CLKTESTA CLKTESTB

TP7 035mil TP8 035mil

MVREFDB MVREFSB

single-ended/100ohms diff and keep short

CASA0B CASA1B

CSA0B_0 CSA0B_1

CSA1B_0 CSA1B_1

CKEA0 K21 J20 CKEA0 CKEA1

WEA0B WEA1B

H23 ×

MAAD_8 MAA1_8

L18 L20 MVREFDA MVREFSA

M12 M27 AH12 MEM_CALRP1 MEM_CALRP0 MEM_CALRP2

MEM_CALRNO MEM_CALRN1 MEM_CALRN2

R137 40.2R

C148 100nF_6.3V

MVDC R6081 243R R6082 243R R6083 243R

R6084 243R R6085 243R R6086 243R

K24 CSA0#_0 K27 CSA0#_1

M13 CSA1#_0 K16 CSA1#_1

WEAD#

AMD

C1000 120pF_50V

T10 RASB0# Y10 RASB1#

W10 CASB0# AA10 CASB1# CASB0E CASB1E

P10 CSB0#_0 L10 CSB0#_1 CSB0B_0 CSB0B_1

AD10 CSB1#_0 AC10 CSB1#_1 CSB1B_0 CSB1B_1


U10 CKEB0 AA11 CKEB1 CKEB!


N10 WEB0# AB11 WEB1#


R163 5.1K


WEB0E WEB1E


MAB1_8




















www.laptop-schematic



www.laptop-schematics.com




www.laptop-schematics




www.laptop-schematics.com


www.laptop-schematics





www.laptop-schematic





AMD ☐			Title MADISON GDDR3 MxM3.0		Schematic No. Date: 105-B985xx-00D Friday, December 11, 2009		
AND			REVISION HISTORY For Stuffing op	This schematic represents the PCB, it does not represent any specific SKU. For Stuffing options (component values, DNI's,) please consult the product specific BOM. Please contact AMD representative to obtain latest BOM closest to the application desired.			
Sch Rev	PCB Rev	Date	REVISION DESCRIPTION				
0	00A	09/06/02	2 Initial design for Madison GDDR3 MxM3.0 based on M96 B803				
1	00B	09/08/27	r Add U27, Q27, C27 - Gating circuit to delay DPEF_VDD18 Add R1677, R1678, R1679, R1680 - Pull downs for VID circuit Add R600 for debug Increase TP coverage				
2	00C	09/10/30) Add C696, C697, C796, C896 (0402 input caps for power supplies) Add R1001 (DRAM_RST topology change) Change J1 symbol (inlcudes non-plated tooling holes) Move JTAG TPs out of the back plate area				
3	00D	09/12/11	Pull back power planes				
В		M					
A		W					