




Title	Schematic No.	Date:
RV630 DDR2-REVISION HISTORY	105-B149xx-00	Friday, April 13, 2007

REVISION HISTORY	NOTE: This schematic represents the PCB, it does not represent any specific SKU. For Stuffing options (component values, DNI's, ...) please consult the product specific BOM. Please contact ATI representative to obtain latest BOM closest to the application desired.	Rev 4
------------------	--	-------

Sch Rev	PCB Rev	Date	REVISION DESCRIPTION
0	00A	06/11/17	Initial design for RV630 DDR2
1	00B	07/01/26	THIS IS A TEST BOARD, WE WILL BASE ON THIS ONE TO DECIDE WHICH WAY WE SHOULD GO 1) CHANGING RGB CONFIGURATION FOR BOTH DAC1 AND DAC2 (PAGE 3, 14 AND 15) 2) ADD-IN Q102 AND R49 FOR VDDR3 POWER SEQUENCE CONTROL 3) CONNECT R847 TO +1.8V_D1 INSTEAD OF +1.8V_LDO2 (PAGE 13) 4) LVTM LAYOUT CHANGES TO IMPROVE SI
2	00C	07/02/08	1) COME BACK AND START AS REV. A SINCE REV. B DOES NOT WORK ON CRT SIGNALS, EXCEPT THE LAYOUT ON LVTM TO IMPROVE SI 2) ADD-IN Q102 AND R49 FOR VDDR3 POWER SEQUENCE CONTROL 3) CONNECT R847 TO +1.8V_D1 INSTEAD OF +1.8V_LDO2 (PAGE 14) 4) ADD-IN SINGLE PHASE POWER SUPPLY DUE TO POWER MEASUREMENT IS LOWER THAN ESTIMATE (PAGE 10) 5) REMOVE JU57 AND ADD-IN SW1 TO SUPPORT JTAG CONNECTOR TJ47 (GPIO5) (PAGE 7)
3	00D	07/03/12	1) REMOVE RP702 AND RP703. REPLACE BY R724 (PAGE12). IT'S FOR DFM RECOMMENDATION (NO TECHNICAL REASON) 2) ADD-IN R4010 AND C4010 FOR 2-PIN CONTROLLER TO USE INTERNAL PWM (PAGE 18)
4	00	07/04/02	1) NO SCHEMATIC CHANGE. ONLY MOVE R1206 CLOSE TO U703 TO IMPROVE THE FB LINE (TOO LONG). R1206 IS NOT POPULATED ON BOM



**SEFADU: RH PCIE RV630**  
**256MB/512MB DDR2**  
**DUAL DL-DVI-I TVO FH**

REV 0





ATI Technologies Inc.

1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7X6  
(905) 942-2600

Title RV630 DDR2-BLOCK DIAGRAM

Size	Document Number	Rev
C	105-B149xx-00	4
Date:	Friday, April 13, 2007	Sheet 21 of 21

# PCI-EXPRESS EDGE CONNECTOR



SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND
BUO	BRING UP ONLY




ATI Technologies Inc.  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7X6  
(905) 947-2600




File RH PCIE RV630 DDR2- PCIE CONNECTOR

Size	Document Number	105-B149xx-00	Rev	4
Date	Friday, April 13, 2007	Sheet	1	of 21

NOTE: some of the PCIe testpoints will be available through via on traces.



Recommended caps:  
(see BOM for qualified values/vendors)  
10uF, X6S, 10%, 0805, 6.3V, 1.4MM MAX THICK  
1uF, X6S, 10%, 0402, 6.3V  
100nF, X7R, 10%, 0402  
10nF, X7R, 10%, 0402



ATI Technologies Inc.  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7X6  
(905) 882-2800

File: TR RV830 - ASIC MAIN


Size: 1005-B149xx-00  
Date: Friday, April 13, 2007

Rev 4

Sheet 3 of 21


(see BOM for qualified values/vendors)

10uF	, X6S, 10%, 0805, 6.3V, 1.4MM MAX THICK
1uF	, X6S, 10%, 0402, 6.3V
100nF	, X7R, 10%, 0402
10nF	, X7R, 10%, 0402



**ATI Technologies Inc.**  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7X6  
(905) 882-2600


Title RV630 DDR2- ASIC POWERS			
Size C	Document Number	105-B149xx-00	Rev 4
Date:	Friday, April 13, 2007	Sheet 4	of 21



ATI Technologies Inc.

1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7X6  
(905) 882-2600

File	RV630 DDR2-ASIC MEM		
Size	Document Number	105-B149xx-00	Rev 4
Date	Friday, April 13, 2007	Sheet 5	of 21



ATI Technologies Inc.

1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7X6  
(905) 942-2600

Title RV630 DDR2- ASIC GROUNDS


Size C Document Number 105-B149xx-00  
Date: Friday, April 13, 2007 Sheet 6 of 21

Rev 4

















MEMORY CONFIG	ATI Board Feature I
VSYNC_DAC2 GPIO18	CHECK ATI MEMORY TUNING DOCUMENT
BIF_CLK_PM_EN	
0 - Disable CLKREQ# power management capability	
1 - Enable CLKREQ# power management capability	



# CHANNEL A: 128MB/256MB DDR2



# CHANNEL B: 128MB/256MB DDR2




ATI Technologies Inc.  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada L3T 7W5  
(905) 882-2600

Title: RV630 DDR2- MEM CH. B

Size: C Document Number: 105-B149xx-00

Date: Friday, April 13, 2007 18:00 9 of 21

Rev: 4



#### List of supported footprint

The following ICs are not necessarily evaluated by ATI, please refer to BOM for evaluation status

ANPEC APW7120/APW7065 (12V)  
CAT CAT7583 (12V)  
INTERSIL ISL6545  
NEXSEM NX2114/2307  
RICHTER RT9214/RT8101  
OnSemi ON1582  
uPI UP6101 (No Ext\_Vref in)

Layout guideline for Nexsem NX2114/2307

- 1-Position the controller (U703) such that LGate(pin4) is the closest to gate of the MOSFETs. You can place the gate resistors R713 and R712 next to the gate of the MOSFETs. Make the gate drive traces (PW\_VDDC\_LGD and PW\_VDDC\_HGD) as short and as wide as possible to reduce the trace inductance.
- 2-Place the bypass capacitors for Vcc as well as Boost caps as close to the controller as possible. They are as follows:  
Vcc bypass cap is C703, and Boost cap is C705.
- 3-Voltage amplifier compensation network. Place C714 close to the pin 7. Place the rest of the compensation network close to the pins 7 and 6. These are R710, R711, R713, C713 and R712, C711 and C712.

#### SMPS02- Regulator for VDDC


Vout = 0.9V ~ 1.1V

Part	Vout	RFB1	RFB2
0.8V Ref	2.03V (1.98V~2.08V)	4.99K p/n 3160499100G	3.24K p/n 3160324100G


#### SMPS02 Specifications

	Nominal Value	Tolerance	Adjustable range / Notes
Vin (power stage)	12V	+/-8% PCIe	ATX12V ver. 2.2 +/-5%
Vout	2V	+2V/-2%	1.8V ~ 2.85V
Vout ripple (DC)	500pp		
Iout	6Aavg, 8Adc max		
Step load	3Amax		
Vout ripple (AC)	+/-10% or 200mVpp @ 3A step load		
Switching Freq.	~300kHz		TBD
Protections			


#### COMPENSATION CIRCUIT



#### FILTERED SMPS VCC



#### BOOT CIRCUIT









Information on Compatible Controller Parts				
	PWM IC #1	PWM IC #2	PWM IC #3	PWM IC #4
Gate drive voltage	5V, 8V, 12V	5V, 8V, 12V	5V only	12V only
Vref	0.6V	0.6V	0.6V	0.6V
Bootstrap diode	Internal (DNP D401, D411)	Internal (DNP D401, D411)	External (Populate D401, D411)	Internal (DNP D401, D411)
Phase current adjustable (unbalanced between phases) Option Pin selection	Yes	Yes	Yes	TBD
Pin 10 (IOUT/DMAX/DR00P)	IOUT/DR00P (R662)	IOUT/DMAX	IOUT	IOUT/DMAX
Pin 11 (RT)	R_RT -> 10,000,000/Fsw	TBD	R_RT -> 18,000,000/Fsw	TBD
Pin 12 (COMP/DR00P)	COMP	DR00P (R663)	COMP	COMP
Pin 14 (SS/ICOMP)	SS/EN	SS (SS fixed internally)	ICOMP (SS dependent on Fsw)	SS
Pin 16 (REFPOT/POK)	POK (Open drain)	INREFPOT/POK POK voltage = 1.2V	INREFPOT/POK POK voltage = 1.2V	VrefOut = 0.6V
Pin 21 (VCCDRV/DR00P)	VCCDRV	VCCDRV	DR00P (R664)	DR00P (R664)

External Detection Circuit and Indication

Cases	Behavior	Notifications
External cable not plugged in +12V_BUS not in regulation	12V_EXT_DRTb = X EN1 -> "0" (by R12) RND1 -> 3.3V RND1S -> "0"	VDDC disabled
External cable not plugged in +12V_BUS in regulation	12V_EXT_DRTb = "1" EN1 -> 3V (by R11 and R12) RND1 = 0V RND1S -> "1"	VDDC enabled External Power Missing
External cable plugged in +12V_EXT not in regulation	12V_EXT_DRTb = "0" EN1 -> 3V (due to low 12V) RND1 = 3.3V RND1S -> "0"	VDDC disabled
External cable plugged in +12V_EXT in regulation	12V_EXT_DRTb = "0" EN1 -> 3V RND1 = 0V RND1S -> "1"	VDDC enabled Normal Operation

Choosing Different Gate Drive

Gate Drive	Populate	Do Not Populate
5V Gate Drive	R631, R632	R630, R670, C660, R661, Q641
8V Gate Drive	R630, C660, R661, Q641	R631, R632, R670
12V Gate Drive	R630, C660, R670	R631, R632, R661, Q641



SMPS03 Specifications



	Nominal Value	Tolerance	Adjustable range / Notes
VIN (input stage)	12V	+/- 0.5V	ATX12V ver. 2.3 +/- 0.5V
VOUT	1.2V	+/- 0.03V/-0.03V	0.8V - 1.5V
Vout ripple (DC)	TBD		
Iout	TBD		55A (target 65A) max
Step load	TBD		
Vout ripple (AC)	TBD		
Switching Freq	TBD		50kHz - 1MHz
Protections			




ATI Technologies Inc.  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7W8  
(905) 885-2800

Title: RV630 DDR2-VDDC SMPS  
Size: Custom  
Document Number: 105-B149xx-00  
Date: Friday, April 13, 2007  
Rev: 4

Rev	4
-----	---




	VDDC	RS1	PWRCNTL_0
0.6V Ref	.9V	N/A	LOW
	1.0V	59.0K 1%	HIGH
	1.1V	30.9K 1%	HIGH
	1.2V	20.0K 1%	HIGH
		ATI # 3160200200G	




ATI Technologies Inc.  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7X6  
(905) 947-2600

Title	RV830 DDR2- POWER MANAGEMENT		
Size	Document Number	105-B149xx-00	Rev 4
Date:	Friday, April 13, 2007	Sheet 13	of 21

## Power up/down Sequencing




**LDO #1: Vin = 2.1V to 3.6V MAX Vout = +1.8V +/- 2% Iout = 0.8A (TBV) RMS MAX**  
**PCB: 50 to 70mm sq. copper area for cooling**



$$V_{OUT} = V_{ref} \times (1 + R_5/R_4)$$

## DELETE LDO2


**LDO #3: Vin = +1.45V to 2.1VMAX    Vout = +1.1V +/- 2%    Iout = 1.1A (TBV) RMS MAX**  
**PCB: 50 to 70mm sq. copper area for cooling**




## Shared Power Rails




### Regulators for +5V, +5V\_VESA and +5V\_VESA2




$$V_{out}(V) = V_{ref} (1 + R_2/R_1)$$



$$V_{out}(V) = V_{ref} (1 + R_2/R_1)$$



$$V_{out}(V) = V_{ref} (1 + R_2/R_1)$$



**ATI Technologies Inc.**  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7X6  
(905) 882-2600




Title TR RV630 - Linear Regulators

Size	Document Number	105-B149xx-00
------	-----------------	---------------

C	100-214522-00		
Date:	Friday, April 13, 2007	Sheet	14 of 21










DB15 pin	Standard VGA	DDC1 Host	DDC2B or DDC2B+ Host	DDC2AB Host	DDC1/2 Display
11	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Optional
12	Monitor ID bit 1	Data from display	SDA	SDA	Optional
4	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Optional
15	Monitor ID bit 3	Open	SCL	SCL	Optional
9	N/C	50mA min	50mA min	300mA min	Optional
Hardware Support	No	Yes	Yes	No	Yes

Based on VESA Display Data Channel (DDC) Standard Ver. 3 Dec. 15, 1997








The 7-pin MiniDIN footprint allows one of the two MiniDINs:  
 - 7-pin Svideo/Composite MiniDIN P/N 6071001500G  
 - 4-pin Svideo MiniDIN P/N 6070001000G



ATI Technologies Inc.  
 1 Commerce Valley Drive East  
 Markham, Ontario  
 Canada, L3T 7X6  
 (905) 952-2600

Title		RV830 DDR2 - TVO	
Size	Document Number	105-B149xx-00	Rev
C			4
Date:	Friday, April 13, 2007	Sheet	17 of 21

LM63 is for BU only, until built-in fan controller is verified.



DVIDVI SCREWS with top tab

ASSY-SCREW1  
SCREW  
JACKPOST, HEX, 3/16 AF, 4-40 INT/EXT




ASSY-SCREW2  
SCREW  
JACKPOST, HEX, 3/16 AF, 4-40 INT/EXT

ASSY-SCREW3  
SCREW  
JACKPOST, HEX, 3/16 AF, 4-40 INT/EXT

ASSY-SCREW4  
SCREW  
JACKPOST, HEX, 3/16 AF, 4-40 INT/EXT  
ASSY-SCREW

ASSY1  
ANTISTATIC  
BAG  
8\_X\_11

ASSY2  
BRACKET  
8020038600G




<Variant Name>



ATI Technologies Inc.  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7X6  
(905) 902-2600

Title		RV630 DDR2-MECHANICAL		
Size	Document Number	105-B149xx-00		Rev
C				4
Date:	Friday, April 13, 2007	Sheet	19	of 21



RH PCIE RV630 512MB DDR2 DUAL DL-DVI-I VIVO FH

P/N 109-B14931-00

APR 5, 2007

Jasmine Lin/Svetlana Ostrovsky


ASSEMBLY TOP

SHEET 1 OF 2

#### RESTRICTION NOTICE

THIS PCB ARTWORK CONTAINS INFORMATION WHICH IS PROPRIETARY TO AND IS THE PROPERTY OF AMD, AND MAY NOT BE USED, REPRODUCED OR DISCLOSED IN ANY MANNER WITHOUT EXPRESS WRITTEN PERMISSION FROM AMD.

©2007 Advanced Micro Devices



<p>© 2007 Advanced Micro Devices IN ANY MANNER WITHOUT EXPRESS WRITTEN PERMISSION FROM AMD. THE PROPERTY OF AMD, AND MAY NOT BE USED, REPRODUCED OR DISCLOSED THIS PCB ARTWORK CONTAINS INFORMATION WHICH IS PROPRIETARY TO AND IS RESTRICTION NOTICE</p>	<p><b>AMD</b> PCBCAD GROUP ADVANCED MICRO DEVICES</p>
	<p>Jasmine Lin\svetlana.Ostrovsky APR 2, 2007 P/N 108-B14931-00 RH PCIe RV830 215MB DDR5 DUAL DL-DVI-I VIVO FH</p>