



V038-10










MEMORY CHANNEL A MEMORY CHANNEL B [10] MDA[63..0] <<-Part 2 of 5 DQMAb0 DQMAb1 DQMAb2 DQMAb3 DQMAb4 DQMAb5 DQMAb6 DQMAb7 QSB0 QSB1 QSB2 QSB3 QSB4 QSB5 QSB6 QSB7 QSA0 QSA1 QSA2 QSA3 QSA4 QSA5 QSA6 QSA7 R2_X RASBb [10] CASBb [10] WEBb ---->> CSA#0 [10] CSAbo CSBb0 CSAb* CSBb1 R3 × CKEA CLKBFB P3 X CLKAFB +VREF MEMVMODE MEMVMODE1 VREF G5 × AE3 × F26 × F13 × **ELPIDA ELPIDA** Vref Voltage MEMTEST R55 47R R265 499R R268 499R Re7 MEMVMODE[1:0] MEMORY IO VOLTAGE 2.5V (DDR) Default 10 Place close to ASIC ball Use localized Vref on the memory page 3.3V (SDR) MS-V038 ATI 9250










OPTION STRAPS


STRAPS	PIN	DESCRIPTION	DEFAULT
AGPFBSKEW(1:0)	GPIO(1:0)	AGP 1x clock feedback phase adjustment wit refclk(cpucik) 00 - refclk alightly earlier then feedback 10 - refclk 1 age patier then feedback 10 - refclk 1 fag bater feedback 11 - refclk 2 page author feedback 11 - refclk 2 page author feedback	00 (internal pull-down)
X1CLK_SKWE(1:0)	GPIO(3:2)	Clock phase adjustment between x1 clk and x2clk 00 - 0 tap delay 10 - 1 tap delay 11 - 1 tap delay 11 - 3 taps delay	00 (internal pull-down)
ROMIDCFG(3:0)	GPIO(9,13:11)	If no ROU attached, comtrols chip IDis. If rom attached identifies ROM type 0000 - No ROM, CHO_ID=1 0001 - No ROM, CHO_ID=1 0001 - Reserved 0110 - reserved 0110 - reserved 0110 - Reserved 1010 - Serial AT45DB011 ROM (Almon), chip IDis from ROM 1100 - Reserved 1010 - Serial AT45DB011 ROM (SIS), chip IDis from ROM	1100
ID_DISABLE	GPIO(8)	Normal operation Shuts the chip down by not responding to any config cycles na system with two graphics chips, one on the motherboard, the other on add-in card, the strap can be used to disable one of the two throught a jumper.	0 (internal pull-down)
BUSCFG(2:0)	GPIO(6:4)	Controls but 1yes, CLK PTL select. and IDSEL 0001-1,5W BUS - AND 4-y. PLL select. In IDSELAD16 0001-3,3W BUS - AND 4-y. PLL select. IDSELAD16 0001-3,3W BUS - AND 4-y. PLL select. IDSELAD16 0001-3,3W BUS - AND 4-y. PLL select. IDSELAD17 0011-3,3W BUS - AND 4-y. PLL select. IDSELAD17 1011-3,3W BUS - AND 4-y. PLL select. IDSELAD16 1011-1,5W BUS - AND 1-y. PLL select. IDSELAD16 1011-1,5W BUS - AND 1-y. PLL select. IDSELAD17 1011-1,5W BUS - AND 1-y. PLL select. IDSELAD17 1011-1,5W BUS - AND 1-y. REF select. IDSELAD16 1011-1,5W BUS - AND 1-y. REF select. IDSELAD16 1011-1,5W BUS - AND 1-y. REF select. IDSELAD16 1011-1,5W BUS - AND 1-y. REF select. IDSELAD17 1011-3,5W BUS - AND 1-y.	000 (internal pull-down)
VGA_DISABLE	GPIO(7)	VGA controller capability enabled. The device will not be recognized as the systemis VGA controller.	0
MULTIFUNC(1:0)	LCDDATA(17:16)	Multi-function device select 00 - single function device. 01 - two function device. No AGP in either function 10 - two function device. No AGP only in function 11 - two function device. AGP only in function 11 - two function device. AGP only in function 11 - two function device. AGP only in function See AGP function table below for detail on AGP ability claims. See AGP function table below for detail on AGP ability claims.	10
VIP_DEVICE	LCDDATA(20) STRAP T	Indicates if any slave VIP host devices drove this in low during reset. 0 - Slave VIP host port devices present 1 - No slave VIP host port devices reporting presence during reset	0


STRAP P	INTERRUPT		
LOW	ENABLED (DEFAULT)		
HIGH	DISABLED		




STRAPS	PIN	DESCRIPTION			
DC_STRAP1	LCDDATA12	Internal TMDS Enabled 0 - Disabled 1 - Enabled			
DC_STRAP2	LCDDATA13	Video Capture Enabled 0 - Disabled 1 - Enabled			
DC_STRAP4 DC_STRAP5	CDDATA15 LCDDATA19 0 0 0 1 1 0 1 1 1 0	DAC2 Configuration DAC2OF DAC2OR DAC2			
DC_STRAP6	LCDDATA18	TVO Standard Default (Resistor pull-up and switch short to GND) 0 - PAL (on board resistor pull-down and switch closed) 1-NTSC (on board resistor pull-up)			


	MS-V038	ATI	92	50		
Size Cust	Document Number om					Rev 10
Date:	Thursday, September 22, 2005	Sheet	8	of	15	









Place close to ASIC




Place Resistors close to ASIC.



	MS-V038	ΑT	1 92	50		
Size Cust	Document Number om					Rev 10
Date:	Thursday, September 22, 2005	Sheet	12	of	15	





riant Name>	5	4	3	2	1	
®	0	Title DV290 LD ACD9y 129MD 16My16 DE	D D	Schematic No. 105-A165XX-00	Date:	h 00 0005
7 0		RV280 LP AGP8x 128MB 16Mx16 DI	JK 	105-A165XX-00	Thursday, Septem	<u> </u>
			REVISION HIST	TORY		Rev 10
Sch Rev	Date		REVISION DESCRIPT	TION		
0 00A	03/25/03 04/01/03 04/10/03	Based on 105-A062xx-00 schematic (pg2) Add pull-up on CS# for flashrom (pg5) Replace swiching VDDC regulator with Op-Amp regulator circuit (pg5) Add Op-Amp regulator circuit for low-cost design (pg6) Add Op-Amp regulator circuit for low-cost design (pg6) Remove C317 Thru-hole Alum. Cap for MVDDC (pg6) Add +3.3V_BUS directly to +MVDDC option (pg11) Modify VO connector filter chassis ground connections (pg5) Replace VDDC 470uF with thru-hole (pg6) Add thru-hole 470uF on +MVDDC for option (pg6) Remove C1, C17 and C1034				
1 00B	05/14/03	(pg5) Remove Q811 and Q814 (pg6) Add C805 10uF tant. cap on +MPVDD (pg6) Add R112 to bypass opamp for +MVDDC (pg6) Remove diodes (D10 and D11) and resistors (R111, R1261, R126) (pg5, 6) Add R104 to drive +MVDDC from alternate shunt reference (pg7) Add jumper J1 for PAL TVO default (Layout) Add silscreen for switch and jumper (Layout) Correct MiniDIN J6 footprint (Layout) Correct diode clearance for manufacturing request (Layout) Move sticker location	62, R1263 and R1264) for +MVDDC			
2 00	05/30/03	(pg9) Replace a 2-pin with a 3-pin jumper for NTSC/PAL section. (pg5) Add R812, R813 and R815 for +MVDDC voltage adjustment (Layout) Change footprint of P/N4238010600				
3 0A	07/15/05	Redesign form 8999-1A schematic				
	5	4	3	2	1	