

P
R
E
L
I
M
I
N
A
R
Y

A
N
D

S
U
B
J
E
C
T

T
O


C
H
A
N
G
E

TABLE OF CONTENTS

SHEET NO.	SHEET NAME	SHEET NO.	SHEET NAME
1	TOC	25	SMALL SIGNAL REGULATORS
2	NAUTO PCB Interface	27	NAUTO DECAPS
3	NAUTO GPIOs	28	NAUTO POWER
4	NAUTO XTAL	29	NAUTO GND
5	NAUTO MEM CHVB	30	POWER MANAGEMENT
6	NAUTO MEM CHXD	31	GPIO & I2MADO
7	NAUTO MEM CHEF	32	MECHANICAL & THERMAL
8	NAUTO MEM CHGH	33	DEBUG
9	GDGORE MEM CHAB	34	BLOCK DIAGRAM
10	GDGORE MEM CHXD	35	REVISION HISTORY
11	GDGORE MEM CHEF		
12	GDGORE MEM CHGH		
13	NAUTO TADRPC - EP		
14	NAUTO TADRPC - MEM		
15	NAUTO TADRPC - RF/DP		
16	GPIO & SOC CONTROLLER		
17	VDDCR_GPIO PHASES 2 and 3		
18	VDDCR_GPIO PHASES 1 and 4		
19	VDDCR_GPIO PHASES 5 and 7		
20	VDDCR_GFX PHASES 6 and VDDCR_SOC		
21	MXSD_VDDCI CONTROLLER		
22	REG MVD0		
23	REG VDD0		
24	REG 0.75V		
25	REG 1.8V		


TABLE OF CONTENTS


SHEET NO.	SHEET NAME	SHEET NO.	SHEET NAME
1	TOC	26	SMALL FAN REGULATORS
2	NAUTO PCM Hardware	27	NAUTO DECAPS
3	NAUTO GPIC	28	NAUTO POWER
4	NAUTO XTAL	29	NAUTO GND
5	NAUTO MEM CH4B	30	POWER MANAGEMENT
6	NAUTO MEM CHCD	31	SD & SDRAM
7	NAUTO MEM CHEF	32	Mechanical & Thermal
8	NAUTO MEM CHGH	33	DEBUG
9	GDORF MEM CH4B	34	BLOCK DIAGRAM
10	GDORF MEM CHCD	35	REVISION HISTORY
11	GDORF MEM CHEF		
12	GDORF MEM CHGH		
13	NAUTO TMDP4 - DP		
14	NAUTO TMDP4 - VDDM		
15	NAUTO TMDP4F - DEDP		
16	GP & SOC CONTROLLER		
17	VDDDCR_GFX PHASES 1 and 2		
18	VDDDCR_GFX PHASES 3 and 4		
19	VDDDCR_GFX PHASES 5 and 7		
20	VDDDCR_GFX PHASES 6 and VDDDCR_SOC		
21	MEMD_VDDC1 CONTROLLER		
22	REG MODE		
23	REG MODE		
24	REG 070V		
25	REG 1.0V		




Block	Signal	Source	Destination	Notes
CPU	STRAP_BIF_GENV_DIS_A	0	STRAP_BIF_GENV_DIS_A	0-PCU 0001 is connected 1-PCU 0001 is connected
	PINSTRAP_BIF_CLK_PAI_EN	1	PINSTRAP_BIF_CLK_PAI_EN	0-PCU 0001 is connected 1-PCU 0001 is connected
	PINSTRAP_BIF_IC_TX_SWING	0	PINSTRAP_BIF_IC_TX_SWING	0-PCU 0001 is connected 1-PCU 0001 is connected
	PINSTRAP_BIF_VGA_DIS	0	PINSTRAP_BIF_VGA_DIS	0-PCU 0001 is connected 1-PCU 0001 is connected
GPU	STRAP_BIF_GENV_DIS_A	0	STRAP_BIF_GENV_DIS_A	0-PCU 0001 is connected 1-PCU 0001 is connected
	PINSTRAP_BIF_CLK_PAI_EN	1	PINSTRAP_BIF_CLK_PAI_EN	0-PCU 0001 is connected 1-PCU 0001 is connected
	PINSTRAP_BIF_IC_TX_SWING	0	PINSTRAP_BIF_IC_TX_SWING	0-PCU 0001 is connected 1-PCU 0001 is connected
	PINSTRAP_BIF_VGA_DIS	0	PINSTRAP_BIF_VGA_DIS	0-PCU 0001 is connected 1-PCU 0001 is connected
IOE	STRAP_BIF_GENV_DIS_A	0	STRAP_BIF_GENV_DIS_A	0-PCU 0001 is connected 1-PCU 0001 is connected
	PINSTRAP_BIF_CLK_PAI_EN	1	PINSTRAP_BIF_CLK_PAI_EN	0-PCU 0001 is connected 1-PCU 0001 is connected
	PINSTRAP_BIF_IC_TX_SWING	0	PINSTRAP_BIF_IC_TX_SWING	0-PCU 0001 is connected 1-PCU 0001 is connected
	PINSTRAP_BIF_VGA_DIS	0	PINSTRAP_BIF_VGA_DIS	0-PCU 0001 is connected 1-PCU 0001 is connected
Platform	STRAP_BIF_GENV_DIS_A	0	STRAP_BIF_GENV_DIS_A	0-PCU 0001 is connected 1-PCU 0001 is connected
	PINSTRAP_BIF_CLK_PAI_EN	1	PINSTRAP_BIF_CLK_PAI_EN	0-PCU 0001 is connected 1-PCU 0001 is connected
	PINSTRAP_BIF_IC_TX_SWING	0	PINSTRAP_BIF_IC_TX_SWING	0-PCU 0001 is connected 1-PCU 0001 is connected
	PINSTRAP_BIF_VGA_DIS	0	PINSTRAP_BIF_VGA_DIS	0-PCU 0001 is connected 1-PCU 0001 is connected
SMU	STRAP_BIF_GENV_DIS_A	0	STRAP_BIF_GENV_DIS_A	0-PCU 0001 is connected 1-PCU 0001 is connected
	PINSTRAP_BIF_CLK_PAI_EN	1	PINSTRAP_BIF_CLK_PAI_EN	0-PCU 0001 is connected 1-PCU 0001 is connected
	PINSTRAP_BIF_IC_TX_SWING	0	PINSTRAP_BIF_IC_TX_SWING	0-PCU 0001 is connected 1-PCU 0001 is connected
	PINSTRAP_BIF_VGA_DIS	0	PINSTRAP_BIF_VGA_DIS	0-PCU 0001 is connected 1-PCU 0001 is connected










P
R
E
L
I
M
I
N
A
R
Y


A
N
D


S
U
B
J
E
C
T


T
O


C
H
A
N
G
E














P R E L I M I N A R Y
A N D
S U B J E C T
T O
C H A N G E








(9) NAVI10 TMDP E/F





P
R
E
L
I
M
I
N
A
R
Y






















GIGABYTE			
REG 07SV			
Doc	Document Number	Rev	
GV-R5XTGAMING-90D		1.0	
Rev	File	Path	Rev
1.0	1.0	1.0	1.0
















SVC/SVD need to pull high during MACO mode









Gigabyte Confidential
Do not Copy

GIGABYTE™			
HISTORY			
Doc	Document Number	Rev	
GV-R57XTGAMING-90D		1.0	
Date: February 11, 2018			