

M96 A11 HF MVD SLT B1




CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
 © 2007 Advanced Micro Devices
 This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario		
Date: Thursday, May 21, 2009	Rev 3	
Sheet 5 of 18	Doc No. 105-B803xx-00D	


File: RH M96 GDDP3 MxM3.0





GDDR3 32X32 MEMORY



**GDDR3 MEMORY CONTROL SIGNAL PULLUP RESISTOR VALUES MAY CHANGE.
SEE LAYOUT GUIDE FOR LATEST INFORMATION**



PLACE VREF DIVIDER COMPONENTS
AS CLOSE TO MEMORY AS POSSIBLE



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD,
and is provided only to entities under a non-disclosure agreement
with AMD for evaluation purposes. Further distribution or disclosure
is strictly prohibited. Use of this schematic and design for any purpose
other than evaluation requires a Board Technology License Agreement
with AMD. AMD makes no representations or warranties of any kind
regarding this schematic, including, but not limited to, any
implied warranty of merchantability or fitness for a particular
purpose, and disclaims responsibility for any consequences resulting
from use of the information disclosed herein.


Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario

Date: Thursday, May 21, 2009 Rev 3

Sheet 7 of 18

Title BH M96 GDDR3 MxM3 0

Doc No. 105-B903xx-00D

GDDR3 32X32 MEMORY

CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD,
and is provided only to entities under a non-disclosure agreement
with AMD for evaluation purposes. Further distribution or disclosure
is strictly prohibited. Use of this schematic and design for any purpose
other than evaluation requires a Board Technology License Agreement
with AMD. AMD makes no representations or warranties of any kind
regarding this schematic and design, including, not limited to,
any implied warranty of merchantability or fitness for a particular
purpose, and disclaims responsibility for any consequences resulting
from use of the information included herein.


Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario


Date: Thursday, May 21, 2009		Rev 3
Sheet 8 of 18		

Title	RH M96 GDDR3 MxM3.0
-------	---------------------




Doc No.	105-B803xx-00D
---------	----------------

PLACE CAPS ON THIS PAGE AS CLOSE TO CONNECTOR AS POSSIBLE





Power Up Sequence



VDDR3 Enable Circuit

PIN STRAPS


(2,9) GPIO0	GPIO0	R6134 10K
(2,9) GPIO1	GPIO1	R6135 10K
(2) GPIO2	GPIO2	R6136 10K
(2) GPIO8	GPIO8 DNI	R6137 10K
(2,9) GPIO9	GPIO9	R6138 10K
(2,11) GPIO11	GPIO11	R6139 10K
(2) GPIO12	GPIO12 DNI	R6140 10K
(2,11) GPIO13	GPIO13	R6141 10K
(2) VSYNC_DAC1	DNI	R6142 10K
(2) HSYNC_DAC1	DNI	R6143 10K
(2) GENERICC	DNI	R6144 10K
(2,9) VSYNC_DAC2	DNI	R6145 10K
(2,9) HSYNC_DAC2	DNI	R6146 10K
(2) GPIO22	DNI	R6147 10K

CONFIGURATION STRAPS


ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	Default Setting
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing	0
TX_DEEMPH_EN	GPIO1	PCIe Transmitter De-emphasis Enable 0: Tx de-emphasis disabled 1: Tx de-emphasis enabled	0
BIF_GEN2_EN_A	GPIO2	PCIe Gen2 Enable 0: Advertises the PCIe device as 2.5GT/s capable at power-on 1: Advertises the PCIe device as 5.0GT/s capable at power-on	1
BIF_CLK_PM_EN	GPIO8	Master control for CLKREQb 0: Disabled 1: Enabled	0
BIF_VGA_DIS	GPIO9	VGA Control 0: VGA controller capacity enabled 1: VGA controller capacity disabled (for multi-GPU)	0
BIOS_ROM_EN	GPIO22	Enable external BIOS ROM device 0: Disabled 1: Enabled	1
ROMIDCF[2:0]	GPIO[13:11]	Serial ROM type or Memory Aperture Size Select If GPIO22 = 0, defines memory aperture size If GPIO22 = 1, defines ROM type	100 - 512Kb M25P64 (ST) 101 - 1Mb M25P16A (ST) 101 - 24Kb M25P03 (ST) 101 - 4Mb M25P40 (ST) 101 - 8Mb M25P80 (ST) 100 - 512Kb ProSLV512 (Ching) 101 - 1Mb ProSLV510 (Ching)
VIP_DEVICE_STRAP_ENA	V2SYN	VIP Device Strap Enable 0: Slave VIP host port devices present 1: No Slave VIP host port devices reporting presence	0
AUD[1] AUD[0]	HSYN VSYN	00 - No audio function 01 - Audio for DP only 10 - Audio for DP and HDMI if dongle is detected 11 - Audio for both DP and HDMI HDMI must only be enabled on systems that are legally entitled. It is the responsibility of the system designer to ensure that the system is entitled to support this feature.	XX
SMS_EN_HARD CCBYPASS	HSYN GENERICC	Reserved	N/A

LDO #2: Vin = +1.8V +/-5% Vout = +1.1V +/- 2% Iout = 1.7A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling



$$VOUT = Vref \times (1 + R5/R4)$$



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of the schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.


Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario

Date: Tuesday, May 26, 2009 Rev 3

Sheet 10 of 18 Doc No. 105-B803xx-00D

Rev: RH M96 GDDR3 MxM3.0

Critical Temperature Fault



Power Play

GPIO20	GPIO15	VDDC
0	0	1.20V
0	1	1.12V
1	0	1.04V
1	1	0.95V

(2,10) GPIO13
(2,10) GPIO15
(2) GPIO20

VID for VDDC Setting

For GPIO11 and GPIO13, see straps table.





Table 4 VDDC Vref Mode Selection


Vref Mode	R636	R639/C659	Vref (V)
Internal	Populate	NC	0.6
External	NC	Populate	set by VID IC (U1604)

MVDD & 1.8V_REG Share



DNI IF +1.8V_REG IS SHARED WITH +MVDD

For Version 2 1.8V_REG Controller




For Version 1 1.8V_REG Controller

$$V_{out} = V_{ref} * (1 + R1/R2)$$

- Vref = 0.8V
- Rt = 10k

$$V_{out} = 2.5V * R2 / (R1 + R2)$$

For Version 2 MVDD Controller



For Version 1 MVDD Controller

GPIO6	MVDD
0	TBD
1	TBD

(2) GPIO6

$$V_{out} = V_{ref} * (1 + R1/R2)$$

- Vref = 0.8V
- Rt = 10k
- Rb = R2 // Rt

CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.




Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario





Date: Thursday, May 21, 2009 Rev 3
Sheet 11 of 18 Doc No. 105-B803xx-00D

Part RH M96 GDDR3 MxM3.0


INPUT CAP





OUTPUT CAP




COMPENSATION CIRCUIT



FILTERED SMPS VCC



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
 © 2007 Advanced Micro Devices
 This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario		
Date: Thursday, May 21, 2009	Rev 3	
Sheet 12 of 18	Doc No. 105-B803xx-00D	

Title: RH M96 GDDR3 MxM3.0

Top Side

Four capacitors are shown, each connected to a +5V_{RUN} rail and ground:

- C721**: 2.2uF, 16V, X7R, 1206, 1.3mm HI
- C732**: 2.2uF, 16V, X7R, 1206, 1.3mm HI
- C726**: 2.2uF, 16V, X7R, 1206, 1.3mm HI
- C727**: 2.2uF, 16V, X7R, 1206, 1.3mm HI


Horizontal spacing: **Hmax=1.5mm**

Bottom Side



Two capacitors are shown, each connected to a +5V_{RUN} rail and ground:

- C730**: 1uF, 16V, X7R, 1206, 0.95mm HI
- C733**: 1uF, 16V, X7R, 1206, 0.95mm HI

Horizontal spacing: **Hmax=1.2mm**



Doc No.	105-B803xx-00D
---------	----------------



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices

This AMD Board schematic and design is the exclusive property of AMD and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than the intended use is strictly prohibited. This Agreement with AMD, AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Title RH M96 GDDR3 MxM3.0

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario



Date: Thursday, May 21, 2009


Rev 3

Sheet 14 of 18



Doc No.	105-B803xx-00D
---------	----------------

from use of the information included herein	
Title	RH M96 GDDR3 MxM3.0

POWER UP SEQUENCE (not to scale)




<div>AMD</div>			Title		Schematic No.		Date:	
			RH M96 GDDR3 MxM3.0		105-B803xx-00D		Thursday, May 21, 2009	
			REVISION HISTORY		NOTE: This schematic represents the PCB, it does not represent any specific SKU. For Stuffing options (component values, DNI's, ...) please consult the product specific BOM. Please contact AMD representative to obtain latest BOM closest to the application desired.			
Sch Rev	PCB Rev	Date	REVISION DESCRIPTION					
0	00A	08/12/31	Initial design for M96 GDDR3 MxM3.0 based on B703-00C					
1	00B	09/04/15	Add boundry scan feature for DRAMs; Add R5751~R5754 Add R5741~R5748 Add a series resistor (R1000) and a shunt cap (C1000) to mem_rst					
2	00C	09/04/22	Add R6227, R6228 Update J1 (non-plated holes connected to ground)					



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Doc No. 105-B803xx-00D

Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario		
Date: Thursday, May 21, 2009	Rev 3	
Sheet 18 of 18		

Doc No. 105-B803xx-00D

Doc No. 105-B803xx-00D