



(4) CAYMEN MEM Interface Ch C&D [7] DQC0_[31..0] 《>> **≪**≫DQC1_[31..0] [7] [8] DQD0_[31..0] 《>> ⟨∑⟩DQD1_[31..0] [8] | DQC1 | DQC0_0 DQC0_1 DQC0_2 DQC0_3 DQC0_4 DQC0_5 DQC0_6 DQC0_7 DQC0_8 DQC0 12 DQC0 13 DQC0 14 DQC0 15 DQC0 16 DQC0 17 DQC0 17 DQC0 19 DQC0 20 DQC0 22 DQC0 23 DQC0 25 DQC0 25 DQC0 25 DQC0 26 DQC0 26 DQC0 26 DQC0 26 DQC0 27 DQC0 27 DQC0 28 DQC0 26 DQC0 26 DQC0 27 DQC0 27 DQC0 28 DQC0 28 DQC0 28 DQC0 29 DQC0 20 DQC0 2 DQC0_31 DQD1 [7] MACO_[8..0] <<-[8] MAD0_[8..0] <<-MACO_0 MACO_1 MACO_2 MACO_3 MACO_4 MACO_5 MACO_6 MACO_7 MACO_8 MADO_0 MADO_1 MADO_2 MADO_3 MADO_4 MADO_5 MADO_6 MADO_7 MADO_8 [7] WCKC0_0 EDCC0_1 EDCC0_2 EDCC0_3 EDCD0_1 EDCD0_2 EDCD0_3 C [7] DDBICO_0 [7] DDBICO_1 [7] DDBICO_2 [7] DDBICO_3 DDBIC1_0 [7] DDBIC1_1 [7] DDBIC1_2 [7] DDBIC1_3 [7] DDBICO_0 DDBICO_1 DDBICO_2 DDBICO_3 AM11 BA7 AB5 BL5 [7] ADBICO <>>> ADBICO ADBID0 ADBIC1 ADBID: BC4 ×BB6 T1 CSC0B_0 X T3 CSC0B_1 CSC1B_CSC1B_ BH5 BN6 BD1 AC4 BJ6 [7] CKEC0<< ->>CKEC1 [7] 181 CKED0 < ->>CKED1 [8] CKEC0 CKEC CKEDO CKED X L4 X P9 X T11 RSVD#35 RSVD#39 RSVD#40 +MVDD MVREFD/S =0.7* VDDR1 R3632 40.2R MVREFD/S =0.7* VDDR1 C AJ14 NC MVREFD2 NC MVREFD2D R3634 100R 1% C3624 1uF_6.3V +MVDD +MVDD R3622 40.2R R3623 40.2R AL15 MVREFS_C AU15 MVREFS D DRAM_RST2 MVREFSD R3627 5.1K C3617 120pF C3616 1uF_6.3V C3615 1uF_6.3V R3624 100R 1% **AMD** larkham, Ontario late: Friday, October 08, 2010 e ASIC Memory Ch C & D No. 105-C205XX-00A


(5) GDDR5 Memory Channel A GDDR5 GDDR5 [3] DQA0_[31..0] <>> [3] DQA1_[31..0] 0331 | D07 0339 | D06 0329 | D05 0329 | D05 0329 | D05 0328 | D04 0327 | D03 0328 | D04 0327 | D03 0328 | D04 0327 | D03 0328 | D04 0328 | D04 0328 | D04 0329 | D04 0349 | D04 VDDQ-B1 VDDQ-B2 VDDQ-B1 VDDQ-B1 VDDQ-B1 VDDQ-D1 VDDQ-D1 VDDQ-D1 VDDQ-E1 VDQ-E1 VDQ-E VDDQ-B: VDDQ-B: VDDQ-B: VDDQ-B: VDDQ-D: VDDQ-D: VDDQ-D: VDDQ-D: VDDQ-E: VDDQ-E: VDDQ-E: VDDQ-E: VDDQ-E: VDDQ-B: VDDQ-P: VDQ-P: VQQ-P: VQQ-P: VQQ-P: VQQ-P: VQQ-P: C2116 C2115 C2114 C2111 C2111 C2111 C2111 C21110 C2110 C2120 C2120 C2118 C2118 C2118 100nF_6.3V 1uF_6.3V 1uF_6.3V 1uF_6.3V 1uF_6.3V C2140 | 10uF_X6S C2040 | 10uF_X6S C2141 | 10uF_X6S 10F_6.3V 10uF_X6S 10uF_X6S 1uF_6.3V 1uF_6.3V 1uF_6.3V 1uF_6.3V 1uF_6.3V 1uF_6.3V 1uF_6.3V 1uF_6.3V 1uF_6.3V [3] MAA0_[8..0] (RFU/A12/NC A7/A8 | A0/A10 A6/A11 | A1/A9 A5/BA1 | A3/BA3 A4/BA2 | A2/BA0 A3/BA3 | A5/BA1 A2 /BA0 | A4/BA2 A1/A9 | A6/A11 A0/A10 | A7/A8 VDD-C5 VDD-C1(VDD-D1' VDD-G VDD-G1 VDD-G1 VDD-L VDD-L VDD-L VDD-L VDD-L VDD-C5 VDD-C10 VDD-D11 VDD-G4 VDD-G14 VDD-L1 VDD-L1 WCK01 | WCK23 WCK01# | WCK23# WCK23 | WCK01 WCK23# | WCK01# VSSQ-A1 VSSQ-A3 VSSQ-A2 VSSQ-C1 VSSQ-C3 VSSQ-C3 VSSQ-C1 VSSQ-C1 VSSQ-C1 VSSQ-C1 VSSQ-E1 VSSQ-H3 VSSQ-H3 VSSQ-M3 VSSQ-M3 VSSQ-M3 VSSQ-M3 VSSQ-M3 VSSQ-M4 VSSQ-M3 VSSQ-M VSSQ-A: VSSQ-A: VSSQ-A: VSSQ-C: VSSQ-C: VSSQ-C: VSSQ-C: VSSQ-C: VSSQ-C: VSSQ-C: VSSQ-E: VSSQ-E: VSSQ-E: VSSQ-E: VSSQ-E: VSSQ-E: VSSQ-F: VSSQ-F: VSSQ-F: VSSQ-B: VSSQ-B: VSSQ-M: VSSQ-M [3] EDCA0_1 [3] EDCA0_0 [3] EDCA0_2 [3] EDCA0_3 [3] EDCA1_2 [3] EDCA1_3 [3] EDCA1_1 [3] EDCA1_0 EDC3 | EDC0 EDC2 | EDC1 EDC1 | EDC2 EDC0 | EDC3 P2 P13 D13 D2 D2 D813# | DB10# DB12# | DB11# DB10# | DB12# DB10# | DB13# P2 DBI3# | DBI0# DBI3# | DBI2# DBI1# | DBI2# DBI3# | DBI3# R2002 R2102 +MVDD VSS-B5 VSS-B10 VSS-D10 VSS-G5 VSS-G10 VSS-H14 VSS-K1 VSS-K14 VSS-L5 VSS-L10 VSS-P10 VSS-T5 VSS-T10 VSS-B5 VSS-B10 VSS-D10 VSS-G5 VSS-G10 VSS-H14 VSS-K14 VSS-K14 VSS-L5 VSS-L10 VSS-P10 VSS-P10 VSS-T5 VSS-T10 /REFD1_A1 A10 /REFD2_A1 V10 VREFD1 VREFD1 R2009 2.37K 1% R2010 5.49K 1% C2005 1uF_6.3V R2109 2.37K 1% R2110 5.49K 1% C2105 1uF_6.3V **AMD** Jarkham Ontario Date: Friday, October 08, 2010 GDDR5 Ch A No. 105-C205XX-00A





(7) GDDR5 Memory Channel C GDDR5 [4] DQC0_[31..0] 《>> [4] DQC1_[31..0] VDDQ-B12 VDDQ-D1 VDDQ-D2 VDDQ-D2 VDDQ-D3 VDDQ-D1 VDDQ-D3 VDDQ-D1 VDDQ-E1 VDDQ-F1 VDDQ-F1 VDDQ-F1 VDDQ-F2 VDDQ-F3 VDDQ-H3 VDDQ-P1 VDQ-P1 VDQ-P DO29 | DO5 | DO29 | DO4 | DO29 | DO4 | DO20 | DO4 | DO20 | VDDQ-B1 VDDQ-D1 VDDQ-D1 VDDQ-D1 VDDQ-D1 VDDQ-D1 VDDQ-E1 VDDQ-E1 VDDQ-F1 C2412 C2411 C2410 C2408 C2408 C2408 100nE_6.3V 100nE_6.3V 100nE_6.3V 100nE_6.3V 100nE_6.3V 100nE_6.3V 100nE_6.3V 100nE_6.3V 1uF_6.3V C2444 C2443 C2441 10uF_X6S C2540 | 10uF_X6S 0 | 10uF_X6S 10F_6.3V 10uF_X6S 10uF_X6S 10uF_X6S 10uF_X6S 1uF_6.3V 1uF_6.3V 1uF_6.3V 1uF_6.3V 10uF_X6S VDDQ-T [4] MAC0_[8..0] << RFU/A12/NC A7/A8 | A0/A10 A6/A11 | A1/A9 A5/BA1 | A3/BA3 A4/BA2 | A2/BA0 A3/BA3 | A5/BA1 A2 /BA0 | A4/BA2 A1/A9 | A6/A11 A0/A10 | A7/A8 RFU/A12/NC A7/A8 | A0/A10 A6/A11 | A1/A9 A5/BA1 | A3/BA3 A4/BA2 | A2/BA0 A3/BA3 | A5/BA1 A2/BA0 | A4/BA2 A1/A9 | A6/A11 A0/A10 | A7/A8 VDD-C1 VDD-D1 VDD-G VDD-G VDD-G1 VDD-G1-VDD-L VDD-L-VDD-L1 VSSQ-A1 VSSQ-A3 VSSQ-A2 VSSQ-A12 VSSQ-A12 VSSQ-C1 VSSQ-C14 VSSQ-C14 VSSQ-C14 VSSQ-C14 VSSQ-E3 EDC3 | EDC0 EDC3 | EDC0 VSSQ-A: VSSQ-A1: VSSQ-C: EDC2 | EDC1 EDC1 | EDC2 EDC0 | EDC3 EDC2 | EDC1 EDC1 | EDC2 EDC0 | EDC3 VSSQ-E1: VSSQ-E1: VSSQ-F1: VSSQ-H1: VSSQ-H1: VSSQ-M1: VSSQ-M1: VSSQ-M1: VSSQ-M1: VSSQ-M1: VSSQ-M1: VSSQ-R1: VSSQ-V1: VSS G3 L3 RAS# | CAS# CAS# | RAS# [4] CKEC1 [4] CLKC1b [4] CLKC1 +MVDD R2402 120R 1% R2502 [4,8] DRAM_RST2 > [4,8] DRAM_RST2>> +MVDD VSS-B5 VSS-B10 VSS-D10 VSS-G5 VSS-G10 VSS-H14 VSS-K14 VSS-K14 VSS-L5 VSS-L10 VSS-P10 VSS-T5 VSS-T10 VSS-B5 VSS-B10 VSS-G16 VSS-G16 VSS-H14 VSS-H14 VSS-K14 VSS-L5 VSS-L5 VSS-L16 VSS-T5 VSS-T10 R2507 2.37K 1% R2508 5.49K 1% IC2503 1uF_6.3V +MVDD R2509 2.37K 1% 5.49K 1% 1uF_6.3V [4] ADBIC1 S **AMD** larkham Ontario Friday, October 08, 2010 GDDR5 Ch C No. 105-C205XX-00A


(8) GDDR5 Memory Channel D



























(18) **MVDD** +MVDD_S






1-Position the controller (U703) such that LDate(pin4) is the closet to gate of the MOSFTE. You can place the gate resistors N721 and R722 next to the gate of the MOSFTE. Nake the gate drive traces (WF MUTOC LDD and WF MUTOC MDD) as short and as wide as possible to reduce the trace inductance.


short and as wide as possible to reduce the trace inductance.

controller as possible. They are as follows?

Vcc bypass cap is C703, and Boost cap is C705.

3-Voltage amplifier compensation network Place C714 close to the pin 7. Place the rest of the compensation network close to the pins 7 and 6. These are R710, R711, R713, C713 and R712, C711 and C712.







AMD Markham, Ontario Date: Friday, October 08, 2010

No. 105-C205XX-00A e MVDD


(19) CAYMEN Small Rail Regulators

LDO #1: Vin = 2.3V to 3.6V MAX Vout = +1.8V +/- 2% lout = 2.0A (TBV) RMS MAX PCB: 50 to 70mm sq. copper area for cooling





LDO #2: Vin = \pm 1.40V to 1.8VMAX Vout = \pm 1V \pm 1-2% lout = 1.5A (TBV) RMS MAX PCB: 50 to 70mm sq. copper area for cooling



Regulators for +5V, +5V_VESA and +5V_HDMI lout max = 150mA (DVI+HDMI)

