

P360-A00 Base Design

P360-A00, G92, 16Mx32 GDDR3 (900MHz),TV(OPTION)
DVI-I-DL, DVI-I-DL

Table of Contents:

- Page 1: Overview
- Page 2: PCI Express
- Page 3: MEMORY: GPU Partition A/B
- Page 4: MEMORY: GPU Partition C/D
- Page 5: FBA Partition
- Page 6: FBB Partition
- Page 7: FBC Partition
- Page 8: FBD Partition
- Page 9: FrameBuffer Net Rules
- Page 10: DACA Interface
- Page 11: DACC Interface
- Page 12: IFP A/B and C/D Interface
- Page 13: DACB Interface
- Page 14: Multi-use IO(MIO) Interface
- Page 15: MISC: GPIO, I2C, BIOS, PLL, and XTAL
- Page 16: Thermal Control/Protection and SPDIF Input
- Page 17: Power/GND and Decoupling
- Page 18: Configuration Straps and Mechanical
- Page 19: Power Supply:1V8,MIO_VDD,PEX_PLLVDD Option,DDC_5V
- Page 20: Power Supply: FBVDD,PEX_VDD
- Page 21: Power Supply: NVVDD
- Page 22: Power Supply: Filter of 12V, 3V3

V186-1.0 Base on P360

- 1.PAGE11: ADD VGA display connector
- 2.PAGE12: Move IFP C/D HMDI to page 13
- 3.PAGE13: Unused DACB Interface, ADD IFP C/D HMDI interface
- 4.PAGE15: Use I2CC for HDMI control, add GPIO10/14 for HDMI control
- 5.PAGE18:Add FM1~FM6

V186-1.1 Base on V186-1.0

V186-1.1 Base on V186-1.0 remove the reference place of the 6.1 mil RGB signal.


REV	VARIANT	NVPN	ASSEMBLY
B	BASE	600-10360-base-000	P360 - BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
1	SKU0050	600-10360-0050-000	P360 G92 287 512MB GDDR3 16Mx32 DVI-I-DVI-I
2	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
3	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
4	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
5	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
6	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
7	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
8	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
9	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
10	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
11	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
12	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
13	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
14	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
15	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY


SANTA CLARA, CA 95050, USA




NV_PN	600-10360-base-000 A		
ID		PAGE	
NAME		DATE	22 JAN 2009













NVIDIA CORPORATION 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA			
NV_PN	600-10360-base-000 A		
ID		PAGE	
NAME		DATE	22-JAN-2009

1386SA CMD Mapping	
ADDR	1386MAP
RAG*	CMD1
CAS*	CMD10
WE*	CMD11
C2P*	CMD8
BA2	CMD7
BA0	CMD12
BA1	CMD3
Arc12p	CMD14
Arc0	CMD18
Arc1s	CMD25
DA-2p	CMD20
DA-0-3p	CMD4
DA-0-4	CMD0
DA-0-5	CMD2
1A-2p	CMD4
1A-0-3p	CMD6
1A-0-4	CMD5
1A-0-5	CMD13
Arc0	CMD21
Arc-7p	CMD15
Arc-0	CMD22
Arc-0p	CMD26
Arc10-0	CMD17
Arc11-0	CMD9
CHK	CMD18
RST	CMD15



Clock Term **MUST BE PLACED** as close as possible to the BGA memory on the line **AFTER** the memory pin!

Minimize STUB length!



Decoupling for FBA Lo

Decoupling
for FBA Hi

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA




NV_PN	600-10360-base-000 A
-------	----------------------

ID	PAGE	
NAME	DATE	22-JAN-2009

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

138BGA CMD Mapping	138BGP
RAD	CM01
CAD	CM02
WE	CM03
CS0	CM04
BA0	CM05
BA1	CM06
A0	CM07
A1	CM08
A2	CM09
A3	CM10
A4	CM11
A5	CM12
A6	CM13
A7	CM14
A8	CM15
A9	CM16
A10	CM17
A11	CM18
C0E	CM19
RST	CM20

138BGA CMD Mapping	138BGP
RAD	CM01
CAD	CM02
WE	CM03
CS0	CM04
BA0	CM05
BA1	CM06
A0	CM07
A1	CM08
A2	CM09
A3	CM10
A4	CM11
A5	CM12
A6	CM13
A7	CM14
A8	CM15
A9	CM16
A10	CM17
A11	CM18
C0E	CM19
RST	CM20



Decoupling for FBD Lo

Decoupling for FBD Hi

NET RULES for FrameBuffer A/B

NET	NV_CRITICAL	NV_IMPEDANCE	DIFFPAIR
143 OUT FBA_CLK0	1	800PF	FBA_CLK0
143 OUT FBA_CLK0P	1	800PF	FBA_CLK0
143 OUT FBA_CLK1	1	800PF	FBA_CLK1
143 OUT FBA_CLK1P	1	800PF	FBA_CLK1

143.1 OUT FBA_CMOS0B_0	1	800M	
143.1 OUT FBA_CMOS0B_1	1	800M	
143.1 OUT FBA_CMOS0B_2	1	800M	
143.1 OUT FBA_CMOS0B_3	1	800M	
143.1 OUT FBA_CMOS0B_4	1	800M	

NET	NV_CRITICAL	NV_IMPEDANCE	DIFFPAIR
143 OUT FBA_CLK0	1	800PF	FBA_CLK0
143 OUT FBA_CLK0P	1	800PF	FBA_CLK0
143 OUT FBA_CLK1	1	800PF	FBA_CLK1
143 OUT FBA_CLK1P	1	800PF	FBA_CLK1

143.1 OUT FBA_CMOS0B_0	1	800M	
143.1 OUT FBA_CMOS0B_1	1	800M	
143.1 OUT FBA_CMOS0B_2	1	800M	
143.1 OUT FBA_CMOS0B_3	1	800M	
143.1 OUT FBA_CMOS0B_4	1	800M	

1 FBA_DBG0	1	800M	
1 FBA_DBG0	1	800M	

NET	VOLTAGE	MAX_CURRENT	MIN_WIDTH
1 FBAB_PLLAVDD	1.2V	0.02A	128ML
1 FBAB_VREF0	1.20V	0.02A	128ML
1 FBAB_VREF1	1.20V	0.02A	128ML
1 FBAB_VREF2	1.20V	0.02A	128ML
1 FBAB_VREF3	1.20V	0.02A	128ML
1 FBA_Z00	1.8V	0.02A	128ML
1 FBA_Z01	1.8V	0.02A	128ML

1 FBAB_VREF0	1.20V	0.02A	128ML
1 FBAB_VREF1	1.20V	0.02A	128ML
1 FBAB_VREF2	1.20V	0.02A	128ML
1 FBAB_VREF3	1.20V	0.02A	128ML
1 FBA_Z00	1.8V	0.02A	128ML
1 FBA_Z01	1.8V	0.02A	128ML

1 FB_VREF1	1.20V	0.02A	128ML
1 FB_VREF2	1.20V	0.02A	128ML

NET RULES for FrameBuffer C/D

NET	NV_CRITICAL	NV_IMPEDANCE	DIFFPAIR
417 OUT FBC_CLK0	1	800PF	FBC_CLK0
417 OUT FBC_CLK0P	1	800PF	FBC_CLK0
417 OUT FBC_CLK1	1	800PF	FBC_CLK1
417 OUT FBC_CLK1P	1	800PF	FBC_CLK1

417.1 OUT FBC_CMOS0B_0	1	800M	
417.1 OUT FBC_CMOS0B_1	1	800M	
417.1 OUT FBC_CMOS0B_2	1	800M	
417.1 OUT FBC_CMOS0B_3	1	800M	
417.1 OUT FBC_CMOS0B_4	1	800M	

NET	NV_CRITICAL	NV_IMPEDANCE	DIFFPAIR
417 OUT FBC_CLK0	1	800PF	FBC_CLK0
417 OUT FBC_CLK0P	1	800PF	FBC_CLK0
417 OUT FBC_CLK1	1	800PF	FBC_CLK1
417 OUT FBC_CLK1P	1	800PF	FBC_CLK1


417.1 OUT FBC_CMOS0B_0	1	800M	
417.1 OUT FBC_CMOS0B_1	1	800M	
417.1 OUT FBC_CMOS0B_2	1	800M	
417.1 OUT FBC_CMOS0B_3	1	800M	
417.1 OUT FBC_CMOS0B_4	1	800M	

1 FBC_DBG0	1	800M	
1 FBC_DBG0	1	800M	

NET	VOLTAGE	MAX_CURRENT	MIN_WIDTH
4 FBCC_PLLAVDD	1.2V	0.02A	128ML
7 FBCC_VREF0	1.20V	0.02A	128ML
7 FBCC_VREF1	1.20V	0.02A	128ML
7 FBCC_VREF2	1.20V	0.02A	128ML
7 FBCC_VREF3	1.20V	0.02A	128ML
7 FBC_Z00	1.8V	0.02A	128ML
7 FBC_Z01	1.8V	0.02A	128ML


4 FBCC_VREF0	1.20V	0.02A	128ML
4 FBCC_VREF1	1.20V	0.02A	128ML
4 FBCC_VREF2	1.20V	0.02A	128ML
4 FBCC_VREF3	1.20V	0.02A	128ML
7 FBC_Z00	1.8V	0.02A	128ML
7 FBC_Z01	1.8V	0.02A	128ML

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY P360 - BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO 3YUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL DACA Interface



ASSEMBLY	P360 - BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	DACC Interface

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.





NV_PN	600-10360-base-000 A
-------	----------------------

NV_PN	600-10360-base-000 A		
ID		PAGE	
NAME		DATE	22-JAN-2009







IFPABCD NET RULES

	NET	NV_CRITICAL	NV_IMPEDANCE	DIFFPAIR
15	IFPAB_ASSET			120ML
16	GPQDQ_DVAB_HPD_F	3	500MH	
18	GPQDQ_DVAB_HPD_B	3	500MH	
	NET	VOLTAGE	MAX_CURRENT	MIN_WIDTH
19	IFPAB_PLV1D	1.5V	0.05A	100ML
20	IFPAB_Z00D	1.5V	0.05A	100ML



[illegible]

MIO Feature Connector



MIO NET RULES

NET	NV_CRITICAL	NV_IMPEDANCE	DIFFPAIR
MIOA_D14_0	1	50OHM	
MIOA_D14_1	1	50OHM	
MIOA_D14_2	1	50OHM	
MIOB_D12_0	1	50OHM	
MIOB_CLKIN	1	50OHM	
GPU_EXT_REFCLK	1	50OHM	
NET	VOLTAGE	MAX_CURRENT	MIN_WIDTH
MIOA_VREF	1.80V	125MA	
MIOCAL_PU_VDDQ	1.80V	125MA	
MIOCAL_PU_GND	1.80V	125MA	
MIOB_VREF	1.80V	125MA	
MIOCAL_PU_VDDQ	1.80V	125MA	
MIOCAL_PU_GND	1.80V	125MA	

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY P360 - BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO. 31000 ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL Multi-use IO(MIO) Interface


NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA




NV_PN 600-10360-base-000 A

ID	PAGE
NAME	DATE 23-JAN-2009




G1P




NET	NV_CRITICAL	NV_IMPEDANCE	DIFFPAIR
-----	-------------	--------------	----------

15	ODCH_SCL	3	500MHz	
16	ODCH_SDA	3	500MHz	
17	ODCS_SCL	3	500MHz	
18	ODCS_SDA	3	500MHz	
19	ODCS_SCL_R	3	500MHz	
20	ODCS_SDA_R	3	500MHz	
21	ROM_CP	3	500MHz	
22	ROM_E	3	500MHz	
23	ROM_E0	3	500MHz	
24	ROM_E0A	3	500MHz	
25	GPU_STREAM0	3	500MHz	
26	GPU_STREAM0R	3	500MHz	
27	GPU0D_DV1_A_HPD	3	500MHz	
28	GPU0D_DV1_C_HPD	3	500MHz	
29	GPU0D_FAN_PWM	3	500MHz	
30	GPU0D_VBEL0	3	500MHz	
31	GPU0D_VBEL1	3	500MHz	
32	GPU0D_FAN_FACH	3	500MHz	
33	GPU0D_THERM_COVERT	3	500MHz	
34	GPU0D_RASTER_SYNC	3	500MHz	
35	XTAL_BGN	1	500MHz	
36	XTAL_EN	1	500MHz	
37	XTAL_OUT	1	500MHz	
38	XTAL_OUTBUFF	1	500MHz	
<hr/>				
	NET	VOLTAGE	MAX_CURRENT	MIN_WIDTH
39	GPU_V0_PILL0D	1.2V	0.05A	12MIL
40	GPU_V0_PILL0DV	1.2V	0.05A	12MIL
41	GPU_P_PILL0D	1.2V	0.05A	12MIL
42	GPU_P_PILL0DV	1.2V	0.05A	12MIL
43	GPU_H_PILL0D	1.2V	0.05A	12MIL

(BUFRST/STEREO/SWAPRDY/CLAMP/TESTMODE)



G1Q




GPIO	I/O	Function
0	IN	DVI Hotplug Detect South
1	OUT	DVI Hotplug Detect North
2	N/A	FireWire Interrupt
3	N/A	Not used
4	OUT	Fan PWM Output
5	OUT	Voltage Select 0
6	OUT	Voltage Select 1
7	IN	Fan Tach Input
8	OUT	THERM_OVERRIDE*
9	N/A	Not used
10	N/A	Not used
11	OUT	RASTER (BLU) SYNC
12	N/A	Not used
13	N/A	Not used
14	IN	GPIO14_HDMI_CEC

SANTA CLARA, CA 95060, USA


NV_PN	600-10360-base-000 A
-------	----------------------

ID		PAGE	
NAME		DATE	22-JAN-2009



THERMAL PROTECTION/TMDS BACKDRIVE




SPDIF INPUT / DETECTION



THERMAL DIODE



2-pin fan option




NET	IMPEDANCE	NV_CRITICAL_NET	MIN_LINE_WIDTH
SPDIF_IN_C	50OHM	1	
SPDIF_IN_D	50OHM	1	
SPDIF_IN_E	50OHM	1	
SPDIF_IN_F	50OHM	1	
SPDIF_IN_G	50OHM	1	
SPDIF_IN_H	50OHM	1	



Page17: Power/GND and Decoupling

NVVD and FBVDD decoupling need final data from SI


VDD33




FBVTT




FBVDDQ




NVVDD




G1V



NVVDD




G1X




ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

STRAPS




MECHANICAL



Page 19:Power Supply:IFP_PLLVDD,MIO_VDD,PEX_PLLVDD Option,DDV_5V


5V REGULATOR

5V DDC



IFP PLL Supply 1.8V


(Stuff option)



PEX_PLLVDD Optional


(Stuff option)

NETNAME	MAX_CURRENT	MIN_LINE_WIDTH	VOLTAGE
DDC_5V	DDC_5V	0.1A	5V
5V	5V	0.15A	5V
PEX_PLLVDD	PEX_PLLVDD	0.1A	1.1V
IFP_PLLVDD	IFP_PLLVDD	0.1A	1.8V
MIO_VDD	MIO_VDD	0.8A	2.5V



MIO_VDD

(Stuff option)



1V2

Stuff MP2115 in the board for lower input limitation and meanwhile no stuff

Pin 6 component.

Close to Pin4&7

VCC Low Pass Filter

Separate the SGND and PGND

1.15V @ 2A

1.15V = 0.8V * (1 + 200K/45K)

1.15V = 0.8V * (1 + 200K/45K)

1.15V = 0.8V * (1 + 200K/45K)

1.15V = 0.8V * (1 + 200K/45K)

1.15V = 0.8V * (1 + 200K/45K)

1.15V = 0.8V * (1 + 200K/45K)

1.15V = 0.8V * (1 + 200K/45K)

1.15V = 0.8V * (1 + 200K/45K)

1.15V = 0.8V * (1 + 200K/45K)

1.15V = 0.8V * (1 + 200K/45K)

1.15V = 0.8V * (1 + 200K/45K)

1.15V = 0.8V * (1 + 200K/45K)

1.15V = 0.8V * (1 + 200K/45K)

1.15V = 0.8V * (1 + 200K/45K)

1.15V = 0.8V * (1 + 200K/45K)

1.15V = 0.8V * (1 + 200K/45K)

1.15V = 0.8V * (1 + 200K/45K)

1.15V = 0.8V * (1 + 200K/45K)

1.15V = 0.8V * (1 + 200K/45K)

1.15V = 0.8V * (1 + 200K/45K)

1.15V = 0.8V * (1 + 200K/45K)

1.15V = 0.8V * (1 + 200K/45K)

1.15V = 0.8V * (1 + 200K/45K)

1.15V = 0.8V * (1 + 200K/45K)

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY


SANTA CLARA, CA 95050, USA

600-10360-base-000 A


DATE 22 JAN 2009

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

Page20:POWER SUPPLY: FBVDD,PEX_VDD



Page21:POWER SUPPLY: NVVDD



GPI06	GPI05	NVDD
0	0	0.95V (Low power)
1	0	1.0V
1	1	1.05V

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA




600-10360-base-000 A

ID		PAGE	
NAME		DATE	22-JAN-2009

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWING OR UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.



NVIDIA CORPORATION 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA			
NV_PN	600-10360-base-000 A		
ID		PAGE	
NAME		DATE	22-JAN-2009

