

PG180A02

256b GDDR6x16

TALL DP + DP + DP + HDMI DP + USB

TABLE OF CONIENIS

Page Description

1	Table of Contents
2	Block Diagram
3	PCI Express
4	PCI Termination
5	MEMORY: GPU Partition AB
6	MEMORY: FBA Partition 3L.0
7	MEMORY: FBA Partition 63.32
8	MEMORY: FBB Partition 3L.0
9	MEMORY: FBB Partition 63.32
10	MEMORY: GPU Partition C/D
11	MEMORY: FBC Partition 3L.0
12	MEMORY: FBC Partition 63.32
13	MEMORY: FBD Partition 3L.0
14	MEMORY: FBD Partition 63.32
15	GPU PWR and GND
16	GPU Decoupling
17	GPU DECOUPLING
18	FPAB TALL DP
19	FPF DP
20	FPF USB
21	FPF HDMI 20DP
22	FPF DP
23	NHS INTERFACE
24	MSC: FAN THERMAL, JTAG, GPIO, STEREO
25	MSC: ROM STRAPS
26	MSC: XIAL, PIL
27	MSC: USB PPC
28	PS: USB VR
29	PS: 5V, 5V BACKUP
30	PS: PEXMD, IVS
31	PS: FBVDD CONTROLLER
32	PS: FBVDD CONTROLLER OVR3
33	PS: FBVDD PHASE 1, 2
34	PS: NVVDD CONTROLLER OVR8
35	PS: NVVDD Phase 1, 2
36	PS: NVVDD Phase 3, 4
37	PS: NVVDD Phase 5, 6
38	PS: NVVDD Phase 7, 8
39	PS: INPUT SWITCH RID3
40	PS: INPUT SWITCH RID3 USB

Page Description

41	PS: INPUT SWITCH RAIL BALANCE
42	PS: 12V CURRENT STEERING
43	PS: VR THERMAL PROTECTION
44	PS: INPUTS, FILTERING AND MONITORING
45	PS: CURRENT STEERING, HOT UNPLUG DETECT
46	PS: PRE FILTER
47	SEQUENCE: 5V, IVS NV33 ENABLE
48	SEQUENCE: NV, PEX FB ENABLE
49	SEQUENCE: PCE VOLTAGE MONITOR
50	SEQUENCE: DISCHARGE
51	SEQUENCE: MSC
52	LED & FAN HEADERS
53	LED 2
54	Mechanical Bracket/Thermal Solution

Page Description

V372 30 change List
18 Change J4 footprint
19 Change J3 footprint
20 Remove DP coolant
21 Remove JTAG & unused GPIO
32 Remove O08L_PS_FBVDD CONTROLLER OVR3
34 NVVDD CONTROLLER change to MP2588A
35 DRVDS change to 10 phases
36 DRVDS change to 10 phases
37 Add NVVDD Output CAP
41 Remove INPUT SWITCH Rail Balance
44 JS change to 8pin
Add Fuse F1-F3
Charge 12V input chole footprint
45 Add Hot Unplug Detect for JS
52 Add Remove LED & Fan Vin_12V option
53 Add MCU J18255 for RGB LED

V372 31 change List


Base on V372 30 No changed


V372 32 change List

Base on V372 30 No changed


Page Description


V372 30 change List
3 Remove ECS_PEX_WAKE* POWER_BRAKE* 3V3_AUX_CON
19 Add DP_PWR bypass resistor
C12 charged to 500F Solid CAP
22 Remove HDMI coolant
C15 charged to 500F Solid CAP
23 Remove SIL_BRG_PRST*
24 Remove POWER_BRAKE* Unused GPIO
29 Add MP1475DJ for 5V Schematics
31 FBVDD controller changed to P1688Q08F
33 FBVDD MD changed to UBIQ QN3107MBN-QN3107MBN
34 NVVDD controller changed to MP2588A
35 Change NVVDD phase 1-6
36 Remove NVVDD phase 8-10
37 Remove some NVVDD output CAPs
39 Remove INPUT SWITCH RID3
40 Remove INPUT SWITCH RID3 USB
41 Remove INPUT SWITCH Rail Balance
43 Remove VR THERMAL PROTECTION
44 JS changed to 8pin
Remove INA3221 3V3_AUX FUSE
47 Remove GPIO1_G06_FB_EN IVS MAIN ENABLE
Remove NV33 BACKUP SOLUTION
44 Remove SIL_BRG_PRST* PS_IVS_AON_EN THERM_OVERT*
Remove PS_SIL_FG06 OR PS_FBVDD_BUFF_R
49 Remove GPIO1_G06_FB_EN PS_RID3_12V_SW
Remove 12V Voltage Monitor
51 Remove PEX_WAKE
53 Remove LED_CONTROLLER J18255






PLACE CLOSE TO B1










MICROSTAR INT'L CO., LTD


MS-V372


Site Custom	Document Description MEMORIE FBI Position 31.0	Rev 71
Date: Wednesday, December 05, 2018	Sheet	8 of 34



































MICROSTAR INT'L CO., LTD
MS-V332
 Date: Working Document 2008-08-08 Sheet 14 of 54














Remove POWER BRAKE

Return to SC

EEB_SCI_R

100%



MICROSTAR INT'L CO., LTD
MS-V372

Slno	Document Description	Rev
Custom	MBO For Thermal, JAG, GFIQ STEREO	7.1
Date: Wednesday, December 05, 2007	Sheet	24 of 54





H=High :Tiedto LSV
M=Middle:TiedtoOSV
L=Low :Tiedto OV

STRAP2	STRAP1	STRAP0	RAMPFG[4:0]	
L	L	L	0000	RAMPFG_TED
L	L	H	0001	RAMPFG_TED
L	H	L	0010	RAMPFG_TED
L	H	H	0011	RAMPFG_TED
H	H	L	0100	RAMPFG_TED
H	H	H	0111	RAMPFG_TED

ROM/ISO	ROM/ISI	ROM/CLK	DUMM120/FS_OVRT	ENABLE/DISABLE	DEFAULT
L	L	L	XXXX	FS_OVRT/ENABLE	
L	L	M	XXXX	FS_OVRT/DISABLE	


STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE	
M	H	H	1	1	1	1	
M	H	L	1	1	1	0	ESMB_ALT_ADDR_ENABLE
M	L	H	1	1	0	1	OSMB_ALT_ADDR_DISABLE
M	L	L	1	1	0	0	DEVID_SEL_REBRAND
L	H	M	1	0	1	1	DEVID_SEL_ORIGINAL
L	M	H	1	0	1	0	PCIE_CFG_LOWPWR
L	M	L	1	0	0	1	PCIE_CFG_HIGHPWR
L	L	M	1	0	0	0	EVGA_DEVICE_ENABLE
L	L	L	1	0	0	0	OVGA_DEVICE_DISABLE
H	H	H	0	1	1	1	
H	H	L	0	1	1	0	
H	L	H	0	1	0	1	
H	L	L	0	1	0	0	
L	H	H	0	0	1	1	
L	H	L	0	0	1	0	
L	L	H	0	0	0	1	Default
L	L	L	0	0	0	0	STRAP5 STRAP4 STRAP3 STRAP2 STRAP1


RAMCFG40	DENSITY	WIDTH	VENDOR
000D	8Gb	293bit	Samsung
000I	8Gb	293bit	Micron
000O	8Gb	293bit	Hynix
000O	16Gb	293bit	Samsung
001I	16Gb	293bit	Samsung




MICROSTAR INT'L CO., LTD
MS-V372


Slm	Document Description	Rev
Custom	MSC: ROM Stamp	71
Date	Wednesday, December 05, 2008	Sheet 25 of 54






	MICROSTAR INT'L CO., LTD		
	MS-V372		
	Ship Customer	Document Description MSC USBPC	Rev 7.1
Date: Wednesday, December 06, 2006		Sheet 27 of 54	








Sl. No.	Document Description	Rev
1	...	01.0


Custom	PS: FBMIDController	21
Date: Wednesday, December 03, 2008 12:58 PM		
Sheet 31 of 54		

MSI CONFIDENTIAL
00017967 jonepei (裴亮樂)
RD(C)2019080501 RMA工程課
石阿鋒 (00068760)

MICROSTAR INT'L CO., LTD		
MS-V332		
Item	Accessories Description	Qty
Custom	PS: FBVDD Controller OVR309	21
Order Worksheet Number: 0012185		Sheet 32 of 34



PWMD	V _{out}
High	V _{Din3h}
HZ	V _{Din2h}
Low	V _{Din1h}




	+NWID
TDC	20A
IcMax	330A
Vboot	08V
loadline	0mhm

PMH: Address	Setting Point(V)	R _{open} (kΩ)	R _{open} (kΩ) 1%
20h	0	-	0
21h	0.031	3.32	0.059
22h	0.057	3.32	0.11
23h	0.084	3.32	0.162
24h	0.116	3.32	0.226
25h	0.156	3.32	0.316
26h	0.205	3.32	0.43
27h	0.266	3.32	0.576
28h	0.340	3.32	0.768
29h	0.430	3.32	1.05
2Ah	0.540	3.32	1.43
2Bh	0.675	3.32	2
2Ch	0.844	3.32	2.94
2Dh	1.048	3.32	4.64
2Eh	1.301	3.32	6.66
2Fh	1.598	3.32	10.5




MICROSTAR INT'L CO., LTD
MS-V372

State Customs	Document Description PS: NWDD Controller	Doc No.
------------------	----------------------------------------------------	------------



	MICROSTAR INT'L CO., LTD MS-V372		
	Size	Dimensions/Description	Qty
	Customs	PS: N/A/D/F/Pass(%)	71
	Date: Wednesday, November 26, 2003 Sheet 35 of 54		


NWDD Output CAP




MSI CONFIDENTIAL
00017967 jonepei (裴亮樂)
RD(C)2019080501 RMA工程課
石阿鋒 (00068760)


MSI CONFIDENTIAL
00017967 jonepei (裴亮樂)
RD(C)2019080501 RMA工程課
石阿鋒 (00068760)

	MICROSTAR INT'L CO., LTD	
	MS-V372	
	Rev	Revised Description
	Order	PS-INPUTSWITCHR1D3
Date: Wednesday November 04, 2020		Sheet: 39 of 54







12V CURRENT STEERING (UNDER POWER BOOT):
GUIDES CURRENT FROM PEXEDGE TO PEXG8PIN INPUT AREA




MSI CONFIDENTIAL
00017967 jonepei (裴亮樂)
RD(C)2019080501 RMA工程課
石阿鋒 (00068760)




PEX3/3INPUT- 10W



PEX12/INPUT- 60W




PEX3INPUT 1 - 26SPOE CON 75W








Remove 3/3 AUX FUSE


River/Topology



PEX3INPUT 2 - 24SPOE CON 150W








Remove
1. GEOL_GG3.BB,Enoff page
2. IS_RIDB_12/,SWolf page





Document Description	SEQUENCE5, IV8N33ENABE
Worksheet: December 05, 2008	Sheet 47



Remind
1 GPIO_006 FB EN off page
2 PS_RIDB_12V SW off page
3 12V Voltage Monitor


OPTIONS	PENC3/3_SENSE	PENC18/3_SENSE	OTHER_12V_SENSE
Use Pre-Filter	Pre-Filter NOSTIFF U12 NOSTIFF Q3Q5 NOSTIFF D15	Pre-Filter NOSTIFF U13 NOSTIFF Q4	Pre-Filter
Use FNC3221	Voltage, Monitor	FNC3221 NOSTIFF U12 NOSTIFF Q4	FNC3221
NO FNC3221 NO Pre-Filter	Voltage, Monitor	Voltage, Monitor	N/A


```
Pre_Filter(ADC_MUX:3V3(PEN)
```

Only use the Primary Pre-Filter to sense 3V3PEX and All Input 12Vs

Signal	Direction	Function
SK3	INPUT	Sense the SK3 Voltage from PCE golden finger
LSV	INPUT	Sense the LSV Voltage from PCE golden finger
PS_VMON_PGOOD	OPEN DRAIN	Flashing LED once both SK3 and LSV reach Vth
GCH_FR_EN	INPUT	Indicator for RED3/GCH Sensor Use to Monitor VMON_PGOOD
PS_PE_SMRP	INPUT	Factor INVC322(VPU) or PE_SMRP(SRP)
PS_PE_ISBCK	INPUT	Factor INVC322(PV) or PE_ISBCK(SBCK)
PS_RTR1_LSV_SW	INPUT	GCH_FR_EN and RTR1_LSV_SW














	MICRO STAR INT'L CO., LTD		
	MS-V372		
	Sales Office: LED CONTROLLER J8865		
Date: WED Customer: NUMBER 253025	Document Classification: SECRET	Page: 53 of 54	Revision: 2


Brackets



Screws



GPU Mounting



Mechanical Holes Symbol

