




The diagram shows the connection of the SMBCLK and SMBDATA signals. The SMBCLK signal is connected to pin 5 of the B1 connector and to the non-inverting input of the U1A op-amp. The SMBDATA signal is connected to pin 5 of the B1 connector and to the inverting input of the U1A op-amp. Both lines are also connected to the +3.3V_BUS through resistors R1 and R2, which are labeled 1K and 3K respectively.



SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND
BUO	BRING UP ONLY


DOCUMENT NUMBER: 105_D039xx_00A

This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

TITLE

Verde PCIe Interface

NOTE: Some of the PCIe testpoints will
be available through vias on traces.



AMD - PLATFORM HARDWARE ENG
#48, No.1387, ZHANGDONG ROAD
SHANGHAI, CHINA 201203



CONFIDENTIAL AND PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2016 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

SHEET: Cape Verde PCIe Interface

DATE: Wed Apr 27 16:35:27 2016



REV: 1.0

SHEET NUMBER: 2 OF 21

TITLE:

DOCUMENT NUMBER: 105_D039xx_00A

TITLE



CONFIDENTIAL AND PROPRIETARY TO ADVANCED MICRO DEVICES INC.

(C) 2016 Advanced Micro Devices

This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a signed Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

SHEET: Cape Verde MEMORY INTERFACE


DATE: Wed Apr 27 16:35:28 2016


REV: 1.0



SHEET NUMBER: 3 OF 21

TITLE:


TITLE



AMD - PLATFORM HARDWARE ENG #48, No.1387, ZHANGDONG ROAD SHANGHAI, CHINA 201203				CONFIDENTIAL AND PROPRIETARY TO ADVANCED MICRO DEVICES INC. © 2016 Advanced Micro Devices This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.	
SHEET: Cape Verde GPIO STRAP PLL					
DATE: Wed Apr 27 16:35:23 2016		REV: 1.0			
SHEET NUMBER: 5 OF 21				TITLE:	
DOCUMENT NUMBER: 105_D039xx_00A				TITLE	
NOTES: NOTE					



AMD - PLATFORM HARDWARE ENG
#48, No.1387, ZHANGDONG ROAD
SHANGHAI, CHINA 201203



CONFIDENTIAL AND PROPRIETARY TO ADVANCED MICRO DEVICES INC.
(C) 2016 Advanced Micro Devices

This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a separate agreement with AMD. This AMD Board Schematic and Design does not constitute an offer, and AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims any liability for any consequences resulting from use of the information included herein.

SHEET: Cape Verde DAC and MLPS

DATE: Wed Apr 27 16:35:29 2016

SHEET NUMBER: 6 OF 21

DOCUMENT NUMBER: 105_D039xx_00A

NOTES: NOTE

TITLE:

TITLE

Verde Power & GND

The diagram illustrates the power and ground distribution for the Verde platform. It features a central component footprint grid (U1) with various pins labeled. Power planes are shown in red, and ground planes are in blue. Decoupling capacitors are placed throughout the design, with values ranging from 100nF to 1000uF. The diagram includes a detailed component footprint grid (U1) with pins labeled from A1 to Y1. The power and ground planes are connected to the component pins via vias and traces. The diagram also shows the connection of the power and ground planes to the system power and ground rails.

Key components and connections include:

- Power planes: +VDDC, +VDD, +1.8V, +0.95V, +VDDCI, +VDDC1.
- Ground planes: GND, GND1, GND2, GND3, GND4, GND5, GND6, GND7, GND8, GND9, GND10, GND11, GND12, GND13, GND14, GND15, GND16, GND17, GND18, GND19, GND20, GND21, GND22, GND23, GND24, GND25, GND26, GND27, GND28, GND29, GND30, GND31, GND32, GND33, GND34, GND35, GND36, GND37, GND38, GND39, GND40, GND41, GND42, GND43, GND44, GND45, GND46, GND47, GND48, GND49, GND50, GND51, GND52, GND53, GND54, GND55, GND56, GND57, GND58, GND59, GND60, GND61, GND62, GND63, GND64, GND65, GND66, GND67, GND68, GND69, GND70, GND71, GND72, GND73, GND74, GND75, GND76, GND77, GND78, GND79, GND80, GND81, GND82, GND83, GND84, GND85, GND86, GND87, GND88, GND89, GND90, GND91, GND92, GND93, GND94, GND95, GND96, GND97, GND98, GND99, GND100.
- Decoupling capacitors: C1, C2, C3, C4, C5, C6, C7, C8, C9, C10, C11, C12, C13, C14, C15, C16, C17, C18, C19, C20, C21, C22, C23, C24, C25, C26, C27, C28, C29, C30, C31, C32, C33, C34, C35, C36, C37, C38, C39, C40, C41, C42, C43, C44, C45, C46, C47, C48, C49, C50, C51, C52, C53, C54, C55, C56, C57, C58, C59, C60, C61, C62, C63, C64, C65, C66, C67, C68, C69, C70, C71, C72, C73, C74, C75, C76, C77, C78, C79, C80, C81, C82, C83, C84, C85, C86, C87, C88, C89, C90, C91, C92, C93, C94, C95, C96, C97, C98, C99, C100.
- Component footprint grid (U1): A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, A11, A12, A13, A14, A15, A16, A17, A18, A19, A20, A21, A22, A23, A24, A25, A26, A27, A28, A29, A30, A31, A32, A33, A34, A35, A36, A37, A38, A39, A40, A41, A42, A43, A44, A45, A46, A47, A48, A49, A50, A51, A52, A53, A54, A55, A56, A57, A58, A59, A60, A61, A62, A63, A64, A65, A66, A67, A68, A69, A70, A71, A72, A73, A74, A75, A76, A77, A78, A79, A80, A81, A82, A83, A84, A85, A86, A87, A88, A89, A90, A91, A92, A93, A94, A95, A96, A97, A98, A99, A100.

A

TITLE

3



D

7

1



A





This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

TITLE

NOTES: NOTE

```
LDO #2:      Vin = 3.00V to 3.60V (3.3V +/- 9%)      Vout = +1.8V      +/- 2%;      Iout = 1.6A (TBV) RMS MAX


              PCB: 50 to 70mm sq. copper area for cooling
```






CONFIDENTIAL AND PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2016 Advanced Micro Devices

This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for production purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.


TITLE:	
	TITLE



```
POWER SEQUENCE
+1.8V-2.8ms->MVDD-3.4ms->0.95V-4.3ms->VDDC
0.95V must ramp up before VDDC
```



AMD - PLATFORM HARDWARE ENG
#48, No.1387, ZHANGDONG ROAD
SHANGHAI, CHINA 201203



SHEET: PWR MGMT & SEQ

DATE: Wed Apr 27 16:35:21 2016

SHEET NUMBER: 16 OF 21

DOCUMENT NUMBER: 105_D039xx_00A


CONFIDENTIAL AND PROPRIETARY TO ADVANCED MICRO DEVICES INC.

© 2016 Advanced Micro Devices


This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

TITLE:


TITLE



(19) Debug Circuits



AMD - PLATFORM HARDWARE ENG #48, No.1387, ZHANGDONG ROAD SHANGHAI, CHINA 201203		CONFIDENTIAL AND PROPRIETARY TO ADVANCED MICRO DEVICES INC. © 2016 Advanced Micro Devices This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.	
SHEET: Debug Circuit		TITLE:	
DATE: Wed Apr 27 16:35:29 2016	REV: 1.0	TITLE	
SHEET NUMBER: 18 OF 21	DOCUMENT NUMBER: 105_D039xx_00A		



8				7		6		5		4		3		2		1					
<div>AMD</div>				TITLE:				DOCUMENT NUMBER: 105_D039xx_00A				DATE: Wed Apr 27 14:08:27 2016				SHEET NUMBER: 21 OF 21				REV: 1.0	
REVISION HISTORY				ENGINEER: XXX				NOTES: NOTE				CONFIDENTIAL AND PROPRIETARY TO ADVANCED MICRO DEVICES INC. C • 2016 Advanced Micro Devices This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.				AMD - PLATFORM HARDWARE ENG #48, No.1387, ZHANGDONG ROAD SHANGHAI, CHINA 201203					
SCH Rev		PCB Rev		Date		REVISION DESCRIPTON															
1.00		00A		04/27/16		1. Initial release															
D																		D			
C																		C			
B																		B			
A																		A			
8				7		6		5		4		3		2		1					