


	5	Title	3	Schematic No.	Date:	
		AGP RV410 DV VG VIVO 256MB D	DDR3	105-A41800-00	Thursday, December	er 23, 2004
		REVISION HISTORY			Rev 3	
Sch PCE Rev Rev	B Date		REVISION DESCRIPT	ION		1
0 00A	06/08/04	Initial release, based on A379 RV410 Pipecleaner.				
1 00B	8 08/10/04	Unify Chassis and Digital Gnd. Update ASIC memory VREF divider to 70%. Change Update ASIC memory voltages from 1.9V to 2.1V, cl Added option for new Capacitors to input of +VDDC Add option for different bulk capcitors on the ouptupt LOW ESR electrolytic caps. Add Option three resistor packs (RP207, RP208, RP	hange R256 and R311 to 324012 Regulator C1705 and alternate M of +VDDC, +MVDDC, +MVDDQ	24100, change R253 and R310 t MC1705. regulators. These alternates ar	e for Polymer Caps and T	
2 000	25/10/04	Change +PCIE_VDDR Regulator REG7 to RT9194 v	vith MTD3055.			
3 00	5/12/04	Add B2 to share +B_VDDC with +PCIE_VDDR_12.				







NOTE: some of the PCIE testpoints will be available trought via on traces.






ATI Technologies Inc.


1 Commerce Valley Drive Eas Markham, Ontario Canada, L3T 7X6 (905) 882-2600


AGP RV410 DV VG VIVO 256MB DDR3


ze Document Number 105-A41800-00


Rev 3






























PCIE Power











ATÎ


ATI Technologies Inc.

1 Commerce Valley Drive East Markham, Ontario Canada, L3T 7X6 (905) 882-2600

AGP RV410 DV VG VIVO 256MB DDR3








RV410 Shared	Straps		REV. 0.
STRAPS	PIN	DESCRIPTION	VALUE
PCIE_SWING	GPIO(0)	Transmitter Swing Control 0: 59% Tx output swing mode 1: full Tx output swing	1
TRANSMIT_DE-EMPHASIS	GPIO(1)	Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled	1
PCIE_MODE (ATI Internal)	GPIO(3:2)	PCIE mode: OP. PCI Express 1.0A mode 01: Kyrene-compatible mode 10: PCI Express 1.0 mode 11: RESERVED	00
TX_IEXT	GPIO(4)	Transmitter Extra Current 0: normal mode 1: extra current in Tx output stage	0
FORCE _COMPLIANCE	GPIO(5)	Force chip to get to compliance state quickly for Tester purposes 0: Normal operation 1: Force to compliance state	0
PLL_BW (ATI Internal)	GPIO(6)	0: Full PLL Bandwidth 1: Reduced PLL bandwidth	0
DEBUG_ACCESS	GPIO(8)	Strap to set the debug muxes to bring out DEBUG signals even if registers are inaccessible 0: Disable debug access 1: Enable debug access	0
ROMIDCFG(3:0)	GPIO(9,13:11)	If no ROM attached, controls chip IDis. If rom attached identifies ROM type. GPIO[9,13,12,11]	1100
		000x - No ROM,CHG, ID=00 001x - No ROM, CHG, ID=01 010x - No ROM, CHG, ID=10 011x - No ROM, CHG, ID=11	
		1001 - 1M Serial AT2SF1024 ROM (Atmel) 1010 - 1M Serial AT4SDB11 ROM (Atmel) 1010 - 1M Serial AT4SDB11 ROM (Atmel) 1011 - 1M Serial AXEP10 ROM (ST) 1011 - 1M Serial AXEP10 ROM (ST) 1011 - 1M Serial SST44SF10 ROM (SST) 1101 - 1M Serial SST44SF10 ROM (SST) 1103 - 1M Serial W48551 ROM (WinBond) 1110 - 1M Serial SST24SF10 ROM (SST) 1111 - 1M Serial SST24SF10 ROM (SST) 1111 - 1M Serial ST24SF10 ROM (SST) 1111 - 1M NUSSF011 R ROM (NEST)	
		Chip IDs: Chip ID is based on substrate fuses and CHG_ID strap (which comes from ROM if used, or pin straps if no ROM is connected): CHG_ID = ROMIDCFG[2:1] = GPIO[13:12]	
VIP_DEVICE	VSYNC	Indicates if any slave VIP host devices drove this in low during reset. 0 - Slave VIP host port devices present 1 - No slave VIP host port devices reporting presence during reset	1
RFU	HSYNC	RFU 0 · Normal 1 · Not used	0

RV410 Dedicated Straps			REV. 0.2
ZV_VOLTAGE_SEL0	DVOVMODE_0	DVOVMODE_0 is for ZV_LCDCNTL and ZV_LCDDATA(11:0). 0 - 3.9 signaling 1 - 1.8 V signaling	0
ZV_VOLTAGE_SEL1	DVOVMODE_1	DVOVMODE_1 is for ZV_LCDDATA(23:12) 0-3.3V signaling 1 - 1.8 V signaling	0

Board Straps			REV. 0.3
STRAPS	PIN	DESCRIPTION	VALUE
MEMTYPE(1:0)	DVALID, PSYNC.	Memory connected to R420 identification for BIOS 00 - Samsung 000R 3 memory 144 Ball BGA package 01 - TBD 10 - TBD 11 - TBD	000
DC_Strap1	GPIO(10)	Internal TMDS Enabled 0 - Disabled 1 - Enabled	1
DC_Strap2	LCDDATA(13)	Video Capture Enabled 0 - Disabled 1 - Not detected	0
DC_Strap3	LCDDATA(14)	HDTV out detect 0 - Detected 1 - Enabled	1
DC_Strap4, DEMUX_SEL	LCDDATA(15,19)	Video capture enable 00 - DAC2 Off 01 - DAC2 On as CRT 10 - DAC2 On as CRT 11 - DAC2 On as TVOUT 11 - DAC2 On as TVOUT and CRT	01
PAL/NTSC	LCDDATA(18)	TVO Standard Default (Resistor pull-up and switch short to GND) 0 - PAL (on board resistor pull-down and switch closed) 1 - NTSC (on board resistor pull-up)	1






ATI Technologies Inc.


1 Commerce Valley Drive East Markham, Ontario Canada, L3T 7X6 (905) 882-2600

Title AGP RV410 DV VG VIVO 256MB DDR3


Document Number 105-A41800-00

TEMPERATURE SENSE AND SPEED CONTROLLED FAN +12V_BUS DUAL FOOTPRINT JUI1 C1134 100nF R1573 +3.3V_BUS C1516 C1517 C1518 (4,16) SCL <<-8 SMBCLK C1519 2.2nF 7 SMBDAT (4,16) SDA <<-6 ALERT (4) ThermINT <<-→>> GPU_DMINUS (4) 5 GND +12V_BUS C1524 56pF LM63CIMAX R1681 1K Do not install This resistor will be shorted in layout. It is present to control where the signal will be connected to digital R1684 0R ground. +12V_BUS R1611 0R DNI R1631 10K R1629 10K Not installed ATI Technologies Inc. 1 Commerce Valley Drive East Markham, Ontario Canada, L3T 7X6 (905) 882-2600 AGP RV410 DV VG VIVO 256MB DDR3 Document Number 105-A41800-00







PRIMARY DVI-I CONNECTOR (DVI-I1) (Internal TMDS + DAC2 VGA)





SECONDARY DVI-I CONNECTOR (DVI-I2) (Ext TMDS + DAC1 VGA)



















Jm2


HDTV_OUT_DET


9 PIN MINIDIN


















STRAPS	PIN PIN	Shared Straps	DEFAULT
-			
PCIE_PTX_PWRS_ENB	GPIO(0)	PCI Express transmitter power-saving enable bar	1
		0 - 50% Tx output swing for mobile applications 1 - Full output swing	
PCIE_PTX_DEEMPH_EN	GPIO(1)	PCI Express transmitter de-emphasis enable	1
		0 - de-emphasis disenable 1 - de-emphasis enable	
PCIE_ICP (1:0)	GPIO(3:2)	Charge pump current setting 00 - 5.0uA	01
		01 - 10.0uA 10 - 15.0uA	
		11 - 20.0uA	
PCIE_PTX_IEXT	GPIO(4)	PCI Express transmitter extra ouptput current	0
		0 - no extra current 1 - extra current in output stage	
DEBUG_ACCESS	GPIO(5)	Set the debug bus muxes to bring out debug signals even if registers are inaccessable	0
PCIE_PPLL_BW	GPIO(6)	PCI Express PLL bandwidth setting	0
		0 - Full PLL bandwidth 1 - Reduces PLL bandwidth	
PCIE_REVERSE_ALL	GPIO(7)	O - Don't reverse physical PCIE lanes 1 - Reverse physical PCIE lanes	0
ROMIDCFG(1:0)	GPIO(12:11)	If no ROM attached, comtrols chip IDis. If rom attached identifies ROM type	10
		00 - No ROM CHG ID-0	
		01 - 512Kb Serial AT25F512 ROM (Atmel) or AT24F1024 ROM (Atmel) 10 - 512K Serial M25P03A ROM (ST) or PM25LV512 (PMC) 11 - 1M Serial M25P10A ROM (ST) or PM25LV010 (PMC)	
		11 - IM Seliai M2SF10A ROM (S1) di PM2SEVUTO (PMC)	
PCI_RETRY_ENb	GPIO(13)	0 - Enable all PCI read/write retry, retry cycle 0x3 1 - Disable PCI read/write retry	0
			00
VGA_MONO_MODE(1:0)	GPIO(24, 14)	00 - only VGA controller 01 - only MONO controller 10 - neither VGA/MONO controller 11 - both VGA/MONO controller	
		10 - neither VGA/MONO controller 11 - both VGA/MONO controller	
REFCLK_LINK_CONFIG	GPIO(15)	One of the strap bit to encode the combination of:	0
		SEND_LINK_TRAINING_IMMEDIATELY	
		MOBILE_EN AGP_ONLY	
		etc,	
MULTIFUNC		For MULTIFUNG, when TESTEN(pin)=0.	0
		For MULTIFUNC, when TESTEN(pin)=0, 0 = 00 - Single Inunction device 1 = 01 - Two function device. No AGP in either function	-
PCIE FORCE	GPIO(16)	For DOLE FORCE COMPLIANCE whom TESTEM/nin)-1	0
COMPLIANCE		0 - Normal operation 1 - Force LC into compliance mode	0
AGPERSKEW(1:0)	GPIO(18:17)		00
AGPFBSKEW(1:0)	GPIO(18:17)	AGP 1xclock feedback phase adjustment wrt refclk(cpuclk) 00 - refclk slightly earlier than feedback 01 - refclk 1 tap later than feedback	internal pulldown
		10 - refclk 1 tap earlier than feedback 11 - refclk 2 tap earlier than feedback clock	
VACUE OFFICE OF	0010/00 401		00
X1CLK_SKEW(1:0)	GPIO(20:19)	Clock phase adjustment between x1clk and x2clk 00 - 0 tap delay 01 - 1 tap delay 10 - 2 tap delay	internal pulldown
		10 - 2 tap delay 11 - 3 tap delay	
BUSCFG	CDIO(24)		0 internal pulldown
DUOUFG	GPIO(21)	Control BUS type, CLK PLL select	internal pulldown
AGP_ONLY	GPIO(22)	0 - normal operation, assume VPU is working	0
		1 - for debugging, shut off VPU so the bridge is working in AGP only mode	
PCIE_LINK_TIMEOUT _OVERRIDE	GPIO(23)	0 - Timeout is active 1 - Timeout is disabled	0
MODILE EN	DEFOLUENCE		0
MOBILE_EN	REFCLKBYP		
BUS_PCI_CFG_ RETRY_Enb	STP_AGPB	when internal MOBILE_EN=0 STRAP_BUS_PCI_CFG_RETRY_Enb	1


ATI Technologies Inc.


1 Commerce Valley Drive East Markham, Ontario Canada, L3T 7X6 (905) 882-2600

AGP RV410 DV VG VIVO 256MB DDR3


105-A41800-00











Check if need to Add Rialto Hintsink?

