



PCI-EXPRESS EDGE CONNECTOR


REDWOOD WOLVERINE



Place these caps as close to the PCIe connector as possible




PCIe RESET Buffered




Place R104 in U100

SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND
	BRING UP ONLY


(2) REDWOOD PCIe Interface



(3) REDWOOD MEM Interface Ch A&B




(4) GDDR5 x16 MEM Channel A




CH B0 =U2400 & U2500

CH_B1 = U2700


TOP




5	4
(06) REDWOOD GPIOs Strap CF XTAL OSC	




(07) REDWOOD DAC1 and DAC2




(09) REDWOOD Display Port C & Display Port/HDMI D




(10) REDWOOD LVTMDP E&F




(11) REDWOOD Power & GND






- [illegible]




(15) Linear Regulators

LDO #1: Vin = 3.00V to 3.60V (3.3V +/- 9%) Vout = +1.8V +/- 2%; Iout = 1.6A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling




1.8V WORST-CASE REQUIREMENT	
Display Config	Est. Current
DVI+HDMI+DP	1330mA

LDO #2: Vin = +1.32V to 1.84VMAX Vout = +1.01V +/- 2% Iout = 1.7A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling






1.0V WORST-CASE REQUIREMENT	
Display Config	Est. Current
DVI+HDMI+DP	1560mA

Memory VREF: Vin = MVDDQ Vout = 0.7xMVDDQ







There must be one 100nF at each VREF pin
Place U360 (VIN - PIN#1) close to 10uF on MVDDQ in the middle point of memory devices

Regulators for +5V, +5V_VESA and +5V_HDMI




(16) Power Management - Power Gating and Dynamic Voltage Control


12V_BUS & 3V3_BUS POWER SEQUENCING



POWER SEQUENCING CIRCUIT




VDDC Reference Voltage Selection




VDDC Vref Mode Selection

Vref Mode	R636	R639/C689	Vref (V)
Internal	Populate	DNI	0.6
External	DNI	Populate	set by VID IC

I2C VOLTAGE REFERENCE FOR VDDC (not for production)





MVDD Low Side Divider




VDDC Low Side Divider

R650 must be populated only if VID is not used and VDDC VREFIN is pulled high to >4.5V. Then this will set VDDC to a fixed value.









(19) Mechanical and Thermal Management




Warning: TS_FDO is not 5V tolerant. MAX sink current 1.65mA

If Critical Temperature is reached this will force the fan to run at full speed while power is removed from GPU & rest of the board. This is an open collector signal. Active level is hard pull down to ground.

Critical Temperature Fault



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC. 72007 Advanced Micro Devices This AMO Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement applicable to the confidential proprietary information of AMD. Licensee is prohibited from reproducing, copying, or otherwise disclosing this information without express prior written permission of AMD. This schematic and design are for your use only. This end user license requires a AMD Technology License Agreement. AMD makes no representations or warranties of any kind, either expressed or implied, with respect to the accuracy, completeness, or reliability of this information, and disclaims responsibility for any consequences resulting from the use of any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from the use of the information included herein.		Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario
Date: Tuesday, December 29, 2009 Sheet 16 of 19		Rev P11
Title RH REDWOOD GDDR5 512MB VGA/DP+HDMI/DP+DVI No. 105-C029-xx-000		



**RH PCIE REDWOOD 1GB GDDR5
VGA HDMI DVI-I FH**
REV 2

<div>AMD</div>			Title		Schematic No.		Date:				
			RH REDWOOD GDDR5 512MB VGA/DP+HDMI/DP+DVI		105-C029xx-00C		Tuesday, December 29, 2009				
			REVISION HISTORY					NOTE: This schematic represents the PCB, it does not represent any specific SKU. For Stuffing options (component values, DNI , ? please consult the product specific BOM. Please contact AMD representative to obtain latest BOM closest to the application desired.		Rev P11	
Sch Rev	PCB Rev	Date	REVISION DESCRIPTION								
00	00A	2009/05/08	REDWOOD XT GDDR5 512MB - BASED ON C020 ;								
	00B	2009/10/12	1) SWAP DDC LINE TO FIX HDMI CERTIFICATE ISSUE 2) ADD ONE MORE SERIES RESISTOR ON DRAM_RST NET BASED ON SI TEAM SIMULATION RESULT 3) ADD 27MHz CLOCK TO JTAG CLK								
	00C	2009/12/02	1) ADD 1.8V I/O SHUT DOWN CIRCUIT								
	V220-4.0	2009/12/25	1)Modify Choke to SSC 2)Add POSCAP 1)Add uPI / uP6262								

MSIS-RMA

羅覓林

20100311

MSIS-RMA
羅覓林
20100311