





1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7N6  
(905) 882-2600


Title	RV280 LP AGP8x 128MB 16Mx16 DDR		
Size	Document Number	105-A165XX-00	
Custom			
Date:	Wednesday, February 25, 2004	Sheet	1



# MEMORY CHANNEL A




## Vref Voltage



Place close to ASIC ball  
Use localized Vref on the memory page

# MEMORY CHANNEL B




MEMMODE[1:0]	MEMORY IO VOLTAGE	
0 1	2.5V (DDR)	Default
1 0	1.8V (DDR)	
1 1	3.3V (SDR)	



ATI Technologies Inc.

1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7N6  
(905) 882-2800

Title	RV280 LP AGP8x 128MB 16Mx16 DDR	Rev	2
Size	Document Number	105-A165XX-00	
Date	Wednesday, February 25, 2004	Sheet	3 of 13



Distributed around  
+VDDQ\_BUS plane

Pin Names	+AVDD	Matching Ground	+A2VDD	Matching Ground	+A2VDDQ	Matching Ground	+AVDDQ1	Matching Ground
Voltage	1.8V		2.5V		1.8V		1.8V	
Usage	DAC1 VDD (80mA)	AVSSN (Noisy)	DAC2 VDD (120mA)	A2VSSN (Noisy)	DAC2 Band Gap Ref.	A2VSSQ (Quiet)	Digital Power for DAC1 and DAC2	AVSSDQ1 (Digital)
Board power and ground option(s)	(1) AVDD sourced from VDDC_CT thru bead at least 15 mil trace and not longer than 1.5 inch. AVSSN with single via to GND at the regulator.		(1) A2VDD regulated source and A2VSSN return path routed with at least 15 mil trace and not longer than 1.5 inch. AVSSN with single via to GND at the regulator.		Source from AVDD thru bead. A2VSSQ with single via to GND close to the pin.		Source from VDDC_CT thru bead.	
	(2) Sourced from VDD thru bead instead of the regulator							




ATI Technologies Inc.

1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7N6  
(905) 882-2800

Title	RV280 LP AGP8x 128MB 16Mx16 DDR	Rev	2
Size	Document Number	105-A165XX-00	
Date	Wednesday, February 25, 2004	Sheet	4 of 13

DUAL LAYOUT WITH U810






	Range	Rpx1	Rpx2
1.8V	1.805V ~ 1.827V	1K 3240100100	2.21K 3240221100

**Buffered Shunt Regulator for VDDC**  
**Vin = 3.3V**  
**Vout = 1.62V or Adjustable**  
**Iout = 3A MAX**


+VDDC	Range	Rcx1	Rc1	Rcx2	Rc2
1.62V	1.619V ~ 1.635V	1K 3240100100		3.32K 3240332100	

These dummy resistors are placed under the diodes to avoid PCB heat damage due to hot diodes. layout engineer don't move these components' position



**Regulator for VDDC\_CT (Core Transform) and AVDD/A2VDDQ/AVDDDI/A2VDDDI TXVDDR, LVDDRx, MPVDD**  
**Vin = 3.3V AGP**  
**Vout = 1.8V**  
**Iout = 350mA + 100mA + 50mA = 500mA MAX**  
**Iout = 600mA MAX (with PVDD/TPVDD)**


	Rct1	Rct2
1.8V	1K 3240100100 603	422R 3240422000 603
1.9V		499R 3240499000 603



**Regulator for PVDD (Core PLLs) and optional TPVDD (TMDs PLLs)**  
**Vin = 3.3V AGP**  
**Vout = +1.8V**  
**Iout = 25mA MAX (PVDD only)**  
**Iout = 30mA MAX (PVDD + TPVDD)**

The value of resistor were chosen to reduce failure rate caused by possible defective regulators, i.e., 33R are used instead of 47R or 51R for more start up current. (3.465V - 1.8V) / 33R = 50.5mA


805 package resistor are required for sufficient power rating (0.1W rating). (3.465V - 1.8V) \* 50.5mA = 0.085W; therefore, smaller resistor value would require 1206 package



**Regulator For A2VDD (2nd DACs)**

**Vin = +3.3V AGP**  
**Vout = 2.5V**  
**Iout = 150mA MAX**


A2VDD might not be needed if VDD can provide stable 2.5V



**TC1185**


A2VDD and A2VSSN routed with at least 15 mil trace and not longer than 1.5 inch.  
A2VSSN with single via to GND at the regulator

**AVDD/A2VDDQ (1st DAC & 2nd DAC Band Gap) TPVDD**



ATI Technologies Inc.  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7N6  
(905) 942-2600

Title	RV280 LP AGP8x 128MB 16Mx16 DDR
Size	Document Number 105-A165XX-00
Case	
Date	Wednesday, February 25, 2004
Sheet	5 of 13
Rev	2



+MVDDC	Voltage Req.	Rmx1	Rmx2
	3.3V [-0.02V/+0.02V]	1.07K	3.32K
	2.5V	0R	DNI
		P/N 3230000000	




+MVDDQ	Voltage Req.	Rqx1	Rqx2
	2.5V	0R	DNI
		P/N 3230000000	

**Buffered Shunt Regulator for MVDDQ & VDDR1**  
**Vin = 3.3V AGP**  
**Vout = 2.5V**  
**Iout = 1200mA MAX**  
**Iout = 1000mA Est. MAX**


Type	Voltage Req.	Rq1	Rq2
Elpida	1.8V [-0.09V/+0.18V]	681R 3240681000	1.5K 3230015200
	2.5V	1K 3240100100	1K 3240100100
		4.75K 3240475100	4.32K 3240432100

**Buffered Shout Regulator for MVDDC**  
**Vin = 5V**  
**Vout = 3.3V**  
**Iout = 1.4A MAX**


	Voltage Req.	Rm1	Rm2
Hynix	3.22V [-0.04V/+0.04V]	4.32K P/N 3240432100	2.74K P/N 3240274100
	3.34V [-0.04V/+0.04V]	4.32K P/N 3240432100	2.55K P/N 3240255100
	3.45V [-0.04V/+0.04V]	4.32K P/N 3240432100	2.43K P/N 3250243100
Samsung	2.56V [-0.03V/+0.03V]	2.55K P/N 3240255100	2.43K P/N 3250243100



Q34 Pin4 should be soldered to board for heat dissipation and a GND fill area.



**Buffered Shout Regulator for MPVDD**  
**Vin = 3.3V**  
**Vout = 1.8V**  
**Iout = 10mA MAX**



ATI Technologies Inc.

1 Commerce Valley Drive East  
 Markham, Ontario  
 Canada, L3T 7N6  
 (905) 882-2800

Title	RV280 LP AGP8x 128MB 16Mx16 DDR
Size	Document Number
Case	105-A165XX-00
Date	Wednesday, February 25, 2004
Sheet	6 of 13
Rev	2


# OPTION STRAPS

STRAPS	PIN	DESCRIPTION	DEFAULT
AGPFSKEW(1:0)	GPIO(1:0)	AGP 1x clock feedback phase adjustment wrt refclk(zpuck) <b>00</b> - refclk slightly earlier than feedback 01 - refclk 1 tap earlier than feedback 10 - refclk 1 tap later than feedback 11 - refclk 2 taps earlier than feedback clock	00 (internal pull-down)
X1CLK_SKWE(1:0)	GPIO(3:2)	Clock phase adjustment between x1 clk and x2clk <b>00</b> - <b>0 tap delay</b> 01 - 1 tap delay 10 - 2 taps delay 11 - 3 taps delay	00 (internal pull-down)
ROMIDCFG(3:0)	GPIO(9,13:11)	If no ROM attached, controls chip IDs. If rom attached identifies ROM type 0000 - No ROM, CHG_ID=0 0001 - No ROM, CHG_ID=1 0100 - reserved 0110 - reserved 1000 - Parallel ROM, chip IDs from ROM 1001 - Serial AT25F1024 ROM (Atmel), chip IDs from ROM 1010 - Serial AT45DB011 ROM (Atmel), chip IDs from ROM <b>1011 - Serial M25P05/10 ROM (ST), chip IDs from ROM</b> 1100 - Reserved 1100 - Serial NX25F011B ROM (ISSI), chip IDs from ROM	1100
ID_DISABLE	GPIO(8)	<b>0 - Normal operation</b> 1 - Shuts the chip down by not responding to any config cycles In a system with two graphics chips, one on the motherboard, the other on add-in card, the strap can be used to disable one of the two through a jumper.	0 (internal pull-down)
BUSCFG(2:0)	GPIO(6:4)	Controls bus type, CLK PLL select, and IDSEL <b>000</b> - 1.5V BUS → AGP 4x, PLL clk, IDSEL=AD16 000 - 3.3V BUS → AGP 1x/2x, PLL clk, IDSEL=AD16 001 - 1.5V BUS → AGP 4x, PLL clk, IDSEL=AD17 001 - 3.3V BUS → AGP 1x/2x, PLL clk, IDSEL=AD17 010 - 1.5V BUS → AGP 1x/2x, PLL clk, IDSEL=AD18 010 - 3.3V BUS → AGP 1x/2x, PLL clk, IDSEL=AD16 011 - 1.5V BUS → AGP 1x/2x, PLL clk, IDSEL=AD17 011 - 3.3V BUS → AGP 1x/2x, PLL clk, IDSEL=AD17 100 - PCI 66MHz, PLL clk 101 - PCI 33MHz, 3.3v, REF clk 110 - 1.5V BUS → AGP 1x, REF clk, IDSEL=AD16 110 - 3.3V BUS → AGP 1x, REF clk, IDSEL=AD16 111 - 1.5V BUS → AGP 1x, REF clk, IDSEL=AD17 111 - 3.3V BUS → AGP 1x, REF clk, IDSEL=AD17 Note that for AGP configurations GPIO(4) acts as the IDSEL strap. For PCI it acts as the PLL bypass (33 or 66MHz) strap.	000 (internal pull-down)
VGA_DISABLE	GPIO(7)	<b>0 - VGA controller capability enabled.</b> 1 - The device will not be recognized as the systems VGA controller.	0
MULTIFUNC(1:0)	LCDDATA(17:16)	Multi-function device select 00 - single function device. 01 - two function device. No AGP in either function <b>10 - two function device. AGP only in function 0</b> 11 - two function device. AGP in both functions If BUSCFG pin based straps are set to PCI, then AGP will not be enabled in any function. See AGP function table below for detail on AGP ability claims.	10
VIP_DEVICE	LCDDATA(20) STRAP T	Indicates if any slave VIP host devices drove this in low during reset. <b>0 - Slave VIP host port devices present</b> 1 - No slave VIP host port devices reporting presence during reset	0

STRAP P	INTERRUPT
LOW	<b>ENABLED (DEFAULT)</b>
HIGH	DISABLED

STRAPS	PIN	DESCRIPTION
DC_STRAP1	LCDDATA12	Internal TMDS Enabled 0 - Disabled 1 - Enabled
DC_STRAP2	LCDDATA13	Video Capture Enabled 0 - Disabled 1 - Enabled
DC_STRAP4    DC_STRAP5	LCDDATA15    LCDDATA19	DAC2 Configuration  DAC2 Off DAC2 On as CRT DAC2 On as TVOUT DAC2 On as TVOUT and CRT
DC_STRAP6	LCDDATA18	TVO Standard Default (Resistor pull-up and switch short to GND) 0 - PAL (on board resistor pull-down and switch closed) 1 - NTSC (on board resistor pull-up)

## Daughter Card Straps




ATI Technologies Inc.

1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7N6  
(905) 882-2600

Title					RV280 LP AGP8x 128MB 16Mx16 DDR							
Size		Document Number				105-A165XX-00				Rev		
Custom										2		
Date: Wednesday, February 25, 2004					Sheet		7		of		13	


## TERMINATION FOR MEMORY CHANNEL A



### SERIES Resistors

For Bi-Directional signals,  
Series resistors should be  
placed close to the memory

## Proper Termination of QSA?




For Uni-Directional  
signals, Series  
resistors should be  
placed close to the  
ASIC

## CLOCK terminations

Change from 1:1 spacing to at least a  
2.5:1 spacing between the pair

These resistors and caps must be placed to minimize any stubs. These  
must also be placed after the memory





<Variant Name>




ATI Technologies Inc.  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7N6  
(905) 882-2600

File	RV280 LP AGP8x 128MB 16Mx16 DDR		
Size	Document Number	105-A165XX-00	Rev
Customer	Date	Wednesday, February 25, 2004	2
	Sheet	8	of 13





Put 1 1uF cap per power pin of memory



Part number for 8Mx16: 2354274204 (Samsung)

DATA GROUP SHOULD BE ASSIGNED TO EACH DQS AND DQM ACCORDINGLY AND THIS MAPPING IS JUST FOR PLACEMENT AND ROUTING REASONS

All +VDD\_MEM\_IO and +VDD decoupling caps should be equally distributed per memory chip. As close to the pin as possible.

<Variant Name>



ATI Technologies Inc.

1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7N6  
(905) 882-2600

Title	RV280 LP AGP8x 128MB 16Mx16 DDR
Size	Document Number
C	105-A165XX-00
Date	Wednesday, February 25, 2004
Sheet	9 of 13
Rev	2

Place close to ASIC

B7 82nH  
B9 82nH  
B11 82nH


B8 82nH  
B10 82nH  
B12 82nH

R1258 75.0R  
R1259 75.0R  
R1260 75.0R



C404 3.3pF DNI  
C408 3.3pF DNI  
C412 3.3pF DNI

C413 5pF  
C409 5pF  
C405 5pF

**Place close to ASIC**



**Place close to CONNECTOR**





Close to  
Connector



**ATI Technologies Inc.**  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7N6  
(905) 882-2600

Title				RV280 LP AGP8x 128MB 16Mx16 DDR			
Size		Document Number					Rev
Custom		105-A165XX-00					
Date: Wednesday, February 25, 2004				Sheet		10 of 13	

Place Resistors close to ASIC.



ATI Technologies Inc.  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7N6  
(905) 882-2800

Title	RV280 LP AGP8x 128MB 16Mx16 DDR		
Size	Document Number	105-A165XX-00	Rev
Custom			2
Date	Wednesday, February 26, 2004	Sheet	11 of 13

CRT SCREWS

ASSY1  
SCREW  
JACKSCREW  
ASSY

ASSY2  
SCREW  
JACKSCREW  
ASSY

FM1  
SW\_FB

FM5  
SW\_FB

FM2  
SW\_FB


FM6  
SW\_FB

FM3  
SW\_FB



FM7  
SW\_FB

FM4  
SW\_FB



FM8  
SW\_FB



Heatsink




FAN Control



ATI Technologies Inc.

1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7N6  
(905) 882-2600

Title	RV280 LP AGP8x 128MB 16Mx16 DDR	Rev	2
Size	Document Number	105-A165XX-00	
Custom	Date	Wednesday, February 25, 2004	Sheet 12 of 13



<Variant Name>

## REFERENCE DESIGN

THESE SCHEMATICS ARE SUBJECT TO MODIFICATION AND DESIGN IMPROVEMENTS. PLEASE CONTACT ATI FIELD APPLICATION ENGINEERING BEFORE USING THE INFORMATION CONTAINED HEREIN.

## RESTRICTION NOTICE

THESE SCHEMATICS CONTAIN INFORMATION WHICH IS PROPRIETARY TO AND IS THE PROPERTY OF ATI, AND MAY NOT BE USED, REPRODUCED OR DISCLOSED IN ANY MANNER WITHOUT EXPRESSED WRITTEN PERMISSION FROM ATI.



ATI Technologies Inc.  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7X6  
(905) 882-2600

Title	RV280 LP AGP8x 128MB 16Mx16 DDR		
Size B	Document Number	105-A165XX-00	Rev 2
Date:	Wednesday, February 25, 2004	Sheet 13	of 13



Title	Schematic No.	Date:
RV280 LP AGP8x 128MB 16Mx16 DDR	105-A165XX-00	Wednesday, February 25, 2004

REVISION HISTORY
------------------

Rev
2

Sch Rev	Date	REVISION DESCRIPTION
0 00A	03/25/03	Based on 105-A062xx-00 schematic (pg2) Add pull-up on CS# for flashrom (pg5) Replace swiching VDDC regulator with Op-Amp regulator circuit (pg5) Add Op-Amp regulator circuit for low-cost design (pg6) Add Op-Amp regulator circuit for low-cost design (pg6) Remove C317 Thru-hole Alum. Cap for MVDDC (pg6) Add +3.3V_BUS directly to +MVDDC option (pg11) Modify VO connector filter chassis ground connections
	04/01/03	(pg5) Replace VDDC 470uF with thru-hole
	04/10/03	(pg6) Add thru-hole 470uF on +MVDDC for option (pg6) Remove C1, C17 and C1034
1 00B	05/14/03	(pg5) Remove Q811 and Q814 (pg6) Add C805 10uF tant. cap on +MPVDD (pg6) Add R112 to bypass opamp for +MVDDC (pg6) Remove diodes (D10 and D11) and resistors (R111, R1261, R1262, R1263 and R1264) for +MVDDC (pg5, 6) Add R104 to drive +MVDDC from alternate shunt reference (pg7) Add jumper J1 for PAL TVO default (Layout) Add silscreen for switch and jumper (Layout) Correct MiniDIN J6 footprint (Layout) Correct diode clearance for manufacturing request (Layout) Move sticker location
2 00	05/30/03	(pg9) Replace a 2-pin with a 3-pin jumper for NTSC/PAL section. (pg5) Add R812, R813 and R815 for +MVDDC voltage adjustment (Layout) Change footprint of P/N4238010600