PG301 A02 Comanche 192b GDDR5, <150W, 2-way SLI Tall DVI-I + DP + DP + DP/HDMI + DP TABLE OF CONTENTS Page Description Page Description Table of Contents PS: NVVDD Phase 1.2 Block Diagram 27 PS: NVVDD Phase 3,4 2 PCI Express 28 [RESERVED] MEMORY: GPU Partition A/B 29 PS: NVVDD OVR2+1 option MEMORY: FBA[31:0] 30 PS: Inputs, Filtering, and Monitoring MEMORY: FBA[63:32] 31 PS: Sequence and Shutdown MEMORY: FBB[31:0] 32 MEMORY: FBB[63:32] PS: IOVDD Regulator MEMORY: GPU Partition C MECH: Bracket/Thermal 10 MEMORY: FBC[31:0] 11 MEMORY: FBC[63:32] GPU PWR and GND 12 13 **GPU Decoupling** 14 DACA Interface IFPAB DVI-I-DL IFPEF with IFPE DP 17 IFPF DP 18 IFPC HDMI/DP 19 IFPD DP 20 MIOA MISC1: Fan, Thermal, JTAG, GPIO 21 MISC2: ROM, XTAL, Straps 22 23 PS: 5V, PEX_VDD, VID_PLL PS: FBVDD/Q 25 PS: NVVDD Controller OVR4 option NVIDIA CORPORATION 2701 SAN TOMAS EXPRESSWA SANTA CLARA, CA 95050, USA BASE LEVEL GENERIC SCHEMATIC ONLY Table of Contents NV_PN 600-1G301-BASE-200 ALL MYOLD RESIDNE SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE DOARDS, FLES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOCHIER MAD SEPARATELY, MATERIALS) AND ESPECIFICATION CONTROL NOW IN ADMINISTRY OF THE WATERIALS OR OTHERWISE, AND EXPRESSED, MULEUS, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSY IN SECLAMS ALL IMPLIES WARRANTES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF ESPECIFICATION, SWIDD AMERICAN MECHANISE AND ARTHROUGH PURPOSE, OR ARBING FROM A COURSE OF DEALING, TRADE USING, TRADE PRACTICE, OR INJUSTRY STANDARDS. PCB REV PG301-A02 BOM REV

































































