

P1071: GF108, 1024MB x16 DDR3, DVI+HDMI+VGA

V230 3.2 sch modify list

- Page 1: Overview
- Page 2: Board Block Diagram
- Page 3: PCI Express Interface
- Page 4: GPU Frame Buffer
- Page 5: FBA Partition
- Page 6: FBB Partition
- Page 7: Memory Decoupling
- Page 8: DACA VGA
- Page 9: DACB VGA Header
- Page 10: TMDS Interface
- Page 11: HDMI Interface
- Page 12: Unused Interfaces, NVVDD Decoupling
- Page 13: XTAL, ROM, JTAG, Misc
- Page 14: Straps, Thermal, Mechanical
- Page 15: Power Supply I: Misc Power, Thermal Shutdown
- Page 16: Power Supply II: FBVDDQ
- Page 17: Power Supply III: NVVDD

- Page 08 : Add ESD component
- Page 09 : change U1 package , add ESD component , Del J10 pin header
- Page 10 : Add EMI suggestion,Del DVI connector
- Page 11 : Add EMI suggestion and DMS59 connector,Del HDMI connector
- Page 13 : Del info rom and JTAG sch.
- Page 15 : Change 5V,PEX_VDD sch
- Page 16 : Change FBVDDQ sch
- Page 17 : Change NVVDD sch

REV	VARIANT	NVPIN	ASSEMBLY
B	BASE	600-11071-BASE-SCH	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
1	SKU0001	600-11071-0001-100	GF108-300-A1 625/1250/900MHz 1024MB/128bit DDR3, DVI-DL+HDMI+VGA
2	SKU0002	600-11071-0002-100	GF108-300-A1 650/1300/900MHz 1024MB/128bit DDR3, DVI-DL+HDMI+VGA
3	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
4	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
5	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
6	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
7	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
8	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
9	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
10	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
11	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
12	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
13	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
14	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
15	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	Overview

NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	600-11071-BASE-SCH		
PCB REV	P1071-A01	PAGE	
BOM REV	A	DATE	01-APR-2010



Block Diagram










ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY; COMMON & NO-STUFF ASSEMBLY NOTES AND BOARD NOT FINAL
PAGE DETAIL	Board Block Diagram

NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	600-11071-BASE-SCH		
PCB REV	P1071-A01	PAGE	
BOM REV	A	DATE	01-APR-2010


PCI Express Interface



	Net Name	MIN_WIDTH	VOLTAGE	MAX_CURRENT
IN	PEX_PRESENT*	12MIL		
IN	PEX_TERMPP	12MIL		
IN	GPU_TESTMODE	12MIL		
IN	PEX_PFLVDD	12MIL	1.05V	0.15A

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	PCI Express Interface

NVIDIA CORPORATION 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA			
NV_PN	600-11071-BASE-SCH		
PCB REV	P1071-A01	PAGE	
BOM REV	A	DATE	01-APR-2010



GPU Frame Buffer

G10

SDA, DQ7, FBA, 2K0300

COMMON

276 FBA

FBA, D0

FBA, D1

FBA, D2

FBA, D3

FBA, D4

FBA, D5

FBA, D6

FBA, D7

FBA, D8

FBA, D9

FBA, D10

FBA, D11

FBA, D12

FBA, D13

FBA, D14

FBA, D15

FBA, D16

FBA, D17

FBA, D18

FBA, D19

FBA, D20

FBA, D21

FBA, D22

FBA, D23

FBA, D24

FBA, D25

FBA, D26

FBA, D27

FBA, D28

FBA, D29

FBA, D30

FBA, D31

FBA, D32

FBA, D33

FBA, D34

FBA, D35

FBA, D36

FBA, D37

FBA, D38

FBA, D39

FBA, D40

FBA, D41

FBA, D42

FBA, D43

FBA, D44

FBA, D45

FBA, D46

FBA, D47

FBA, D48

FBA, D49

FBA, D50

FBA, D51

FBA, D52

FBA, D53

FBA, D54

FBA, D55

FBA, D56

FBA, D57

FBA, D58

FBA, D59

FBA, D60

FBA, D61

FBA, D62

FBA, D63

FBA, D64

FBA, D65

FBA, D66

FBA, D67

FBA, D68

FBA, D69

FBA, D70

FBA, D71

FBA, D72

FBA, D73

FBA, D74

FBA, D75

FBA, D76

FBA, D77

FBA, D78

FBA, D79

FBA, D80

FBA, D81

FBA, D82

FBA, D83

FBA, D84

FBA, D85

FBA, D86

FBA, D87

FBA, D88

FBA, D89

FBA, D90

FBA, D91

FBA, D92

FBA, D93

FBA, D94

FBA, D95

FBA, D96

FBA, D97

FBA, D98

FBA, D99

FBA, D100

FBA, D101

FBA, D102

FBA, D103

FBA, D104

FBA, D105

FBA, D106

FBA, D107

FBA, D108

FBA, D109

FBA, D110

FBA, D111

FBA, D112

FBA, D113

FBA, D114

FBA, D115

FBA, D116

FBA, D117

FBA, D118

FBA, D119

FBA, D120

FBA, D121

FBA, D122

FBA, D123

FBA, D124

FBA, D125

FBA, D126

FBA, D127

FBA, D128

FBA, D129

FBA, D130

FBA, D131

FBA, D132

FBA, D133

FBA, D134

FBA, D135

FBA, D136

FBA, D137

FBA, D138

FBA, D139

FBA, D140

FBA, D141

FBA, D142

FBA, D143

FBA, D144

FBA, D145

FBA, D146

FBA, D147

FBA, D148

FBA, D149

FBA, D150

FBA, D151

FBA, D152

FBA, D153

FBA, D154

FBA, D155

FBA, D156

FBA, D157

FBA, D158

FBA, D159

FBA, D160

FBA, D161

FBA, D162

FBA, D163

FBA, D164

FBA, D165

FBA, D166

FBA, D167

FBA, D168

FBA, D169

FBA, D170

FBA, D171

FBA, D172

FBA, D173

FBA, D174

FBA, D175

FBA, D176

FBA, D177

FBA, D178

FBA, D179

FBA, D180

FBA, D181

FBA, D182

FBA, D183

FBA, D184

FBA, D185

FBA, D186

FBA, D187

FBA, D188

FBA, D189

FBA, D190

FBA, D191

FBA, D192

FBA, D193

FBA, D194

FBA, D195

FBA, D196

FBA, D197

FBA, D198

FBA, D199

FBA, D200

FBA, D201

FBA, D202

FBA, D203

FBA, D204

FBA, D205

FBA, D206

FBA, D207

FBA, D208

FBA, D209

FBA, D210

FBA, D211

FBA, D212

FBA, D213

FBA, D214

FBA, D215

FBA, D216

FBA, D217

FBA, D218

FBA, D219

FBA, D220

FBA, D221

FBA, D222

FBA, D223

FBA, D224

FBA, D225

FBA, D226

FBA, D227

FBA, D228

FBA, D229

FBA, D230

FBA, D231

FBA, D232

FBA, D233

FBA, D234

FBA, D235

FBA, D236

FBA, D237

FBA, D238

FBA, D239

FBA, D240

FBA, D241

FBA, D242

FBA, D243

FBA, D244

FBA, D245

FBA, D246

FBA, D247

FBA, D248

FBA, D249

FBA, D250

FBA, D251

FBA, D252

FBA, D253

FBA, D254

FBA, D255

FBA, D256

FBA, D257

FBA, D258

FBA, D259

FBA, D260

FBA, D261

FBA, D262

FBA, D263

FBA, D264

FBA, D265

FBA, D266

FBA, D267

FBA, D268

FBA, D269

FBA, D270

FBA, D271

FBA, D272

FBA, D273

FBA, D274

FBA, D275

FBA, D276

FBA, D277

FBA, D278

FBA, D279

FBA, D280

FBA, D281

FBA, D282

FBA, D283

FBA, D284

FBA, D285

FBA, D286

FBA, D287

FBA, D288

FBA, D289

FBA, D290

FBA, D291

FBA, D292

FBA, D293

FBA, D294

FBA, D295

FBA, D296

FBA, D297

FBA, D298

FBA, D299

FBA, D300

FBA, D301

FBA, D302

FBA, D303


<

FBA Partition

Net Name		MIN_WIDTH	VOLTAGE	MAX_CURRENT
N	FBA_CLK0_T		0.75V	
N	FBA_CLK0_T		0.75V	
N	FBA_VREF	1286L		
N	FBA_ZQ0	1286L		
N	FBA_ZQ1	1286L		
N	FBA_ZQ2	1286L		
N	FBA_ZQ3	1286L		



CMD	<5.31>	<5.32>
CMD0	CSD?	
CMD1		
CMD2	COT	
CMD3	CME	
CMD4		
CMD5	RST	RST
CMD6	A0	A0
CMD7	A1	A2
CMD8	A2	A3
CMD9	A0	A0
CMD10	A4	A4
CMD11	A1	A1
CMD12	BA0	BA0
CMD13	WE?	WE?
CMD14		
CMD15	CAS?	CAS?
CMD16		COT?
CMD17		CME
CMD18		
CMD19		
CMD20	A13	A13
CMD21	A8	A6
CMD22	A6	A1
CMD23	A11	A1
CMD24	A5	A5
CMD25	A3	A3
CMD26	BA2	BA2
CMD27	BA1	BA1
CMD28	A12	A12
CMD29	A10	A10
CMD30	BA0?	BA0?
CMD31		



ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	FBA Partition

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



NV_PN	600-11071-BASE-SCH		
PCB REV	P1071-A01	PAGE	
BOM REV	A	DATE	01-APR-2010



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

FBB Partition

Net Name		MIN_WIDTH	VOLTAGE	MAX_CURRENT
IN	FBS_CLK0_T		0.75V	
IN	FBS_CLK0_T		0.75V	
IN	FBS_VREF0	1.080V		
IN	FBS_VREF1	1.080V		
IN	FBS_Z01	1.080V		
IN	FBS_Z01	1.080V		
IN	FBS_Z02	1.080V		
IN	FBS_Z03	1.080V		



CMD Mapping		
CMD	<0.3%>	<0.63%>
CMD0	CSD	
CMD1		
CMD2	ODT	
CMD3	CSE	
CMD4		
CMD5	DET	DET
CMD6	A0	A0
CMD7	A2	A2
CMD8	A3	A3
CMD9	A0	A0
CMD10	A4	A4
CMD11	A1	A1
CMD12	BA0	BA0
CMD13	WE*	WE*
CMD14		
CMD15	CAS*	CAS*
CMD16		
CMD17		
CMD18		
CMD19		CSE
CMD20	A13	A13
CMD21	A8	A8
CMD22	A6	A6
CMD23	A11	A11
CMD24	A2	A2
CMD25	A3	A3
CMD26	BA2	BA2
CMD27	BA1	BA1
CMD28	A12	A12
CMD29	A10	A10
CMD30	BA3*	BA3*
CMD31		



ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	FBB Partition

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA

NV_PN	600-11071-BASE-SCH
-------	--------------------


PCB REV	P1071-A01
---------	-----------

BOM REV	A
---------	---



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

Memory Decoupling



Net Name		DIFF_PAIR	CRITICAL	IMPEDANCE
FBA_DQS_W0V_0	FBA_DQS_W0V_0	FBA_DQS0	+	NOSET
	FBA_DQS_W0V_0	FBA_DQS0	+	NOSET
	FBA_DQS_W0V_0	FBA_DQS0	+	NOSET
	FBA_DQS_W0V_0	FBA_DQS0	+	NOSET
	FBA_DQS_W0V_0	FBA_DQS0	+	NOSET
	FBA_DQS_W0V_0	FBA_DQS0	+	NOSET
	FBA_DQS_W0V_0	FBA_DQS0	+	NOSET
	FBA_DQS_W0V_0	FBA_DQS0	+	NOSET
	FBA_DQS_W0V_0	FBA_DQS0	+	NOSET
	FBA_DQS_W0V_0	FBA_DQS0	+	NOSET
	FBA_DQS_W0V_0	FBA_DQS0	+	NOSET
	FBA_DQS_W0V_0	FBA_DQS0	+	NOSET
	FBA_DQS_W0V_0	FBA_DQS0	+	NOSET
	FBA_DQS_W0V_0	FBA_DQS0	+	NOSET
	FBA_DQS_W0V_0	FBA_DQS0	+	NOSET
	FBA_DQS_W0V_0	FBA_DQS0	+	NOSET
FBB_DQS_W0V_0	FBB_DQS_W0V_0	FBB_DQS0	+	NOSET
	FBB_DQS_W0V_0	FBB_DQS0	+	NOSET
	FBB_DQS_W0V_0	FBB_DQS0	+	NOSET
	FBB_DQS_W0V_0	FBB_DQS0	+	NOSET
	FBB_DQS_W0V_0	FBB_DQS0	+	NOSET
	FBB_DQS_W0V_0	FBB_DQS0	+	NOSET
	FBB_DQS_W0V_0	FBB_DQS0	+	NOSET
	FBB_DQS_W0V_0	FBB_DQS0	+	NOSET
	FBB_DQS_W0V_0	FBB_DQS0	+	NOSET
	FBB_DQS_W0V_0	FBB_DQS0	+	NOSET
	FBB_DQS_W0V_0	FBB_DQS0	+	NOSET
	FBB_DQS_W0V_0	FBB_DQS0	+	NOSET
	FBB_DQS_W0V_0	FBB_DQS0	+	NOSET
	FBB_DQS_W0V_0	FBB_DQS0	+	NOSET
	FBB_DQS_W0V_0	FBB_DQS0	+	NOSET
	FBB_DQS_W0V_0	FBB_DQS0	+	NOSET

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA

NV_PN

600-11071-BASE-SCH

PCB REV

P1071-A01

BOX REV

A


PAGE

















1









DATE

01-APR-2010


DACA VGA



	Net Name	DIFF_PAIR	CRITICAL	IMPEDANCE
0.10	 DQAC_RED		1	50ΩMR
	 DQAC_RED_C		1	50ΩMR
	 DQAC_GREEN		1	50ΩMR
	 DQAC_GREEN_C		1	50ΩMR
0.10	 DQAC_BLUE		1	50ΩMR
	 DQAC_BLUE_C		1	50ΩMR
	 DQAC_VERNUM		2	50ΩMR
	 DQAC_VERNUM_C		2	50ΩMR
0.10	 DQAC_VERNUM_C		2	50ΩMR
	 DQAC_VERNUM_C		2	50ΩMR
	 DQAC_VERNUM_C		2	50ΩMR
	 DQAC_VERNUM_C		2	50ΩMR
0.10	 DQAC_VERNUM_C		2	50ΩMR
	 DQAC_VERNUM_C		2	50ΩMR
	 DQAC_VERNUM_C		2	50ΩMR
	 DQAC_VERNUM_C		2	50ΩMR

	Net Name	MIN_WIDTH	VOLTAGE	MAX_CURRENT
0.10	 DQAC_RED		1.8V	100mA
	 DQAC_RED		1.8V	100mA
0.10	 DQAC_GREEN		1.8V	100mA
	 DQAC_GREEN		1.8V	100mA
0.10	 DQAC_BLUE		1.8V	100mA
	 DQAC_BLUE		1.8V	100mA
0.10	 DQAC_VERNUM		1.8V	100mA
	 DQAC_VERNUM		1.8V	100mA

DACB VGA Header



Net Name		DIFF_PAIR	CRITICAL	IMPEDANCE
N	DACS_BED		1	100ΩW
N	DACS_BED_C		1	100ΩW
N	DACS_0010A		1	100ΩW
N	DACS_0010A_C		1	100ΩW
N	DACS_01L		1	100ΩW
N	DACS_01L_C		1	100ΩW
N	DACS_0010C		2	100ΩW
N	DACS_0010C_C		2	100ΩW
N	DACS_0010D		2	100ΩW
N	DACS_0010D_C		2	100ΩW

Net Name		MIN_WIDTH	VOLTAGE	MAX_CURRENT
N	DACS_001			
N	DACS_00A			
N	DACS_00F	10MIL		
N	DACS_00ST	10MIL		

SPECIAL MECHANIC

MEC3

CON_HDR_002X006_TH_ST_M_P100_C01
COMMON

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA

NV_PN	600-11071-BASE-SCH
-------	--------------------

PCB REV	P1071-AD1
---------	-----------


BOM REV	A
---------	---

--	--	--	--

PAGE	
DATE	01-APR-2010

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	DACB VGA Header

TMD5 Interface



	Net Name	DIFF_PAIR	CRITICAL	IMPEDANCE
W1	FPAR_T200	FPAR_T200	+	50ΩIT
W2	FPAR_T202	FPAR_T202	+	50ΩIT
W3	FPAR_T201	FPAR_T201	+	50ΩIT
W4	FPAR_T203	FPAR_T203	+	50ΩIT
W5	FPAR_T204	FPAR_T204	+	50ΩIT
W6	FPAR_T205	FPAR_T205	+	50ΩIT
W7	FPAR_T206	FPAR_T206	+	50ΩIT
W8	FPAR_T207	FPAR_T207	+	50ΩIT
W9	FPAR_T208	FPAR_T208	+	50ΩIT
W10	FPAR_T209	FPAR_T209	+	50ΩIT
W11	FPAR_T210	FPAR_T210	+	50ΩIT
W12	FPAR_T211	FPAR_T211	+	50ΩIT
W13	FPAR_T212	FPAR_T212	+	50ΩIT
W14	FPAR_T213	FPAR_T213	+	50ΩIT
W15	FPAR_T214	FPAR_T214	+	50ΩIT
W16	FPAR_T215	FPAR_T215	+	50ΩIT
W17	FPAR_T216	FPAR_T216	+	50ΩIT
W18	FPAR_T217	FPAR_T217	+	50ΩIT
W19	FPAR_T218	FPAR_T218	+	50ΩIT
W20	FPAR_T219	FPAR_T219	+	50ΩIT
W21	FPAR_T220	FPAR_T220	+	50ΩIT
W22	FPAR_T221	FPAR_T221	+	50ΩIT
W23	FPAR_T222	FPAR_T222	+	50ΩIT
W24	FPAR_T223	FPAR_T223	+	50ΩIT
W25	FPAR_T224	FPAR_T224	+	50ΩIT
W26	FPAR_T225	FPAR_T225	+	50ΩIT
W27	FPAR_T226	FPAR_T226	+	50ΩIT
W28	FPAR_T227	FPAR_T227	+	50ΩIT
W29	FPAR_T228	FPAR_T228	+	50ΩIT
W30	FPAR_T229	FPAR_T229	+	50ΩIT
W31	FPAR_T230	FPAR_T230	+	50ΩIT
W32	FPAR_T231	FPAR_T231	+	50ΩIT
W33	FPAR_T232	FPAR_T232	+	50ΩIT
W34	FPAR_T233	FPAR_T233	+	50ΩIT
W35	FPAR_T234	FPAR_T234	+	50ΩIT
W36	FPAR_T235	FPAR_T235	+	50ΩIT
W37	FPAR_T236	FPAR_T236	+	50ΩIT
W38	FPAR_T237	FPAR_T237	+	50ΩIT
W39	FPAR_T238	FPAR_T238	+	50ΩIT
W40	FPAR_T239	FPAR_T239	+	50ΩIT
W41	FPAR_T240	FPAR_T240	+	50ΩIT
W42	FPAR_T241	FPAR_T241	+	50ΩIT
W43	FPAR_T242	FPAR_T242	+	50ΩIT
W44	FPAR_T243	FPAR_T243	+	50ΩIT
W45	FPAR_T244	FPAR_T244	+	50ΩIT
W46	FPAR_T245	FPAR_T245	+	50ΩIT
W47	FPAR_T246	FPAR_T246	+	50ΩIT
W48	FPAR_T247	FPAR_T247	+	50ΩIT
W49	FPAR_T248	FPAR_T248	+	50ΩIT
W50	FPAR_T249	FPAR_T249	+	50ΩIT
W51	FPAR_T250	FPAR_T250	+	50ΩIT
W52	FPAR_T251	FPAR_T251	+	50ΩIT
W53	FPAR_T252	FPAR_T252	+	50ΩIT
W54	FPAR_T253	FPAR_T253	+	50ΩIT
W55	FPAR_T254	FPAR_T254	+	50ΩIT
W56	FPAR_T255	FPAR_T255	+	50ΩIT
W57	FPAR_T256	FPAR_T256	+	50ΩIT
W58	FPAR_T257	FPAR_T257	+	50ΩIT
W59	FPAR_T258	FPAR_T258	+	50ΩIT
W60	FPAR_T259	FPAR_T259	+	50ΩIT
W61	FPAR_T260	FPAR_T260	+	50ΩIT
W62	FPAR_T261	FPAR_T261	+	50ΩIT
W63	FPAR_T262	FPAR_T262	+	50ΩIT
W64	FPAR_T263	FPAR_T263	+	50ΩIT
W65	FPAR_T264	FPAR_T264	+	50ΩIT
W66	FPAR_T265	FPAR_T265	+	50ΩIT
W67	FPAR_T266	FPAR_T266	+	50ΩIT
W68	FPAR_T267	FPAR_T267	+	50ΩIT
W69	FPAR_T268	FPAR_T268	+	50ΩIT
W70	FPAR_T269	FPAR_T269	+	50ΩIT
W71	FPAR_T270	FPAR_T270	+	50ΩIT
W72	FPAR_T271	FPAR_T271	+	50ΩIT
W73	FPAR_T272	FPAR_T272	+	50ΩIT
W74	FPAR_T273	FPAR_T273	+	50ΩIT
W75	FPAR_T274	FPAR_T274	+	50ΩIT
W76	FPAR_T275	FPAR_T275	+	50ΩIT
W77	FPAR_T276	FPAR_T276	+	50ΩIT
W78	FPAR_T277	FPAR_T277	+	50ΩIT
W79	FPAR_T278	FPAR_T278	+	50ΩIT
W80	FPAR_T279	FPAR_T279	+	50ΩIT
W81	FPAR_T280	FPAR_T280	+	50ΩIT

Net Name	MIN_WIDTH	VOLTAGE	MAX_CURRENT
IN GP000_DVI_HPD			
IN GP000_DVI_HPD_B			
IN GP000_DVI_HPD_C			
IN IFPAB_ISET	12MIL		
IN IFPAB_PLIVID	12MIL	1.00V	0.136A
IN IFPAB_IQVDD	12MIL	3.3V	0.305A

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	TMD5 Interface

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA

NV_PN	600-11071-BASE-SCH
-------	--------------------

PCB REV	P1071-A01
---------	-----------


BOM REV	A
---------	---

--	--	--	--

PAGE	
DATE	01-APR-2010

--	--


DMS59 Connect



Net Name	DIFF_PAIR	CRITICAL	IMPEDANCE
DIFF_T0D0	DIFF_T0D0	I	50ohm
DIFF_T0D1	DIFF_T0D1	I	50ohm
DIFF_T0D2	DIFF_T0D2	I	50ohm
DIFF_T0D3	DIFF_T0D3	I	50ohm
DIFF_T0D4	DIFF_T0D4	I	50ohm
DIFF_T0D5	DIFF_T0D5	I	50ohm
DIFF_T0D6	DIFF_T0D6	I	50ohm
DIFF_T0D7	DIFF_T0D7	I	50ohm
DIFF_T0D8	DIFF_T0D8	I	50ohm
DIFF_T0D9	DIFF_T0D9	I	50ohm
DIFF_T0D10	DIFF_T0D10	I	50ohm
DIFF_T0D11	DIFF_T0D11	I	50ohm
DIFF_T0D12	DIFF_T0D12	I	50ohm
DIFF_T0D13	DIFF_T0D13	I	50ohm
DIFF_T0D14	DIFF_T0D14	I	50ohm
DIFF_T0D15	DIFF_T0D15	I	50ohm
DIFF_T0D16	DIFF_T0D16	I	50ohm
DIFF_T0D17	DIFF_T0D17	I	50ohm
DIFF_T0D18	DIFF_T0D18	I	50ohm
DIFF_T0D19	DIFF_T0D19	I	50ohm
DIFF_T0D20	DIFF_T0D20	I	50ohm
DIFF_T0D21	DIFF_T0D21	I	50ohm
DIFF_T0D22	DIFF_T0D22	I	50ohm
DIFF_T0D23	DIFF_T0D23	I	50ohm
DIFF_T0D24	DIFF_T0D24	I	50ohm
DIFF_T0D25	DIFF_T0D25	I	50ohm
DIFF_T0D26	DIFF_T0D26	I	50ohm
DIFF_T0D27	DIFF_T0D27	I	50ohm
DIFF_T0D28	DIFF_T0D28	I	50ohm
DIFF_T0D29	DIFF_T0D29	I	50ohm
DIFF_T0D30	DIFF_T0D30	I	50ohm
DIFF_T0D31	DIFF_T0D31	I	50ohm
DIFF_T0D32	DIFF_T0D32	I	50ohm
DIFF_T0D33	DIFF_T0D33	I	50ohm
DIFF_T0D34	DIFF_T0D34	I	50ohm
DIFF_T0D35	DIFF_T0D35	I	50ohm
DIFF_T0D36	DIFF_T0D36	I	50ohm
DIFF_T0D37	DIFF_T0D37	I	50ohm
DIFF_T0D38	DIFF_T0D38	I	50ohm
DIFF_T0D39	DIFF_T0D39	I	50ohm
DIFF_T0D40	DIFF_T0D40	I	50ohm
DIFF_T0D41	DIFF_T0D41	I	50ohm
DIFF_T0D42	DIFF_T0D42	I	50ohm
DIFF_T0D43	DIFF_T0D43	I	50ohm
DIFF_T0D44	DIFF_T0D44	I	50ohm
DIFF_T0D45	DIFF_T0D45	I	50ohm
DIFF_T0D46	DIFF_T0D46	I	50ohm
DIFF_T0D47	DIFF_T0D47	I	50ohm
DIFF_T0D48	DIFF_T0D48	I	50ohm
DIFF_T0D49	DIFF_T0D49	I	50ohm
DIFF_T0D50	DIFF_T0D50	I	50ohm
DIFF_T0D51	DIFF_T0D51	I	50ohm
DIFF_T0D52	DIFF_T0D52	I	50ohm
DIFF_T0D53	DIFF_T0D53	I	50ohm
DIFF_T0D54	DIFF_T0D54	I	50ohm
DIFF_T0D55	DIFF_T0D55	I	50ohm
DIFF_T0D56	DIFF_T0D56	I	50ohm
DIFF_T0D57	DIFF_T0D57	I	50ohm
DIFF_T0D58	DIFF_T0D58	I	50ohm
DIFF_T0D59	DIFF_T0D59	I	50ohm
DIFF_T0D60	DIFF_T0D60	I	50ohm
DIFF_T0D61	DIFF_T0D61	I	50ohm
DIFF_T0D62	DIFF_T0D62	I	50ohm
DIFF_T0D63	DIFF_T0D63	I	50ohm
DIFF_T0D64	DIFF_T0D64	I	50ohm
DIFF_T0D65	DIFF_T0D65	I	50ohm
DIFF_T0D66	DIFF_T0D66	I	50ohm
DIFF_T0D67	DIFF_T0D67	I	50ohm
DIFF_T0D68	DIFF_T0D68	I	50ohm
DIFF_T0D69	DIFF_T0D69	I	50ohm
DIFF_T0D70	DIFF_T0D70	I	50ohm
DIFF_T0D71	DIFF_T0D71	I	50ohm
DIFF_T0D72	DIFF_T0D72	I	50ohm
DIFF_T0D73	DIFF_T0D73	I	50ohm
DIFF_T0D74	DIFF_T0D74	I	50ohm
DIFF_T0D75	DIFF_T0D75	I	50ohm
DIFF_T0D76	DIFF_T0D76	I	50ohm
DIFF_T0D77	DIFF_T0D77	I	50ohm
DIFF_T0D78	DIFF_T0D78	I	50ohm
DIFF_T0D79	DIFF_T0D79	I	50ohm
DIFF_T0D80	DIFF_T0D80	I	50ohm
DIFF_T0D81	DIFF_T0D81	I	50ohm
DIFF_T0D82	DIFF_T0D82	I	50ohm
DIFF_T0D83	DIFF_T0D83	I	50ohm
DIFF_T0D84	DIFF_T0D84	I	50ohm
DIFF_T0D85	DIFF_T0D85	I	50ohm
DIFF_T0D86	DIFF_T0D86	I	50ohm
DIFF_T0D87	DIFF_T0D87	I	50ohm
DIFF_T0D88	DIFF_T0D88	I	50ohm
DIFF_T0D89	DIFF_T0D89	I	50ohm
DIFF_T0D90	DIFF_T0D90	I	50ohm
DIFF_T0D91	DIFF_T0D91	I	50ohm
DIFF_T0D92	DIFF_T0D92	I	50ohm
DIFF_T0D93	DIFF_T0D93	I	50ohm
DIFF_T0D94	DIFF_T0D94	I	50ohm
DIFF_T0D95	DIFF_T0D95	I	50ohm
DIFF_T0D96	DIFF_T0D96	I	50ohm
DIFF_T0D97	DIFF_T0D97	I	50ohm
DIFF_T0D98	DIFF_T0D98	I	50ohm
DIFF_T0D99	DIFF_T0D99	I	50ohm
DIFF_T0D100	DIFF_T0D100	I	50ohm

Net Name	MIN_WIDTH	VOLTAGE	MAX_CURRENT
DIFF_T0D0	0.1mm	1.5V	0.1A
DIFF_T0D1	0.1mm	1.5V	0.1A
DIFF_T0D2	0.1mm	1.5V	0.1A
DIFF_T0D3	0.1mm	1.5V	0.1A
DIFF_T0D4	0.1mm	1.5V	0.1A
DIFF_T0D5	0.1mm	1.5V	0.1A
DIFF_T0D6	0.1mm	1.5V	0.1A
DIFF_T0D7	0.1mm	1.5V	0.1A
DIFF_T0D8	0.1mm	1.5V	0.1A
DIFF_T0D9	0.1mm	1.5V	0.1A
DIFF_T0D10	0.1mm	1.5V	0.1A
DIFF_T0D11	0.1mm	1.5V	0.1A
DIFF_T0D12	0.1mm	1.5V	0.1A
DIFF_T0D13	0.1mm	1.5V	0.1A
DIFF_T0D14	0.1mm	1.5V	0.1A
DIFF_T0D15	0.1mm	1.5V	0.1A
DIFF_T0D16	0.1mm	1.5V	0.1A
DIFF_T0D17	0.1mm	1.5V	0.1A
DIFF_T0D18	0.1mm	1.5V	0.1A
DIFF_T0D19	0.1mm	1.5V	0.1A
DIFF_T0D20	0.1mm	1.5V	0.1A
DIFF_T0D21	0.1mm	1.5V	0.1A
DIFF_T0D22	0.1mm	1.5V	0.1A
DIFF_T0D23	0.1mm	1.5V	0.1A
DIFF_T0D24	0.1mm	1.5V	0.1A
DIFF_T0D25	0.1mm	1.5V	0.1A
DIFF_T0D26	0.1mm	1.5V	0.1A
DIFF_T0D27	0.1mm	1.5V	0.1A
DIFF_T0D28	0.1mm	1.5V	0.1A
DIFF_T0D29	0.1mm	1.5V	0.1A
DIFF_T0D30	0.1mm	1.5V	0.1A
DIFF_T0D31	0.1mm	1.5V	0.1A
DIFF_T0D32	0.1mm	1.5V	0.1A
DIFF_T0D33	0.1mm	1.5V	0.1A
DIFF_T0D34	0.1mm	1.5V	0.1A
DIFF_T0D35	0.1mm	1.5V	0.1A
DIFF_T0D36	0.1mm	1.5V	0.1A
DIFF_T0D37	0.1mm	1.5V	0.1A
DIFF_T0D38	0.1mm	1.5V	0.1A
DIFF_T0D39	0.1mm	1.5V	0.1A
DIFF_T0D40	0.1mm	1.5V	0.1A
DIFF_T0D41	0.1mm	1.5V	0.1A
DIFF_T0D42	0.1mm	1.5V	0.1A
DIFF_T0D43	0.1mm	1.5V	0.1A
DIFF_T0D44	0.1mm	1.5V	0.1A
DIFF_T0D45	0.1mm	1.5V	0.1A
DIFF_T0D46	0.1mm	1.5V	0.1A
DIFF_T0D47	0.1mm	1.5V	0.1A
DIFF_T0D48	0.1mm	1.5V	0.1A
DIFF_T0D49	0.1mm	1.5V	0.1A
DIFF_T0D50	0.1mm	1.5V	0.1A
DIFF_T0D51	0.1mm	1.5V	0.1A
DIFF_T0D52	0.1mm	1.5V	0.1A
DIFF_T0D53	0.1mm	1.5V	0.1A
DIFF_T0D54	0.1mm	1.5V	0.1A
DIFF_T0D55	0.1mm	1.5V	0.1A
DIFF_T0D56	0.1mm	1.5V	0.1A
DIFF_T0D57	0.1mm	1.5V	0.1A
DIFF_T0D58	0.1mm	1.5V	0.1A
DIFF_T0D59	0.1mm	1.5V	0.1A
DIFF_T0D60	0.1mm	1.5V	0.1A
DIFF_T0D61	0.1mm	1.5V	0.1A
DIFF_T0D62	0.1mm	1.5V	0.1A
DIFF_T0D63	0.1mm	1.5V	0.1A
DIFF_T0D64	0.1mm	1.5V	0.1A
DIFF_T0D65	0.1mm	1.5V	0.1A
DIFF_T0D66	0.1mm	1.5V	0.1A
DIFF_T0D67	0.1mm	1.5V	0.1A
DIFF_T0D68	0.1mm	1.5V	0.1A
DIFF_T0D69	0.1mm	1.5V	0.1A
DIFF_T0D70	0.1mm	1.5V	0.1A
DIFF_T0D71	0.1mm	1.5V	0.1A
DIFF_T0D72	0.1mm	1.5V	0.1A
DIFF_T0D73	0.1mm	1.5V	0.1A
DIFF_T0D74	0.1mm	1.5V	0.1A
DIFF_T0D75	0.1mm	1.5V	0.1A
DIFF_T0D76	0.1mm	1.5V	0.1A
DIFF_T0D77	0.1mm	1.5V	0.1A
DIFF_T0D78	0.1mm	1.5V	0.1A
DIFF_T0D79	0.1mm	1.5V	0.1A
DIFF_T0D80	0.1mm	1.5V	0.1A
DIFF_T0D81	0.1mm	1.5V	0.1A
DIFF_T0D82	0.1mm	1.5V	0.1A
DIFF_T0D83	0.1mm	1.5V	0.1A
DIFF_T0D84	0.1mm	1.5V	0.1A
DIFF_T0D85	0.1mm	1.5V	0.1A
DIFF_T0D86	0.1mm	1.5V	0.1A
DIFF_T0D87	0.1mm	1.5V	0.1A
DIFF_T0D88	0.1mm	1.5V	0.1A
DIFF_T0D89	0.1mm	1.5V	0.1A
DIFF_T0D90	0.1mm	1.5V	0.1A
DIFF_T0D91	0.1mm	1.5V	0.1A
DIFF_T0D92	0.1mm	1.5V	0.1A
DIFF_T0D93	0.1mm	1.5V	0.1A
DIFF_T0D94	0.1mm	1.5V	0.1A
DIFF_T0D95	0.1mm	1.5V	0.1A
DIFF_T0D96	0.1mm	1.5V	0.1A
DIFF_T0D97	0.1mm	1.5V	0.1A
DIFF_T0D98	0.1mm	1.5V	0.1A
DIFF_T0D99	0.1mm	1.5V	0.1A
DIFF_T0D100	0.1mm	1.5V	0.1A

Unused Interfaces, NVVDD Decoupling



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY; COMMON & NO-STUFF ASSEMBLY NOTES AND BOARD PRINT
PAGE DETAIL	Unused Interfaces, NVVDD Decoupling

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA

NV_PN

600-11071-BASE-SCH

PCB REV

P107F-R01

BOB REV

A

PAGE


1

DATE

01-APR-2010



XTAL, ROM, JTAG, Misc



Net Name		DIFF_PAIR	CRITICAL	IMPEDANCE
IN	XTAL_IN		1	50OHM
IN	XTAL_OUT		1	50OHM
Net Name		MIN_WIDTH	VOLTAGE	MAX_CURRENT
IN	XTAL_SQIN			
IN	TRIMENIN	1.00M		
IN	TRIMENOUT			
IN	JTAG_TCK			
IN	JTAG_TMS			
IN	JTAG_TDI			
IN	JTAG_TDO			
IN	JTAG_RESET			
IN	STRAP_RESET0			
IN	STRAP_RESET1			
IN	SDIO_SCLK			
IN	SDIO_SCLK_B			
IN	SDIO_SCLK_B1			
IN	SDIO_SCLK_B2			
IN	SDIO_SCLK_B3			
IN	SDIO_SCLK_B4			
IN	SDIO_SCLK_B5			
IN	SDIO_SCLK_B6			
IN	SDIO_SCLK_B7			
IN	SDIO_SCLK_B8			
IN	SDIO_SCLK_B9			
IN	SDIO_SCLK_B10			
IN	SDIO_SCLK_B11			
IN	SDIO_SCLK_B12			
IN	SDIO_SCLK_B13			
IN	SDIO_SCLK_B14			
IN	SDIO_SCLK_B15			
IN	SDIO_SCLK_B16			
IN	SDIO_SCLK_B17			
IN	SDIO_SCLK_B18			
IN	SDIO_SCLK_B19			
IN	SDIO_SCLK_B20			
IN	SDIO_SCLK_B21			
IN	SDIO_SCLK_B22			
IN	SDIO_SCLK_B23			
IN	SDIO_SCLK_B24			
IN	SDIO_SCLK_B25			
IN	SDIO_SCLK_B26			
IN	SDIO_SCLK_B27			
IN	SDIO_SCLK_B28			
IN	SDIO_SCLK_B29			
IN	SDIO_SCLK_B30			
IN	SDIO_SCLK_B31			
IN	SDIO_SCLK_B32			
IN	SDIO_SCLK_B33			
IN	SDIO_SCLK_B34			
IN	SDIO_SCLK_B35			
IN	SDIO_SCLK_B36			
IN	SDIO_SCLK_B37			
IN	SDIO_SCLK_B38			
IN	SDIO_SCLK_B39			
IN	SDIO_SCLK_B40			
IN	SDIO_SCLK_B41			
IN	SDIO_SCLK_B42			
IN	SDIO_SCLK_B43			
IN	SDIO_SCLK_B44			
IN	SDIO_SCLK_B45			
IN	SDIO_SCLK_B46			
IN	SDIO_SCLK_B47			
IN	SDIO_SCLK_B48			
IN	SDIO_SCLK_B49			
IN	SDIO_SCLK_B50			
IN	SDIO_SCLK_B51			
IN	SDIO_SCLK_B52			
IN	SDIO_SCLK_B53			
IN	SDIO_SCLK_B54			
IN	SDIO_SCLK_B55			
IN	SDIO_SCLK_B56			
IN	SDIO_SCLK_B57			
IN	SDIO_SCLK_B58			
IN	SDIO_SCLK_B59			
IN	SDIO_SCLK_B60			
IN	SDIO_SCLK_B61			
IN	SDIO_SCLK_B62			
IN	SDIO_SCLK_B63			
IN	SDIO_SCLK_B64			
IN	SDIO_SCLK_B65			
IN	SDIO_SCLK_B66			
IN	SDIO_SCLK_B67			
IN	SDIO_SCLK_B68			
IN	SDIO_SCLK_B69			
IN	SDIO_SCLK_B70			
IN	SDIO_SCLK_B71			
IN	SDIO_SCLK_B72			
IN	SDIO_SCLK_B73			
IN	SDIO_SCLK_B74			
IN	SDIO_SCLK_B75			
IN	SDIO_SCLK_B76			
IN	SDIO_SCLK_B77			
IN	SDIO_SCLK_B78			
IN	SDIO_SCLK_B79			
IN	SDIO_SCLK_B80			
IN	SDIO_SCLK_B81			
IN	SDIO_SCLK_B82			

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	XTAL, ROM, JTAG, MISC

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA

NV_PN	600-11071-BASE-SCH
-------	--------------------

PCB REV	P1071-A01
---------	-----------




BOM REV	A
---------	---

PAGE	
DATE	01-APR-2010

--	--

Straps, Thermal, Mechanical

Net Name	MIN_WIDTH	VOLTAGE	MAX_CURRENT
IN	GPIO16, FAN_0		
IN	GPIO16, FAN_ADJ		
IN	GPIO16, FAN_C		
IN	GPIO16, FAN_L		



~~GF108 Straps~~

Bit Signal

Values

03

RANCFQ[0]

0

Disable

0000

0000

03

RANCFQ[0]

1

Enable

0001

0001

03

RANCFQ[1]

0

Disable

0010

0010

03

RANCFQ[1]

1

Enable

0011

0011

03

RANCFQ[2]

0

Disable

0100

0100

03

RANCFQ[2]

1

Enable

0101

0101

03

RANCFQ[3]

0

Disable

0110

0110

03

RANCFQ[3]

1

Enable

0111

0111

03

RSQ[0]

0

Disable

1000

1000

03

RSQ[0]

1

Enable

1001

1001

03

RSQ[1]

0

Disable

1010

1010

03

RSQ[1]

1

Enable

1011

1011

03

RSQ[2]

0

Disable

1100

1100

03

RSQ[2]

1

Enable

1101

1101

03

RSQ[3]

0

Disable

1110

1110

03

RSQ[3]

1

Enable

1111

1111

03

RSQ[4]

0

Disable

03

RSQ[4]

1

Enable

03

RSQ[5]

0

Disable

03

RSQ[5]

1

Enable

03

RSQ[6]

0

Disable

03

RSQ[6]

1

Enable

03

RSQ[7]

0

Disable

03

RSQ[7]

1

Enable

03

RSQ[8]

0

Disable

03

RSQ[8]

1

Enable

03

RSQ[9]

0

Disable

03

RSQ[9]

1

Enable

03

RSQ[10]

0

Disable

03

RSQ[10]

1

Enable

03

RSQ[11]

0

Disable

03

RSQ[11]

1

Enable

03

RSQ[12]

0

Disable

03

RSQ[12]

1

Enable

03

RSQ[13]

0

Disable

03

RSQ[13]

1

Enable

03

RSQ[14]

0

Disable

03

RSQ[14]

1

Enable

03

RSQ[15]

0

Disable

03

RSQ[15]

1

Enable

03

RSQ[16]

0

Disable

03

RSQ[16]

1

Enable

03

RSQ[17]

0

Disable

03

RSQ[17]

1

Enable

03

RSQ[18]

0

Disable

03

RSQ[18]

1

Enable

03

RSQ[19]

0

Disable

03

RSQ[19]

1

Enable

03

RSQ[20]

0

Disable

03

RSQ[20]

1

Enable

03

RSQ[21]

0

Disable

03

RSQ[21]

1

Enable

03

RSQ[22]

0

Disable

03

RSQ[22]

1

Enable

03

RSQ[23]

0

Disable

03

RSQ[23]

1

Enable

03

RSQ[24]

0

Disable

03

RSQ[24]

1

Enable

03

RSQ[25]

0

Disable

03

RSQ[25]

1

Enable

03

RSQ[26]

0

Disable

03

RSQ[26]

1

Enable

03

RSQ[27]

0

Disable

03

RSQ[27]

1

Enable

03

RSQ[28]

0

Disable

03

RSQ[28]

1

Enable

03

RSQ[29]

0

Disable

03

RSQ[29]

1

Enable

03

RSQ[30]

0

Disable

03

RSQ[30]

1

Enable

03

RSQ[31]

0

Disable

03

RSQ[31]

1

Enable

03

RSQ[32]

0

Disable

03

RSQ[32]

1

Enable

03

RSQ[33]

0

Disable

03

RSQ[33]

1

Enable

03

RSQ[34]

0

Disable

03

RSQ[34]

1

Enable

03

RSQ[35]

0

Disable

03

RSQ[35]

1

Enable

03

RSQ[36]

0

Disable

03

RSQ[36]

1

Enable

03

RSQ[37]

0

Disable

03

RSQ[37]

1

Enable

03

RSQ[38]

0

Disable

03

RSQ[38]

1

Enable

03

RSQ[39]

0

Disable

03

RSQ[39]

1

Enable

03

RSQ[40]

0

Disable

03

RSQ[40]

1

Enable

03

RSQ[41]

0

Disable

03

RSQ[41]

1

Enable

03

RSQ[42]

0

Disable

03

RSQ[42]

1

Enable

03

RSQ[43]

0

Disable

03

RSQ[43]

1

Enable

03

RSQ[44]

0

Disable

03

RSQ[44]

1

Enable

03

RSQ[45]

0

Disable

03

RSQ[45]

1

Enable

03

RSQ[46]

0

Disable

03

RSQ[46]

1

Enable

03

RSQ[47]

0

Disable

03

RSQ[47]

1

Enable

03

RSQ[48]

0

Disable

03

RSQ[48]

1

Enable

03

RSQ[49]

0

Disable

03

RSQ[49]

1

Enable

03

RSQ[50]

0

Disable

03

RSQ[50]

1

Enable

03

RSQ[51]

0

Disable

03

RSQ[51]

1

Enable

03

RSQ[52]

0

Disable

03

RSQ[52]

1

Enable

03

RSQ[53]

0

Disable

03

RSQ[53]

1

Enable

03

RSQ[54]

0

Disable

03

RSQ[54]

1

Enable

03

RSQ[55]

0

Disable

03

RSQ[55]

1

Enable

03

RSQ[56]

0

Disable

03

RSQ[56]

1

Enable

03

RSQ[57]

0

Disable

03

RSQ[57]

1

Enable

03

RSQ[58]

0

Disable

03

RSQ[58]

1

Enable

03

RSQ[59]

0

Disable

03

RSQ[59]

1

Enable

03

RSQ[60]

0

Disable

03

RSQ[60]

1

Enable

03

RSQ[61]

0

Disable

03

RSQ[61]

1

Enable

03

RSQ[62]

0

Disable

03

RSQ[62]

1

Enable

03

RSQ[63]

0

Disable

03

RSQ[63]

1

Enable

03

RSQ[64]

0

Disable

03

RSQ[64]

1

Enable

03

RSQ[65]

0

Disable

03

RSQ[65]

1

Enable

03

RSQ[66]

0

Disable

03

RSQ[66]

1

Enable

03

RSQ[67]

0

Disable

03

RSQ[67]

1

Enable

03

RSQ[68]

0

Disable

03

RSQ[68]

1

Enable

03

RSQ[69]

0

Disable

03

RSQ[69]

1

Enable

03

RSQ[70]

0

Disable

03

RSQ[70]

1

Enable

03

RSQ[71]

0

Disable

03

RSQ[71]

1

Enable

03

RSQ[72]

0

Disable

03

RSQ[72]

1

Enable

03

RSQ[73]

0

Disable

03

RSQ[73]

1

Enable

03

RSQ[74]

0

Disable

03

RSQ[74]

1

Enable

03

RSQ[75]

0

Disable

03

RSQ[75]

1

Enable

03

RSQ[76]

0

Disable

03

RSQ[76]

1

Enable

03

RSQ[77]

0

Disable

03

RSQ[77]

1

Enable

03

RSQ[78]

0

Disable

03

RSQ[78]

1

Enable

03

RSQ[79]

0

Disable

03

RSQ[79]

1

Enable

03

RSQ[80]

0

Disable

03

RSQ[80]

1

Enable

03

RSQ[81]

0

Disable

03

RSQ[81]

1

Enable

03

RSQ[82]

0

Disable

03

RSQ[82]

1

Enable

03

RSQ[83]

0

Disable

03

RSQ[83]

1

Enable

03

RSQ[84]

0

Disable

03

RSQ[84]

1

Enable

03

RSQ[85]

0

Disable

03

RSQ[85]

1

Enable

03

RSQ[86]

0

Disable

03

RSQ[86]

1

Enable

03

RSQ[87]

0

Disable

03

RSQ[87]

1

Enable

03

RSQ[88]

0

Disable

03

RSQ[88]

1

Enable

03

RSQ[89]

0

Disable

03

RSQ[89]

1

Enable

03

RSQ[90]

0

Disable

03

RSQ[90]

1

Enable

03

RSQ[91]

0

Disable

03

RSQ[91]

1

Enable

03

RSQ[92]

0

Disable

03

RSQ[92]

1

Enable

03

RSQ[93]

0

Disable

03

RSQ[93]

1

Enable

03

RSQ[94]

0

Disable

03

RSQ[94]

1

Enable

03

RSQ[95]

0

Disable

03

RSQ[95]

1

Enable

03

RSQ[96]

0

Disable

03

RSQ[96]

1

Enable

03

RSQ[97]

0

Disable

03

RSQ[97]

1

Enable

03

RSQ[98]

0

Disable

03

RSQ[98]

1

Enable

03

RSQ[99]

0

Disable

03

RSQ[99]

1

Enable

03

RSQ[100]

0

Disable

03

RSQ[100]

1

Enable

03

RSQ[101]

0

Disable

03

RSQ[101]

1

Enable

03

RSQ[102]

0

Disable

03

RSQ[102]

1

Enable

03

RSQ[103]

0

Disable

03

RSQ[103]

1

Enable

03

RSQ[104]

0

Disable

03

RSQ[104]

1

Enable

03

RSQ[105]

0

Disable

03

RSQ[105]

1

Enable

03

RSQ[106]

0

Disable

03

RSQ[106]

1

Enable

03

RSQ[107]

0

Disable

03

RSQ[107]

1

Enable

03

RSQ[108]

0

Disable

03

RSQ[108]

1

Enable

03

RSQ[109]

0

Disable

03

RSQ[109]

1

Enable

03

RSQ[110]

0

Disable

03

RSQ[110]

1

Enable

03

RSQ[111]

0

Disable

03

RSQ[111]

1

Enable

03

RSQ[112]

0

Disable

03

RSQ[112]

1

Enable

03

RSQ[113]

0

Disable

03

RSQ[113]

1

Enable

03

RSQ[114]

0

Disable

03

RSQ[114]

1

Enable

03

RSQ[115]

0

Disable

03

RSQ[115]

1

Enable

03

RSQ[116]

0

Disable

03

RSQ[116]

1

Enable

03

RSQ[117]

0




Disable

03

RSQ[117]

1

Enable</



ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	Straps, Thermal, Mechanical

NVIDIA CORPORATION





2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA




NV_PN	600-11071-BASE-SCH		
PCB REV	P1071-AD1	PAGE	
BOM REV	A	DATE	01-APR-2010

ALL INDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. INDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


Power Supply I: Misc Power, Thermal Shutdown




	Net Name	MIN_WIDTH	VOLTAGE	MAX_CURRENT
	1681 THERM_32A000V0			
16.1N	1682 SPON_THERM_OSDRT			
	1683 THERM_P			
	1684 THERM_P			
	1685 THERM_N			
16.1N	1686 D15_E8ST			
	1687 D15_E8ST			
8.0N	1688 PEK_E8ST			
	1689 D15_E8STRT			
	1690 PEK_E8ST			
	1691 PEK_E8ST			
	1692 PEK_E8ST			
	1693 PEK_E8ST			
	1694 PEK_E8ST			
	1695 PEK_E8ST			
	1696 PEK_E8ST			
	1697 PEK_E8ST			
	1698 PEK_E8ST			
	1699 PEK_E8ST			
	1700 PEK_E8ST			
	1701 PEK_E8ST			
	1702 PEK_E8ST			
	1703 PEK_E8ST			
	1704 PEK_E8ST			
	1705 PEK_E8ST			
	1706 PEK_E8ST			
	1707 PEK_E8ST			
	1708 PEK_E8ST			
	1709 PEK_E8ST			
	1710 PEK_E8ST			
	1711 PEK_E8ST			
	1712 PEK_E8ST			
	1713 PEK_E8ST			
	1714 PEK_E8ST			
	1715 PEK_E8ST			
	1716 PEK_E8ST			
	1717 PEK_E8ST			
	1718 PEK_E8ST			
	1719 PEK_E8ST			
	1720 PEK_E8ST			
	1721 PEK_E8ST			
	1722 PEK_E8ST			
	1723 PEK_E8ST			
	1724 PEK_E8ST			
	1725 PEK_E8ST			
	1726 PEK_E8ST			
	1727 PEK_E8ST			
	1728 PEK_E8ST			
	1729 PEK_E8ST			
	1730 PEK_E8ST			
	1731 PEK_E8ST			
	1732 PEK_E8ST			
	1733 PEK_E8ST			
	1734 PEK_E8ST			
	1735 PEK_E8ST			
	1736 PEK_E8ST			
	1737 PEK_E8ST			
	1738 PEK_E8ST			
	1739 PEK_E8ST			
	1740 PEK_E8ST			
	1741 PEK_E8ST			
	1742 PEK_E8ST			
	1743 PEK_E8ST			
	1744 PEK_E8ST			
	1745 PEK_E8ST			
	1746 PEK_E8ST			
	1747 PEK_E8ST			
	1748 PEK_E8ST			
	1749 PEK_E8ST			
	1750 PEK_E8ST			
	1751 PEK_E8ST			
	1752 PEK_E8ST			
	1753 PEK_E8ST			
	1754 PEK_E8ST			
	1755 PEK_E8ST			
	1756 PEK_E8ST			
	1757 PEK_E8ST			
	1758 PEK_E8ST			
	1759 PEK_E8ST			
	1760 PEK_E8ST			
	1761 PEK_E8ST			
	1762 PEK_E8ST			
	1763 PEK_E8ST			
	1764 PEK_E8ST			
	1765 PEK_E8ST			
	1766 PEK_E8ST			
	1767 PEK_E8ST			
	1768 PEK_E8ST			
	1769 PEK_E8ST			
	1770 PEK_E8ST			
	1771 PEK_E8ST			
	1772 PEK_E8ST			
	1773 PEK_E8ST			
	1774 PEK_E8ST			
	1775 PEK_E8ST			
	1776 PEK_E8ST			
	1777 PEK_E8ST			
	1778 PEK_E8ST			
	1779 PEK_E8ST			
	1780 PEK_E8ST			
	1781 PEK_E8ST			
	1782 PEK_E8ST			
	1783 PEK_E8ST			
	1784 PEK_E8ST			
	1785 PEK_E8ST			
	1786 PEK_E8ST			
	1787 PEK_E8ST			
	1788 PEK_E8ST			
	1789 PEK_E8ST			
	1790 PEK_E8ST			
	1791 PEK_E8ST			
	1792 PEK_E8ST			
	1793 PEK_E8ST			
	1794 PEK_E8ST			
	1795 PEK_E8ST			
	1796 PEK_E8ST			
	1797 PEK_E8ST			
	1798 PEK_E8ST			
	1799 PEK_E8ST			
	1800 PEK_E8ST			
	1801 PEK_E8ST			
	1802 PEK_E8ST			
	1803 PEK_E8ST			
	1804 PEK_E8ST			
	1805 PEK_E8ST			
	1806 PEK_E8ST			
	1807 PEK_E8ST			
	1808 PEK_E8ST			
	1809 PEK_E8ST			
	1810 PEK_E8ST			
	1811 PEK_E8ST			
	1812 PEK_E8ST			
	1813 PEK_E8ST			
	1814 PEK_E8ST			
	1815 PEK_E8ST			
	1816 PEK_E8ST			
	1817 PEK_E8ST			
	1818 PEK_E8ST			
	1819 PEK_E8ST			
	1820 PEK_E8ST			
	1821 PEK_E8ST			
	1822 PEK_E8ST			
	1823 PEK_E8ST			
	1824 PEK_E8ST			
	1825 PEK_E8ST			
	1826 PEK_E8ST			
	1827 PEK_E8ST			
	1828 PEK_E8ST			
	1829 PEK_E8ST			
	1830 PEK_E8ST			
	1831 PEK_E8ST			
	1832 PEK_E8ST			
	1833 PEK_E8ST			
	1834 PEK_E8ST			
	1835 PEK_E8ST			
	1836 PEK_E8ST			
	1837 PEK_E8ST			
	1838 PEK_E8ST			
	1839 PEK_E8ST			
	1840 PEK_E8ST			
	1841 PEK_E8ST			
	1842 PEK_E8ST			
	1843 PEK_E8ST			
	1844 PEK_E8ST			
	1845 PEK_E8ST			
	1846 PEK_E8ST			
	1847 PEK_E8ST			
	1848 PEK_E8ST			
	1849 PEK_E8ST			
	1850 PEK_E8ST			
	1851 PEK_E8ST			
	1852 PEK_E8ST			
	1853 PEK_E8ST			
	1854 PEK_E8ST			
	1855 PEK_E8ST			
	1856 PEK_E8ST			
	1857 PEK_E8ST			
	1858 PEK_E8ST			
	1859 PEK_E8ST			
	1860 PEK_E8ST			
	1861 PEK_E8ST			
	1862 PEK_E8ST			
	1863 PEK_E8ST			
	1864 PEK_E8ST			
	1865 PEK_E8ST			
	1866 PEK_E8ST			
	1867 PEK_E8ST			
	1868 PEK_E8ST			
	1869 PEK_E8ST			
	1870 PEK_E8ST			
	1871 PEK_E8ST			
	1872 PEK_E8ST			
	1873 PEK_E8ST			
	1874 PEK_E8ST			
	1875 PEK_E8ST			
	1876 PEK_E8ST			
	1877 PEK_E8ST			
	1878 PEK_E8ST			
	1879 PEK_E8ST			
	1880 PEK_E8ST			
	1881 PEK_E8ST			
	1882 PEK_E8ST			
	1883 PEK_E8ST			
	1884 PEK_E8ST			
	1885 PEK_E8ST			
	1886 PEK_E8ST			
	1887 PEK_E8ST			
	1888 PEK_E8ST			
	1889 PEK_E8ST			
	1890 PEK_E8ST			
	1891 PEK_E8ST			
	1892 PEK_E8ST			
	1893 PEK_E8ST			
	1894 PEK_E8ST			
	1895 PEK_E8ST			
	1896 PEK_E8ST			
	1897 PEK_E8ST			
	1898 PEK_E8ST			
	1899 PEK_E8ST			
	1900 PEK_E8ST			
	1901 PEK_E8ST			
	1902 PEK_E8ST			
	1903 PEK_E8ST			
	1904 PEK_E8ST			
	1905 PEK_E8ST			
	1906 PEK_E8ST			
	1907 PEK_E8ST			
	1908 PEK_E8ST			
	1909 PEK_E8ST			
	1910 PEK_E8ST			
	1911 PEK_E8ST			
	1912 PEK_E8ST			
	1913 PEK_E8ST			
	1914 PEK_E8ST			
	1915 PEK_E8ST			
	1916 PEK_E8ST			
	1917 PEK_E8ST			
	1918 PEK_E8ST			
	1919 PEK_E8ST			
	1920 PEK_E8ST			
	1921 PEK_E8ST			
	1922 PEK_E8ST			
	1923 PEK_E8ST			
	1924 PEK_E8ST			
	1925 PEK_E8ST			
	1926 PEK_E8ST			
	1927 PEK_E8ST			
	1928 PEK_E8ST			
	1929 PEK_E8ST			
	1930 PEK_E8ST			
	1931 PEK_E8ST			
	1932 PEK_E8ST			
	1933 PEK_E8ST			
	1934 PEK_E8ST			
	1935 PEK_E8ST			
	1936 PEK_E8ST			
	1937 PEK_E8ST			
	1938 PEK_E8ST			
	1939 PEK_E8ST			
	1940 PEK_E8ST			
	1941 PEK_E8ST			
	1942 PEK_E8ST			
	1943 PEK_E8ST			
	1944 PEK_E8ST			
	1945 PEK_E8ST			
	1946 PEK_E8ST			
	1947 PEK_E8ST			
	1948 PEK_E8ST			
	1949 PEK_E8ST			
	1950 PEK_E8ST			
	1951 PEK_E8ST			
	1952 PEK_E8ST			
	1953 PEK_E8ST			
	1954 PEK_E8ST			
	1955 PEK_E8ST			
	1956 PEK_E8ST			
	1957 PEK_E8ST			
	1958 PEK_E8ST			
	1959 PEK_E8ST			
	1960 PEK_E8ST			
	1961 PEK_E8ST			
	1962 PEK_E8ST			
	1963 PEK_E8ST			
	1964 PEK_E8ST			
	1965 PEK_E8ST			
	1966 PEK_E8ST			
	1967 PEK_E8ST			
	1968 PEK_E8ST			
	1969 PEK_E8ST			
	1970 PEK_E8ST			
	1971 PEK_E8ST			
	1972 PEK_E8ST			
	1973 PEK_E8ST			
	1974 PEK_E8ST			
	1975 PEK_E8ST			
	1976 PEK_E8ST			
	1977 PEK_E8ST			
	1978 PEK_E8ST			
	1979 PEK_E8ST			
	1980 PEK_E8ST			
	1981 PEK_E8ST			
	1982 PEK_E8ST			
	1983 PEK_E8ST			
	1984 PEK_E8ST			
	1985 PEK_E8ST			
	1986 PEK_E8ST			
	1987 PEK_E8ST			
	1988 PEK_E8ST			
	1989 PEK_E8ST			
	1990 PEK_E8ST			
	1991 PEK_E8ST			
	1992 PEK_E8ST			
	1993 PEK_E8ST			
	1994 PEK_E8ST			
	1995 PEK_E8ST			
	1996 PEK_E8ST			
	1997 PEK_E8ST			
	1998 PEK_E8ST			
	1999 PEK_E8ST			
	2000 PEK_E8ST			
	2001 PEK_E8ST			
	2002 PEK_E8ST			
	2003 PEK_E8ST			
	2004 PEK_E8ST			
	2005 PEK_E8ST			
	2006 PEK_E8ST			
	2007 PEK_E8ST			
	2008 PEK_E8ST			
	2009 PEK_E8ST			
	2010 PEK_E8ST			
	2011 PEK_E8ST			
	2012 PEK_E8ST			
	2013 PEK_E8ST			
	2014 PEK_E8ST			
	2015 PEK_E8ST			
	2016 PEK_E8ST			
	2017 PEK_E8ST			
	2018 PEK_E8ST			
	2019 PEK_E8ST			
	2020 PEK_E8ST			
	2021 PEK_E8ST			
	2022 PEK_E8ST			
	2023 PEK_E8ST			
	2024 PEK_E8ST			
	2025 PEK_E8ST			
	2026 PEK_E8ST			
	2027 PEK_E8ST			
	2028 PEK_E8ST			
	2029 PEK_E8ST			
	2030 PEK_E8ST			
	2031 PEK_E8ST			
	2032 PEK_E8ST			
	2033 PEK_E8ST			
	2034 PEK_E8ST			
	2035 PEK_E8ST			
	2036 PEK_E8ST			
	2037 PEK_E8ST			
	2038 PEK_E8ST			
	2039 PEK_E8ST			
	2040 PEK_E8ST			
	2041 PEK_E8ST			
	2042 PEK_E8ST			
	20			





Top
Single Ended_Memory CMD
6.6929 mil
40 ohm +/- 10%




Int3
Single Ended_RGB
4.76377 mil
50 ohm +/- 10%




Bottom
Single Ended_Memory Data
3.937 mil
53 ohm +/- 10%




Top
Differential_PCIE BUS
3.94 / 4.72 mil
90 ohm +/- 10%



Int3
Differential_DVI
3.94 / 5.98 mil
90 ohm +/- 10%



Int3
Differential_Memory Clock
4.33 / 4.13 mil
80 ohm +/- 10%



Bottom
Differential_PCIE BUS
3.94 / 4.72 mil
90 ohm +/- 10%

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	Power Supply 1: Misc Power, Thermal Shutdown

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS AND OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION


2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



NV_PN	600-11071-BASE-SCH		
PCB REV	P1071-A01	PAGE	
BOM REV	A	DATE	01-APR-2010

Power Supply II: FBVDDQ

Net Name		MIN_WIDTH	VOLTAGE	MAX_CURRENT
PS	PS_FIBRO_VCC	10000		
PS	PS_FIBRO_EN	10000		
PS	PS_FIBRO_ENP	10000		
PS	PS_FIBRO_RST	10000		
PS	PS_FIBRO_RST0P	10000		
PS	PS_FIBRO_RST0P_0C	10000		
PS	PS_FIBRO_FB	10000		
PS	PS_FIBRO_FB_0C	10000		
PS	PS_FIBRO_CF_0C	10000		
PS	PS_FIBRO_VCC_0	10000		
PS	PS_FIBRO_VCC_0R	10000		
PS	PS_FIBRO_LG	10000		
PS	PS_FIBRO_DRIVE	10000		
PS	PS_FIBRO_SINKER	10000		
FIBRO0	FIBRO0	10000	1.20V	8.0A


$$+MVDD = 0.8 * (1 + (ER_{12} / ER_{13}))$$

FBVDDQ Power Sequencing

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



NV_PN	600-11071-BASE-SCH		
PCB REV	P1071-A01	PAGE	
BOM REV	A	DATE	01-APR-2010

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VARIATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	Power Supply II: FBVDDQ

[illegible]

ALL DATA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOOKS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, MATERIALS) ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. MATERIALS MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS, OR EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.