

P672: GT215-128bit, 32Mx32 GDDR5

DL-DVI, VGA, HDMI

Page 1: TABLE OF CONTENTS

Page 2: PCI EXPRESS INTERFACE, PEX_VDD DECOUPLING CAPS

Page 3: FBA MEMORY INTERFACE, GPU NVVDD & FBVDDQ DECOUPLING CAPS

Page 4: FBA 32Mx32 GDDR5 MEMORIES, FBA CLK TERMS

Page 5: FBA MEMORY FBVDDQ DECOUPLING CAPS

Page 6: FBC MEMORY INTERFACE

Page 7: FBC 32MX32 GDDR5 MEMORIES, FBC CLK TERMS

Page 8: FBC MEMORY FBVDDQ DECOUPLING CAPS

Page 9: DACA (PRIMARY DVI-I)

Page 10: DACB (SECONDARY VGA)

Page 11: TMDS LINK A/B: DVI-I (SOUTH)

Page 12: LINK C: HDMI (NORTH)

Page 13: LINK D (UNUSED)

Page 14: LINK E/F: (UNUSED)

Page 15: MIOA & MIOB (UNUSED)

Page 16: XTAL, MECHANICALS, THERMALS

Page 17: FAN CONTROL, THERMAL ALERT, GPIO, JTAG

Page 18: VBIOS ROM, INFOROM, STRAPPING OPTIONS

Page 19: 5V, DDC5V, IFP PLLVDD, IFP IOVDD, 3V3 FILTER, 12V FILTER

Page 20: FBVDDQ SINGLE PHASE SWITCHER, PEX_VDD LINEAR

Page 21: NVVDD DUAL PHASE SWITCHER

Page 22: BaseNet Report 1

Page 23: BaseNet Report 2

Page 24: CREFER Parts

PCB 4.0

| | | | |
|--------|--------|---------|---|
| 09/01 | change | PAGE 04 | FBA 32Mx32 GDDR5--Lower Half ----- x16 mode |
| Add | | PAGE 04 | FBA 32Mx32 GDDR5--Upper Half ----- x16 mode |
| change | | PAGE 04 | FBC 32Mx32 GDDR5--Lower Half ----- x16 mode |
| Add | | PAGE 07 | FBC 32Mx32 GDDR5--Upper Half ----- x16 mode |
| Add | | PAGE 05 | DECOUPLING CAP |
| Add | | PAGE 08 | DECOUPLING CAP |
| Add | | PAGE 17 | GPIO10_VREF_SEL |

PCB 4.1

| | | | |
|-------|-----|---------|---------------------------|
| 11/10 | Add | PAGE 20 | C2001,C2002 for EMI |
| 11/11 | Add | PAGE 20 | C2003,C2004,C2005 for EMI |

| REV | VARIANT | NVPN | ASSEMBLY |
|-----|-------------|--------------------|---|
| 0 | BASE | 600-10672-base-100 | BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL |
| 1 | SRU001 | 600-10672-0001-100 | GT215-400, 550/1375MHz, 512MB 32Mx16 BGA170 1800MHz GDDR5 DR-ANGANDOM |
| 2 | <UNDEFINED> | <UNDEFINED> | <UNDEFINED> |
| 3 | <UNDEFINED> | <UNDEFINED> | <UNDEFINED> |
| 4 | <UNDEFINED> | <UNDEFINED> | <UNDEFINED> |
| 5 | <UNDEFINED> | <UNDEFINED> | <UNDEFINED> |
| 6 | <UNDEFINED> | <UNDEFINED> | <UNDEFINED> |
| 7 | <UNDEFINED> | <UNDEFINED> | <UNDEFINED> |
| 8 | <UNDEFINED> | <UNDEFINED> | <UNDEFINED> |
| 9 | <UNDEFINED> | <UNDEFINED> | <UNDEFINED> |
| 10 | <UNDEFINED> | <UNDEFINED> | <UNDEFINED> |
| 11 | <UNDEFINED> | <UNDEFINED> | <UNDEFINED> |
| 12 | <UNDEFINED> | <UNDEFINED> | <UNDEFINED> |
| 13 | <UNDEFINED> | <UNDEFINED> | <UNDEFINED> |
| 14 | <UNDEFINED> | <UNDEFINED> | <UNDEFINED> |
| 15 | <UNDEFINED> | <UNDEFINED> | <UNDEFINED> |

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA

NV_PN

600-10672-base-100 A

ID

NAME


PAGE

DATE

01-JUL-2009





PEX x16 INTERFACE

[illegible]

| | | | |
|---|--|--|--|
| ASSEMBLY | | BASE LEVEL GENERIC SCHEMATIC ONLY. COMMON & NO. STUFF ASSEMBLY NOTES AND BOM NOT FINAL | |
| PCB ASSEMBLY | | PCB EXPRESS INTERFACE. PEK_VDD DECOUPLING CAPS | |
| REV. 001 | | REV. 001 | |
| ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGRAMS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN ERRORS AND/OR OMISSIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE, REGARDING THE MATERIALS OR OTHERWISE. NVIDIA EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE (ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS). | | NV_PJN 600-10672-base-100 A ID# PAGE 000001 01 JULY 2009 | |

MEMORY Partition A - GPU, FBVDD/Q & NVVDD DECOUPLING



| | |
|-------------|---|
| ASSEMBLY | BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL |
| PAGE DETAIL | FBA MEMORY INTERFACE, GPU NVVDD & FBVDDQ DECOUPLING CAPS |

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA






| | |
|-------|----------------------|
| NV_PN | 600-10672-base-100 A |
|-------|----------------------|

| | |
|------|------------------|
| ID | PAGE |
| NAME | DATE 01-JUL-2009 |



MEMORY Partition A --- Low Half



| G121x CMD MAP | | |
|---------------|---------|---------|
| | 0.31 | 32.63 |
| CM00 | A4_BA2 | |
| CM01 | AB1 | |
| CM02 | A2_BA0 | |
| CM03 | | CS1 |
| CM04 | | AB2 |
| CM05 | | A1_AB |
| CM06 | | CM2 |
| CM07 | AL_A11 | |
| CM08 | RS1 | RS2 |
| CM09 | BA2 | |
| CM10 | AL_BA1 | |
| CM11 | | AL_BA2 |
| CM12 | | CA2 |
| CM13 | | AL_A11 |
| CM14 | A7_AB | |
| CM15 | | AB_A1 |
| CM16 | | A2_BA0 |
| CM17 | | AL_A10 |
| CM18 | AL_A10 | |
| CM19 | | A7_AB |
| CM20 | CM2 | |
| CM21 | | A12_RFU |
| CM22 | A12_RFU | |
| CM23 | AL_BA2 | |
| CM24 | A1_AB | |
| CM25 | CM2 | |
| CM26 | WE1 | |
| CM27 | | WE1 |
| CM28 | | AL_BA3 |
| CM29 | | |
| CM30 | CA2 | |
| CM31 | | BA2 |



!!! Place all WCK termination inline instead at the memory near end (<50ps ~300MIL from DRAM pin) !!!



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



| | |
|-------|----------------------|
| NV_PN | 600-10672-base-100 A |
|-------|----------------------|


| | | | |
|------|--|------|-----------|
| ID | | PAGE | |
| NAME | | DATE | 01-JUL-20 |

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOW AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


MEMORY Partition A - Decoupling

Decoupling for FBA 0.31

Decoupling for FBA 32..63



MEMORY Partition C - GPU



NVIDIA CORPORATION


2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA

| | |
|-------|----------------------|
| NV_PN | 600-10672-base-100 A |
|-------|----------------------|


| | | | |
|------|--|------|-------------|
| ID | | PAGE | |
| NAME | | DATE | 01-JUL-2009 |

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VULNERABILITIES OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE OR INDUSTRY STANDARDS.



MEMORY Partition C --- Lower Half





| | 0_31 | 32_63 |
|-------|----------|----------|
| CMD0 | A8_BA2 | |
| CMD1 | ASP* | |
| CMD2 | A2_BA0 | |
| CMD3 | | CS* |
| CMD4 | | AB* |
| CMD5 | | AK* |
| CMD6 | | C1B2 |
| CMD7 | | |
| CMD8 | BS1* | BS1* |
| CMD9 | RAS* | |
| CMD10 | A5_BA1 | |
| CMD11 | | AA_BA2 |
| CMD12 | | CAS* |
| CMD13 | | AE_A11 |
| CMD14 | A7_A8 | |
| CMD15 | | AB_BA1 |
| CMD16 | | A2_BA4 |
| CMD17 | | A7_A8 |
| CMD18 | A9_A10 | |
| CMD19 | | |
| CMD20 | CHK* | |
| CMD21 | | A12_RFU* |
| CMD22 | A12_RFU* | |
| CMD23 | A3_BA3 | |
| CMD24 | A1_A9 | |
| CMD25 | CS* | |
| CMD26 | WE* | |
| CMD27 | | WE* |
| CMD28 | | A2_BA3 |
| CMD29 | CAS* | |
| CMD30 | | BA* |



Mirrored



!!! Place all WCK termination inline instead at the memory near end (<50ps ~300MIL from DRAM pin)!!



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



| | |
|-------|----------------------|
| NV_PN | 600-10672-base-100 A |
|-------|----------------------|


| | | | |
|------|--|------|-------------|
| ID | | PAGE | |
| NAME | | DATE | 01-JUL-2009 |

| | |
|--|---|
| | H |
|--|---|


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, RELEASED DOCUMENTS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

| | |
|-------------|---|
| ASSEMBLY | BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL |
| PAGE DETAIL | FBC 32MX32 GDDR5 MEMORIES, FBC CLK TERMS |


MEMORY PARTITION C DECOUPLING





Decoupling for FBC 0.31





Decoupling for FBC 32..63




Return path coupling GND/FBVDDQ for FBC




Mirrored



Primary Display (DACA), DVI-I (South)



DACA FILTER



| NET_NAME | NV_CRITICAL_NET | IMPEDANCE | MIN_LINE_WIDTH |
|--------------|-----------------|-----------|----------------|
| DACA_VDD | | 3.3V | 120M |
| DACA_VREF | | 120M | 120M |
| DACA_RSET | | 120M | 120M |
| DACA_RED | 1 | 750M | |
| DACA_GREEN | 1 | 750M | |
| DACA_BLUE | 1 | 750M | |
| DACA_RED_C | 1 | 750M | |
| DACA_GREEN_C | 1 | 750M | |
| DACA_BLUE_C | 1 | 750M | |
| DACA_HSYNC | 1 | 500M | |
| DACA_VSYNC | 1 | 500M | |
| DACA_HSYNC_R | 1 | 500M | |
| DACA_VSYNC_R | 1 | 500M | |
| DACA_HSYNC_B | 1 | 500M | |
| DACA_VSYNC_B | 1 | 500M | |
| DACA_HSYNC_G | 1 | 500M | |
| DACA_VSYNC_G | 1 | 500M | |

NVIDIA CORPORATION

2701 SANTOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA

NV_PN 600-10672-base-100 A

ID _____


NAME _____

PAGE _____


DATE 01-JUL-2009

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE, WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


Secondary Display (DACB), VGA (Mid)




LINK A/B: TMDS, Primary DVI-I DL (South)



HOTPLUG DETECTION



IFP_IOVDD BACKDRIVE PREVENTION



| | NETNAME | DIFF PAIR NAME | IV, CRITICAL, NC | SP, REFERENCE |
|----|-----------|----------------|------------------|---------------|
| 10 | IFPA_T0C1 | F23_T0C1 | 1 | 1000V |
| 10 | IFPA_T0C2 | F23_T0C2 | 1 | 1000V |
| 10 | IFPA_T0D0 | F23_T0D0 | 1 | 1000V |
| 10 | IFPA_T0D1 | F23_T0D1 | 1 | 1000V |
| 10 | IFPA_T0D2 | F23_T0D2 | 1 | 1000V |
| 10 | IFPA_T0D3 | F23_T0D3 | 1 | 1000V |
| 10 | IFPA_T0D4 | F23_T0D4 | 1 | 1000V |
| 10 | IFPA_T0D5 | F23_T0D5 | 1 | 1000V |
| 10 | IFPA_T0D6 | F23_T0D6 | 1 | 1000V |
| 10 | IFPA_T0D7 | F23_T0D7 | 1 | 1000V |
| 10 | IFPA_T0D8 | F23_T0D8 | 1 | 1000V |
| 10 | IFPA_T0D9 | F23_T0D9 | 1 | 1000V |
| 10 | IFPA_T0E0 | F23_T0E0 | 1 | 1000V |
| 10 | IFPA_T0E1 | F23_T0E1 | 1 | 1000V |
| 10 | IFPA_T0E2 | F23_T0E2 | 1 | 1000V |
| 10 | IFPA_T0E3 | F23_T0E3 | 1 | 1000V |
| 10 | IFPA_T0E4 | F23_T0E4 | 1 | 1000V |
| 10 | IFPA_T0E5 | F23_T0E5 | 1 | 1000V |
| 10 | IFPA_T0E6 | F23_T0E6 | 1 | 1000V |
| 10 | IFPA_T0E7 | F23_T0E7 | 1 | 1000V |
| 10 | IFPA_T0E8 | F23_T0E8 | 1 | 1000V |
| 10 | IFPA_T0E9 | F23_T0E9 | 1 | 1000V |
| 10 | IFPA_T1C0 | F23_T1C0 | 1 | 1000V |
| 10 | IFPA_T1C1 | F23_T1C1 | 1 | 1000V |
| 10 | IFPA_T1C2 | F23_T1C2 | 1 | 1000V |
| 10 | IFPA_T1C3 | F23_T1C3 | 1 | 1000V |
| 10 | IFPA_T1C4 | F23_T1C4 | 1 | 1000V |
| 10 | IFPA_T1C5 | F23_T1C5 | 1 | 1000V |
| 10 | IFPA_T1C6 | F23_T1C6 | 1 | 1000V |
| 10 | IFPA_T1C7 | F23_T1C7 | 1 | 1000V |
| 10 | IFPA_T1C8 | F23_T1C8 | 1 | 1000V |
| 10 | IFPA_T1C9 | F23_T1C9 | 1 | 1000V |
| 10 | IFPA_T1D0 | F23_T1D0 | 1 | 1000V |
| 10 | IFPA_T1D1 | F23_T1D1 | 1 | 1000V |
| 10 | IFPA_T1D2 | F23_T1D2 | 1 | 1000V |
| 10 | IFPA_T1D3 | F23_T1D3 | 1 | 1000V |
| 10 | IFPA_T1D4 | F23_T1D4 | 1 | 1000V |
| 10 | IFPA_T1D5 | F23_T1D5 | 1 | 1000V |
| 10 | IFPA_T1D6 | F23_T1D6 | 1 | 1000V |
| 10 | IFPA_T1D7 | F23_T1D7 | 1 | 1000V |
| 10 | IFPA_T1D8 | F23_T1D8 | 1 | 1000V |
| 10 | IFPA_T1D9 | F23_T1D9 | 1 | 1000V |
| 10 | IFPA_T1E0 | F23_T1E0 | 1 | 1000V |
| 10 | IFPA_T1E1 | F23_T1E1 | 1 | 1000V |
| 10 | IFPA_T1E2 | F23_T1E2 | 1 | 1000V |
| 10 | IFPA_T1E3 | F23_T1E3 | 1 | 1000V |
| 10 | IFPA_T1E4 | F23_T1E4 | 1 | 1000V |
| 10 | IFPA_T1E5 | F23_T1E5 | 1 | 1000V |
| 10 | IFPA_T1E6 | F23_T1E6 | 1 | 1000V |
| 10 | IFPA_T1E7 | F23_T1E7 | 1 | 1000V |
| 10 | IFPA_T1E8 | F23_T1E8 | 1 | 1000V |
| 10 | IFPA_T1E9 | F23_T1E9 | 1 | 1000V |
| 10 | IFPA_T2C0 | F23_T2C0 | 1 | 1000V |
| 10 | IFPA_T2C1 | F23_T2C1 | 1 | 1000V |
| 10 | IFPA_T2C2 | F23_T2C2 | 1 | 1000V |
| 10 | IFPA_T2C3 | F23_T2C3 | 1 | 1000V |
| 10 | IFPA_T2C4 | F23_T2C4 | 1 | 1000V |
| 10 | IFPA_T2C5 | F23_T2C5 | 1 | 1000V |
| 10 | IFPA_T2C6 | F23_T2C6 | 1 | 1000V |
| 10 | IFPA_T2C7 | F23_T2C7 | 1 | 1000V |
| 10 | IFPA_T2C8 | F23_T2C8 | 1 | 1000V |
| 10 | IFPA_T2C9 | F23_T2C9 | 1 | 1000V |
| 10 | IFPA_T2D0 | F23_T2D0 | 1 | 1000V |
| 10 | IFPA_T2D1 | F23_T2D1 | 1 | 1000V |
| 10 | IFPA_T2D2 | F23_T2D2 | 1 | 1000V |
| 10 | IFPA_T2D3 | F23_T2D3 | 1 | 1000V |
| 10 | IFPA_T2D4 | F23_T2D4 | 1 | 1000V |
| 10 | IFPA_T2D5 | F23_T2D5 | 1 | 1000V |
| 10 | IFPA_T2D6 | F23_T2D6 | 1 | 1000V |
| 10 | IFPA_T2D7 | F23_T2D7 | 1 | 1000V |
| 10 | IFPA_T2D8 | F23_T2D8 | 1 | 1000V |
| 10 | IFPA_T2D9 | F23_T2D9 | 1 | 1000V |
| 10 | IFPA_T2E0 | F23_T2E0 | 1 | 1000V |
| 10 | IFPA_T2E1 | F23_T2E1 | 1 | 1000V |
| 10 | IFPA_T2E2 | F23_T2E2 | 1 | 1000V |
| 10 | IFPA_T2E3 | F23_T2E3 | 1 | 1000V |
| 10 | IFPA_T2E4 | F23_T2E4 | 1 | 1000V |
| 10 | IFPA_T2E5 | F23_T2E5 | 1 | 1000V |
| 10 | IFPA_T2E6 | F23_T2E6 | 1 | 1000V |
| 10 | IFPA_T2E7 | F23_T2E7 | 1 | 1000V |
| 10 | IFPA_T2E8 | F23_T2E8 | 1 | 1000V |
| 10 | IFPA_T2E9 | F23_T2E9 | 1 | 1000V |
| 10 | IFPA_T3C0 | F23_T3C0 | 1 | 1000V |
| 10 | IFPA_T3C1 | F23_T3C1 | 1 | 1000V |
| 10 | IFPA_T3C2 | F23_T3C2 | 1 | 1000V |
| 10 | IFPA_T3C3 | F23_T3C3 | 1 | 1000V |
| 10 | IFPA_T3C4 | F23_T3C4 | 1 | 1000V |
| 10 | IFPA_T3C5 | F23_T3C5 | 1 | 1000V |
| 10 | IFPA_T3C6 | F23_T3C6 | 1 | 1000V |
| 10 | IFPA_T3C7 | F23_T3C7 | 1 | 1000V |
| 10 | IFPA_T3C8 | F23_T3C8 | 1 | 1000V |
| 10 | IFPA_T3C9 | F23_T3C9 | 1 | 1000V |
| 10 | IFPA_T3D0 | F23_T3D0 | 1 | 1000V |
| 10 | IFPA_T3D1 | F23_T3D1 | 1 | 1000V |
| 10 | IFPA_T3D2 | F23_T3D2 | 1 | 1000V |
| 10 | IFPA_T3D3 | F23_T3D3 | 1 | 1000V |
| 10 | IFPA_T3D4 | F23_T3D4 | 1 | 1000V |
| 10 | IFPA_T3D5 | F23_T3D5 | 1 | 1000V |
| 10 | IFPA_T3D6 | F23_T3D6 | 1 | 1000V |
| 10 | IFPA_T3D7 | F23_T3D7 | 1 | 1000V |
| 10 | IFPA_T3D8 | F23_T3D8 | 1 | 1000V |
| 10 | IFPA_T3D9 | F23_T3D9 | 1 | 1000V |
| 10 | IFPA_T3E0 | F23_T3E0 | 1 | 1000V |
| 10 | IFPA_T3E1 | F23_T3E1 | 1 | 1000V |
| 10 | IFPA_T3E2 | F23_T3E2 | 1 | 1000V |
| 10 | IFPA_T3E3 | F23_T3E3 | 1 | 1000V |
| 10 | IFPA_T3E4 | F23_T3E4 | 1 | 1000V |
| 10 | IFPA_T3E5 | F23_T3E5 | 1 | 1000V |
| 10 | IFPA_T3E6 | F23_T3E6 | 1 | 1000V |
| 10 | IFPA_T3E7 | F23_T3E7 | 1 | 1000V |
| 10 | IFPA_T3E8 | F23_T3E8 | 1 | 1000V |
| 10 | IFPA_T3E9 | F23_T3E9 | 1 | 1000V |
| 10 | IFPA_T4C0 | F23_T4C0 | 1 | 1000V |
| 10 | IFPA_T4C1 | F23_T4C1 | 1 | 1000V |
| 10 | IFPA_T4C2 | F23_T4C2 | 1 | 1000V |
| 10 | IFPA_T4C3 | F23_T4C3 | 1 | 1000V |
| 10 | IFPA_T4C4 | F23_T4C4 | 1 | 1000V |
| 10 | IFPA_T4C5 | F23_T4C5 | 1 | 1000V |
| 10 | IFPA_T4C6 | F23_T4C6 | 1 | 1000V |
| 10 | IFPA_T4C7 | F23_T4C7 | 1 | 1000V |
| 10 | IFPA_T4C8 | F23_T4C8 | 1 | 1000V |
| 10 | IFPA_T4C9 | F23_T4C9 | 1 | 1000V |
| 10 | IFPA_T4D0 | F23_T4D0 | 1 | 1000V |
| 10 | IFPA_T4D1 | F23_T4D1 | 1 | 1000V |
| 10 | IFPA_T4D2 | F23_T4D2 | 1 | 1000V |
| 10 | IFPA_T4D3 | F23_T4D3 | 1 | 1000V |
| 10 | IFPA_T4D4 | F23_T4D4 | 1 | 1000V |
| 10 | IFPA_T4D5 | F23_T4D5 | 1 | 1000V |
| 10 | IFPA_T4D6 | F23_T4D6 | 1 | 1000V |
| 10 | IFPA_T4D7 | F23_T4D7 | 1 | 1000V |
| 10 | IFPA_T4D8 | F23_T4D8 | 1 | 1000V |
| 10 | IFPA_T4D9 | F23_T4D9 | 1 | 1000V |
| 10 | IFPA_T4E0 | F23_T4E0 | 1 | 1000V |
| 10 | IFPA_T4E1 | F23_T4E1 | 1 | 1000V |
| 10 | IFPA_T4E2 | F23_T4E2 | 1 | 1000V |
| 10 | IFPA_T4E3 | F23_T4E3 | 1 | 1000V |
| 10 | IFPA_T4E4 | F23_T4E4 | 1 | 1000V |
| 10 | IFPA_T4E5 | F23_T4E5 | 1 | 1000V |
| 10 | IFPA_T4E6 | F23_T4E6 | 1 | 1000V |
| 10 | IFPA_T4E7 | F23_T4E7 | 1 | 1000V |
| 10 | IFPA_T4E8 | F23_T4E8 | 1 | 1000V |
| 10 | IFPA_T4E9 | F23_T4E9 | 1 | 1000V |
| 10 | IFPA_T5C0 | F23_T5C0 | 1 | 1000V |
| 10 | IFPA_T5C1 | F23_T5C1 | 1 | 1000V |
| 10 | IFPA_T5C2 | F23_T5C2 | 1 | 1000V |
| 10 | IFPA_T5C3 | F23_T5C3 | 1 | 1000V |
| 10 | IFPA_T5C4 | F23_T5C4 | 1 | 1000V |
| 10 | IFPA_T5C5 | F23_T5C5 | 1 | 1000V |
| 10 | IFPA_T5C6 | F23_T5C6 | 1 | 1000V |
| 10 | IFPA_T5C7 | F23_T5C7 | 1 | 1000V |
| 10 | IFPA_T5C8 | F23_T5C8 | 1 | 1000V |
| 10 | IFPA_T5C9 | F23_T5C9 | 1 | 1000V |
| 10 | IFPA_T5D0 | F23_T5D0 | 1 | 1000V |
| 10 | IFPA_T5D1 | F23_T5D1 | 1 | 1000V |
| 10 | IFPA_T5D2 | F23_T5D2 | 1 | 1000V |
| 10 | IFPA_T5D3 | F23_T5D3 | 1 | 1000V |
| 10 | IFPA_T5D4 | F23_T5D4 | 1 | 1000V |
| 10 | IFPA_T5D5 | F23_T5D5 | 1 | 1000V |
| 10 | IFPA_T5D6 | F23_T5D6 | 1 | 1000V |
| 10 | IFPA_T5D7 | F23_T5D7 | 1 | 1000V |
| 10 | IFPA_T5D8 | F23_T5D8 | 1 | 1000V |
| 10 | IFPA_T5D9 | F23_T5D9 | 1 | 1000V |
| 10 | IFPA_T5E0 | F23_T5E0 | 1 | 1000V |
| 10 | IFPA_T5E1 | F23_T5E1 | 1 | 1000V |
| 10 | IFPA_T5E2 | F23_T5E2 | 1 | 1000V |
| 10 | IFPA_T5E3 | F23_T5E3 | 1 | 1000V |
| 10 | IFPA_T5E4 | F23_T5E4 | 1 | 1000V |
| 10 | IFPA_T5E5 | F23_T5E5 | 1 | 1000V |
| 10 | IFPA_T5E6 | F23_T5E6 | 1 | 1000V |
| 10 | IFPA_T5E7 | F23_T5E7 | 1 | 1000V |
| 10 | IFPA_T5E8 | F23_T5E8 | 1 | 1000V |
| 10 | IFPA_T5E9 | F23_T5E9 | 1 | 1000V |
| 10 | IFPA_T6C0 | F23_T6C0 | 1 | 1000V |
| 10 | IFPA_T6C1 | F23_T6C1 | 1 | 1000V |
| 10 | IFPA_T6C2 | F23_T6C2 | 1 | 1000V |
| 10 | IFPA_T6C3 | F23_T6C3 | 1 | 1000V |
| 10 | IFPA_T6C4 | F23_T6C4 | 1 | 1000V |
| 10 | IFPA_T6C5 | F23_T6C5 | 1 | 1000V |
| 10 | IFPA_T6C6 | F23_T6C6 | 1 | 1000V |
| 10 | IFPA_T6C7 | F23_T6C7 | 1 | 1000V |
| 10 | IFPA_T6C8 | F23_T6C8 | 1 | 1000V |
| 10 | IFPA_T6C9 | F23_T6C9 | 1 | 1000V |
| 10 | IFPA_T6D0 | F23_T6D0 | 1 | 1000V |
| 10 | IFPA_T6D1 | F23_T6D1 | 1 | 1000V |
| 10 | IFPA_T6D2 | F23_T6D2 | 1 | 1000V |
| 10 | IFPA_T6D3 | F23_T6D3 | 1 | 1000V |
| 10 | IFPA_T6D4 | F23_T6D4 | 1 | 1000V |
| 10 | IFPA_T6D5 | F23_T6D5 | 1 | 1000V |
| 10 | IFPA_T6D6 | F23_T6D6 | 1 | 1000V |
| 10 | IFPA_T6D7 | F23_T6D7 | 1 | 1000V |
| 10 | IFPA_T6D8 | F23_T6D8 | 1 | 1000V |
| 10 | IFPA_T6D9 | F23_T6D9 | 1 | 1000V |
| 10 | IFPA_T6E0 | F23_T6E0 | 1 | 1000V |
| 10 | IFPA_T6E1 | F23_T6E1 | 1 | 1000V |
| 10 | IFPA_T6E2 | F23_T6E2 | 1 | 1000V |
| 10 | IFPA_T6E3 | F23_T6E3 | 1 | 1000V |
| 10 | IFPA_T6E4 | F23_T6E4 | 1 | 1000V |
| 10 | IFPA_T6E5 | F23_T6E5 | 1 | 1000V |
| 10 | IFPA_T6E6 | F23_T6E6 | 1 | 1000V |
| 10 | IFPA_T6E7 | F23_T6E7 | 1 | 1000V |
| 10 | IFPA_T6E8 | F23_T6E8 | 1 | 1000V |
| 10 | IFPA_T6E9 | F23_T6E9 | 1 | 1000V |
| 10 | IFPA_T7C0 | F23_T7C0 | 1 | 1000V |
| 10 | IFPA_T7C1 | F23_T7C1 | 1 | 1000V |
| 10 | IFPA_T7C2 | F23_T7C2 | 1 | 1000V |
| 10 | IFPA_T7C3 | F23_T7C3 | 1 | 1000V |
| 10 | IFPA_T7C4 | F23_T7C4 | 1 | 1000V |
| 10 | IFPA_T7C5 | F23_T7C5 | 1 | 1000V |
| 10 | IFPA_T7C6 | F23_T7C6 | 1 | 1000V |
| 10 | IFPA_T7C7 | F23_T7C7 | 1 | 1000V |
| 10 | IFPA_T7C8 | F23_T7C8 | 1 | 1000V |
| 10 | IFPA_T7C9 | F23_T7C9 | 1 | 1000V |
| 10 | IFPA_T7D0 | F23_T7D0 | 1 | 1000V |
| 10 | IFPA_T7D1 | F23_T7D1 | 1 | 1000V |
| 10 | IFPA_T7D2 | F23_T7D2 | 1 | 1000V |
| 10 | IFPA_T7D3 | F23_T7D3 | 1 | 1000V |
| 10 | IFPA_T7D4 | F23_T7D4 | 1 | 1000V |
| 10 | IFPA_T7D5 | F23_T7D5 | 1 | 1000V |
| 10 | IFPA_T7D6 | F23_T7D6 | 1 | 1000V |
| 10 | IFPA_T7D7 | F23_T7D7 | 1 | 1000V |
| 10 | IFPA_T7D8 | F23_T7D8 | 1 | 1000V |
| 10 | IFPA_T7D9 | F23_T7D9 | 1 | 1000V |
| 10 | IFPA_T7E0 | F23_T7E0 | 1 | 1000V |
| 10 | IFPA_T7E1 | F23_T7E1 | 1 | 1000V |
| 10 | IFPA_T7E2 | F23_T7E2 | 1 | 1000V |
| 10 | IFPA_T7E3 | F23_T7E3 | 1 | 1000V |
| 10 | IFPA_T7E4 | F23_T7E4 | 1 | 1000V |
| 10 | IFPA_T7E5 | F23_T7E5 | 1 | 1000V |
| 10 | IFPA_T7E6 | F23_T7E6 | 1 | 1000V |
| 10 | IFPA_T7E7 | F23_T7E7 | 1 | 1000V |
| 10 | IFPA_T7E8 | F23_T7E8 | 1 | 1000V |
| 10 | IFPA_T7E9 | F23_T7E9 | 1 | 1000V |
| 10 | IFPA_T8C0 | F23_T8C0 | 1 | 1000V |
| 10 | IFPA_T8C1 | F23_T8C1 | 1 | 1000V |
| 10 | IFPA_T8C2 | F23_T8C2 | 1 | 1000V |
| 10 | IFPA_T8C3 | F23_T8C3 | 1 | 1000V |
| 10 | IFPA_T8C4 | F23_T8C4 | 1 | 1000V |
| 10 | IFPA_T8C5 | F23_T8C5 | 1 | 1000V |
| 10 | IFPA_T8C6 | F23_T8C6 | 1 | 1000V |
| 10 | IFPA_T8C7 | F23_T8C7 | 1 | 1000V |
| 10 | IFPA_T8C8 | F23_T8C8 | 1 | 1000V |
| 10 | IFPA_T8C9 | F23_T8C9 | 1 | 1000V |
| 10 | IFPA_T8D0 | F23_T8D0 | 1 | 1000V |
| 10 | IFPA_T8D1 | F23_T8D1 | 1 | 1000V |
| 10 | IFPA_T8D2 | F23_T8D2 | 1 | 1000V |
| 10 | IFPA_T8D3 | F23_T8D3 | 1 | 1000V |
| 10 | IFPA_T8D4 | F23_T8D4 | 1 | 1000V |
| 10 | IFPA_T8D5 | F23_T8D5 | 1 | 1000V |
| 10 | IFPA_T8D6 | F23_T8D6 | 1 | 1000V |
| 10 | IFPA_T8D7 | F23_T8D7 | 1 | 1000V |
| 10 | IFPA_T8D8 | F23_T8D8 | 1 | 1000V |
| 10 | IFPA_T8D9 | F23_T8D9 | 1 | |

| | |
|-------------|---|
| ASSEMBLY | BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL |
| PAGE DETAIL | TMD5 LINK A/B: DVI-I (SOUTH) |

NVIDIA CORPORATION


2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA


| | |
|-------|----------------------|
| NV_PN | 600-10672-base-100 A |
|-------|----------------------|

| | |
|------|------------------|
| ID | PAGE |
| NAME | DATE 01-JUL-2009 |

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, DATA SHEETS, DESIGN GUIDES, BLOCK DIAGRAMS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


LINK C: HDMI (North)



| | | | |
|--|----------------------|---|-------------|
| NVIDIA CORPORATION 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA | |  | |
| NV_PN | 600-10672-base-100 A | | |
| ID | | PAGE | |
| NAME | | DATE | 01-JUL-2009 |


ALL VIDUA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE STANDARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. VIDUA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

LINK D: UNUSED



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


LINK E/F: (UNUSED)



| | |
|-------------|---|
| ASSEMBLY | BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL |
| PAGE DETAIL | LINK E/F: (UNUSED) |

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


MIOA/B UNUSED



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE, WITH RESPECT TO THE MATERIALS AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

THERM ALERT, FAN CONTROL, GPIO & JTAG

THERM ALERT LATCH



| | |
|-------------|---|
| ASSEMBLY | BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL |
| PAGE DETAIL | FAN CONTROL, THERMAL ALERT, GPIO, JTAG |

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



| | |
|-------|----------------------|
| NV_PN | 600-10672-base-100 A |
|-------|----------------------|



| | | | |
|------|--|------|-------------|
| ID | | PAGE | |
| NAME | | DATE | 01-JUL-2009 |

| | |
|------|-------------|
| NAME | DATE |
| | 01-JUL-2009 |

[illegible]

STRAPPING, VBIOS, INFOROM



STRAPPING OPTIONS



STRAP[3..0] = 0x8 (GPIO_PADCFG DSKTOP default plus 0x8)
STRAP2[3..0] = 0x8 (PCL_DEVID = 0xCAB)
ROM_SCQ[0] = 1 (VGA Device Enable)
ROM_SCQ[1] = 0 (SMB_ALT_ADDR, default (1GPU))
ROM_SCQ[2] = 0 (FB apert. size 256MB, default)
ROM_SCQ[3] = 0 (XCLK_417, default)
ROM_SCLQ[0] = 0 (PEX_PLL_EN_TERM100 disabled, default)
ROM_SCLQ[1] = 1 (SLT_CLK_CFG, default)
ROM_SCLQ[2] = 1 (VBIOS RM present, default)
ROM_SCLQ[3] = 0 (PCL_DEVID[4] = 0)

ROM_SIS[3..0] = RAMCFG[3..0]
0x0001 Qimonda 128-bit, GDDR5
0x0010 Hynix 128-bit, GDDR5
0x0011 Samsung 128-bit, GDDR5


BIOS ROM(serial)





| | MULTI_STRAP_REF0_GND | MULTI_STRAP_REF1_GND |
|-------------------------------|----------------------|----------------------|
| BINARY PRODUCTION STRAP MODE: | NC | NC |
| BINARY BRINGUP STRAP MODE: | NC | NC |
| MULTI-LEVEL STRAP MODE: | 40.2K 1% TO GND | 40.2K 1% TO GND |

POWER SUPPLY: FBVDDQ, PEX_VDD

PEXVDD LINEAR



PEXVDD GATING



| | GPI013 |
|----------------|--------|
| FBVDDQ = 1.35V | 0 |
| FBVDDQ = 1.55V | 1 |

| NET | | MIN. LINE WIDTH | VOLTAGE | NV_NET_MAX_CURRENT |
|---------|---------------|-----------------|---------|--------------------|
| NVIO0 | NVIO0 | 20mil | 1.2V | 65A |
| FBVDD0 | FBVDD0 | 20mil | 1.2V | 65A |
| PEX_VDD | PEX_VDD | 20mil | 1.25V | 3A |
| R1 | PS_FB_BOOT | 120mil | | |
| R1 | PS_FB_BOOT_R | 120mil | | |
| R1 | PS_FB_USATE | 120mil | | |
| R1 | PS_FB_USATE_R | 120mil | | |
| R1 | PS_FB_PHASE | 200mil | | 50A |
| R1 | PS_FB_USATE | 120mil | | |
| R1 | PS_FB_VCC12 | 120mil | 1.2V | |
| R1 | PS_FB_VCC5 | 120mil | 5V | |
| R1 | PS_FB_VCC33 | 120mil | 3.3V | |
| R1 | | | | |
| R1 | PS_V1V0R | 120mil | | |
| R1 | PS_V1V1_FB | 120mil | | |
| R1 | PS_V1V1_RC | 120mil | | |
| R1 | PS_FB_PS | 120mil | | |
| R1 | PS_FB_PS | 120mil | | |
| R1 | PS_FB_SVFLT | 120mil | | |
| R1 | PS_FB | 120mil | | |
| R1 | PS_FB_V0 | 120mil | | |
| R1 | | | | |
| R1 | PS_FB_SnB | 120mil | | |
| R1 | PS_FB_COMP | 120mil | | |
| R1 | PS_FB_RC_CP | 120mil | | |
| R1 | PS_FB_T | 120mil | | |
| R1 | PS_FB_C | 120mil | | |
| R1 | | | | |

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA

| | |
|-------|----------------------|
| NV_PN | 600-10672-base-100 A |
|-------|----------------------|

| | |
|------|------------------|
| ID | PAGE |
| NAME | DATE 01-JUL-2009 |



| | |
|-------------|---|
| ASSEMBLY | BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL |
| PAGE DETAIL | FBVDDQ SINGLE PHASE SWITCHER, PEX_VDD LINEAR |

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VULNERABILITIES OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

| | A | B | C | D | E | F | G | H |
|-------------------------------------|---|-------------------------|---------------------------|---------------------------|--------------------------|-------------------------|---|---------------------|
| Title: Basepart Report | | FBA_CMD26: 3.4C 1.18 | FBA_WOK01: 3.4A 1.1F 4.5A | FBC_D4d2: 6.3A 7.4D | GPOK_FAN_PMM_Q, 1: 17.4H | NVDDO_EAP: 21.4C 21.5B | | PEX_T07: 2.5C 2.3C |
| Design: 09/09/2019 | | FBA_CMD27: 3.4C 1.1E | FBA_WOK02: 3.4A 1.1F 4.5A | GPR_PLVDD: 16.18 16.5D | GPR_PLVDD: 16.18 16.5D | NVDDO_EMA: 21.3C | | PEX_T08: 2.5C 2.4C |
| Date: Jun 9 10:59:09 AM | | FBA_CMD28: 3.4C 1.1E | FBA_WOK01_CT: 4.2F 4.5B | GPR_RST: 2.2D 11.5D 17.2A | GPR_RST_R: 17.2B | NVDDO_EMA1: 21.2A | | PEX_T09: 2.5C 2.4C |
| Base note and symptoms for | | FBA_CMD30: 3.4C 1.1E | FBA_WOK03: 3.4A 1.1F 4.5C | FBC_D4d6: 6.3A 7.5D | GPR_RST_R_Q: 17.2B | NVDDO_EMA2: 21.2B | | PEX_T09: 2.5C 2.4C |
| design, in DESIGN/Design, in design | | FBA_D4d: 3.1B 4.4B | FBA_WOK02: 3.4A 1.1F 4.5C | FBC_D4d7: 6.3A 7.5D | GPR_TESTMODE: 3.5B | NVDDO_FB: 21.5B 21.5C | | PEX_T10: 2.5C 2.4C |
| -19 | | FBA_D4B: 3.1A 1.1F 4.4A | FBA_WOK4: 3.4A 1.1F 4.5D | FBC_D4d8: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.4C 21.5B | | PEX_T10P: 2.5C 2.4C |
| Base Signal Location(Zone) | | FBA_D11: 3.1B 4.4B | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| | | FBA_D2: 3.1B 4.4B | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| | | FBA_D3: 3.1B 4.4B | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| 3V3 19.1D | | FBA_D4: 3.1B 4.4B | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| 3V3_INFOMON 19.4F | | FBA_D5: 3.1B 4.4B | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| 3V3_PEX_BVDD 2.5D | | FBA_D6: 3.1B 4.4B | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| 3V3_PRESENT 21.2A | | FBA_D7: 3.1B 4.4B | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| 5V 19.1D | | FBA_D8: 3.1B 4.4B | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| 5V_ADJ 19.2B | | FBA_D9: 3.1B 4.4B | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| 5V_DDC 19.1D | | FBA_D10: 3.1B 4.4B | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| 5V_DDC_VGA 10.3D | | FBA_D11: 3.1B 4.4B | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| 5V_FUSED 19.1D | | FBA_D12: 3.1B 4.4B | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| 5V_FAN1 19.1A 10.1D | | FBA_D13: 3.1B 4.4B | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| 5V_PHASE 19.2B | | FBA_D14: 3.1B 4.4B | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| 12V 19.1D | | FBA_D15: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| 12V_F 19.1D | | FBA_D16: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| 12V_PRESENT 21.2A | | FBA_D17: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| CEC 12.2D 16.4B | | FBA_D18: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| CEC_GT216 18.4B | | FBA_D19: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| DACA_BLUE 9.3C 9.5A | | FBA_D20: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| DACA_BLUE_C 9.5A 9.5H 11.2D | | FBA_D21: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| DACA_GREEN 9.3C 9.5A | | FBA_D22: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| DACA_GREEN_C 9.4H 9.5A 11.2D | | FBA_D23: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| DACA_HSYNC 9.3C 9.5A | | FBA_D24: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| DACA_HSYNC_BUF 9.3D 9.5A | | FBA_D25: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| DACA_HSYNC_C 9.3H 9.5A 11.2D | | FBA_D26: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| DACA_HSYNC_R 9.3F 9.5A | | FBA_D27: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| DACA_RED 9.3C 9.5A | | FBA_D28: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| DACA_RED_C 9.4H 9.5A 11.2D | | FBA_D29: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| DACA_RED_R 9.3H 9.5A | | FBA_D30: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| DACA_VDD 9.3H 9.5A | | FBA_D31: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| DACA_VREF 9.3H 9.5A | | FBA_D32: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| DACA_VSYNC 9.3C 9.5A | | FBA_D33: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| DACA_VSYNC_BUF 9.3D 9.5A | | FBA_D34: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| DACA_VSYNC_C 9.3H 9.5A 11.2D | | FBA_D35: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| DACA_VSYNC_R 9.3F 9.5A | | FBA_D36: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| DACB_BLUE 10.3C 10.5A | | FBA_D37: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| DACB_BLUE_C 10.5A 10.5D | | FBA_D38: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| DACB_GREEN 10.3C 10.5A | | FBA_D39: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| DACB_GREEN_C 10.4D 10.5A | | FBA_D40: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| DACB_HSYNC 10.3C 10.5A | | FBA_D41: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| DACB_HSYNC_BUF 10.3D 10.5A | | FBA_D42: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| DACB_HSYNC_C 10.3H 10.5A | | FBA_D43: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| DACB_HSYNC_R 10.3F 10.5A | | FBA_D44: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| DACB_RED 10.3C 10.5A | | FBA_D45: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| DACB_RED_C 10.4D 10.5A | | FBA_D46: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| DACB_RESET 10.3H 10.5A | | FBA_D47: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| DACA_VDD 10.3H 10.5A | | FBA_D48: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| DACA_VREF 10.3H 10.5A | | FBA_D49: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| DACA_VSYNC 10.3C 10.5A | | FBA_D50: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| DACA_VSYNC_BUF 10.3D 10.5A | | FBA_D51: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| DACA_VSYNC_C 10.3H 10.5A | | FBA_D52: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| DACA_VSYNC_R 10.3F 10.5A | | FBA_D53: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| FAN_PMM 17.1D | | FBA_D54: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| FAN_PMM_R 17.1D | | FBA_D55: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| FBA_D4B: 3.1B 4.4B | | FBA_D56: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| FBA_CLAO 3.4D 4.1F 4.2A | | FBA_D57: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| FBA_CLAO7 3.4D 4.1F 4.2A | | FBA_D58: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| FBA_CLAO_TERM 4.2B 4.3F | | FBA_D59: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| FBA_CLAO7_TERM 4.2B 4.3F | | FBA_D60: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| FBA_CLK1 3.4D 4.1F 4.2D | | FBA_D61: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| FBA_CLK1_TERM 4.2B 4.3F | | FBA_D62: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| FBA_CMD0: 3.3C 1.1B | | FBA_D63: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| FBA_CMD0: 3.3C 1.1A 1.0 1.1F | | FBA_D64: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| FBA_CMD1: 3.3C 1.1B | | FBA_D65: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| FBA_CMD1: 3.3C 1.1E | | FBA_D66: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| FBA_CMD2: 3.3C 1.1E | | FBA_D67: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| FBA_CMD3: 3.3C 1.1E | | FBA_D68: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| FBA_CMD4: 3.3C 1.1E | | FBA_D69: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| FBA_CMD4A: 3.3C 1.1E | | FBA_D70: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| FBA_CMD4B: 3.3C 1.1E | | FBA_D71: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| FBA_CMD4C: 3.3C 1.1E | | FBA_D72: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| FBA_CMD4D: 3.3C 1.1E | | FBA_D73: 3.2B 4.4C | FBA_WOK4S: 3.4A 1.1F 4.5D | FBC_D4d9: 6.3A | HMR_CEC_C, 1: 12.3B | NVDDO_FB_R: 21.5B 21.5D | | PEX_T11: 2.5C 2.4C |
| FBA_CMD4E: 3.3C 1.1E | | FBA_D74: 3.2B 4 | | | | | | |

[illegible]

Power Supply III: NVVDD




NVVDD = Vref * Rbot / (Rtop + Rbot)
1.025V = 0.8 * 2.21 / (2.00 + 2.21)


NVVDD Voltage Selection
Place close to NVVDD feedback loop

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY) ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. NVIDIA MAKES NO REPRESENTATION OR WARRANTY OF ANY KIND WITH RESPECT TO THE MATERIALS OR INFORMATION CONTAINED HEREIN, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, NON-INFRINGEMENT, OR FITNESS FOR A PARTICULAR PURPOSE. NVIDIA MAKES NO REPRESENTATION OR WARRANTY OF ANY KIND WITH RESPECT TO THE MATERIALS OR INFORMATION CONTAINED HEREIN, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, NON-INFRINGEMENT, OR FITNESS FOR A PARTICULAR PURPOSE. NVIDIA MAKES NO REPRESENTATION OR WARRANTY OF ANY KIND WITH RESPECT TO THE MATERIALS OR INFORMATION CONTAINED HEREIN, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, NON-INFRINGEMENT, OR FITNESS FOR A PARTICULAR PURPOSE.

MEMORY Partition A -Upper Half



!!! Place all WCK termination inline instead at the memory near end (<50ps ~300MIL from DRAM pin) !!!



| NET | | DIFFPAIR | NV_IMPEDANCE | NV_CRITICAL_NET |
|-----|---------------|----------|--------------|-----------------|
| 1 | FBA_DEV1_05 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV1_06 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV1_07 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV10_05 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV10_06 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV10_07 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV11_05 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV11_06 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV11_07 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV12_05 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV12_06 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV12_07 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV13_05 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV13_06 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV13_07 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV14_05 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV14_06 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV14_07 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV15_05 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV15_06 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV15_07 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV16_05 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV16_06 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV16_07 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV17_05 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV17_06 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV17_07 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV18_05 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV18_06 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV18_07 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV19_05 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV19_06 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV19_07 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV20_05 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV20_06 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV20_07 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV21_05 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV21_06 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV21_07 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV22_05 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV22_06 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV22_07 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV23_05 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV23_06 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV23_07 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV24_05 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV24_06 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV24_07 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV25_05 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV25_06 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV25_07 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV26_05 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV26_06 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV26_07 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV27_05 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV27_06 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV27_07 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV28_05 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV28_06 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV28_07 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV29_05 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV29_06 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV29_07 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV30_05 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV30_06 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV30_07 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV31_05 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV31_06 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV31_07 | 0.0000 | 1.0000 | 1 |
| 1 | FBA_DEV32_05 | 0.0000 | | |
| 1 | FBA_DEV32_06 | 0.0000 | | |
| 1 | FBA_DEV32_07 | 0.0000 | | |
| 1 | FBA_DEV33_05 | 0.0000 | | |
| 1 | FBA_DEV33_06 | 0.0000 | | |
| 1 | FBA_DEV33_07 | 0.0000 | | |
| 1 | FBA_DEV34_05 | 0.0000 | | |
| 1 | FBA_DEV34_06 | 0.0000 | | |
| 1 | FBA_DEV34_07 | 0.0000 | | |
| 1 | FBA_DEV35_05 | 0.0000 | | |
| 1 | FBA_DEV35_06 | 0.0000 | | |
| 1 | FBA_DEV35_07 | 0.0000 | | |
| 1 | FBA_DEV36_05 | 0.0000 | | |
| 1 | FBA_DEV36_06 | 0.0000 | | |
| 1 | FBA_DEV36_07 | 0.0000 | | |
| 1 | FBA_DEV37_05 | 0.0000 | | |
| 1 | FBA_DEV37_06 | 0.0000 | | |
| 1 | FBA_DEV37_07 | 0.0000 | | |
| 1 | FBA_DEV38_05 | 0.0000 | | |
| 1 | FBA_DEV38_06 | 0.0000 | | |
| 1 | FBA_DEV38_07 | 0.0000 | | |
| 1 | FBA_DEV39_05 | 0.0000 | | |
| 1 | FBA_DEV39_06 | 0.0000 | | |
| 1 | FBA_DEV39_07 | 0.0000 | | |
| 1 | FBA_DEV40_05 | 0.0000 | | |
| 1 | FBA_DEV40_06 | 0.0000 | | |
| 1 | FBA_DEV40_07 | 0.0000 | | |
| 1 | FBA_DEV41_05 | 0.0000 | | |
| 1 | FBA_DEV41_06 | 0.0000 | | |
| 1 | FBA_DEV41_07 | 0.0000 | | |
| 1 | FBA_DEV42_05 | 0.0000 | | |
| 1 | FBA_DEV42_06 | 0.0000 | | |
| 1 | FBA_DEV42_07 | 0.0000 | | |
| 1 | FBA_DEV43_05 | 0.0000 | | |
| 1 | FBA_DEV43_06 | 0.0000 | | |
| 1 | FBA_DEV43_07 | 0.0000 | | |
| 1 | FBA_DEV44_05 | 0.0000 | | |
| 1 | FBA_DEV44_06 | 0.0000 | | |
| 1 | FBA_DEV44_07 | 0.0000 | | |
| 1 | FBA_DEV45_05 | 0.0000 | | |
| 1 | FBA_DEV45_06 | 0.0000 | | |
| 1 | FBA_DEV45_07 | 0.0000 | | |
| 1 | FBA_DEV46_05 | 0.0000 | | |
| 1 | FBA_DEV46_06 | 0.0000 | | |
| 1 | FBA_DEV46_07 | 0.0000 | | |
| 1 | FBA_DEV47_05 | 0.0000 | | |
| 1 | FBA_DEV47_06 | 0.0000 | | |
| 1 | FBA_DEV47_07 | 0.0000 | | |
| 1 | FBA_DEV48_05 | 0.0000 | | |
| 1 | FBA_DEV48_06 | 0.0000 | | |
| 1 | FBA_DEV48_07 | 0.0000 | | |
| 1 | FBA_DEV49_05 | 0.0000 | | |
| 1 | FBA_DEV49_06 | 0.0000 | | |
| 1 | FBA_DEV49_07 | 0.0000 | | |
| 1 | FBA_DEV50_05 | 0.0000 | | |
| 1 | FBA_DEV50_06 | 0.0000 | | |
| 1 | FBA_DEV50_07 | 0.0000 | | |
| 1 | FBA_DEV51_05 | 0.0000 | | |
| 1 | FBA_DEV51_06 | 0.0000 | | |
| 1 | FBA_DEV51_07 | 0.0000 | | |
| 1 | FBA_DEV52_05 | 0.0000 | | |
| 1 | FBA_DEV52_06 | 0.0000 | | |
| 1 | FBA_DEV52_07 | 0.0000 | | |
| 1 | FBA_DEV53_05 | 0.0000 | | |
| 1 | FBA_DEV53_06 | 0.0000 | | |
| 1 | FBA_DEV53_07 | 0.0000 | | |
| 1 | FBA_DEV54_05 | 0.0000 | | |
| 1 | FBA_DEV54_06 | 0.0000 | | |
| 1 | FBA_DEV54_07 | 0.0000 | | |
| 1 | FBA_DEV55_05 | 0.0000 | | |
| 1 | FBA_DEV55_06 | 0.0000 | | |
| 1 | FBA_DEV55_07 | 0.0000 | | |
| 1 | FBA_DEV56_05 | 0.0000 | | |
| 1 | FBA_DEV56_06 | 0.0000 | | |
| 1 | FBA_DEV56_07 | 0.0000 | | |
| 1 | FBA_DEV57_05 | 0.0000 | | |
| 1 | FBA_DEV57_06 | 0.0000 | | |
| 1 | FBA_DEV57_07 | 0.0000 | | |
| 1 | FBA_DEV58_05 | 0.0000 | | |
| 1 | FBA_DEV58_06 | 0.0000 | | |
| 1 | FBA_DEV58_07 | 0.0000 | | |
| 1 | FBA_DEV59_05 | 0.0000 | | |
| 1 | FBA_DEV59_06 | 0.0000 | | |
| 1 | FBA_DEV59_07 | 0.0000 | | |
| 1 | FBA_DEV60_05 | 0.0000 | | |
| 1 | FBA_DEV60_06 | 0.0000 | | |
| 1 | FBA_DEV60_07 | 0.0000 | | |
| 1 | FBA_DEV61_05 | 0.0000 | | |
| 1 | FBA_DEV61_06 | 0.0000 | | |
| 1 | FBA_DEV61_07 | 0.0000 | | |
| 1 | FBA_DEV62_05 | 0.0000 | | |
| 1 | FBA_DEV62_06 | 0.0000 | | |
| 1 | FBA_DEV62_07 | 0.0000 | | |
| 1 | FBA_DEV63_05 | 0.0000 | | |
| 1 | FBA_DEV63_06 | 0.0000 | | |
| 1 | FBA_DEV63_07 | 0.0000 | | |
| 1 | FBA_DEV64_05 | 0.0000 | | |
| 1 | FBA_DEV64_06 | 0.0000 | | |
| 1 | FBA_DEV64_07 | 0.0000 | | |
| 1 | FBA_DEV65_05 | 0.0000 | | |
| 1 | FBA_DEV65_06 | 0.0000 | | |
| 1 | FBA_DEV65_07 | 0.0000 | | |
| 1 | FBA_DEV66_05 | 0.0000 | | |
| 1 | FBA_DEV66_06 | 0.0000 | | |
| 1 | FBA_DEV66_07 | 0.0000 | | |
| 1 | FBA_DEV67_05 | 0.0000 | | |
| 1 | FBA_DEV67_06 | 0.0000 | | |
| 1 | FBA_DEV67_07 | 0.0000 | | |
| 1 | FBA_DEV68_05 | 0.0000 | | |
| 1 | FBA_DEV68_06 | 0.0000 | | |
| 1 | FBA_DEV68_07 | 0.0000 | | |
| 1 | FBA_DEV69_05 | 0.0000 | | |
| 1 | FBA_DEV69_06 | 0.0000 | | |
| 1 | FBA_DEV69_07 | 0.0000 | | |
| 1 | FBA_DEV70_05 | 0.0000 | | |
| 1 | FBA_DEV70_06 | 0.0000 | | |
| 1 | FBA_DEV70_07 | 0.0000 | | |
| 1 | FBA_DEV71_05 | 0.0000 | | |
| 1 | FBA_DEV71_06 | 0.0000 | | |
| 1 | FBA_DEV71_07 | 0.0000 | | |
| 1 | FBA_DEV72_05 | 0.0000 | | |
| 1 | FBA_DEV72_06 | 0.0000 | | |
| 1 | FBA_DEV72_07 | 0.0000 | | |
| 1 | FBA_DEV73_05 | 0.0000 | | |
| 1 | FBA_DEV73_06 | 0.0000 | | |
| 1 | FBA_DEV73_07 | 0.0000 | | |
| 1 | FBA_DEV74_05 | 0.0000 | | |
| 1 | FBA_DEV74_06 | 0.0000 | | |
| 1 | FBA_DEV74_07 | 0.0000 | | |
| 1 | FBA_DEV75_05 | 0.0000 | | |
| 1 | FBA_DEV75_06 | 0.0000 | | |
| 1 | FBA_DEV75_07 | 0.0000 | | |
| 1 | FBA_DEV76_05 | 0.0000 | | |
| 1 | FBA_DEV76_06 | 0.0000 | | |
| 1 | FBA_DEV76_07 | 0.0000 | | |
| 1 | FBA_DEV77_05 | 0.0000 | | |
| 1 | FBA_DEV77_06 | 0.0000 | | |
| 1 | FBA_DEV77_07 | 0.0000 | | |
| 1 | FBA_DEV78_05 | 0.0000 | | |
| 1 | FBA_DEV78_06 | 0.0000 | | |
| 1 | FBA_DEV78_07 | 0.0000 | | |
| 1 | FBA_DEV79_05 | 0.0000 | | |
| 1 | FBA_DEV79_06 | 0.0000 | | |
| 1 | FBA_DEV79_07 | 0.0000 | | |
| 1 | FBA_DEV80_05 | 0.0000 | | |
| 1 | FBA_DEV80_06 | 0.0000 | | |
| 1 | FBA_DEV80_07 | 0.0000 | | |
| 1 | FBA_DEV81_05 | 0.0000 | | |
| 1 | FBA_DEV81_06 | 0.0000 | | |
| 1 | FBA_DEV81_07 | 0.0000 | | |
| 1 | FBA_DEV82_05 | 0.0000 | | |
| 1 | FBA_DEV82_06 | 0.0000 | | |
| 1 | FBA_DEV82_07 | 0.0000 | | |
| 1 | FBA_DEV83_05 | 0.0000 | | |
| 1 | FBA_DEV83_06 | 0.0000 | | |
| 1 | FBA_DEV83_07 | 0.0000 | | |
| 1 | FBA_DEV84_05 | 0.0000 | | |
| 1 | FBA_DEV84_06 | 0.0000 | | |
| 1 | FBA_DEV84_07 | 0.0000 | | |
| 1 | FBA_DEV85_05 | 0.0000 | | |
| 1 | FBA_DEV85_06 | 0.0000 | | |
| 1 | FBA_DEV85_07 | 0.0000 | | |
| 1 | FBA_DEV86_05 | 0.0000 | | |
| 1 | FBA_DEV86_06 | 0.0000 | | |
| 1 | FBA_DEV86_07 | 0.0000 | | |
| 1 | FBA_DEV87_05 | 0.0000 | | |
| 1 | FBA_DEV87_06 | 0.0000 | | |
| 1 | FBA_DEV87_07 | 0.0000 | | |
| 1 | FBA_DEV88_05 | 0.0000 | | |
| 1 | FBA_DEV88_06 | 0.0000 | | |
| 1 | FBA_DEV88_07 | 0.0000 | | |
| 1 | FBA_DEV89_05 | 0.0000 | | |
| 1 | FBA_DEV89_06 | 0.0000 | | |
| 1 | FBA_DEV89_07 | 0.0000 | | |
| 1 | FBA_DEV90_05 | 0.0000 | | |
| 1 | FBA_DEV90_06 | 0.0000 | | |
| 1 | FBA_DEV90_07 | 0.0000 | | |
| 1 | FBA_DEV91_05 | 0.0000 | | |
| 1 | FBA_DEV91_06 | 0.0000 | | |
| 1 | FBA_DEV91_07 | 0.0000 | | |
| 1 | FBA_DEV92_05 | 0.0000 | | |
| 1 | FBA_DEV92_06 | 0.0000 | | |
| 1 | FBA_DEV92_07 | 0.0000 | | |
| 1 | FBA_DEV93_05 | 0.0000 | | |
| 1 | FBA_DEV93_06 | 0.0000 | | |
| 1 | FBA_DEV93_07 | 0.0000 | | |
| 1 | FBA_DEV94_05 | 0.0000 | | |
| 1 | FBA_DEV94_06 | 0.0000 | | |
| 1 | FBA_DEV94_07 | 0.0000 | | |
| 1 | FBA_DEV95_05 | 0.0000 | | |
| 1 | FBA_DEV95_06 | 0.0000 | | |
| 1 | FBA_DEV95_07 | 0.0000 | | |
| 1 | FBA_DEV96_05 | 0.0000 | | |
| 1 | FBA_DEV96_06 | 0.0000 | | |
| 1 | FBA_DEV96_07 | 0.0000 | | |
| 1 | FBA_DEV97_05 | 0.0000 | | |
| 1 | FBA_DEV97_06 | 0.0000 | | |
| 1 | FBA_DEV97_07 | 0.0000 | | |
| 1 | FBA_DEV98_05 | 0.0000 | | |
| 1 | FBA_DEV98_06 | 0.0000 | | |
| 1 | FBA_DEV98_07 | 0.0000 | | |
| 1 | FBA_DEV99_05 | 0.0000 | | |
| 1 | FBA_DEV99_06 | 0.0000 | | |
| 1 | FBA_DEV99_07 | 0.0000 | | |
| 1 | FBA_DEV100_05 | 0.0000 | | |
| 1 | FBA_DEV100_06 | 0.0000 | | |
| 1 | FBA_DEV100_07 | 0.0000 | | |
| 1 | FBA_DEV101_05 | 0.0000 | | |
| 1 | FBA_DEV101_06 | 0.0000 | | |
| 1 | FBA_DEV101_07 | 0.0000 | | |
| 1 | FBA_DEV102_05 | 0.0000 | | |
| 1 | FBA_DEV102_06 | 0.0000 | | |
| 1 | FBA_DEV102_07 | 0.0000 | | |
| 1 | FBA_DEV103_05 | 0.0000 | | |
| 1 | FBA_DEV103_06 | 0.0000 | | |
| 1 | FBA_DEV103_07 | 0.0000 | | |
| 1 | FBA_DEV104_05 | 0.0000</ | | |

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA


| | |
|-------|----------------------|
| NV_PN | 600-10672-base-100 A |
|-------|----------------------|

| | | | |
|------|--|------|-------------|
| ID | | PAGE | |
| NAME | | DATE | 01-JUL-2009 |



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS AND HEREBY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

MEMORY Partition C-----Upper Half



| NET | DIFFPAIR | NV_IMPEDANCE | NV_CRITICAL_NET |
|------------|----------|--------------|-----------------|
| FBC_CMD00 | | 40000 | |
| FBC_CMD01 | | 40000 | |
| FBC_CMD02 | | 40000 | |
| FBC_CMD03 | | 40000 | |
| FBC_CMD04 | | 40000 | |
| FBC_CMD05 | | 40000 | |
| FBC_CMD06 | | 40000 | |
| FBC_CMD07 | | 40000 | |
| FBC_CMD08 | | 40000 | |
| FBC_CMD09 | | 40000 | |
| FBC_CMD10 | | 40000 | |
| FBC_CMD11 | | 40000 | |
| FBC_CMD12 | | 40000 | |
| FBC_CMD13 | | 40000 | |
| FBC_CMD14 | | 40000 | |
| FBC_CMD15 | | 40000 | |
| FBC_CMD16 | | 40000 | |
| FBC_CMD17 | | 40000 | |
| FBC_CMD18 | | 40000 | |
| FBC_CMD19 | | 40000 | |
| FBC_CMD20 | | 40000 | |
| FBC_CMD21 | | 40000 | |
| FBC_CMD22 | | 40000 | |
| FBC_CMD23 | | 40000 | |
| FBC_CMD24 | | 40000 | |
| FBC_CMD25 | | 40000 | |
| FBC_CMD26 | | 40000 | |
| FBC_CMD27 | | 40000 | |
| FBC_CMD28 | | 40000 | |
| FBC_CMD29 | | 40000 | |
| FBC_CMD30 | | 40000 | |
| FBC_CMD31 | | 40000 | |
| FBC_CMD32 | | 40000 | |
| FBC_CMD33 | | 40000 | |
| FBC_CMD34 | | 40000 | |
| FBC_CMD35 | | 40000 | |
| FBC_CMD36 | | 40000 | |
| FBC_CMD37 | | 40000 | |
| FBC_CMD38 | | 40000 | |
| FBC_CMD39 | | 40000 | |
| FBC_CMD40 | | 40000 | |
| FBC_CMD41 | | 40000 | |
| FBC_CMD42 | | 40000 | |
| FBC_CMD43 | | 40000 | |
| FBC_CMD44 | | 40000 | |
| FBC_CMD45 | | 40000 | |
| FBC_CMD46 | | 40000 | |
| FBC_CMD47 | | 40000 | |
| FBC_CMD48 | | 40000 | |
| FBC_CMD49 | | 40000 | |
| FBC_CMD50 | | 40000 | |
| FBC_CMD51 | | 40000 | |
| FBC_CMD52 | | 40000 | |
| FBC_CMD53 | | 40000 | |
| FBC_CMD54 | | 40000 | |
| FBC_CMD55 | | 40000 | |
| FBC_CMD56 | | 40000 | |
| FBC_CMD57 | | 40000 | |
| FBC_CMD58 | | 40000 | |
| FBC_CMD59 | | 40000 | |
| FBC_CMD60 | | 40000 | |
| FBC_CMD61 | | 40000 | |
| FBC_CMD62 | | 40000 | |
| FBC_CMD63 | | 40000 | |
| FBC_CMD64 | | 40000 | |
| FBC_CMD65 | | 40000 | |
| FBC_CMD66 | | 40000 | |
| FBC_CMD67 | | 40000 | |
| FBC_CMD68 | | 40000 | |
| FBC_CMD69 | | 40000 | |
| FBC_CMD70 | | 40000 | |
| FBC_CMD71 | | 40000 | |
| FBC_CMD72 | | 40000 | |
| FBC_CMD73 | | 40000 | |
| FBC_CMD74 | | 40000 | |
| FBC_CMD75 | | 40000 | |
| FBC_CMD76 | | 40000 | |
| FBC_CMD77 | | 40000 | |
| FBC_CMD78 | | 40000 | |
| FBC_CMD79 | | 40000 | |
| FBC_CMD80 | | 40000 | |
| FBC_CMD81 | | 40000 | |
| FBC_CMD82 | | 40000 | |
| FBC_CMD83 | | 40000 | |
| FBC_CMD84 | | 40000 | |
| FBC_CMD85 | | 40000 | |
| FBC_CMD86 | | 40000 | |
| FBC_CMD87 | | 40000 | |
| FBC_CMD88 | | 40000 | |
| FBC_CMD89 | | 40000 | |
| FBC_CMD90 | | 40000 | |
| FBC_CMD91 | | 40000 | |
| FBC_CMD92 | | 40000 | |
| FBC_CMD93 | | 40000 | |
| FBC_CMD94 | | 40000 | |
| FBC_CMD95 | | 40000 | |
| FBC_CMD96 | | 40000 | |
| FBC_CMD97 | | 40000 | |
| FBC_CMD98 | | 40000 | |
| FBC_CMD99 | | 40000 | |
| FBC_CMD100 | | 40000 | |

!!! Place all WCK termination inline instead at the memory near end (<50ps ~300MIL from DRAM pin)!!!

