

P162, NV34, 4Mx16/8Mx16/16Mx16DDR, 64/128MBMB, Video OUT, VGA

Page Overview

- 1 Overview
- 2 AGP Interface
- 3 NV34 Frame Buffer
- 4 Frame Buffer 0..31
- 5 Frame Buffer 32..63
- 6 Frame Buffer 64..95
- 7 Frame Buffer 96..127
- 8 DAC A,B, DAC B MUX, PLL, Video OUT
- 9 DAC A,B RGB filter
- 10 Power Supply A3V3, FBVDD/FBVDDQ, Mechanicals.
- 11 BIOS and Strapping
- 12 DVO,GPIOs and Xtal.
- 13 TMDS LinkA and its power supplies, Backdrive.
- 14 NVVDD SW.
- 15 Current Supplement and Fan control.
- 16 Net Rules.

P160 HISTORY:

X00	INITIAL VERSION
X01	Cleaned up schematics - changes from initial design review meeting
X02	Imported board file #65 and synchronized with latest version of schematics.
X03	Nov 18/02 - Replaced LB502 with an 805 bead, changed PLLVDD rail to 3V3 instead of A3V3, and removed AGPVDDQ decoupling caps C130, C257, and C570.
X04	Nov 21/02 - C75 is changed to decouple 3V3 to GND.
X05	Nov 22/02 - VIP interface rail changed to 3V3 instead of A3V3 due to short between VIPVDDQ and VDD33.
X06	Nov 25/02 - FRWR_VALUXP rail changed to 3V3.
X07	Nov 26/02 - Changed DACB_LOAD_TEST GPIO assignment for NV34.
X08	Dec 02/02 - AGP_PLL_VDD and FB_DLLVDD are supplied from A3V3 rail.

600-10162-0000-000

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTIC LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE, WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

P162-A00 History:

- 1-Added P162 specific features:
 - SW PS,TMDS LinkA, Backdrive, new slim VGA, Fan Cntl.
 - Added Current sharing, TMDS IO and PLL linear regulators.
- 2-Added TH parts in PS section as ALT.
- 3-Added SST serial support.
- 4-Changed AGP_PLL_VDD, FB_PLLVDD, DAC_A/B_VDD and PLL_VDD to A3V3.
- 5-Added 10 caps as part of P160 sync up.
- 6-Added PU resistors on Jtag TMS and TDI
- 7-Incorporated recommendations from PS Vendor.
- 8-Added extra X elements near connectors to bridge CGND and GND out.
- 9-Added an option to use a single dual FET for low end bd.
- 10-Fixed error on 6529 power good and current supplement.
- 11-Changed C302 to 0603 (too big pkg for .1uf in 0805)
- 12-Deleted C296 and C293 (shared them with C313, C324)
- 13-Changed C329 and C324 to 0603 pkg.
- 14-Removed alternate Semtech SW (could not route).
- Changes after the design review:

1-Remove C301 and R137-left over from Semtech PS circuit.

2-Remove sync buffer bypass resistors.

3-Remove R122 and R123 from Intersil power rails.

4-Add snubber circuit for NV/VDD PS.

5-Add PD res on TP_XTALOUTBUF to terminate the signal.


6-Fan controller PU to 3V3 from A3V3.

7-Cleaned up Unnamed nets.
- 8-Split CGND into 2 nets (added CGND1 to J6.25 and J2. 16).
- 9-Added PD resistor on FAN_ON.
- 10-Added 8 caps for DQS/DQM routings that break plane reference.

X-RELEASE.

P162-A01 History:

- Merged net IFPBIOVDD with IFPAIOVDD.
- Merged Q4 and Q5 into one package.
- Implemented TV signal return scheme thru zero Ohm resistors.




Micro-Star International Co., LTD.


MS-8919 base on P162 Modify

Size Custom TITLE





Date Monday, February 25, 2003 Sheet 1 of 17

AGP BUS NET_SPACING_TYPE
















THIS REQUIRES THAT BOTH PARTITIONS
TO BE CONNECTED TO BE FUNCTIONAL



PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE TO MEMORY



replace with 2 RPAKS if neccessary.




Micro-Star International Co., LTD.

MS-8919 base on P162 Modify

Size Custom	Document Number	Rev 00A
Date: Monday, February 24, 2003	Sheet 5 of 17	

PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE TO MEMORY



The diagram illustrates a differential signal path for FREQLO and FREQLO'. The central component is resistor R528 (100 Ohms, 0.1%, ROADSMS, no snail). The signal lines are terminated at both ends with 50 Ohm resistors (R620, R621, R674, R675) and connected to a common ground. The ground is labeled <NAME> and has a 0.25uF 7% capacitor connected to it. The signal lines are also connected to a common signal source <NAME>.





PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE TO MEMORY








```
DVOD8  = TESTCTRL0
DVOD9  = TESTCTRL1
DVOD10 = TESTCTRL2
DVOD11 = TESTCTRL3
TESTMODE = TESTEN
PCIRST_ = RESET
FBACAS_ = PTRREEOUT
```



DAC A RGB-FILTER



DAC B RGB-FILTER



14.15V

C546 4.7UF 10% X25 COR04MS NO STUFF

C562 4.7UF 10% X25 COR04MS NO STUFF

C554 4.7UF 10% X25 COR04MS NO STUFF

C1 100UF 20% 16V 0.23A@105C 0.435 CAP_SMD_CAN60X60H459

C19 100UF 20% 16V 0.23A@105C 0.435 CAP_TL20092H45

R591 102 5% RO402MS COMMON

R592 10K 5% RO402MS COMMON

R593 10K 5% RO402MS COMMON

R594 10K 5% RO402MS COMMON



U1 ES03V3V-R=1.25V S0402MS

IN OUT TAB


3.3V A3V3

ALT PLACEMENT


upper:124R lower:205R for 3.3V A3V3




ATL BIOS (ATMEL Serial ROM)



BIOS (SST Serial ROM)




PARALLEL EPROM



RAM CONFIG OPTIONS

































NOTE: TVMODE and RAM configuration are to be assigned internally in the BIOS.





STRAPPING


		NV18B		NV34	

NVVDD-SWITCHER / FBVDDQ-LDO CONTROLER ISL6529

		NET	NET_PHYSICAL_TYPE	VOLTAGE
		REG		
		<NAME>  ADJ3	1208_700K	3.3V
		<NAME>  ADJ2	1208_700K	3.3V
		<NAME>  ADJ1	1208_700K	3.3V
		<NAME>  ADJ0	1208_700K	3.3V
		<NAME>  ADJ0	1208_700K	1.65V
		<NAME>  ADJ0	1208_700K	1.65V
		<NAME>  ADJ0	1208_700K	1.65V
		<NAME>  ADJ0	1208_700K	1.65V
1545C	143C	<NAME>  ADJ0	1208_700K	3.3V
		<NAME>  ADJ0	1208_700K	3.3V
		<NAME>  ADJ0	1208_700K	3.3V
		<NAME>  ADJ0	1208_700K	3.3V
		<NAME>  ADJ0	1208_700K	3.3V
		<NAME>  ADJ0	1208_700K	3.3V
		<NAME>  ADJ0	1208_700K	3.3V
		<NAME>  ADJ0	1208_700K	3.3V
		<NAME>  ADJ0	1208_700K	3.3V
		<NAME>  ADJ0	1208_700K	3.3V
		<NAME>  ADJ0	1208_700K	3.3V
		<NAME>  ADJ0	1208_700K	3.3V
		<NAME>  ADJ0	1208_700K	3.3V
		<NAME>  ADJ0	1208_700K	3.3V
		<NAME>  ADJ0	1208_700K	3.3V
		<NAME>  ADJ0	1208_700K	3.3V
		<NAME>  ADJ0	1208_700K	3.3V
		<NAME>  ADJ0	1208_700K	3.3V
		<NAME>  ADJ0	1208_700K	3.3V
		<NAME>  ADJ0	1208_700K	3.3V
		<NAME>  ADJ0	1208_700K	3.3V
		<NAME>  ADJ0	1208_700K	3.3V
		<NAME> ADJ0	1208_700K	3.3V
		<NAME> ADJ0	1208_700K	3.3V
		<NAME> ADJ0	1208_700K	3.3V
		<NAME> ADJ0	1208_700K	3.3V
		<NAME> ADJ0	1208_700K	3.3V
		<NAME> ADJ0	1208_700K	3.3V
		<NAME> ADJ0	1208_700K	3.3V
		<NAME> ADJ0	1208_700K	3.3V
		<NAME> ADJ0	1208_700K	3.3V
		<NAME> ADJ0	1208_700K	3.3V
		<NAME> ADJ0	1208_700K	3.3V
		<NAME> ADJ0	1208_700K	3.3V
		<NAME> ADJ0	1208_700K	3.3V
		<NAME> ADJ0	1208_700K	3.3V
		<NAME> ADJ0	1208_700K	3.3V
		<NAME> ADJ0	1208_700K	3.3V
		<NAME> ADJ0	1208_700K	3.3V
		<NAME> ADJ0	1208_700K	3.3V
		<NAME> ADJ0	1208_700K	3.3V
		<NAME> ADJ0	1208_700K	3.3V
		<NAME> ADJ0	1208_700K	3.3V
		<NAME> ADJ0	1208_700K	3.3V
		<NAME> ADJ0	1208_700K	3.3V
		<NAME> ADJ0	1208_700K	3.3V
		<NAME> ADJ0	1208_700K	3.3V
		<NAME> ADJ0	1208_700K	3.3V
		<NAME> ADJ0	1208_700K	3.3V
		<NAME> ADJ0	1208_700K	3.3V
		<NAME> ADJ0	1208_700K	3.3V
		<NAME> ADJ0	1208_700K	3.3V
		<NAME> ADJ0	1208_700K	3.3V
		<NAME> ADJ0	1208_700K	3.3V
		<NAME> ADJ0	1208_700K	3.3V
		<NAME> ADJ0	1208_700K	3.3V
		<NAME> ADJ0	1208_700K	3.3V
		<NAME> ADJ0	1208_700K	3.3V
		<NAME> ADJ0	1208_700K	3.3V
		<NAME> ADJ0	1208_700K	3.3V
		<NAME> ADJ0	1208_700K	3.3V
		<NAME> ADJ0	1208_700K	3.3V
		<NAME> ADJ0	1208_700K	3.3V
		<NAME> ADJ0	1208_700K	3.3V
		<NAME> ADJ0	1208_700K	3.3V
		<NAME> ADJ0	1208_700K	3.3V
		<NAME> ADJ0	1208_700K	3.3V
		<NAME> ADJ0	1208_700K	3.3V
		<NAME> ADJ0	1208_700K	3.3V
		<NAME> ADJ0	1208_700K	3.3V
		<NAME> ADJ0	1208_700K	3.3V
		&		





NVVDD Current Supplement.



Approx 1A (TBD after Qualification)

FAN Control





VIDEO OUT , internal DAC

