P561: G98, DDR2 MEMORY 32MX16/16Mx16/64MX16

V116-30

REV HISTORY

History 10

96/09/27	page 08	add AV_OUT
	page 13	change Q1, Q2 to TO252
	page 14	add FBVDDQ-LDO block, change U2 footprint
96/09/28	page 07	change J4 footprint
	page 12	add J7 (co-lay J6)
	page 13	add R572 for RT9259A, R570 footprint change to 0805, change L11, C11, C12, C31 footprint
	page 14	remove PWM block add D20, D21, C211, C212, C213, C214
96/10/01	page 14	add R210, R211
	page 09	add R75~R88, R63~R69, L15~L21 for DVI (EMI_solution)
96/10/02	page 12	add FAN Control Function
96/10/03	page 09	and netname (Between common Choke and DVI connector)
96/10/05	page 12	cnage Y501 (4 pin to 2 pin)

History 20

96/10/03	page 14	remove FBVDDQ-LDO block, add FBVDDQ-PWM function change L15 footprint as CHK4417C_3R3S01, change C35 footprint
96/10/05	page 12	cahnge Y501 (4pin to 2 pin)
96/10/09	page 11	add FM1~~ FM6 for Fiducial Point add U301~~U306 for EMI
	page 13	add C309 for EMI
	page 14	add C301~~C308, C310~~C312 for EMI
96/10/10	page 13	add L30
96/10/11	page 13	remove L10

– –

96/10/16 Page 10 : Add HDMI solution .

add J8 , Q11,Q12 , L31~L38 , D11~D14 , C110~C123 , C131~C138 , R201~R208 , R211~R219 , R331~R338 .

SKU	VARIANT	NVPN	ASSEMBLY
B	BASE	600-10561-xxxx-100	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
1	SKU0000	600-10561-0000-100	P561: G98-300, 64 BIT DDR2 16Mx16 MEMORY, VGA+DVI+HDout
2	SKU0001	600-10561-0001-100	P561: G98-300, 64 BIT DDR2 32Mx16 MEMORY, VGA+DVI+HDout
3	SKU0997	600-10561-0997-100	P561: G98-300, 64 BIT DDR2 32MX16 MEMORY, VGA+DVI+HDOUT
4	SKU0997	600-10561-0997-200	P561: G98-300, 64 BIT DDR2 32MX16 MEMORY, VGA+DVI+HDOUT
5	SKU0001	600-10561-0001-200	P561: G98-300, 64 BIT DDR2 32MX16 MEMORY, VGA+DVI+HDOUT
6	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
7	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
8	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
9	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
10	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
11	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
12	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
13	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
14	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
15	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	P561 Overview

NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA

NV_PN	600-10561-xxxx-100 D		
ID		PAGE	
NAME		DATE	31-AUG-2007

PCI Express Interface



Net Name	DIFF_PAIR	CRITICAL	IMPEDANCE
PEX_TSTCLK	PEX_TSTCLK	1	90DIFF
PEX_TSTCLK*	PEX_TSTCLK*	1	90DIFF
PEX_TX0	PEX_TX00	1	90DIFF
PEX_TX0*	PEX_TX00*	1	90DIFF
PEX_TX1	PEX_TX01	1	90DIFF
PEX_TX1*	PEX_TX01*	1	90DIFF
PEX_TX2	PEX_TX02	1	90DIFF
PEX_TX2*	PEX_TX02*	1	90DIFF
PEX_TX3	PEX_TX03	1	90DIFF
PEX_TX3*	PEX_TX03*	1	90DIFF
PEX_TX4	PEX_TX04	1	90DIFF
PEX_TX4*	PEX_TX04*	1	90DIFF
PEX_TX5	PEX_TX05	1	90DIFF
PEX_TX5*	PEX_TX05*	1	90DIFF
PEX_TX6	PEX_TX06	1	90DIFF
PEX_TX6*	PEX_TX06*	1	90DIFF
PEX_TX7	PEX_TX07	1	90DIFF
PEX_TX7*	PEX_TX07*	1	90DIFF
PEX_TX8	PEX_TX08	1	90DIFF
PEX_TX8*	PEX_TX08*	1	90DIFF
PEX_TX9	PEX_TX09	1	90DIFF
PEX_TX9*	PEX_TX09	1	90DIFF
PEX_TX10	PEX_TX10	1	90DIFF
PEX_TX10*	PEX_TX10	1	90DIFF
PEX_TX11	PEX_TX11	1	90DIFF
PEX_TX11*	PEX_TX11	1	90DIFF
PEX_TX12	PEX_TX12	1	90DIFF
PEX_TX12*	PEX_TX12	1	90DIFF
PEX_TX13	PEX_TX13	1	90DIFF
PEX_TX13*	PEX_TX13	1	90DIFF
PEX_TX14	PEX_TX14	1	90DIFF
PEX_TX14*	PEX_TX14	1	90DIFF
PEX_TX15	PEX_TX15	1	90DIFF
PEX_TX15*	PEX_TX15	1	90DIFF
PEX_RX0	PEX_RX0	1	90DIFF
PEX_RX0*	PEX_RX0	1	90DIFF
PEX_RX1	PEX_RX1	1	90DIFF
PEX_RX1*	PEX_RX1	1	90DIFF
PEX_RX2	PEX_RX2	1	90DIFF
PEX_RX2*	PEX_RX2	1	90DIFF
PEX_RX3	PEX_RX3	1	90DIFF
PEX_RX3*	PEX_RX3	1	90DIFF
PEX_RX4	PEX_RX4	1	90DIFF
PEX_RX4*	PEX_RX4	1	90DIFF
PEX_RX5	PEX_RX5	1	90DIFF
PEX_RX5*	PEX_RX5	1	90DIFF
PEX_RX6	PEX_RX6	1	90DIFF
PEX_RX6*	PEX_RX6	1	90DIFF
PEX_RX7	PEX_RX7	1	90DIFF
PEX_RX7*	PEX_RX7	1	90DIFF
PEX_RX8	PEX_RX8	1	90DIFF
PEX_RX8*	PEX_RX8	1	90DIFF
PEX_RX9	PEX_RX9	1	90DIFF
PEX_RX9*	PEX_RX9	1	90DIFF
PEX_RX10	PEX_RX10	1	90DIFF
PEX_RX10*	PEX_RX10	1	90DIFF
PEX_RX11	PEX_RX11	1	90DIFF
PEX_RX11*	PEX_RX11	1	90DIFF
PEX_RX12	PEX_RX12	1	90DIFF
PEX_RX12*	PEX_RX12	1	90DIFF
PEX_RX13	PEX_RX13	1	90DIFF
PEX_RX13*	PEX_RX13	1	90DIFF
PEX_RX14	PEX_RX14	1	90DIFF
PEX_RX14*	PEX_RX14	1	90DIFF
PEX_RX15	PEX_RX15	1	90DIFF
PEX_RX15*	PEX_RX15	1	90DIFF
PEX_REFCLK	PEX_REFCLK	1	90DIFF
PEX_REFCLK*	PEX_REFCLK	1	90DIFF

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	PCI EXPRESS INTERFACE

Frame Buffer Interface



ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	Frame Buffer Interface

NV_PN	600-10561-xxxx-100 D
ID	
NAME	
PAGE	
DATE	31-AUG-2007

Memory 1st Bank 0..31



ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	Memory 1st Bank 0..31

NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA

NV_PN	600-10561-xxxx-100 D		
ID		PAGE	
NAME		DATE	31-AUG-2007

Memory 1st Bank 32..63

CMD-ADDR	
CMD0	NC
CMD1	A0
CMD2	NC
CMD3	A1
CMD4	A3
CMD5	A4
CMD6	A5
CMD7	CS1*
CMD8	CS0*
CMD9	WE*
CMD10	BA0
CMD11	CKE
CMD12	RST/ODT
CMD13	A2
CMD14	A12
CMD15	RAS*
CMD16	A11
CMD17	A10
CMD18	BA1
CMD19	A8
CMD20	A9
CMD21	A6
CMD22	NC
CMD23	A7
CMD24	NC
CMD25	CAS*
CMD26	A13
CMD27	BA2
CMD28	RFU0
CMD29	RFU1
CMD30	RFU2

Net Name	DIFF_PAIR	CRITICAL	IMPEDANCE
FBA_CLK1	FBA_CLK1	1	100DIFF
FBA_CLK1*	FBA_CLK1*	1	100DIFF
FBA_DQS7	FBA_DQS7+	1	100DIFF
FBA_DQSN7	FBA_DQSN7+	1	100DIFF
FBA_DQS6	FBA_DQS6+	1	100DIFF
FBA_DQSN6	FBA_DQSN6+	1	100DIFF
FBA_DQS5	FBA_DQS5+	1	100DIFF
FBA_DQSN5	FBA_DQSN5+	1	100DIFF
FBA_DQS4	FBA_DQS4+	1	100DIFF
FBA_DQSN4	FBA_DQSN4+	1	100DIFF
FBA_DQS3	FBA_DQS3+	1	100DIFF
FBA_DQSN3	FBA_DQSN3+	1	100DIFF
FBA_DQS2	FBA_DQS2+	1	100DIFF
FBA_DQSN2	FBA_DQSN2+	1	100DIFF
FBA_DQS1	FBA_DQS1+	1	100DIFF
FBA_DQSN1	FBA_DQSN1+	1	100DIFF
FBA_DQS0	FBA_DQS0+	1	100DIFF
FBA_DQSN0	FBA_DQSN0+	1	100DIFF
FBA_DQS7	FBA_DQS7-	1	100DIFF
FBA_DQSN7	FBA_DQSN7-	1	100DIFF
FBA_DQS6	FBA_DQS6-	1	100DIFF
FBA_DQSN6	FBA_DQSN6-	1	100DIFF
FBA_DQS5	FBA_DQS5-	1	100DIFF
FBA_DQSN5	FBA_DQSN5-	1	100DIFF
FBA_DQS4	FBA_DQS4-	1	100DIFF
FBA_DQSN4	FBA_DQSN4-	1	100DIFF
FBA_DQS3	FBA_DQS3-	1	100DIFF
FBA_DQSN3	FBA_DQSN3-	1	100DIFF
FBA_DQS2	FBA_DQS2-	1	100DIFF
FBA_DQSN2	FBA_DQSN2-	1	100DIFF
FBA_DQS1	FBA_DQS1-	1	100DIFF
FBA_DQSN1	FBA_DQSN1-	1	100DIFF
FBA_DQS0	FBA_DQS0-	1	100DIFF
FBA_DQSN0	FBA_DQSN0-	1	100DIFF

Place near signal transition area

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	Memory 1st Bank 32..63

NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA

NV_PN	600-10561-xxxx-100 D		
ID		PAGE	
NAME		DATE	31-AUG-2007

DACA, Slim DB15 Connector



ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	DACA_Slim DB15 Connector

NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA

NV_PN	600-10561-xxxx-100 D		
ID		PAGE	
NAME		DATE	31-AUG-2007

DAC C,2x6 Header



ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	DACC,2x6 Header

NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA

NV_PN	600-10561-xxxx-100 D		
ID		PAGE	
NAME		DATE	31-AUG-2007

DAC B, 7 PIN MINI-DIN



DACB_COUT	DACB_RED
DACB_PR_OUT	DACB_BLUE
DACB_CVBS_OUT	DACB_GREEN

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	VIDEO CONNECTORS: MiniDIN

NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA

NV_PN	600-10561-xxxx-100 D		
ID		PAGE	
NAME		DATE	31-AUG-2007

TMDS Interface





Net Name	DIFF_PAIR	CRITICAL	IMPEDANCE
IFPA_TXC	IFPA_TXC	1	100DIFF
IFPA_TXC*	IFPA_TXC*	1	100DIFF
IFPA_TXD0	IFPA_TXD0	1	100DIFF
IFPA_TXD0*	IFPA_TXD0*	1	100DIFF
IFPA_TXD1	IFPA_TXD1	1	100DIFF
IFPA_TXD1*	IFPA_TXD1	1	100DIFF
IFPA_TXD2	IFPA_TXD2	1	100DIFF
IFPA_TXD2*	IFPA_TXD2	1	100DIFF
IFPB_TXD4	IFPB_TXD4	1	100DIFF
IFPB_TXD4*	IFPB_TXD4	1	100DIFF
IFPB_TXD5	IFPB_TXD5	1	100DIFF
IFPB_TXD5*	IFPB_TXD5	1	100DIFF
IFPB_TXD6	IFPB_TXD6	1	100DIFF
IFPB_TXD6*	IFPB_TXD6	1	100DIFF

Net Name	MIN_LINE_WIDTH	VOLTAGE
IFPAB_PLLVDD	XMIL	3.3V
IFPAB_IOVDD	XMIL	3.3V
IFPAB_IOVDD_IN	XMIL	3.3V

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	TMDS Interface

NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA

NV_PN	600-10561-xxxx-100 D		
ID		PAGE	
NAME		DATE	31-AUG-2007


LinkC BIAS
HDMI connect P/N
N5I-19M0161-W06
N5I-19M0161-L06
N5I-19M0161-S42
Hotplug Detection
STARTAKE_19P-4
STARTAKE_19P-1

Straps, Mechanical Parts

MULTI LEVEL STRAPS



Each strap pin represents a 4 bit value

Pullup or Pulldown configures the MSB

Resistor Value determines the 3 LSBs

Resistor range is R*n

where n is 0-9 and R is 5K ohm.

Resistor Value	Multilevel	Tied to VCC	Tied to Ground
3 Kohms	Y	1000	0000
6 Kohms	Y	1001	0001
12 Kohms	Y	1010	0010
24 Kohms	Y	1011	0011
48 Kohms	Y	1100	0100
96 Kohms	Y	1101	0101
192 Kohms	Y	1110	0110
284 Kohms	Y	1111	0111
2 Kohms*	N	1xxx	0xxx

STRAPS

1. SUB VENDOR = 1 (ROM PRESENT
= 0 (NO ROM PRESENT)

2. DEVICE ID FOR GB1-64 = 0x05E2
A) PCI_DEV_ID = [3..0] LSB = 0010
B) PCI_DEVID_EXT = [1]-4TH BIT = 0

3. 3GIO_PADCFG_LUT_ADR[3..0] = 0000

4. TVMODE[2..0] = 001

5. RAMCFG[3..0] = 0000 16Mx16 DDR2 64 BIT ELPIDA
= 0001 16Mx16 DDR2 64 BIT SAMSUNG, MICRON
= 0010 16Mx16 DDR2 64 BIT INFINEON
= 0011 16Mx16 DDR2 64 BIT HYNIX
= 0100 32Mx16 DDR2 64 BIT ELPIDA
= 0101 32Mx16 DDR2 64 BIT SAMSUNG
= 0110 32Mx16 DDR2 64 BIT INFINEON
= 0111 32Mx16 DDR2 64 BIT HYNIX

5. USER[3..0] = 0000

MULTI LEVEL MODE

STRAP_CAL_PU_GND0 (RS12) = 40K
STRAP_CAL_PU_GND1 (RS11) = 40K

SIGNAL	FUNCTION
STRAP[0]	USER[3..0]
STRAP[1]	3GIO_PADCFG_LUT_ADR[3..0]
STRAP[2]	PCI_DEVID[3..0]
ROM_SCLK	PCI_DEVID_EXT, SUB_VENDOR, SLOT_CLK_CFG, PDX_PLL_EN, TERM100
ROM_SI	RAMCFG[3..0]
ROM_SO	XCLK_277, TVMODE[2..0]

BRINGUP BINARY MODE

STRAP_CAL_PU_GND0 (RS12) = NO STUFF
STRAP_CAL_PU_GND1 (RS11) = NO STUFF

SIGNAL	FUNCTION
STRAP[0]	3GIO_PADCFG_LUT_ADR[0]
STRAP[1]	3GIO_PADCFG_LUT_ADR[1]
STRAP[2]	3GIO_PADCFG_LUT_ADR[2]
ROM_SCLK	3GIO_PADCFG_LUT_ADR[3]
ROM_SI	SUB VENDOR
ROM_SO	XCLK_277

PRODUCTION/BINARY MODE

STRAP_CAL_PU_GND0 (RS12) = NO STUFF
STRAP_CAL_PU_GND1 (RS11) = 40K

SIGNAL	FUNCTION
STRAP[0]	RAMCFG[0]
STRAP[1]	RAMCFG[1]
STRAP[2]	RAMCFG[2]
ROM_SCLK	PCI_DEVID[3]
ROM_SI	PCI_DEVID_EXT
ROM_SO	XCLK_277

STRAP SETTINGS FOR HYNIX 32Mx16 DDR2 500MHz (MULTI LEVEL) R511= 40K, R512=40K

3V3_F	GND	PIN(SIGNAL)	FUNCTION
	5K	STRAP[0]	USER[3..0]
	5K	STRAP[1]	3GIO_PADCFG_LUT_ADR[3..0]
	25K	STRAP[2]	PCI_DEVID[3..0]
	25K	ROM_SCLK	PCI_DEVID_EXT, SUB_VENDOR, SLOT_CLK_CFG, PDX_PLL_EN, TERM100
	45K	ROM_SI	RAMCFG[3..0]
25K		ROM_SO	XCLK_277, TVMODE[2..0]

STRAP SETTINGS FOR HYNIX 32Mx16 DDR2 500MHz (BRINGUP BINARY) R511= NO STUFF, R512=NO STUFF

3V3_F	GND	PIN(SIGNAL)	FUNCTION
	5K	STRAP[0]	3GIO_PADCFG_LUT_ADR[0]
	5K	STRAP[1]	3GIO_PADCFG_LUT_ADR[1]
	5K	STRAP[2]	3GIO_PADCFG_LUT_ADR[2]
	5K	ROM_SCLK	3GIO_PADCFG_LUT_ADR[3]
5K		ROM_SI	SUB VENDOR
5K		ROM_SO	XCLK_277

STRAP SETTINGS FOR HYNIX 32Mx16 DDR2 500MHz (PRODUCTION BINARY) R511= 40K, R512= NO STUFF

3V3_F	GND	PIN(SIGNAL)	FUNCTION
5K		STRAP[0]	RAMCFG[0]
5K		STRAP[1]	RAMCFG[1]
5K		STRAP[2]	RAMCFG[2]
	5K	ROM_SCLK	PCI_DEVID[3]
	5K	ROM_SI	PCI_DEVID_EXT
5K		ROM_SO	XCLK_277

MEC2
HSA_GPU_TM35-1LP_T_AL_1_V1
COMMON
COOLING SOLUTION
No connected mounting pins

MEC1
HSP_GPU_HS106_T_AL_1
COMMON
COOLING SOLUTION
No connected mounting pins

MEC7
MEC_SCREW_PH6
COMMON

MEC5
MEC_SCREW_HDX_JACK
COMMON

MEC6
MEC_SCREW_HDX_JACK
COMMON

MEC3
MEC_SCREW_HDX_JACK
COMMON

MEC4
MEC_SCREW_HDX_JACK
COMMON

FOR EMI



ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	Straps, Mechanical Parts

NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA

NV_PN	600-10561-xxxx-100 D		
ID		PAGE	
NAME		DATE	31-AUG-2007

XTAL, GPIO, BIOS, FAN, JTAG, HDCP, SPDIF



Net Name	CRITICAL	IMPEDANCE
XTALIN	1	50OHM
XTALOUT	1	50OHM
XTALIN_T	1	50OHM
XTALOUT_T	1	50OHM
XTALIN_B	1	50OHM
XTALOUT_B	1	50OHM

Net Name	MIN_LINE_WIDTH	VOLTAGE
GPU_PLLVDD		1.2V
SPDIF	1	50OHM
SPDIF_IN	1	50OHM

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	XTAL, GPIO, BIOS, FAN, JTAG, HDCP, SPDIF

NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA

NV_PN	600-10561-xxxx-100 D		
ID		PAGE	
NAME		DATE	31-AUG-2007

Power Supply I: NVVDD, PLLVDD

Net Name	LINE_WIDTH	Current	Voltage
12V_F	30MIL	3A	12V
NVVDD	30MIL	16.76A	1.1V
1V1	20MIL	2.64A	1.1V
12V	30MIL	4A	12V
GND	10MIL		0.000000



NVVDD

Vout = VRef * (1+Rtop/Rbot)

1.1V = 0.8V * (1+(1.05K/2.8K)) (ISL6549)

1.15V = 0.8V * (1+(1.02k/2.32k)) (ISL6549)

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	Power Supply I: NVVDD, PLLVDD

NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA

NV_PN	600-10561-xxxx-100 D		
ID		PAGE	
NAME		DATE	31-AUG-2007

Power Supply II: 5V, DDC5V, F3V3, FBVDDQ

5V, DDC5V





F3V3







FBVDDQ

Vout = VRef * (1+Rtop/Rbot)

1.800V = 0.8V * (1+(5.9K/4.7K)) (ISL6549)

2.000V = 0.8V * (1+(5.9k/3.92k)) (ISL6549)

2.156V = 0.8V * (1+(5.9k/3.4k)) (ISL6549)

Title: Basenet Report
Design: p561
Date: Aug 15 1:38:59 2007

Base nets and synonyms for
p561_lib.P561(@p561_lib.p561(sch_1))
Base Signal Location([Zone][dir])

1V1 13.1F
3V3 14.1G
3V3_F 14.1G
5V 14.1G
12V 13.1F
12V_F 13.1F
12V_PS2_R 14.2C
12V_R 13.3C
DACA_BLUE 6.4C
DACA_BLUE_F 6.4G> 9.3G<
DACA_GREEN 6.4C
DACA_GREEN_F 6.3G> 9.3G<
DACA_HSYNC 6.3C
DACA_HSYNC_B 6.2D
DACA_HSYNC_C 6.2G> 9.3G<
DACA_RED 6.4C
DACA_RED_F 6.3G> 9.3G<
DACA_RSET 6.3B
DACA_VREF 6.3B
DACA_VSYNC 6.3C
DACA_VSYNC_C 6.3G> 9.3G<
DACA_VSYSNC_B 6.3D
DACB_BLUE 8.4D
DACB_COUT 8.4F
DACB_CVBS_OUT 8.3F 8.4G
DACB_GREEN 8.4D
DACB_PB_OUT 8.4F
DACB_RED 8.3D
DACB_RSET 8.3B
DACB_VREF 8.3B
DACC_BLUE 7.4C 7.4E
DACC_BLUE_F 7.4F
DACC_GREEN 7.4C 7.4E
DACC_GREEN_F 7.4F
DACC_HSYNC 7.3C
DACC_HSYNC_B 7.2D
DACC_HSYNC_C 7.2F
DACC_RED 7.4C 7.4E
DACC_RED_F 7.4F
DACC_RSET 7.3B
DACC_VREF 7.3B
DACC_VSYNC 7.3C
DACC_VSYNC_B 7.3D
DACC_VSYNC_C 7.3F
DDC_5V 14.1G
DVI_HPD 9.3E> 12.2E<
DVI_HPD_F 9.3F
FBA_CLK0 3.3D> 3.3D 4.1G<
4.2A< 4.2C< 4.5B<
FBA_CLK0* 3.3D 3.4D< 4.1G<
4.2A< 4.2C< 4.5B<
FBA_CLK1 3.3D 3.4D> 5.1G<
5.2A< 5.2C< 5.5B<
FBA_CLK1* 3.3D 3.4D> 5.1G<
5.2A< 5.2C< 5.5B<
FBA_CLK_C0 4.5B
FBA_CLK_C1 5.5B
FBA_CMD<0> 3.2C 3.2F 4.2B 4.2C
FBA_CMD<27..0> 3.2D> 4.1A< 4.1G<
5.1A<
FBA_CMD<1> 3.2C 3.2F 4.1B 4.1C
5.1B 5.1C
FBA_CMD<2> 3.2C 3.2G 4.1B 4.1C
FBA_CMD<3> 3.2C 3.2G 4.1B 4.1C
5.1B 5.1C
FBA_CMD<4> 3.2C 3.2F 5.2B 5.2C
FBA_CMD<5> 3.2C 3.2F 5.2B 5.2C
FBA_CMD<6> 3.2G 3.3C 5.2B 5.2C
FBA_CMD<8> 3.2G 3.3C 4.1B 4.1C
5.1B 5.1C
FBA_CMD<9> 3.2F 3.3C 4.1B 4.1C
5.1B 5.1C
FBA_CMD<10> 3.3C 3.3F 4.2B 4.2C
5.2B 5.2C
FBA_CMD<11> 3.3C 3.3D 4.2B 4 .2C
5.2B 5.2C
FBA_CMD<12> 3.3C 3.3D 4.2B 4 .2C
5.2B 5.2C
FBA_CMD<13> 3.2G 3.3C 5.1B 5.1C
FBA_CMD<14> 3.3C 3.3G 4.2B 4.2C
5.2B 5.2C
FBA_CMD<15> 3.3C 3.3F 4.1B 4.1C
5.1B 5.1C
FBA_CMD<16> 3.3C 3.3F 4.2B 4.2C
5.2B 5.2C
FBA_CMD<17> 3.3C 3.3G 4.2B 4.2C
5.2B 5.2C
FBA_CMD<18> 3.3C 3.3G 4.2B 4.2C
5.2B 5.2C
FBA_CMD<19> 3.3C 3.3F 4.2B 4 .2C
5.2B 5.2C
FBA_CMD<20> 3.3C 3.3F 4.2B 4 .2C
5.2B 5.2C
FBA_CMD<21> 3.3C 3.3G 4.2B 4.2C
5.2B 5.2C
FBA_CMD<22> 3.3C 3.3G 4.2B 4.2C
FBA_CMD<23> 3.3C 3.4F 4.2B 4 .2C
5.2B 5.2C
FBA_CMD<24> 3.3C 3.4F 4.2B 4 .2C
FBA_CMD<25> 3.3C 3.4G 4.1B 4.1C
5.1B 5.1C
FBA_CMD<27> 3.3C 3.4G 4.2B 4.2C
5.2B 5.2C
FBA_D<0> 3.1B 4.3B
FBA_D<32..0> 4.3A<>
3.1A<> 4.1G< 5.3A<>
FBA_D<63..0> 3.1A<> 4.1G< 5.3A<>
FBA_D<1> 3.1B 4.3B
FBA_D<2> 3.1B 4.3B
FBA_D<3> 3.1B 4.3B
FBA_D<4> 3.1B 4.3B
FBA_D<5> 3.1B 4.3B
FBA_D<6> 3.1B 4.3B
FBA_D<7> 3.1B 4.3B
FBA_D<8> 3.1B 4.4B
FBA_D<9> 3.1B 4.4B
FBA_D<10> 3.1B 4.4B
FBA_D<11> 3.1B 4.4B
FBA_D<12> 3.1B 4.4B
FBA_D<13> 3.1B 4.4B
FBA_D<14> 3.1B 4.4B
FBA_D<15> 3.2B 4.4B
FBA_D<16> 3.2B 4.3D
FBA_D<17> 3.2B 4.3D
FBA_D<18> 3.2B 4.3D
FBA_D<19> 3.2B 4.3D
FBA_D<20> 3.2B 4.3D
FBA_D<21> 3.2B 4.3D
FBA_D<22> 3.2B 4.3D
FBA_D<23> 3.2B 4.3D
FBA_D<24> 3.2B 4.4D
FBA_D<25> 3.2B 4.4D
FBA_D<26> 3.2B 4.4D
FBA_D<27> 3.2B 4.4D
FBA_D<28> 3.2B 4.4D
FBA_D<29> 3.2B 4.4D
FBA_D<30> 3.2B 4.4D
FBA_D<31> 3.2B 4.4D
FBA_D<32> 3.2B 5.3B
FBA_D<33> 3.2B 5.3B
FBA_D<34> 3.2B 5.3B
FBA_D<35> 3.2B 5.3B
FBA_D<36> 3.2B 5.3B
FBA_D<37> 3.2B 5.3B
FBA_D<38> 3.2B 5.3B
FBA_D<39> 3.2B 5.3B
FBA_D<40> 3.2B 5.4B
FBA_D<41> 3.2B 5.4B
FBA_D<42> 3.2B 5.4B
FBA_D<43> 3.2B 5.4B
FBA_D<44> 3.2B 5.4B
FBA_D<45> 3.3B 5.4B
FBA_D<46> 3.3B 5.4B
FBA_D<47> 3.3B 5.4B
FBA_D<48> 3.3B 5.3D
FBA_D<49> 3.3B 5.3D
FBA_D<50> 3.3B 5.3D
FBA_D<51> 3.3B 5.3D
FBA_D<52> 3.3B 5.3D
FBA_D<53> 3.3B 5.3D
FBA_D<54> 3.3B 5.3D
FBA_D<55> 3.3B 5.3D
FBA_D<56> 3.3B 5.4D
FBA_D<57> 3.3B 5.4D
FBA_D<58> 3.3B 5.4D
FBA_D<59> 3.3B 5.4D
FBA_D<60> 3.3B 5.4D
FBA_D<61> 3.3B 5.4D
FBA_D<62> 3.3B 5.4D
FBA_D<63> 3.3B 5.4D
FBA_DEBUG 3.1G< 3.4C
FBA_DQM<0> 3.3B 4.3B
FBA_DQM<7..0> 3.3A> 4.1G< 4 .4A<
5.4A<
FBA_DQM<1> 3.3B 4.4B
FBA_DQM<2> 3.3B 4.3D
FBA_DQM<3> 3.3B 4.4D
FBA_DQM<4> 3.3B 5.3B
FBA_DQM<5> 3.3B 5.4B
FBA_DQM<6> 3.3B 5.3D
FBA_DQM<7> 3.3B 5.4D
FBA_DQS<0> 3.4B 4.1G 4.4B
FBA_DQS<7..0> 3.4A<> 4.1G< 4.4A< >
5.1G< 5.4A<
FBA_DQS<1> 3.4B 4.1G 4.4B
FBA_DQS<2> 3.4B 4.1G 4.4D
FBA_DQS<3> 3.4B 4.1G 4.4D
FBA_DQS<4> 3.4B 5.1G 5.4B
FBA_DQS<5> 3.4B 5.1G 5.4B
FBA_DQS<6> 3.4B 5.1G 5.4D
FBA_DQS<7> 3.4B 5.1G 5.4D
FBA_DQSN<0> 3.4B 4.1G 4.4B
FBA_DQSN<7..0> 3.4A<> 4.1G< 4.4A< <>
5.1G< 5.4A<
FBA_DQSN<1> 3.4B 4.1G 4.4B
FBA_DQSN<2> 3.4B 4.1G 4.4D
FBA_DQSN<3> 3.4B 4.1G 4.4D
FBA_DQSN<4> 3.4B 5.1G 5.4B
FBA_DQSN<5> 3.4B 5.1G 5.4B
FBA_DQSN<6> 3.4B 5.1G 5.4D
FBA_DQSN<7> 3.4B 5.1G 5.4D
FBA_PLLAVDD 3.5C
FBA_VREF_A 5.3C 5.3E
FBA_VREF_B 4.3C 4.3E
FBVDDQ 14.1G
FB_CAL_PD_VDDQ 3.4C
FB_CAL_PU_GND 3.4C
FB_CAL_TERM_GND 3.4C
FB_VREF 3.5B
GND_SENSE 2.4F
GPU_PLLVDD 12.1G< 12.4C
GPU_TESTMODE 12.3E
HDA_BCLK 10.4C
HDA_RST 10.4C
HDA_SDI 10.4C
HDA_SDO 10.4C
HDA_SYNC 10.4C
I2CA_SCL 6.1D< 12.1E>
I2CA_SCL_C 6.1G> 9.2G<
I2CA_SDA 6.2D<> 12.1E<>
I2CA_SDA_C 6.2G> 9.3G<
I2CB_SCL 7.1D< 12.1E>
I2CB_SCL_C 7.1F
I2CB_SDA 7.2D<> 12.1E<>
I2CB_SDA_C 7.2F
I2CH_SCL 12.3E> 12.3F<
I2CH_SDA 12.3E<> 12.3F<>
I2CS_SCL 2.1E<> 12.2C<>
I2CS_SDA 2.1E<> 12.2C<>
IFPAB_HPD_C 9.3G
IFPAB_IOVDD 9.1G< 9.3C
IFPAB_IOVDD_IN 9.2G< 9.3B
IFPAB_IOVDD_IN_EN 9.4B
IFPAB_PLLVDD 9.1G< 9.2C
IFPAB_RSET 9.2C
IFPA_TXC 9.1G< 9.3E 9.3G
IFPA_TXC* 9.1G< 9.3E 9.3G
IFPA_TXD0 9.1G< 9.2E 9.2G
IFPA_TXD0* 9.1G< 9.2E 9.2G
IFPA_TXD1 9.1G< 9.2E 9.2G
IFPA_TXD1* 9.1G< 9.2E 9.2G
IFPA_TXD2 9.1G< 9.2E 9.2G
IFPA_TXD2* 9.1G< 9.2E 9.2G
IFPB_TXD4 9.1G< 9.2G 9.3E
IFPB_TXD4* 9.1G< 9.2E 9.2G
IFPB_TXD5 9.1G< 9.2G 9.3E
IFPB_TXD5* 9.1G< 9.2G 9.3E
IFPB_TXD6 9.1G< 9.2G 9.3E
IFPB_TXD6* 9.1G< 9.2G 9.3E
JTAG_TCLK 2.1E<> 12.1A<>
12.1A<>
JTAG_TCLK_PEX 2.1C
JTAG_TDI 2.1E<> 12.2A<>
12.2A<>
JTAG_TDIO_PEX 2.1C
JTAG_TDO 2.1E<> 12.2A<>
12.2A<>
JTAG_TDO_PEX 2.1C
JTAG_TMS 2.1E<> 12.1A<>
12.1A<>
JTAG_TMS_PEX 2.1C
JTAG_TRST* 2.1E<> 12.2A<>
12.2A<>
JTAG_TRST_PEX* 2.1C
NVVDD 13.1F
NVVDD_SENSE 2.4F
PEX_PLLDVDD 2.5F
PEX_PRSNT 2.1B
PEX_REFCLK 2.2C 2.5A<
PEX_REFCLK* 2.2C 2.5A<
PEX_RST* 2.2D> 2.2D> 9.4A<
PEX_RST_R 9.4A
PEX_RSVD 2.5F
PEX_RX0 2.2C 2.4A<
PEX_RX0* 2.2C 2.4A<
PEX_RX1 2.2C 2.4A<
PEX_RX1* 2.2C 2.4A<
PEX_RX2 2.2C 2.4A<
PEX_RX2* 2.2C 2.4A<
PEX_RX3 2.3C 2.4A<
PEX_RX3* 2.3C 2.4A<
PEX_RX4 2.3C 2.4A<
PEX_RX4* 2.3C 2.4A<
PEX_RX5 2.3C 2.5A<
PEX_RX5* 2.3C 2.5A<
PEX_RX6 2.3C 2.5A<
PEX_RX6* 2.3C 2.5A<
PEX_RX7 2.3C 2.5A<
PEX_RX7* 2.3C 2.5A<
PEX_RX8 2.4C 2.5A<
PEX_RX8* 2.4C 2.5A<
PEX_RX9 2.4C 2.5A<
PEX_RX9* 2.4C 2.5A<
PEX_RX10 2.4C 2.5A<
PEX_RX10* 2.4C 2.5A<
PEX_RX11 2.4C 2.5A<
PEX_RX11* 2.4C 2.5A<
PEX_RX12 2.4C 2.5A<
PEX_RX12* 2.4C 2.5A<
PEX_RX13 2.5A< 2.5C
PEX_RX13* 2.5A< 2.5C
PEX_RX14 2.5A< 2.5C
PEX_RX14* 2.5A< 2.5C
PEX_RX15 2.5A< 2.5C
PEX_RX15* 2.5A< 2.5C
PEX_SMCLK 2.1C
PEX_SMDAT 2.1C
PEX_TSTCLK 2.2A<
PEX_TSTCLK* 2.2A<
PEX_TSTCLK_OUT 2.5F
PEX_TSTCLK_OUT* 2.5F
PEX_TX0 2.2A< 2.2E
PEX_TX0* 2.2A< 2.2E
PEX_TX1 2.2A< 2.2E
PEX_TX1* 2.2A< 2.2E
PEX_TX2 2.2A< 2.2E
PEX_TX2* 2.2A< 2.2E
PEX_TX3 2.2A< 2.3E
PEX_TX3* 2.2A< 2.3E
PEX_TX4 2.2A< 2.3E
PEX_TX4* 2.2A< 2.3E
PEX_TX5 2.2A< 2.3E
PEX_TX5* 2.2A< 2.3E
PEX_TX6 2.2A< 2.3E
PEX_TX6* 2.2A< 2.3E
PEX_TX7 2.2A< 2.3E
PEX_TX7* 2.2A< 2.3E
PEX_TX8 2.3A< 2.4E
PEX_TX8* 2.3A< 2.4E
PEX_TX9 2.3A< 2.4E
PEX_TX9* 2.3A< 2.4E
PEX_TX10 2.3A< 2.4E
PEX_TX10* 2.3A< 2.4E
PEX_TX11 2.3A< 2.4E
PEX_TX11* 2.3A< 2.4E
PEX_TX12 2.3A< 2.4E
PEX_TX12* 2.3A< 2.4E
PEX_TX13 2.3A< 2.5E
PEX_TX13* 2.3A< 2.5E
PEX_TX14 2.3A< 2.5E
PEX_TX14* 2.3A< 2.5E
PEX_TX15 2.3A< 2.5E
PEX_TX15* 2.3A< 2.5E
PEX_TX0 2.2C 2.3A<
PEX_TX0* 2.2C 2.3A<
PEX_TX1 2.2C 2.3A<
PEX_TX1* 2.2C 2.3A<
PEX_TX2 2.2C 2.3A<
PEX_TX2* 2.2C 2.3A<
PEX_TX3 2.3A< 2.3C
PEX_TX3* 2.3A< 2.3C
PEX_TX4 2.3A< 2.3C
PEX_TX4* 2.3A< 2.3C
PEX_TX5 2.3A< 2.3C
PEX_TX5* 2.3A< 2.3C
PEX_TX6 2.3A< 2.3C
PEX_TX6* 2.3C 2.4A<
PEX_TX7 2.3C 2.4A<
PEX_TX7* 2.3C 2.4A<
PEX_TX8 2.4A< 2.4C
PEX_TX8* 2.4A< 2.4C
PEX_TX9 2.4A< 2.4C
PEX_TX9* 2.4A< 2.4C
PEX_TX10 2.4A< 2.4C
PEX_TX10* 2.4A< 2.4C
PEX_TX11 2.4A< 2.4C
PEX_TX11* 2.4A< 2.4C
PEX_TX12 2.4A< 2.4C
PEX_TX12* 2.4A< 2.4C
PEX_TX13 2.4A< 2.5C
PEX_TX13* 2.4A< 2.5C
PEX_TX14 2.4A< 2.5C
PEX_TX14* 2.4A< 2.5C
PEX_TX15 2.4A< 2.5C
PEX_TX15* 2.4A< 2.5C
PS1_3V3_EN 13.4A
PS1_12V_EN* 13.4B
PS1_FS_DIS 13.4C
PS1_LDO_DR_FB 13.4C
PS1_NVVDD_BOOT 13.3D
PS1_NVVDD_CP 13.4D
PS1_NVVDD_DR 13.4E
PS1_NVVDD_FB 13.4D
PS1_NVVDD_LG 13.4D
PS1_NVVDD_LG_D 13.4E
PS1_NVVDD_PHASE 13.3E
PS1_NVVDD_RC 13.4F
PS1_NVVDD_RC_FB 13.4D
PS1_NVVDD_RC_IN 13.4F
PS1_NVVDD_UG 13.3D
PS1_NVVDD_UGR 13.3E
PS1_PVCCS_DRV 13.3D
PS1_VCCS 13.3C
PS2_12V_EN 14.4A
PS2_FBVDD_BOOT 14.3D
PS2_FBVDD_CP 14.4D
PS2_FBVDD_FB 14.3D
PS2_FBVDD_LG 14.3D
PS2_FBVDD_PHASE 14.3D 14.3E 14.3F
PS2_FBVDD_RC 14.3F
PS2_FBVDD_RC_FB 14.4D
PS2_FBVDD_RC_IN 14.4F
PS2_FBVDD_UG 14.3D
PS2_FBVDD_UGR 14.3E
PS2_FS_DIS 14.3C
PS2_LDO_DR_FB 14.3C
PS2_NVVDD_EN 14.4A
PS2_PVCCS_DRV 14.3D
PS2_VCCS 14.3C
ROM_CS* 12.3E 12.3F
ROM_SCLK 11.1A< 11.1A< 12 .2F>
12.2F> 12.2F>
ROM_SI 11.1A< 11.1A< 12 .3F>
12.3F> 12.3F>
ROM_SO 11.1A< 11.1A< 12.3F>
12.3F> 12.3F>
SNN_3V3AUX 2.1B
SNN_ATXD3 9.2E
SNN_ATXD7 9.2E
SNN_A_ID0 6.4H
SNN_A_ID2 6.4G
SNN_BTXC 9.3E
SNN_BTXC* 9.3E
SNN_BTXD7 9.3E
SNN_BTXD7* 9.3E
SNN_BUFRST* 12.3E
SNN_DACB_CSYNC 8.3C
SNN_FBA1_NC_A2 4.3B
SNN_FBA1_NC_E2 4.3B
SNN_FBA1_NC_R3 4.2B
SNN_FBA1_NC_R7 4.2B
SNN_FBA1_NC_R8 4.2B
SNN_FBA2_NC_A2 4.3C
SNN_FBA2_NC_E2 4.3C
SNN_FBA2_NC_R3 4.2C
SNN_FBA2_NC_R7 4.2C
SNN_FBA2_NC_R8 4.2C
SNN_FBA3_NC_A2 5.3B
SNN_FBA3_NC_E2 5.3B
SNN_FBA3_NC_R3 5.2B
SNN_FBA3_NC_R7 5.2B
SNN_FBA3_NC_R8 5.2B
SNN_FBA4_NC_A2 5.3C
SNN_FBA4_NC_E2 5.3C
SNN_FBA4_NC_R3 5.2C
SNN_FBA4_NC_R7 5.2C
SNN_FBA4_NC_R8 5.2C
SNN_FBA_CMD7 3.3C
SNN_FBA_CMD26 3.3C
SNN_FBA_CMD28 3.3C
SNN_GPIO0 12.2E
SNN_GPIO2 12.2E
SNN_GPIO3 12.2E
SNN_GPIO4 12.2E
SNN_GPIO5 12.2E
SNN_GPIO6 12.2E
SNN_GPIO7 12.2E
SNN_GPIO8 12.2E
SNN_GPIO9 12.2E
SNN_GPIO10 12.2E
SNN_GPIO11 12.2E
SNN_GPIO12 12.2E
SNN_GPIO13 12.2E
SNN_GPIO14 12.2E
SNN_GPIO15 12.2E
SNN_GPIO16 12.2E
SNN_GPIO17 12.2E
SNN_GPIO18 12.2E
SNN_GPIO19 12.2E
SNN_I2CC_SCL 12.1E
SNN_I2CC_SDA 12.1E
SNN_I2CD_SCL 12.1E
SNN_I2CD_SDA 12.1E
SNN_I2CE_SCL 12.2E
SNN_I2CE_SDA 12.2E
SNN_IFPC_AUX 10.2C
SNN_IFPC_AUX* 10.2C
SNN_IFPC_L0 10.2C
SNN_IFPC_L0* 10.2C
SNN_IFPC_L1 10.2C
SNN_IFPC_L1* 10.2C
SNN_IFPC_L2 10.2C
SNN_IFPC_L2* 10.2C
SNN_IFPC_L3 10.2C
SNN_IFPC_L3* 10.2C
SNN_IFPC_RSET 10.2A
SNN_IFPE_AUX 10.3C
SNN_IFPE_AUX* 10.3C
SNN_IFPE_L0 10.3C
SNN_IFPE_L0* 10.3C
SNN_IFPE_L1 10.3C
SNN_IFPE_L1* 10.3C
SNN_IFPE_L2 10.3C
SNN_IFPE_L2* 10.3C
SNN_IFPE_L3 10.3C
SNN_IFPE_L3* 10.3C
SNN_IFPE_RSET 10.3A
SNN_NC01 10.1G
SNN_NC02 10.1G
SNN_NC03 10.1G
SNN_NC04 10.1G
SNN_PEX_WAKE* 2.2C
SNN_PE_PRSNT2_A 2.1B
SNN_PE_PRSNT2_B 2.2B
SNN_PE_PRSNT2_C 2.3B
SNN_PE_RSVD2 2.2B
SNN_PE_RSVD3 2.2B
SNN_PE_RSVD4 2.2B
SNN_PE_RSVD5 2.2B
SNN_PE_RSVD6 2.3B
SNN_PE_RSVD7 2.4B
SNN_PE_RSVD8 2.4B
SNN_RFU_AE9 2.2E
SNN_RFU_AG9 2.5F
SNN_RFU_C15 12.3C
SNN_RFU_D15 12.3C
SNN_RFU_F6 12.3E
SNN_RFU_J5 12.3E
SNN_RFU_J22 3.3C
SNN_RFU_L22 3.3C
SNN_TV_NC1 8.4G
SNN_TV_NC2 8.4G
SPDIF 12.1G< 12.3C
SPDIF_IN 12.1G< 12.3A 12.3A
SPDIF_IN_C 12.4A
SPDIF_IN_G 12.4B
SPDIF_IN_G_C 12.4A
SPDIF_T_GND 12.4B
STRAP0 11.1A< 11.1A< 12.3C>
STRAP1 11.1A< 11.1A< 12.3C>
STRAP2 11.1A< 11.1A< 12.3C>
STRAP_CAL_PU_GND0 12.3C
STRAP_CAL_PU_GND1 12.3C
THERMDA 12.1C
THERMDC 12.1C
XTALIN 12.1G< 12.4C
XTALIN_B 12.1G<
XTALIN_T 12.1G<
XTALOUT 12.1G< 12.4E
XTALOUTBUFF 12.4E
XTALOUT_B 12.1G<
XTALOUT_T 12.1G<
XTALSSIN 12.4C

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	<edit here to insert page detail>

NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA

NV_PN	600-10561-xxxx-100 D		
ID		PAGE	
NAME	<ENGINEER>	DATE	31-AUG-2007

Title: Cref Part Report
Design: p561
Date: Aug 15 1:38:59 2007

BKT1 [11.3G]
C1 [6.3C]
C2 [7.4F]
C3 [7.4E]
C4 [14.1B]
C5 [14.1B]
C6 [7.4E]
C7 [7.4F]
C8 [7.5E]
C9 [7.5F]
C10 [14.1A]
C11 [13.2D]
C12 [13.2E]
C13 [14.1A]
C14 [13.2E]
C15 [13.2E]
C16 [2.1B]
C17 [2.1B]
C20 [13.3F]
C22 [12.2G]
C23 [13.4A]
C24 [2.1A]
C25 [2.1A]
C26 [2.1A]
C27 [13.4G]
C28 [14.2A]
C29 [13.2H]
C30 [13.3H]
C31 [13.3H]
C32 [14.2A]
C33 [14.2B]
C34 [14.2B]
C35 [14.3H]
C36 [14.2B]
C37 [13.2H]
C38 [13.2G]
C39 [14.3G]
C42 [12.4A]
C43 [13.2G]
C44 [13.2G]
C45 [12.3B]
C46 [9.4A]
C47 [9.3A]
C48 [9.3B]
C49 [6.4A]
C50 [9.3B]
C51 [6.4A]
C52 [9.3B]
C53 [6.4B]
C54 [6.4A]
C55 [9.3C]
C56 [6.4A]
C57 [9.3C]
C58 [2.2H]
C59 [3.1D]
C60 [3.1E]
C61 [2.1H]
C62 [2.4H]
C63 [2.4H]
C64 [2.5H]
C65 [2.5G]
C66 [3.2D]
C67 [3.2E]
C68 [3.2D]
C69 [3.2D]
C70 [4.3F]
C71 [4.2G]
C72 [5.3G]
C73 [5.3F]
C74 [5.2G]
C75 [4.3F]
C76 [5.2F]
C77 [5.3G]
C78 [4.4H]
C79 [5.3F]
C80 [4.5C]
C81 [5.3C]
C82 [4.3G]
C83 [5.3E]
C84 [5.5E]
C85 [4.5E]
C86 [4.2G]
C87 [5.2G]
C88 [4.2G]
C89 [5.5E]
C90 [4.5E]
C91 [5.5E]
C92 [4.5E]
C93 [4.4G]

C94 [4.4F]
C95 [4.4G]
C96 [4.5G]
C97 [4.5F]
C98 [4.4G]
C99 [6.2B]
C100 [6.2B]
C103 [14.4F]
C104 [14.3E]
C105 [14.4G]
C106 [14.4D]
C107 [12.5A]
C108 [12.5A]
C501 [4.5G]
C502 [4.4G]
C503 [4.3G]
C504 [4.2F]
C505 [4.2F]
C506 [4.5F]
C507 [4.3G]
C508 [5.3G]
C509 [5.5C]
C510 [4.5G]
C511 [4.3C]
C512 [4.3E]
C513 [5.2F]
C514 [5.2G]
C515 [4.2G]
C516 [4.3G]
C517 [5.2G]
C518 [5.3G]
C519 [3.1D]
C520 [3.2D]
C521 [2.5D]
C522 [2.5D]
C523 [2.5D]
C524 [2.5D]
C525 [2.5D]
C526 [2.5D]
C527 [2.4D]
C528 [2.4D]
C529 [2.4D]
C530 [2.4D]
C531 [2.4D]
C532 [3.1D]
C533 [3.2D]
C534 [3.2D]
C535 [3.1D]
C536 [2.4D]
C537 [3.5D]
C538 [3.5C]
C539 [3.5D]
C540 [3.2E]
C541 [3.2E]
C542 [3.2D]
C543 [2.4D]
C544 [2.2F]
C545 [2.3G]
C546 [2.2H]
C547 [2.4D]
C548 [2.4D]
C549 [2.4D]
C550 [2.2G]
C551 [3.1D]
C552 [3.2D]
C553 [3.2E]
C554 [2.2G]
C555 [2.3G]
C556 [3.5A]
C557 [2.3G]
C558 [2.2G]
C559 [12.5E]
C560 [2.2G]
C561 [2.3G]
C562 [2.1G]
C563 [2.3D]
C564 [2.4H]
C565 [2.4H]
C566 [2.3D]
C567 [2.3F]
C568 [2.3G]
C569 [2.2G]
C570 [3.2D]
C571 [2.3F]
C572 [2.3F]
C573 [2.1F]
C574 [2.3G]
C575 [2.3G]
C576 [2.3G]
C577 [2.2G]
C578 [3.2D]
C579 [8.3A]
C580 [8.3A]
C581 [8.3A]
C582 [8.3A]
C583 [2.2G]

C584 [8.3B]
C585 [7.4B]
C586 [2.1H]
C587 [2.1G]
C588 [2.2G]
C589 [7.4A]
C590 [2.3D]
C591 [2.3D]
C592 [2.3D]
C593 [2.3D]
C594 [2.2H]
C595 [12.4C]
C596 [2.1G]
C597 [12.4C]
C598 [12.4C]
C599 [9.2C]
C600 [12.5C]
C601 [7.4A]
C602 [12.4C]
C603 [9.2B]
C604 [2.3G]
C605 [2.2D]
C606 [2.2D]
C607 [7.4A]
C608 [9.2B]
C609 [2.3D]
C610 [2.3D]
C611 [2.3D]
C612 [2.3D]
C613 [9.2B]
C614 [7.4A]
C615 [2.3G]
C616 [9.2A]
C617 [12.3G]
C618 [2.3G]
C619 [12.3A]
C620 [2.2D]
C621 [2.2D]
C622 [12.3G]
C623 [2.2D]
C624 [2.2D]
C625 [12.4B]
C626 [13.4G]
C627 [13.4E]
C628 [13.4D]
C631 [13.3E]
C632 [2.1B]
C634 [13.4E]
C635 [13.3C]
C636 [13.3C]
C637 [13.3D]
C638 [9.3F]
C639 [6.5F]
C640 [6.4F]
C641 [6.4F]
C642 [8.4E]
C643 [8.4E]
C644 [8.3E]
C645 [9.3F]
C646 [8.4E]
C647 [8.4E]
C648 [8.3E]
C649 [6.5F]
C650 [8.4F]
C651 [8.4F]
C652 [8.4F]
C653 [8.3F]
C654 [6.4F]
C655 [14.4E]
C656 [14.4E]
C657 [14.3E]
C658 [14.2C]
C659 [14.3C]
C660 [14.3C]
C661 [14.4A]
CN1 [2.3C]
D1 [6.2E]
D2 [6.2E]
D3 [7.3E]
D4 [6.3E]
D5 [6.3E]
D6 [7.3E]
D7 [13.4G]
D8 [12.3C]
D18 [14.3G]
D19 [7.4D]
D501 [13.4E]
D502 [9.3F]
D503 [7.2E]
D504 [7.2E]
D505 [6.4E]
D506 [6.4E]
D507 [6.5E]
D508 [7.4D]
D509 [7.5E]
D510 [8.4D]

D511 [8.5D]
D512 [8.5D]
F501 [14.1B]
G1 [2.3F]
G1 [3.3C]
G1 [6.4C]
G1 [7.4C]
G1 [8.3C]
G1 [9.3D]
G1 [10.4B 10.3B 10.2B 10.3F]
G1 [12.4D 12.2D 12.3D]
J1 [6.4H]
J2 [8.4G]
J3 [9.2H]
J4 [7.3G]
J5 [12.2G]
J6 [12.3A]
JS01 [12.2B]
L1 [6.3F]
L2 [6.2F]
L3 [7.3F]
L4 [7.2F]
L5 [7.4F]
L6 [7.4F]
L7 [7.5F]
L8 [13.2D]
L9 [13.2D]
L10 [13.3G]
L11 [13.3G]
L12 [13.3G]
L13 [2.5H]
L14 [14.3G]
L15 [14.3G]
L501 [6.5F]
L502 [8.3E]
L503 [8.4E]
L504 [8.3E]
L505 [6.4F]
L506 [6.4F]
LB1 [14.2A]
LB2 [13.2G]
LB3 [13.2G]
LB4 [9.3B]
LB5 [6.3A]
LBS01 [3.5E]
LBS02 [8.3A]
LBS03 [12.4C]
LBS04 [7.3A]
LBS05 [9.2B]
LBS06 [9.3F]
M1 [4.4D 4.2B 4.3C]
M2 [5.4D 5.2B 5.4C]
MS01 [4.3D 4.2D 4.4C]
MS02 [5.3D 5.2D 5.3C]
MEC1 [11.2H]
MEC2 [11.2G]
MEC3 [11.3H]
MEC4 [11.3H]
MEC5 [11.3H]
MEC6 [11.3H]
MEC7 [11.2H]
Q1 [13.4F]
Q2 [13.3E]
Q4 [12.4B]
Q5 [9.4B]
Q6 [9.4B]
Q7 [14.3E 14.3E]
Q8 [14.4B]
Q9 [14.4A]
Q501 [12.4B]
Q502 [13.4B]
Q503 [13.4B]
R1 [6.1D]
R2 [6.2E]
R3 [7.3E]
R4 [6.3E]
R5 [6.2E]
R6 [7.3E]
R7 [6.2D]
R8 [6.3E]
R9 [7.2E]
R10 [7.4E]
R11 [6.2E]
R12 [7.3E]
R13 [6.3E]
R14 [7.4E]
R15 [7.5E]
R16 [13.2D]
R17 [13.2D]
R18 [13.2D]

R19 [13.4A]
R20 [13.4A]
R21 [2.1D]
R22 [2.1D]
R23 [13.4G]
R24 [12.4A]
R25 [12.4A]
R26 [12.4A]
R27 [12.4B]
R28 [9.4A]
R29 [12.2C]
R30 [9.4B]
R31 [12.2C]
R32 [11.2A]
R33 [6.4B]
R34 [2.5G]
R35 [3.4D]
R36 [3.4D]
R37 [3.4D]
R38 [5.3C]
R39 [5.3C]
R40 [4.5B]
R41 [4.5B]
R42 [4.5B]
R43 [4.5C]
R44 [14.3F]
R45 [14.4F]
R46 [14.4E]
R47 [14.4E]
R48 [14.4C]
R49 [14.4B]
R50 [12.3C]
R51 [12.3C]
R501 [3.3D]
R502 [4.3C]
R503 [4.3C]
R504 [3.3E]
R505 [5.5B]
R506 [5.5B]
R507 [5.5B]
R508 [5.5C]
R509 [12.3E]
R510 [3.4D]
R511 [12.3C]
R512 [12.3C]
R513 [12.5F]
R514 [3.5A]
R515 [3.5A]
R516 [12.5C]
R517 [8.3B]
R518 [2.5G]
R519 [7.4B]
R520 [8.4D]
R521 [8.4D]
R522 [7.5D]
R523 [8.4C]
R524 [9.2C]
R525 [11.2B]
R526 [10.4C]
R527 [7.4D]
R528 [6.4D]
R529 [11.2A]
R530 [6.4D]
R531 [11.2A]
R532 [6.5D]
R533 [7.4D]
R534 [11.2B]
R535 [11.2B]
R536 [11.2A]
R537 [12.3G]
R538 [11.2B]
R539 [2.1D]
R540 [12.1B]
R541 [2.1D]
R542 [12.1B]
R543 [2.1D]
R544 [12.1B]
R545 [11.2B]
R546 [11.2A]
R547 [2.1D]
R548 [12.4G]
R549 [12.3G]
R550 [11.2A]
R551 [11.2B]
R552 [12.1A]
R553 [12.2B]
R554 [2.1D]
R555 [2.1D]
R556 [12.2A]
R557 [12.4B]
R558 [13.4F]
R559 [13.4E]
R560 [13.5E]
R561 [13.4D]
R563 [13.4C]
R570 [13.3E]

R571 [13.3E]
R574 [13.3D]
R575 [13.3C]
R576 [13.4B]
R577 [13.4F]
R578 [7.2D]
R579 [6.5F]
R580 [6.4F]
R581 [6.4F]
R582 [8.4E]
R583 [8.4D]
R584 [8.4E]
R585 [7.2E]
R586 [9.3E]
R587 [7.1D]
R588 [9.3F]
R589 [7.2E]
R590 [12.3G]
R591 [14.4D]
R592 [14.3E]
R593 [14.2C]
R594 [14.3C]
R595 [14.4A]
R596 [14.4A]
RP1 [3.3G 3.3G 3.3G 3.3G]
RP2 [3.4G 3.3G 3.3G 3.2G]
RP3 [3.3G 3.3G 3.4G 3.3G]
RP4 [3.4G 3.3G 3.3G 3.4G]
RP5 [3.2G 3.3G 3.2G 3.3G]
RP6 [3.2G 3.2G 3.2G 3.2G]
RP7 [3.4G 3.4G 3.4G 3.4G]
RP8 [3.3G 3.3G 3.4G 3.4G]
RP9 [3.2G 3.2G 3.2G 3.2G]
RP10 [3.2G 3.2G 3.2G 3.3G]
RP11 [3.3G 3.3G 3.3G 3.3G]
RP12 [3.2G 3.2G 3.2G 3.2G]
TP501 [3.3D]
TP502 [3.3D]
TP503 [3.3D]
TP504 [3.3D]
TP505 [3.4D]
TP506 [2.4G]
TP507 [2.4G]
TP508 [12.1C]
TP509 [12.1C]
TP510 [10.4C]
TP511 [10.4C]
TP512 [10.4C]
TP513 [10.4C]
U1 [6.3D 6.3D]
U1 [7.3D 7.3D]
U2 [14.1A]
US01 [12.3G]
US02 [12.4H]
US04 [13.4D]
US05 [14.3D]
Y501 [12.5D]

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	<edit here to insert page detail>

NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA

NV_PN	600-10561-xxxx-100 D		
ID		PAGE	
NAME	<ENGINEER>	DATE	31-AUG-2007