

P621-A02: G98-GB1-64, MXM-I, 256/128MB GDDR2 (32M/16Mx16),
LVDS, HDMI, TV_OUT, VGA, HD Audio, DP option

Table of Contents

Page 1: PAGE OVERVIEW
 Page 2: PCI EXPRESS INTERFACE
 Page 3: GPU MEMORY INTERFACE
 Page 4: MEMORY LOWER SUB-PARTITION INTERFACE
 Page 5: MEMORY UPPER SUB-PARTITION INTERFACE
 Page 6: DAC, A/B
 Page 7: LVDS(LINK A/B), HD AUDIO
 Page 8: HDMI, DP
 Page 9: MXM CONNECTOR
 Page 10: GPIO, JTAG, TEMP SENSOR
 Page 11: VBDS & HCK ROM, XTAL, SPREAD SPECTRUM, SPI/F
 Page 12: VDDIO, VDDIOH, VDDIOH2, VDDIOH3, VDDIOH4, VDDIOH5, VDDIOH6, VDDIOH7, VDDIOH8, VDDIOH9, VDDIOH10, VDDIOH11, VDDIOH12, VDDIOH13, VDDIOH14, VDDIOH15, VDDIOH16, VDDIOH17, VDDIOH18, VDDIOH19, VDDIOH20, VDDIOH21, VDDIOH22, VDDIOH23, VDDIOH24, VDDIOH25, VDDIOH26, VDDIOH27, VDDIOH28, VDDIOH29, VDDIOH30, VDDIOH31, VDDIOH32, VDDIOH33, VDDIOH34, VDDIOH35, VDDIOH36, VDDIOH37, VDDIOH38, VDDIOH39, VDDIOH40, VDDIOH41, VDDIOH42, VDDIOH43, VDDIOH44, VDDIOH45, VDDIOH46, VDDIOH47, VDDIOH48, VDDIOH49, VDDIOH50, VDDIOH51, VDDIOH52, VDDIOH53, VDDIOH54, VDDIOH55, VDDIOH56, VDDIOH57, VDDIOH58, VDDIOH59, VDDIOH60, VDDIOH61, VDDIOH62, VDDIOH63, VDDIOH64, VDDIOH65, VDDIOH66, VDDIOH67, VDDIOH68, VDDIOH69, VDDIOH70, VDDIOH71, VDDIOH72, VDDIOH73, VDDIOH74, VDDIOH75, VDDIOH76, VDDIOH77, VDDIOH78, VDDIOH79, VDDIOH80, VDDIOH81, VDDIOH82, VDDIOH83, VDDIOH84, VDDIOH85, VDDIOH86, VDDIOH87, VDDIOH88, VDDIOH89, VDDIOH90, VDDIOH91, VDDIOH92, VDDIOH93, VDDIOH94, VDDIOH95, VDDIOH96, VDDIOH97, VDDIOH98, VDDIOH99, VDDIOH100, VDDIOH101, VDDIOH102, VDDIOH103, VDDIOH104, VDDIOH105, VDDIOH106, VDDIOH107, VDDIOH108, VDDIOH109, VDDIOH110, VDDIOH111, VDDIOH112, VDDIOH113, VDDIOH114, VDDIOH115, VDDIOH116, VDDIOH117, VDDIOH118, VDDIOH119, VDDIOH120, VDDIOH121, VDDIOH122, VDDIOH123, VDDIOH124, VDDIOH125, VDDIOH126, VDDIOH127, VDDIOH128, VDDIOH129, VDDIOH130, VDDIOH131, VDDIOH132, VDDIOH133, VDDIOH134, VDDIOH135, VDDIOH136, VDDIOH137, VDDIOH138, VDDIOH139, VDDIOH140, VDDIOH141, VDDIOH142, VDDIOH143, VDDIOH144, VDDIOH145, VDDIOH146, VDDIOH147, VDDIOH148, VDDIOH149, VDDIOH150, VDDIOH151, VDDIOH152, VDDIOH153, VDDIOH154, VDDIOH155, VDDIOH156, VDDIOH157, VDDIOH158, VDDIOH159, VDDIOH160, VDDIOH161, VDDIOH162, VDDIOH163, VDDIOH164, VDDIOH165, VDDIOH166, VDDIOH167, VDDIOH168, VDDIOH169, VDDIOH170, VDDIOH171, VDDIOH172, VDDIOH173, VDDIOH174, VDDIOH175, VDDIOH176, VDDIOH177, VDDIOH178, VDDIOH179, VDDIOH180, VDDIOH181, VDDIOH182, VDDIOH183, VDDIOH184, VDDIOH185, VDDIOH186, VDDIOH187, VDDIOH188, VDDIOH189, VDDIOH190, VDDIOH191, VDDIOH192, VDDIOH193, VDDIOH194, VDDIOH195, VDDIOH196, VDDIOH197, VDDIOH198, VDDIOH199, VDDIOH200, VDDIOH201, VDDIOH202, VDDIOH203, VDDIOH204, VDDIOH205, VDDIOH206, VDDIOH207, VDDIOH208, VDDIOH209, VDDIOH210, VDDIOH211, VDDIOH212, VDDIOH213, VDDIOH214, VDDIOH215, VDDIOH216, VDDIOH217, VDDIOH218, VDDIOH219, VDDIOH220, VDDIOH221, VDDIOH222, VDDIOH223, VDDIOH224, VDDIOH225, VDDIOH226, VDDIOH227, VDDIOH228, VDDIOH229, VDDIOH230, VDDIOH231, VDDIOH232, VDDIOH233, VDDIOH234, VDDIOH235, VDDIOH236, VDDIOH237, VDDIOH238, VDDIOH239, VDDIOH240, VDDIOH241, VDDIOH242, VDDIOH243, VDDIOH244, VDDIOH245, VDDIOH246, VDDIOH247, VDDIOH248, VDDIOH249, VDDIOH250, VDDIOH251, VDDIOH252, VDDIOH253, VDDIOH254, VDDIOH255, VDDIOH256, VDDIOH257, VDDIOH258, VDDIOH259, VDDIOH260, VDDIOH261, VDDIOH262, VDDIOH263, VDDIOH264, VDDIOH265, VDDIOH266, VDDIOH267, VDDIOH268, VDDIOH269, VDDIOH270, VDDIOH271, VDDIOH272, VDDIOH273, VDDIOH274, VDDIOH275, VDDIOH276, VDDIOH277, VDDIOH278, VDDIOH279, VDDIOH280, VDDIOH281, VDDIOH282, VDDIOH283, VDDIOH284, VDDIOH285, VDDIOH286, VDDIOH287, VDDIOH288, VDDIOH289, VDDIOH290, VDDIOH291, VDDIOH292, VDDIOH293, VDDIOH294, VDDIOH295, VDDIOH296, VDDIOH297, VDDIOH298, VDDIOH299, VDDIOH300, VDDIOH301, VDDIOH302, VDDIOH303, VDDIOH304, VDDIOH305, VDDIOH306, VDDIOH307, VDDIOH308, VDDIOH309, VDDIOH310, VDDIOH311, VDDIOH312, VDDIOH313, VDDIOH314, VDDIOH315, VDDIOH316, VDDIOH317, VDDIOH318, VDDIOH319, VDDIOH320, VDDIOH321, VDDIOH322, VDDIOH323, VDDIOH324, VDDIOH325, VDDIOH326, VDDIOH327, VDDIOH328, VDDIOH329, VDDIOH330, VDDIOH331, VDDIOH332, VDDIOH333, VDDIOH334, VDDIOH335, VDDIOH336, VDDIOH337, VDDIOH338, VDDIOH339, VDDIOH340, VDDIOH341, VDDIOH342, VDDIOH343, VDDIOH344, VDDIOH345, VDDIOH346, VDDIOH347, VDDIOH348, VDDIOH349, VDDIOH350, VDDIOH351, VDDIOH352, VDDIOH353, VDDIOH354, VDDIOH355, VDDIOH356, VDDIOH357, VDDIOH358, VDDIOH359, VDDIOH360, VDDIOH361, VDDIOH362, VDDIOH363, VDDIOH364, VDDIOH365, VDDIOH366, VDDIOH367, VDDIOH368, VDDIOH369, VDDIOH370, VDDIOH371, VDDIOH372, VDDIOH373, VDDIOH374, VDDIOH375, VDDIOH376, VDDIOH377, VDDIOH378, VDDIOH379, VDDIOH380, VDDIOH381, VDDIOH382, VDDIOH383, VDDIOH384, VDDIOH385, VDDIOH386, VDDIOH387, VDDIOH388, VDDIOH389, VDDIOH390, VDDIOH391, VDDIOH392, VDDIOH393, VDDIOH394, VDDIOH395, VDDIOH396, VDDIOH397, VDDIOH398, VDDIOH399, VDDIOH400, VDDIOH401, VDDIOH402, VDDIOH403, VDDIOH404, VDDIOH405, VDDIOH406, VDDIOH407, VDDIOH408, VDDIOH409, VDDIOH410, VDDIOH411, VDDIOH412, VDDIOH413, VDDIOH414, VDDIOH415, VDDIOH416, VDDIOH417, VDDIOH418, VDDIOH419, VDDIOH420, VDDIOH421, VDDIOH422, VDDIOH423, VDDIOH424, VDDIOH425, VDDIOH426, VDDIOH427, VDDIOH428, VDDIOH429, VDDIOH430, VDDIOH431, VDDIOH432, VDDIOH433, VDDIOH434, VDDIOH435, VDDIOH436, VDDIOH437, VDDIOH438, VDDIOH439, VDDIOH440, VDDIOH441, VDDIOH442, VDDIOH443, VDDIOH444, VDDIOH445, VDDIOH446, VDDIOH447, VDDIOH448, VDDIOH449, VDDIOH450, VDDIOH451, VDDIOH452, VDDIOH453, VDDIOH454, VDDIOH455, VDDIOH456, VDDIOH457, VDDIOH458, VDDIOH459, VDDIOH460, VDDIOH461, VDDIOH462, VDDIOH463, VDDIOH464, VDDIOH465, VDDIOH466, VDDIOH467, VDDIOH468, VDDIOH469, VDDIOH470, VDDIOH471, VDDIOH472, VDDIOH473, VDDIOH474, VDDIOH475, VDDIOH476, VDDIOH477, VDDIOH478, VDDIOH479, VDDIOH480, VDDIOH481, VDDIOH482, VDDIOH483, VDDIOH484, VDDIOH485, VDDIOH486, VDDIOH487, VDDIOH488, VDDIOH489, VDDIOH490, VDDIOH491, VDDIOH492, VDDIOH493, VDDIOH494, VDDIOH495, VDDIOH496, VDDIOH497, VDDIOH498, VDDIOH499, VDDIOH500, VDDIOH501, VDDIOH502, VDDIOH503, VDDIOH504

[illegible]

ALL MEDIA DESIGN SPECIFICATIONS, REFERENCES, SPECIFICATIONS, REFERENCES, IMAGES, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION CONTAINED HEREIN ARE HEREBY UNPUBLISHED AND UNRECORDED AND ARE THE PROPERTY OF THE COMPANY AND ARE NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF THE COMPANY. THE COMPANY ASSUMES NO LIABILITY FOR ANY ERRORS OR OMISSIONS IN THIS DOCUMENT. THE COMPANY ASSUMES NO LIABILITY FOR ANY DAMAGES, INCLUDING CONSEQUENTIAL DAMAGES, ARISING OUT OF THE USE OF THIS DOCUMENT. THE COMPANY ASSUMES NO LIABILITY FOR ANY DAMAGES, INCLUDING CONSEQUENTIAL DAMAGES, ARISING OUT OF THE USE OF THIS DOCUMENT. THE COMPANY ASSUMES NO LIABILITY FOR ANY DAMAGES, INCLUDING CONSEQUENTIAL DAMAGES, ARISING OUT OF THE USE OF THIS DOCUMENT.

NVIDIA CORPORATION
2701 SAN TOMAS AVE
SANTA CLARA, CALIFORNIA





NV_PN	600-10621-0000-200 A
-------	----------------------

ED		PAZE	
PAZE		PAZE	23-04-2008

10/0000		10/0000	10/0000
		10	

GPU MEMORY INTERFACE

[illegible]

ASSEMBLY	WPS LEVEL GENERAL-EMPLOYEE
WPS LEVEL	CPU/MEMORY/PERIPHERALS

NVIDIA CORPORATION

2021 SAN TOMAS DE AQUINO
SANTA CLARA, CALIFORNIA





NV_PN	600-10621-0000-200 A
-------	----------------------

D		PAGE	
---	--	------	--


NAME		DATE	23-3-2023
------	--	------	-----------

	34
--	----

MEMORY LOWER SUB-PARTITION INTERFACE D<31..0>




PLACE close to memories so as to
Minimize the stub length
Single resistor termination to be placed on
same pads as 2 resistor termination



MEMORY CONSTRAINTS

MEM	MEM[0:31]	MEM[32:63]	MEM[64:95]	MEM[96:127]
MEM[0:31]	MEM[32:63]	MEM[64:95]	MEM[96:127]	MEM[128:159]
MEM[160:191]	MEM[192:223]	MEM[224:255]	MEM[256:287]	MEM[288:319]
MEM[320:351]	MEM[352:383]	MEM[384:415]	MEM[416:447]	MEM[448:479]
MEM[480:511]	MEM[512:543]	MEM[544:575]	MEM[576:607]	MEM[608:639]
MEM[640:671]	MEM[672:703]	MEM[704:735]	MEM[736:767]	MEM[768:799]
MEM[800:831]	MEM[832:863]	MEM[864:895]	MEM[896:927]	MEM[928:959]
MEM[960:991]	MEM[992:1023]	MEM[1024:1055]	MEM[1056:1087]	MEM[1088:1119]
MEM[1120:1151]	MEM[1152:1183]	MEM[1184:1215]	MEM[1216:1247]	MEM[1248:1279]
MEM[1280:1311]	MEM[1312:1343]	MEM[1344:1375]	MEM[1376:1407]	MEM[1408:1439]
MEM[1440:1471]	MEM[1472:1503]	MEM[1504:1535]	MEM[1536:1567]	MEM[1568:1599]
MEM[1600:1631]	MEM[1632:1663]	MEM[1664:1695]	MEM[1696:1727]	MEM[1728:1759]
MEM[1760:1791]	MEM[1792:1823]	MEM[1824:1855]	MEM[1856:1887]	MEM[1888:1919]
MEM[1920:1951]	MEM[1952:1983]	MEM[1984:2015]	MEM[2016:2047]	MEM[2048:2079]
MEM[2080:2111]	MEM[2112:2143]	MEM[2144:2175]	MEM[2176:2207]	MEM[2208:2239]
MEM[2240:2271]	MEM[2272:2303]	MEM[2304:2335]	MEM[2336:2367]	MEM[2368:2399]
MEM[2400:2431]	MEM[2432:2463]	MEM[2464:2495]	MEM[2496:2527]	MEM[2528:2559]
MEM[2560:2591]	MEM[2592:2623]	MEM[2624:2655]	MEM[2656:2687]	MEM[2688:2719]
MEM[2720:2751]	MEM[2752:2783]	MEM[2784:2815]	MEM[2816:2847]	MEM[2848:2879]
MEM[2880:2911]	MEM[2912:2943]	MEM[2944:2975]	MEM[2976:3007]	MEM[3008:3039]
MEM[3040:3071]	MEM[3072:3103]	MEM[3104:3135]	MEM[3136:3167]	MEM[3168:3199]
MEM[3200:3231]	MEM[3232:3263]	MEM[3264:3295]	MEM[3296:3327]	MEM[3328:3359]
MEM[3360:3391]	MEM[3392:3423]	MEM[3424:3455]	MEM[3456:3487]	MEM[3488:3519]
MEM[3520:3551]	MEM[3552:3583]	MEM[3584:3615]	MEM[3616:3647]	MEM[3648:3679]
MEM[3680:3711]	MEM[3712:3743]	MEM[3744:3775]	MEM[3776:3807]	MEM[3808:3839]
MEM[3840:3871]	MEM[3872:3903]	MEM[3904:3935]	MEM[3936:3967]	MEM[3968:3999]
MEM[4000:4031]	MEM[4032:4063]	MEM[4064:4095]	MEM[4096:4127]	MEM[4128:4159]
MEM[4160:4191]	MEM[4192:4223]	MEM[4224:4255]	MEM[4256:4287]	MEM[4288:4319]
MEM[4320:4351]	MEM[4352:4383]	MEM[4384:4415]	MEM[4416:4447]	MEM[4448:4479]
MEM[4480:4511]	MEM[4512:4543]	MEM[4544:4575]	MEM[4576:4607]	MEM[4608:4639]
MEM[4640:4671]	MEM[4672:4703]	MEM[4704:4735]	MEM[4736:4767]	MEM[4768:4799]
MEM[4800:4831]	MEM[4832:4863]	MEM[4864:4895]	MEM[4896:4927]	MEM[4928:4959]
MEM[4960:4991]	MEM[4992:5023]	MEM[5024:5055]	MEM[5056:5087]	MEM[5088:5119]
MEM[5120:5151]	MEM[5152:5183]	MEM[5184:5215]	MEM[5216:5247]	MEM[5248:5279]
MEM[5280:5311]	MEM[5312:5343]	MEM[5344:5375]	MEM[5376:5407]	MEM[5408:5439]
MEM[5440:5471]	MEM[5472:5503]	MEM[5504:5535]	MEM[5536:5567]	MEM[5568:5599]
MEM[5600:5631]	MEM[5632:5663]	MEM[5664:5695]	MEM[5696:5727]	MEM[5728:5759]
MEM[5760:5791]	MEM[5792:5823]	MEM[5824:5855]	MEM[5856:5887]	MEM[5888:5919]
MEM[5920:5951]	MEM[5952:5983]	MEM[5984:6015]	MEM[6016:6047]	MEM[6048:6079]
MEM[6080:6111]	MEM[6112:6143]	MEM[6144:6175]	MEM[6176:6207]	MEM[6208:6239]
MEM[6240:6271]	MEM[6272:6303]	MEM[6304:6335]	MEM[6336:6367]	MEM[6368:6399]
MEM[6400:6431]	MEM[6432:6463]	MEM[6464:6495]	MEM[6496:6527]	MEM[6528:6559]
MEM[6560:6591]	MEM[6592:6623]	MEM[6624:6655]	MEM[6656:6687]	MEM[6688:6719]
MEM[6720:6751]	MEM[6752:6783]	MEM[6784:6815]	MEM[6816:6847]	MEM[6848:6879]
MEM[6880:6911]	MEM[6912:6943]	MEM[6944:6975]	MEM[6976:7007]	MEM[7008:7039]
MEM[7040:7071]	MEM[7072:7103]	MEM[7104:7135]	MEM[7136:7167]	MEM[7168:7199]
MEM[7200:7231]	MEM[7232:7263]	MEM[7264:7295]	MEM[7296:7327]	MEM[7328:7359]
MEM[7360:7391]	MEM[7392:7423]	MEM[7424:7455]	MEM[7456:7487]	MEM[7488:7519]
MEM[7520:7551]	MEM[7552:7583]	MEM[7584:7615]	MEM[7616:7647]	MEM[7648:7679]
MEM[7680:7711]	MEM[7712:7743]	MEM[7744:7775]	MEM[7776:7807]	MEM[7808:7839]
MEM[7840:7871]	MEM[7872:7903]	MEM[7904:7935]	MEM[7936:7967]	MEM[7968:7999]
MEM[8000:8031]	MEM[8032:8063]	MEM[8064:8095]	MEM[8096:8127]	MEM[8128:8159]
MEM[8160:8191]	MEM[8192:8223]	MEM[8224:8255]	MEM[8256:8287]	MEM[8288:8319]
MEM[8320:8351]	MEM[8352:8383]	MEM[8384:8415]	MEM[8416:8447]	MEM[8448:8479]
MEM[8480:8511]	MEM[8512:8543]	MEM[8544:8575]	MEM[8576:8607]	MEM[8608:8639]
MEM[8640:8671]	MEM[8672:8703]	MEM[8704:8735]	MEM[8736:8767]	MEM[8768:8799]
MEM[8800:8831]	MEM[8832:8863]	MEM[8864:8895]	MEM[8896:8927]	MEM[8928:8959]
MEM[8960:8991]	MEM[8992:9023]	MEM[9024:9055]	MEM[9056:9087]	MEM[9088:9119]
MEM[9120:9151]	MEM[9152:9183]	MEM[9184:9215]	MEM[9216:9247]	MEM[9248:9279]
MEM[9280:9311]	MEM[9312:9343]	MEM[9344:9375]	MEM[9376:9407]	MEM[9408:9439]
MEM[9440:9471]	MEM[9472:9503]	MEM[9504:9535]	MEM[9536:9567]	MEM[9568:9599]
MEM[9600:9631]	MEM[9632:9663]	MEM[9664:9695]	MEM[9696:9727]	MEM[9728:9759]
MEM[9760:9791]	MEM[9792:9823]	MEM[9824:9855]	MEM[9856:9887]	MEM[9888:9919]
MEM[9920:9951]	MEM[9952:9983]	MEM[9984:10015]	MEM[10016:10047]	MEM[10048:10079]



NVIDIA CORPORATION

1000 AVASTAR BLVD

IRVING, CA 94061

650-1062-0000-200 A

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000


1000

1000

1000

1000

MEMORY UPPER SUB-PARTITION INTERFACE D-63..32<



ALL DESIGN SPECIFICATIONS, REQUIREMENTS, SPECIFICATIONS, DRAWINGS, DATA SHEETS AND OTHER DOCUMENTS ARE SUBJECT TO CHANGE WITHOUT NOTICE. NVIDIA CORPORATION AND ITS AFFILIATES MAKE NO WARRANTY, REPRESENTATION OR GUARANTEE OF ANY KIND, EXPRESS OR IMPLIED, REGARDING THE ACCURACY, COMPLETENESS, OR SUITABILITY OF ANY INFORMATION PROVIDED HEREIN. NVIDIA CORPORATION AND ITS AFFILIATES MAKE NO WARRANTY, REPRESENTATION OR GUARANTEE OF ANY KIND, EXPRESS OR IMPLIED, REGARDING THE ACCURACY, COMPLETENESS, OR SUITABILITY OF ANY INFORMATION PROVIDED HEREIN.

© 2016 NVIDIA CORPORATION. ALL RIGHTS RESERVED. NVIDIA, NVIDIA LOGO, AND NVIDIA DRIVE ARE TRADEMARKS OF NVIDIA CORPORATION OR ITS AFFILIATES. NVIDIA DRIVE LOGO IS A TRADEMARK OF NVIDIA CORPORATION OR ITS AFFILIATES. NVIDIA DRIVE LOGO IS A TRADEMARK OF NVIDIA CORPORATION OR ITS AFFILIATES.

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A

100-10621-0000-200 A


100-10621-0000-200 A

100-10621-0000-200 A


100-10621-0000-200 A

100-10621-0000-200 A

MXM CONNECTOR





NVIDIA CORPORATION	
3990 AVENUE OF THE ARTS, SUITE 1000, SANTA CLARA, CALIFORNIA 95051	
TEL: 408.761.8000 FAX: 408.761.8001	
WWW.NVIDIA.COM	
REV. 1.0	600-10621-0000-200 A
DATE	DATE
BY	BY
CHKD	CHKD
DATE	DATE



NVDD SWITCHER


VOLTAGE NOISE PROPERTIES




	Q58M	R10p	R10t	GP10S	GP10I
STARTUP VOLTAGE 10V	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V	10K	10K	10V	10V
	10V</				

FBVDDQ & PEX Power Supplies



PEX POWER SUPPLY



FRAME BUFFER POWER SUPPLY



NVIDIA CORPORATION
 2700 RIVER ROAD
 SANTA CLARA, CALIFORNIA 95051
 NV, PN: 600-10621-0000-200 A
 Q: 1000
 DATE: 02/20/2008



PEX_RSNT2_R	R_STRAP1	3_GIO_PADCFG_LUT<3.0>
GND	10k	0x1 MOBILE_DEFAULT
FLGAT	5k (10k 10k)	0x0 DESKTOP_DEFAULT

1 MFC21
HBB, IndNet, Gb, Cb, Gb, Gb

2 MFC22
HBB, IndNet, Gb, Cb, Gb, Gb

3 MFC23
HBB, IndNet, Gb, Cb, Gb, Gb

4 MFC24
HBB, IndNet, Gb, Cb, Gb, Gb

GND



```

USER_B0,
USER_B1,
USER_B02,
USER_B03

3G00_PADCFG_LUT_ADDR0
3G00_PADCFG_LUT_ADDR1
3G00_PADCFG_LUT_ADDR2
3G00_PADCFG_LUT_ADDR3

0x0: Desktop default (normal swing) - 5K PD
0x1: Mobile default (low swing) - 10K PD
acc: 0: the hardware_gpios/manualled_dev_and_devices.ref

P0_DEV_ID,0
P0_DEV_ID,1
P0_DEV_ID,2
P0_DEV_ID,3

TV_MODE_B070
TV_MODE_B071
TV_MODE_B072
TV_MODE_B077

0x0: NTSC-M
SK_PU

XCLK_1
1:

RAM_CFG,0
RAM_CFG,1
RAM_CFG,2
RAM_CFG,3

128 MB (4pos. 16Mx16)
RAM_CFG(0-3)
0000 Epila
0001 Gernilma
0010 Epila
0011 Epila
0100 Epila
0101 Epila
0110 Epila
0111 Epila


RAM_CFG,0
RAM_CFG,1
RAM_CFG,2
RAM_CFG,3

P0_DEV_ID,EXT
SUB_VENDOR
SLOT_CLK_CONFIG
PEX_PLT_EN_TERM00
0:
1: SUB_VENDOR B0C0
0:
0: TERM00 DISABLED
0:
25K PD

```

AGENCY	WASH. STATE, DEPT. OF CORRECTIONS
PROJECT NO.	WSP05

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOMs, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (COLLECTIVELY, "NVIDIA DOCUMENTS") ARE HEREBY INCORPORATED BY REFERENCE INTO THIS AGREEMENT. NVIDIA MAKES NO WARRANTY, REPRESENTATION OR STATEMENT OF ANY KIND WITH RESPECT TO NVIDIA DOCUMENTS OR ANY OF THE INFORMATION CONTAINED THEREIN, AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTY, REPRESENTATION OR STATEMENT OF ANY KIND WITH RESPECT TO THE INFORMATION CONTAINED IN THE NVIDIA DOCUMENTS OR ANY OF THE INFORMATION CONTAINED THEREIN.

NVIDIA CORPORATION			
2001 SAN TOMAS AVE			
SANTA CLARA, CALIFORNIA			
NV_PN		600-10621-0000-200 A	
ID		PACK	
DATE		DATE	25-JUN-2008

PDF created with pdfFactory Pro trial version www.pdffactory.com

