


Power Sequence Circuit to ensure SMPS EN is released after +12V\_BUS and +3.3V\_BUS are both in regulation.
Pull-up may or may not be required on SMPS\_EN signal depending on SMPS design.

Node 1 When +12V ramps above min Vbe, SMPS\_EN will be helt low Node 2 When +3.3V gets close to regulation, one of the two conditions of releasing SMPS\_EN is active

> Target ~ 900mV when +3.3 at min regulation (worse case) Typical trigger when +3.3V ramps above 2.2V (650mV)


Node 3 When +12V gets close to regulation, one of the two conditions of releasing SMPS\_EN is active

Target ~ 1.25V when +12 at min regulation (worse case) Typical trigger when +12V ramps above 10V (1.1V)







EC39 100nF




| Micro-Star International Co., LTD. | MS-V042 RV515 / DDRII | Size | Document Number | Rev | 10 | Date: Friday December 16, 2005 | Sheet | 3 of | 22







## RV530 MEMORY CHANNELS A and B













## **CORE REGULATOR +VDDC**














## **CHANNEL A: RANK 0 128MB DDR2**

