





PCI-EXPRESS EDGE CONNECTOR












Please pay attention to the grounding strategies for these filter capacitors to maintain a close loop for current.

OPTIONAL ESD PROTECTION DIODES									
D1500	2	1	ESD5V3U1U-02LRH	A	R	DAC1_F			
D1501	2	1	ESD5V3U1U-02LRH	A	G	DAC1_F			
D1502	2	1	ESD5V3U1U-02LRH	A	B	DAC1_F			
D1503	2	1	ESD8V0R1B-02LRH	DDC	DATA_VGA				
D1504	2	1	ESD8V0R1B-02LRH	DDC	CLK_VGA				
D1505	2	1	ESD8V0R1B-02LRH	HS	SYNC_DAC1_R				
D1506	2	1	ESD8V0R1B-02LRH	VS	SYNC_DAC1_R				
D1507	2	1	ESD8V0R1B-02LRH	DP	AUXP				
D1508	2	1	ESD8V0R1B-02LRH	DP	AUXN				







CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
 2007 Advanced Micro Devices
 This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
 1 Commerce Valley Drive East
 Markham, Ontario




Date: Tuesday, March 01, 2011

Rev 03


Sheet 11 of 17

Title RH Turks GDDR5 4pcs x 32 dDVI-D+HDMI/DP+VGD/DP Doc No. 102-C24901-00


LDO #1: Vin = 3.00V to 3.60V (3.3V +/- 9%) Vout = +1.8V +/- 2%; Iout = 1.3A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling



Regulator for +5V and +5V_VESA
Iout max = 150mA (VGA+DVI+HDMI)



LDO #2: Vin = +1.32V to 1.84VMAX Vout = +1.01V +/- 2% Iout = 1.7A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
 72007 Advanced Micro Devices
 This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
 1 Commerce Valley Drive East
 Markham, Ontario




Date: Wednesday, February 23, 2011

Rev 03

Sheet 12 of 17

Title RH Turks GDDR5 4pcs x 32 dDVI-D+HDMI/DP+VGD/DP Doc No. 102-C24901-00


VDDC Reference Voltage Selection



VDDC Vref Mode Selection


Vref Mode	R636	R639/C689	Vref (V)
Internal	Populate	DNI	0.6
External	DNI	Populate	set by VID IC

I2C VOLTAGE REFERENCE FOR VDDC (not for production)




VDDC Low Side Divider

R650 must be populated only if VID is not used and VDDC VREFIN is pulled high to >4.5V. Then this will set VDDC to a fixed value.




12V_BUS & 3V3_BUS POWER SEQUENCING




Install R1010 to gate 1V LDO with 1.8V LDO.

12 +1.8V_LDO_POK << R1010 0R >> +1V_LDO_EN 12

POWER SEQUENCING CIRCUIT



MVDD Low Side Divider



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
©2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario





Date: Wednesday, February 23, 2011

Rev 03



Sheet 13 of 17

Title RH Turks GDDR5 4pcs x 32 dDVI-D+HDMI/DP+VGD/D Doc No. 102-C24901-00






SWITCH CONNECTIONS TO PINSTRAPS




SCL/SDA PORT DEBUG ACCESS

Place connector on the back side
(easily accessible and not blocked by the heatsink).

CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
©2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario			
Date: Tuesday, March 01, 2011		Rev 03	
Sheet 15 of 17		Doc No. 102-C24901-00	



<div>AMD</div>			Title		Schematic No.	Date:
			RH Turks GDDR5 4pcs x 32 dDVI-D+HDMI/DP+VGD/DP		102-C24901-00	Thursday, February 24, 2011
			REVISION HISTORY			
			NOTE: This schematic represents the PCB, it does not represent any specific SKU. For Stuffing options (component values, DNI , ? please consult the product specific BOM. Please contact AMD representative to obtain latest BOM closest to the application desired.			
			Rev 03			
Sch Rev	PCB Rev	Date	REVISION DESCRIPTION			
00A	00A	Nov 11, 2010	1)Based on: C333-00A 2) Changed stack-up. L2 and L3 became 1oz copper.			
		02.22.2011	1. ADD UP6262 IN P.10 2. remove SCL/SDA PORT DEBUG ACCESS P.15 3. FAN to 4-pin , remove 4-pin circuits 4. change L602 L702 to R50, remove R724 B701 5. remove R609 B702			

MS7S(Andy)