

NV41/42/G70-P317, 256bit, 4M/8Mx32bit DDR3

Page Overview

- Page1: Overview
- Page2: PCI Express 1.0
- Page3: MEMORY: GPU Partition A/B
- Page4: MEMORY: GPU Partition C/D
- Page5: FrameBuffer: Partition A 8Mx32 BGA144 DDR3
- Page6: FrameBuffer: Partition A Decoupling
- Page7: FrameBuffer: Partition B 8Mx32 BGA144 DDR3
- Page8: FrameBuffer: Partition B Decoupling
- Page9: FrameBuffer: Partition C 8Mx32 BGA144 DDR3
- Page10: FrameBuffer: Partition C Decoupling
- Page11: FrameBuffer: Partition D 8Mx32 BGA144 DDR3
- Page12: FrameBuffer: Partition D Decoupling
- Page13: DACA Interface
- Page14: DACC Interface
- Page15: IFP A/B and C/D Interface
- Page16: DACB Interface/Framelock
- Page17: Video Capture (Philips 7115)
- Page18: Multi-use IO(MIO) Interface
- Page19: PEX: Zero Delay Buffer
- Page20: MISC: GPIO, I2C, THERMAL, BIOS, XTAL
- Page21: Strapping Configuration
- Page22: Power/GND and Decoupling
- Page23: Power Supply I: TMDS/MIOA/DACB Alternate Supplies
- Page24: Power Supply II: 5V and A3V3
- Page25: Power Supply III: FBVDDQ and PEX_VDD
- Page26: Power Supply IV: External 12V + NVVDD VID Control
- Page27: Power Supply V: NVVDD
- Page28: Mechanical: Bracket/Thermal Solution

2 PCI Express 1.0

PEX JTAG

JTAG

3GIO NET RULES

NET IMPEDANCE CRITICAL DIFFPAIR

Matching Rule of Thumb

4 inch from Top of Gold Fingers to GPU

*2 inch Lane to Lane Skew

*No real Skew rule, but reducing the skew will minimize latency

NET VOLTAGE

1.2 V

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA

NV_PN 600-10317-0002-100

ID design

NAME John Lam

PAGE 2 OF 28

DATE 31-MAY-2005

ASSEMBLY GF-7800-A2

PAGE DETAIL PCI Express 1.0

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

PEX_REFCLK	100DIFF	1	PEX_REFCLK_OUT	20
PEX_REFCLK*	100DIFF	1	PEX_REFCLK_OUT	21
PEX_REFCLK_OUT	100DIFF	1	PEX_REFCLK_OUT	22
PEX_REFCLK_OUT*	100DIFF	1	PEX_REFCLK_OUT	23
PEX_TX0	100DIFF	1	PEX_TX0	24
PEX_TX0*	100DIFF	1	PEX_TX0	25
PEX_TX1	100DIFF	1	PEX_TX1	26
PEX_TX1*	100DIFF	1	PEX_TX1	27
PEX_TX2	100DIFF	1	PEX_TX2	28
PEX_TX2*	100DIFF	1	PEX_TX2	29
PEX_TX3	100DIFF	1	PEX_TX3	30
PEX_TX3*	100DIFF	1	PEX_TX3	31
PEX_TX4	100DIFF	1	PEX_TX4	32
PEX_TX4*	100DIFF	1	PEX_TX4	33
PEX_TX5	100DIFF	1	PEX_TX5	34
PEX_TX5*	100DIFF	1	PEX_TX5	35
PEX_TX6	100DIFF	1	PEX_TX6	36
PEX_TX6*	100DIFF	1	PEX_TX6	37
PEX_TX7	100DIFF	1	PEX_TX7	38
PEX_TX7*	100DIFF	1	PEX_TX7	39
PEX_TX8	100DIFF	1	PEX_TX8	40
PEX_TX8*	100DIFF	1	PEX_TX8	41
PEX_TX9	100DIFF	1	PEX_TX9	42
PEX_TX9*	100DIFF	1	PEX_TX9	43
PEX_TX10	100DIFF	1	PEX_TX10	44
PEX_TX10*	100DIFF	1	PEX_TX10	45
PEX_TX11	100DIFF	1	PEX_TX11	46
PEX_TX11*	100DIFF	1	PEX_TX11	47
PEX_TX12	100DIFF	1	PEX_TX12	48
PEX_TX12*	100DIFF	1	PEX_TX12	49
PEX_TX13	100DIFF	1	PEX_TX13	50
PEX_TX13*	100DIFF	1	PEX_TX13	51
PEX_TX14	100DIFF	1	PEX_TX14	52
PEX_TX14*	100DIFF	1	PEX_TX14	53
PEX_TX15	100DIFF	1	PEX_TX15	54
PEX_TX15*	100DIFF	1	PEX_TX15	55
PEX_RX0	100DIFF	1	PEX_RX0	56
PEX_RX0*	100DIFF	1	PEX_RX0	57
PEX_RX1	100DIFF	1	PEX_RX1	58
PEX_RX1*	100DIFF	1	PEX_RX1	59
PEX_RX2	100DIFF	1	PEX_RX2	60
PEX_RX2*	100DIFF	1	PEX_RX2	61
PEX_RX3	100DIFF	1	PEX_RX3	62
PEX_RX3*	100DIFF	1	PEX_RX3	63
PEX_RX4	100DIFF	1	PEX_RX4	64
PEX_RX4*	100DIFF	1	PEX_RX4	65
PEX_RX5	100DIFF	1	PEX_RX5	66
PEX_RX5*	100DIFF	1	PEX_RX5	67
PEX_RX6	100DIFF	1	PEX_RX6	68
PEX_RX6*	100DIFF	1	PEX_RX6	69
PEX_RX7	100DIFF	1	PEX_RX7	70
PEX_RX7*	100DIFF	1	PEX_RX7	71
PEX_RX8	100DIFF	1	PEX_RX8	72
PEX_RX8*	100DIFF	1	PEX_RX8	73
PEX_RX9	100DIFF	1	PEX_RX9	74
PEX_RX9*	100DIFF	1	PEX_RX9	75
PEX_RX10	100DIFF	1	PEX_RX10	76
PEX_RX10*	100DIFF	1	PEX_RX10	77
PEX_RX11	100DIFF	1	PEX_RX11	78
PEX_RX11*	100DIFF	1	PEX_RX11	79
PEX_RX12	100DIFF	1	PEX_RX12	80
PEX_RX12*	100DIFF	1	PEX_RX12	81
PEX_RX13	100DIFF	1	PEX_RX13	82
PEX_RX13*	100DIFF	1	PEX_RX13	83
PEX_RX14	100DIFF	1	PEX_RX14	84
PEX_RX14*	100DIFF	1	PEX_RX14	85
PEX_RX15	100DIFF	1	PEX_RX15	86
PEX_RX15*	100DIFF	1	PEX_RX15	87
PEX_TX0	100DIFF	1	PEX_TX0	88
PEX_TX0*	100DIFF	1	PEX_TX0	89
PEX_TX1	100DIFF	1	PEX_TX1	90
PEX_TX1*	100DIFF	1	PEX_TX1	91
PEX_TX2	100DIFF	1	PEX_TX2	92
PEX_TX2*	100DIFF	1	PEX_TX2	93
PEX_TX3	100DIFF	1	PEX_TX3	94
PEX_TX3*	100DIFF	1	PEX_TX3	95
PEX_TX4	100DIFF	1	PEX_TX4	96
PEX_TX4*	100DIFF	1	PEX_TX4	97
PEX_TX5	100DIFF	1	PEX_TX5	98
PEX_TX5*	100DIFF	1	PEX_TX5	99
PEX_TX6	100DIFF	1	PEX_TX6	100
PEX_TX6*	100DIFF	1	PEX_TX6	101
PEX_TX7	100DIFF	1	PEX_TX7	102
PEX_TX7*	100DIFF	1	PEX_TX7	103
PEX_TX8	100DIFF	1	PEX_TX8	104
PEX_TX8*	100DIFF	1	PEX_TX8	105
PEX_TX9	100DIFF	1	PEX_TX9	106
PEX_TX9*	100DIFF	1	PEX_TX9	107
PEX_TX10	100DIFF	1	PEX_TX10	108
PEX_TX10*	100DIFF	1	PEX_TX10	109
PEX_TX11	100DIFF	1	PEX_TX11	110
PEX_TX11*	100DIFF	1	PEX_TX11	111
PEX_TX12	100DIFF	1	PEX_TX12	112
PEX_TX12*	100DIFF	1	PEX_TX12	113
PEX_TX13	100DIFF	1	PEX_TX13	114
PEX_TX13*	100DIFF	1	PEX_TX13	115
PEX_TX14	100DIFF	1	PEX_TX14	116
PEX_TX14*	100DIFF	1	PEX_TX14	117
PEX_TX15	100DIFF	1	PEX_TX15	118
PEX_TX15*	100DIFF	1	PEX_TX15	119
PEX_PLL_CLK_OUT	100DIFF	1	PEX_PLL_CLK_OUT	120
PEX_PLL_CLK_OUT*	100DIFF	1	PEX_PLL_CLK_OUT	121

4 inch from Top of Gold Fingers to GPU
*2 inch Lane to Lane Skew

*No real Skew rule, but reducing the skew will minimize latency



3 FrameBuffer: GPU Partition A/B






NET RULES

NET VOLTAGE

FB	FBA_PLLVDD	3.3 V
FB	FBB_PLL_VDD	3.3 V
FB	FBAB_PLLAVDD	1.4 V

U9
GF-7800-GT-A2
BGA1148
CHANGED

2/24 MEM_A



4 FrameBuffer: GPU Partition C/D

NET RULES

NET VOLTAGE

FB	FBC_PLLVDD	3.3 V
FB	FBD_PLLVDD	3.3 V
FB	FBCD_AVDD	1.4 V

U9
GF-7800-GT-A2
BGA1148
CHANGED

4/24 MEM_C

9< B1 FBCD<63..0>
9< B1 FBCDQM<7..0>
9< B1 FBCDQS RN<7..0>
9< B1 FBCDQS WP<7..0>

0	FBCD<0>	C18
1	FBCD<1>	C17
2	FBCD<2>	A17
3	FBCD<3>	B16
4	FBCD<4>	C14
5	FBCD<5>	A16
6	FBCD<6>	C15
7	FBCD<7>	A14
8	FBCD<8>	A18
9	FBCD<9>	A19
10	FBCD<10>	B19
11	FBCD<11>	B18
12	FBCD<12>	B21
13	FBCD<13>	C19
14	FBCD<14>	B22
15	FBCD<15>	C21
16	FBCD<16>	C15
17	FBCD<17>	D16
18	FBCD<18>	D17
19	FBCD<19>	G16
20	FBCD<20>	E16
21	FBCD<21>	E14
22	FBCD<22>	G13
23	FBCD<23>	D13
24	FBCD<24>	A22
25	FBCD<25>	C25
26	FBCD<26>	C25
27	FBCD<27>	A23
28	FBCD<28>	A24
29	FBCD<29>	C27
30	FBCD<30>	C25
31	FBCD<31>	B24
32	FBCD<32>	C28
33	FBCD<33>	B27
34	FBCD<34>	C27
35	FBCD<35>	B28
36	FBCD<36>	C29
37	FBCD<37>	A29
38	FBCD<38>	B30
39	FBCD<39>	A30
40	FBCD<40>	E31
41	FBCD<41>	E28
42	FBCD<42>	D28
43	FBCD<43>	E29
44	FBCD<44>	F30
45	FBCD<45>	D33
46	FBCD<46>	D32
47	FBCD<47>	D31
48	FBCD<48>	G27
49	FBCD<49>	F25
50	FBCD<50>	G26
51	FBCD<51>	G26
52	FBCD<52>	G26
53	FBCD<53>	G28
54	FBCD<54>	E27
55	FBCD<55>	F28
56	FBCD<56>	A34
57	FBCD<57>	C32
58	FBCD<58>	B34
59	FBCD<59>	C33
60	FBCD<60>	C31
61	FBCD<61>	B31
62	FBCD<62>	A31
63	FBCD<63>	C30

0	FBCDQM<0>	C16
1	FBCDQM<1>	C20
2	FBCDQM<2>	G14
3	FBCDQM<3>	C26
4	FBCDQM<4>	A28
5	FBCDQM<5>	D29
6	FBCDQM<6>	D27
7	FBCDQM<7>	B33

0	FBCDQS RN<0>	B15
1	FBCDQS RN<1>	A21
2	FBCDQS RN<2>	D14
3	FBCDQS RN<3>	B25
4	FBCDQS RN<4>	A27
5	FBCDQS RN<5>	E30
6	FBCDQS RN<6>	E25
7	FBCDQS RN<7>	A33

0	FBCDQS WP<0>	A15
1	FBCDQS WP<1>	A20
2	FBCDQS WP<2>	E13
3	FBCDQS WP<3>	A25
4	FBCDQS WP<4>	A26
5	FBCDQS WP<5>	D30
6	FBCDQS WP<6>	E26
7	FBCDQS WP<7>	A32

0	FBCDQS RN0
1	FBCDQS RN1
2	FBCDQS RN2
3	FBCDQS RN3
4	FBCDQS RN4
5	FBCDQS RN5
6	FBCDQS RN6
7	FBCDQS RN7


0	FBCDQS WPO
1	FBCDQS WP1
2	FBCDQS WP2
3	FBCDQS WP3
4	FBCDQS WP4
5	FBCDQS WP5
6	FBCDQS WP6
7	FBCDQS WP7

FBC_CMD0	F18	FBC_CMD<0>	0
FBC_CMD1	H20	FBC_CMD<1>	1
FBC_CMD2	E18	FBC_CMD<2>	2
FBC_CMD3	E20	FBC_CMD<3>	3
FBC_CMD4	D23	FBC_CMD<4>	4
FBC_CMD5	G24	FBC_CMD<5>	5
FBC_CMD6	D24	FBC_CMD<6>	6
FBC_CMD7	G23	FBC_CMD<7>	7
FBC_CMD8	D20	FBC_CMD<8>	8
FBC_CMD9	E22	FBC_CMD<9>	9
FBC_CMD10	J21	FBC_CMD<10>	10
FBC_CMD11	E21	FBC_CMD<11>	11
FBC_CMD12	G20	FBC_CMD<12>	12
FBC_CMD13	H21	FBC_CMD<13>	13
FBC_CMD14	H21	FBC_CMD<14>	14
FBC_CMD15	E17	FBC_CMD<15>	15
FBC_CMD16	D21	FBC_CMD<16>	16
FBC_CMD17	D21	FBC_CMD<17>	17
FBC_CMD18	E23	FBC_CMD<18>	18
FBC_CMD19	F19	FBC_CMD<19>	19
FBC_CMD20	E24	FBC_CMD<20>	20
FBC_CMD21	G21	FBC_CMD<21>	21
FBC_CMD22	G19	FBC_CMD<22>	22
FBC_CMD23	G25	FBC_CMD<23>	23
FBC_CMD24	G18	FBC_CMD<24>	24
FBC_CMD25	G17	FBC_CMD<25>	25
FBC_CMD26	G17	SNN_FBC_CMD26	25

FBC_CLK0	H17	FBC_CLK0	9<
FBC_CLK1	H16	FBC_CLK1*	9<
FBC_CLK1	H24	FBC_CLK1*	9<
FBC_CLK1	H23	FBC_CLK1*	9<

RFU	H24	SNN_FBC_RFU0
RFU	J25	SNN_FBC_RFU1

FBC_REFCLK	F15	SNN_FBC_REFCLK
FBC_REFCLK	G15	SNN_FBC_REFCLK*



CMD	ADDR
CMD0	A<0>
CMD1	A<0>
CMD2	A<2>
CMD3	A<1>
CMD4	A<3>
CMD5	A<4>
CMD6	A<5>
CMD7	CS1* *not used
CMD8	CS0*
CMD9	WE*
CMD10	BA0
CMD11	CKE
CMD12	RESET
CMD13	A<2>
CMD14	A<12>
CMD15	RA5*
CMD16	A<11>
CMD17	A<10
CMD18	BA1
CMD19	A<8>
CMD20	A<9>
CMD21	A<6>
CMD22	A<5>
CMD23	A<7>
CMD24	A<4>
CMD25	CA5*
CMD26	A<13> *not used

U9
GF-7800-GT-A2
BGA1148
CHANGED

5/24 MEM_D

11< B1 FBDDQM<7..0>
11< B1 FBDDQS RN<7..0>
11< B1 FBDDQS WP<7..0>

0	FBDD<0>	H3
1	FBDD<1>	J3
2	FBDD<2>	J1
3	FBDD<3>	J2
4	FBDD<4>	M3
5	FBDD<5>	K3
6	FBDD<6>	L3
7	FBDD<7>	M1
8	FBDD<8>	H1
9	FBDD<9>	G3
10	FBDD<10>	G1
11	FBDD<11>	G2
12	FBDD<12>	F3
13	FBDD<13>	E1
14	FBDD<14>	D1
15	FBDD<15>	D2
16	FBDD<16>	P4
17	FBDD<17>	N7
18	FBDD<18>	M7
19	FBDD<19>	N5
20	FBDD<20>	P5
21	FBDD<21>	N7
22	FBDD<22>	P7
23	FBDD<23>	P7
24	FBDD<24>	C1
25	FBDD<25>	C2
26	FBDD<26>	C2
27	FBDD<27>	B4
28	FBDD<28>	A3
29	FBDD<29>	B4
30	FBDD<30>	C4
31	FBDD<31>	C3
32	FBDD<32>	A8
33	FBDD<33>	C6
34	FBDD<34>	C7
35	FBDD<35>	A7
36	FBDD<36>	C8
37	FBDD<37>	C9
38	FBDD<38>	A9
39	FBDD<39>	A9
40	FBDD<40>	E12
41	FBDD<41>	E9
42	FBDD<42>	D10
43	FBDD<43>	D10
44	FBDD<44>	D10
45	FBDD<45>	G12
46	FBDD<46>	F12
47	FBDD<47>	D11
48	FBDD<48>	F4
49	FBDD<49>	E4
50	FBDD<50>	D4
51	FBDD<51>	D5
52	FBDD<52>	D8
53	FBDD<53>	E7
54	FBDD<54>	D7
55	FBDD<55>	D9
56	FBDD<56>	B13
57	FBDD<57>	C11
58	FBDD<58>	A13
59	FBDD<59>	C13
60	FBDD<60>	A11
61	FBDD<61>	A10
62	FBDD<62>	B10
63	FBDD<63>	C10

0	FBDDQM<0>	K2
1	FBDDQM<1>	E3
2	FBDDQM<2>	N4
3	FBDDQM<3>	D3
4	FBDDQM<4>	B7
5	FBDDQM<5>	G11
6	FBDDQM<6>	F5
7	FBDDQM<7>	C12

0	FBDDQS RN<0>	K1
1	FBDDQS RN<1>	F2
2	FBDDQS RN<2>	K6
3	FBDDQS RN<3>	A4
4	FBDDQS RN<4>	B6
5	FBDDQS RN<5>	E10
6	FBDDQS RN<6>	L6
7	FBDDQS RN<7>	A12

0	FBDDQS WPO
1	FBDDQS WP1
2	FBDDQS WP2
3	FBDDQS WP3
4	FBDDQS WP4
5	FBDDQS WP5
6	FBDDQS WP6
7	FBDDQS WP7

FBD_CMD0	M6	FBD_CMD<0>	0
FBD_CMD1	G5	FBD_CMD<1>	1
FBD_CMD2	L7	FBD_CMD<2>	2
FBD_CMD3	K5	FBD_CMD<3>	3
FBD_CMD4	J10	FBD_CMD<4>	4
FBD_CMD5	G8	FBD_CMD<5>	5
FBD_CMD6	F8	FBD_CMD<6>	6
FBD_CMD7	G6	FBD_CMD<7>	7
FBD_CMD8	H5	FBD_CMD<8>	8
FBD_CMD9	F6	FBD_CMD<9>	9
FBD_CMD10	K8	FBD_CMD<10>	10
FBD_CMD11	L5	FBD_CMD<11>	11
FBD_CMD12	H4	FBD_CMD<12>	12
FBD_CMD13	G4	FBD_CMD<13>	13
FBD_CMD14	K9	FBD_CMD<14>	14
FBD_CMD15	L4	FBD_CMD<15>	15
FBD_CMD16	K4	FBD_CMD<16>	16
FBD_CMD17	K7	FBD_CMD<17>	17
FBD_CMD18	G7	FBD_CMD<18>	18
FBD_CMD19	J4	FBD_CMD<19>	19
FBD_CMD20	F7	FBD_CMD<20>	20
FBD_CMD21	J5	FBD_CMD<21>	21
FBD_CMD22	J6	FBD_CMD<22>	22
FBD_CMD23	H7	FBD_CMD<23>	23
FBD_CMD24	L8	FBD_CMD<24>	24
FBD_CMD25	M5	SNN_FBD_CMD25	25
FBD_CMD26	M5	SNN_FBD_CMD26	25

FBD_CLK0	L9	FBD_CLK0	11<
FBD_CLK1	J9	FBD_CLK1*	11<
FBD_CLK1	J5	FBD_CLK1*	11<
FBD_CLK1	J8	FBD_CLK1*	11<

RFU	H10	SNN_FBD_RFU0
RFU	L11	SNN_FBD_RFU1

FBD_DEBUG	N8	FBD_DEBUG	TP6
FBD_REFCLK	G9	SNN_FBD_REFCLK	
FBD_REFCLK	J9	SNN_FBD_REFCLK*	NO STUFF

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA

NV_PN	600-10317-0002-100		
ID	design	PAGE	4 OF 28
NAME	John Lam	DATE	31-MAY-2005

ASSEMBLY	GF-7800-A2	256MB 8Mx32, DL-DVI + SL-DVI + HDTV/VIVO
PAGE DETAIL	MEMORY: GPU Partition C/D	

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

5 FrameBuffer: Partition A 8Mx32 BGA144 DDR3

A-CS0-LOW-32bit


FBA Partition

A-CS0-HI-32bit

NET RULES

NET IMPEDANCE CRITICAL DIFFPAIR

NET	IMPEDANCE	CRITICAL	DIFFPAIR
FBA_CLK0	100DIFF	1	FBA_CLK0
FBA_CLK0*	100DIFF	1	FBA_CLK0
FBA_CLK1	100DIFF	1	FBA_CLK1
FBA_CLK1*	100DIFF	1	FBA_CLK1
FBA_CMD<25..0>	400HM	1	
FBAD<63..0>	400HM	1	
FBADQM<7..0>	400HM	1	
FBADQS_RN<7..0>	400HM	1	
FBADQS_WP<7..0>	400HM	1	



ASSEMBLY GF-7800-AZ 256MB 8Mx32, DL-DVI + SL-DVI + HDTV/VIVO
PAGE DETAIL FrameBuffer: Partition A 8Mx32 BGA144 DDR3

NVIDIA CORPORATION



2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



NV_PN	600-10317-0002-100		
ID	design	PAGE	5 OF 28
NAME	John Lam	DATE	31-MAY-2005

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR PROVIDED, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

6 FrameBuffer: Partition A Decoupling



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

7 FrameBuffer: Partition B 8Mx32 BGA144 DDR3

A-CS0-LOW-32bit

FBB Partition

A-CS0-HI-32bit

NET RULES

NET IMPEDANCE CRITICAL DIFFPAIR

7< 3>	BT	FBB_CMD<25..0>	100DIFF	1	FBB_CLK0
7< 3>	BT	FBB_CMD<15>	100DIFF	1	FBB_CLK0*
7< 3>	BT	FBB_CMD<5>	100DIFF	1	FBB_CLK1
7< 3>	BT	FBB_CMD<8>	100DIFF	1	FBB_CLK1*
7< 3>	BT	FBB_CMD<25..0>	400HM	1	FBB_CMD<25..0>
7< 3>	BT	FBB_CMD<15>	400HM	1	FBB_CMD<15>
7< 3>	BT	FBB_CMD<5>	400HM	1	FBB_CMD<5>
7< 3>	BT	FBB_CMD<8>	400HM	1	FBB_CMD<8>
7< 3>	BT	FBB_CMD<25..0>	400HM	1	FBB_CMD<25..0>
7< 3>	BT	FBB_CMD<15>	400HM	1	FBB_CMD<15>
7< 3>	BT	FBB_CMD<5>	400HM	1	FBB_CMD<5>
7< 3>	BT	FBB_CMD<8>	400HM	1	FBB_CMD<8>

1
2
3
4
5


1
2
3
4
5

144BGA CMD Mapping	
CMD	ADDR
CMD15	RAS*
CMD25	CAS*
CMD9	WE*
CMD11	RESET
CMD8	CS0*
CMD7	CS1* *notused
CMD1	A<0>
CMD3	A<1>
CMD2	A<2>
CMD0	A<3>
CMD24	A<4>
CMD22	A<5>
CMD13	A<6>
CMD4	A<7>
CMD5	A<8>
CMD6	A<9>
CMD21	A<10>
CMD23	A<11>
CMD19	A<12>
CMD20	BA0
CMD17	BA1
CMD16	BA2
CMD14	BA3
CMD10	BA4
CMD18	BA5

DDR3: Z0 = 6x desired output
Impedance of DQ drivers
Impedance = 240 / 6 = 40 ohm

DDR3: Z0 = 6x desired output
Impedance of DQ drivers
Impedance = 240 / 6 = 40 ohm

DDR3: Z0 = 6x desired output
Impedance of DQ drivers
Impedance = 240 / 6 = 40 ohm



ASSEMBLY	GF-7800-A2	256MB 8Mx32, DL-DVI + SL-DVI + HDTV/VIVO
PAGE	DETAIL	FrameBuffer: Partition B 8Mx32 BGA144 DDR3

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY



SANTA CLARA, CA 95050, USA



NV_PN 600-10317-0002-100

ID	design	PAGE	7 OF 28
NAME	John Lam	DATE	31-MAY-2005

8 FrameBuffer: Partition B Decoupling



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

9 FrameBuffer: Partition C 8Mx32 BGA144 DDR3

A-CS0-LOW-32bit

FBC Partition

A-CS0-HI-32bit









NET	IMPEDANCE	CRITICAL	DIFFPAIR
1	100	100	100
2	100	100	100
3	100	100	100
4	100	100	100
5	100	100	100
6	100	100	100
7	100	100	100
8	100	100	100
9	100	100	100
10	100	100	100
11	100	100	100
12	100	100	100
13	100	100	100
14	100	100	100
15	100	100	100
16	100	100	100
17	100	100	100
18	100	100	100
19	100	100	100
20	100	100	100
21	100	100	100
22	100	100	100
23	100	100	100
24	100	100	100
25	100	100	100
26	100	100	100
27	100	100	100
28	100	100	100
29	100	100	100
30	100	100	100
31	100	100	100
32	100	100	100
33	100	100	100
34	100	100	100
35	100	100	100
36	100	100	100
37	100	100	100
38	100	100	100
39	100	100	100
40	100	100	100
41	100	100	100
42	100	100	100
43	100	100	100
44	100	100	100
45	100	100	100
46	100	100	100
47	100	100	100
48	100	100	100
49	100	100	100
50	100	100	100
51	100	100	100
52	100	100	100
53	100	100	100
54	100	100	100
55	100	100	100
56	100	100	100
57	100	100	100
58	100	100	100
59	100	100	100
60	100	100	100
61	100	100	100
62	100	100	100
63	100	100	100
64	100	100	100
65	100	100	100
66	100	100	100
67	100	100	100
68	100	100	100
69	100	100	100
70	100	100	100
71	100	100	100
72	100	100	100
73	100	100	100
74	100	100	100
75	100	100	100
76	100	100	100
77	100	100	100
78	100	100	100
79	100	100	100
80	100	100	100
81	100	100	100
82	100	100	100
83	100	100	100
84	100	100	100
85	100	100	100
86	100	100	100
87	100	100	100
88	100	100	100
89	100	100	100
90	100	100	100
91	100	100	100
92	100	100	100
93	100	100	100
94	100	100	100
95	100	100	100
96	100	100	100
97	100		



9<	4>	[B]	FBC_CLK0	100D1FF	1	FBC_CLK0
9<	4>	[B]	FBC_CLK0*	100D1FF	1	FBC_CLK0
9<	4>	[B]	FBC_CLK1	100D1FF	1	FBC_CLK1
9<	4>	[B]	FBC_CLK1*	100D1FF	1	FBC_CLK1
9<	4>	[B]	FBC_CW0<75..0>	400HN	1	
9<	4>	[B]				
9<	4>	[B]	FBCD0<63..0>	400HN	1	
9<	4>	[B]	FBCD0W<7..0>	400HN	1	
9<	4<	[B]	FBCD0S RN<7..0>	400HN	1	
9<	4>	[B]	FBCD0S WP<7..0>	400HN	1	




144BGA CMD Mapping	
CMD	ADDR
CMD15	RAS*
CMD25	CAS*
CMD9	WE*
CMD11	CKE
CMD12	RESET
CMD8	CS0*
CMD7	CS1* *notused
CMD1	A<0>
CMD3	A<1>
CMD2	A<2>
CMD0	A<3>
CMD24	A<4>
CMD22	A<5>
Low Sub-Partition	
CMD13	A<6>
CMD4	A<3>
CMD5	A<4>
CMD6	A<5>
Hi Sub-Partition	
CMD21	A<6>
CMD23	A<7>
CMD19	A<8>
CMD20	A<9>
CMD17	A<10>
CMD16	A<11>
CMD14	A<12>
CMD10	BA0
CMD18	BA1





10 FrameBuffer: Partition C Decoupling



11 FrameBuffer: Partition D 8Mx32 BGA144 DDR3




12 FrameBuffer: Partition D Decoupling



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

13 DACA Interface

NET RULES

NET	CRITICAL	IMPEDANCE
-----	----------	-----------

IN	DACA_RED	1	500MH
IN	DACA_GREEN	1	500MH
IN	DACA_BLUE	1	500MH
IN	DACA_RED_T	1	500MH
IN	DACA_GREEN_T	1	500MH
IN	DACA_BLUE_T	1	500MH
IN	DACA_RED_DVI	1	750MH
IN	DACA_GREEN_DVI	1	750MH
IN	DACA_BLUE_DVI	1	750MH
IN	DACA_HSYNC	2	500MH
IN	DACA_VSYNC	2	500MH
IN	DACA_HS_BUF	2	500MH
IN	DACA_VS_BUF	2	500MH
IN	DACA_HS_BUF_R	2	500MH
IN	DACA_VS_BUF_R	2	500MH
IN	DACA_HS_DVI	2	500MH
IN	DACA_VS_DVI	2	500MH

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	GF-7800-A2 - 256MB 8Mx32, DL-DVI + SL-DVI + HDTV/VIVO
PAGE DETAIL	DACA Interface

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY


SANTA CLARA, CA 95050, USA



NV_PN	600-10317-0002-100
-------	--------------------

ID	design	PAGE	13 OF 28
NAME	John Lam	DATE	31-MAY-2005

14 DACC Interface



NET RULES

NET	CRITICAL	IMPEDANCE
-----	----------	-----------

IN	DACC_RED	1	500MH
IN	DACC_GREEN	1	500MH
IN	DACC_BLUE	1	500MH
IN	DACC_RED_T	1	500MH
IN	DACC_GREEN_T	1	500MH
IN	DACC_BLUE_T	1	500MH
IN	DACC_RED_DVI	1	750MH
IN	DACC_GREEN_DVI	1	750MH
IN	DACC_BLUE_DVI	1	750MH
IN	DACC_HSYNC	2	500MH
IN	DACC_VSYNC	2	500MH
IN	DACC_HS_BUF	2	500MH
IN	DACC_VS_BUF	2	500MH
IN	DACC_HS_BUF_R	2	500MH
IN	DACC_VS_BUF_R	2	500MH
IN	DACC_HS_DVI	2	500MH
IN	DACC_VS_DVI	2	500MH

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	GF-7800-A2 - 256MB 8Mx32, DL-DVI + SL-DVI + HDTV/VIVO
PAGE DETAIL	DACC Interface


NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



NV_PN	600-10317-0002-100		
ID	design	PAGE	14 OF 28
NAME	John Lam	DATE	31-MAY-2005

15 IFP A/B and C/D Interface



NET RULES


NET	DIFFPAIR	CRITICAL	IMPEDANCE
IFPA_TXC_DVI*	IFPA_TXC	1	100DIFF
IFPA_TXC_DVI	IFPA_TXC	1	100DIFF
IFPC_TXC_DVI*	IFPC_TXC	1	100DIFF
IFPC_TXC_DVI	IFPC_TXC	1	100DIFF

16 DACB Interface/FrameLock


NET RULES

NET	CRITICAL	IMPEDANCE
COUT	1	50OHM
CVBS_YOUT	1	50OHM
CVBS_PBOUT	1	50OHM
MDIN_Cout_C	1	75OHM
MDIN_Yout_C	1	75OHM
MDIN_PBout_C	1	75OHM
CVBSYIN	1	50OHM
CHROMAIN	1	50OHM
CVBSYIN_R	1	50OHM
CHROMAIN_R	1	50OHM
MDIN_CVBSYIN_C	1	75OHM
MDIN_Cin_C	1	75OHM


STEREO 5V





Internal Stereo Out






STEREO 3D



FrameLock



FILTER VALUES



ASSEMBLY	GF-7800-A2	256MB 8Mx32, DL-DVI + SL-DVI + HDTV/VIVO
PAGE	DETAIL	DACB Interface/FrameLock

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA




NV_PN	600-10317-0002-100		
ID	design	PAGE	16 OF 28
NAME	John Lam	DATE	31-MAY-2005

17 Video Capture (Philips 7115)

NET RULES

NET	IMPEDANCE	CRITICAL
7115_Xout		1
7115_Xin		1
VIPPCLK	50OHM	1
VIPPCLK_R	50OHM	1
MIOB0<7..0>	50OHM	2

VIDEO CAPTURE



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA




NV_PN 600-10317-0002-100

ID	design	PAGE	17 OF 28
NAME	John Lam	DATE	31-MAY-2005

1

5

5


NVIDIA CORPORATION 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA			
NV_PN	600-10317-0002-100		
ID	design	PAGE	18 OF 28
NAME	John Lam	DATE	31-MAY-2005

19 PEX: Zero Delay Buffer

NET RULES

NET	IMPEDANCE	CRITICAL	DIFFPAIR
-----	-----------	----------	----------

OUT	ICS90B202_CLK_OUT	100DIFF	1	ICS90B202_CLK_OUT
OUT	ICS90B202_CLK_OUT*	100DIFF	1	ICS90B202_CLK_OUT
OUT	ICS90B202_CLK_OUT_R	100DIFF	1	ICS90B202_CLK_OUT_R
OUT	ICS90B202_CLK_OUT_R*	100DIFF	1	ICS90B202_CLK_OUT_R



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY


SANTA CLARA, CA 95050, USA



NV_PN 600-10317-0002-100


ID	design	PAGE	19 OF 28
NAME	John Lam	DATE	31-MAY-2005

21 Strapping Configuration




22 Power/GND and Decoupling


VDD33




FBVTT




FBVDDQ



NVVDD




U9
GF-7800-GT-A2
BGA1148
CHANGED




23 Power Supply I: TMDS/MIOA/DACB Alternate Supplies

MIOA_VDDQ




$$V_{out} = V_{ref} * (1 + R_{top}/R_{bot})$$
$$V_{out} = 2.5V * (1 + 0R/NO\ STUFF) = 2.5V$$

DACB Supply



$$V_{out} = V_{ref} * (1 + R_{top}/R_{bot})$$
$$3.31V = 1.175V * (1 + 1820/1000)$$


DDC_5V



5V POLY 5V 16MIL
GND 0V 16MIL


*E-DDC v1.1 spec requires only 50mA per connector
*Stereo requires 300mA per connector

TMDS PLL Supply



$$V_{out} = V_{ref} * (1 + R_{top}/R_{bot})$$
$$2.8V = 1.175V * (1 + 1400/1000)$$
$$3.31V = 1.175V * (1 + 1820/1000)$$


TMDS IOVDD Backdrive Prevention



Current Draw
Single Link: I=0.28A
Dual Link/2x Single Link: I=0.56A
Single Link + Dual Link: I=0.84A
Dual Link + Dual Link: I=1.12A


24 Power Supply II: 5V and A3V3

Alternate 5V regulator



Only use this Alternate when A3V3 regulator is not Stuffed


- Conditions for Linear 5V:
- 1- If all Analog 3.3V circuits are tested to +/-10% tolerance
 - 2- 5V Linear will supply DC 5V + Diode protection circuits
 - 3- Must Not use when Stereo is an Option



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	600-10317-0002-100		
ID	design	PAGE	24 OF 28
NAME	John Lam	DATE	31-MAY-2005

25 Power Supply III: FBVDDQ and PEX_VDD



1

2



4




SKU Specific Codes

```

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040


```

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION				
2701 SAN TOMAS EXPRESSWAY				
SANTA CLARA, CA 95050, USA				
NV_PN	600-10317-0002-100			
ID	design	PAGE	26 OF 28	
NAME	John Lam	DATE	31-MAY-2005	




27 Power Supply V: NVVDD




28 Mechanical: Bracket/Thermal Solution

Brackets:
151-10001-0006-000 DVI,DVI,MDIN (text - 1-South, 2-North)
151-10001-0006-001 DB15,DVI,MDIN
151-10001-0006-002 DVI,DB15,MDIN
151-10001-0006-003 DB15,DB15,MDIN (text - 1-South, 2-North)

Connector Screws



Bracket Screw



Heatsink

365-00000-0008-001 - TM30 Fansink + memory heatsink Interface material
095-0013-000 - TM30 Fansink
095-0014-000 - TM30 Quadro Fansink
285-00006-0000-000 - Interface Material

ALLEGRO FOOTPRINT SYMBOLS
FAN_GPU_2_68X3_30_B
HEATSINK_GPU_2_35X2_72_B
HEATSINK_MEM_5_34X3_52_B

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.