

P77, Dual NV17, 4MX32 DDR, 32MB/64MB, Quad Head, Dual LFH to VGA/DVI, PCI 33/66 MHz

PCI DEVICE ID 0x017A



HISTORY:

A00 - First Rev release

- 1. Fix strapping for GPU0 and GPU1 See ECO3336 and ECO3320.

A01 -

- 1. Added R1176 on (1.b Block hierarchy). Used to connect SPCI_AD24 to ST_IDSEL_GPU0, due to intel specifications referencing not to use AD16 (SLOT 0) because bridge may use that resource.
- 2. Added R1266 on (2.a PCI Edge Connector). This is used to help risetime of IRQ symbol due to excessive capacative loading on that signal.
- 3. Added R1177 on (2.b PCI bus bridge). This was added as option of disabling the feature which turns off the PCI clocks in stand by. This mode isn't well tested yet, this is why the resistor was added.
- 4. Swapped S_REQ_[3..0] buss on U100 on (2.b PCI bus bridge). This was due to a previous error in symbol for BGA for pinout causing swap on this S_REQ_[3..0] for BGA symbol only.
- 5. Added U903, R1264, C1531, C1532 , R1180, (changed R6) on (2.b PCI bus bridge). This is due to a bug in NV17 where input receiver on reset is not properly filtered inside asic, therefore external schmitt trigger was added.
- 6. Added R1178 on (2.b PCI bus bridge). Pin 102 was missing from QFP symbol, therefore causing floating input. LOCK_I pin is not being used by secondary PCI bus, however unused input needed to be terminated.
- 7. Added R1179 on (2.b PCI bus bridge). Pin 49 was missing from QFP symbol, therefore causing floating input., unused input needed to be terminated.
- 8. Added R1265 on (2.b PCI bus bridge). Pin 62 was missing from QFP symbol, according to Intel specification they needed to have pull down for NAND tree access.
- 9. Added pin# 125, 131 connected to 3.3V_REG on U101 (2.b PCI bus bridge). Pin 125,131 was missing from QFP symbol, Intel specification shows they needed to be connected to VCC, without connection to VCC this causes boot up issues with power supplies that have slow rise time.
- 10. Removed 3-pin inductors on RGB filters due to DFM issue with middle pin being plated and causing solder flow issues when installing regular 0603 inductor which is non 3-pin.
- 11. On page (3.g Panel), resistors R274, R277 were change from COMMON to NO_STUFF.

A02 -

- 1. On page (5.a NVVDD / FBVDD(Q) POWER SUPPLY), changed diode D800, D802 PCB footprint from SMDA to RECT_SMDA

PAGE OVERVIEW

- 1 - 1.a top (this) page
- 2 - 1.b top level hierarchical schematic
- 3 - 2.a PCI Edge connector
- 4 - 2.b PCI Bridge chip
- 5 - 3.a NV17 #0, PCI interface
- 6 - 3.b NV17 #0, FB interface
- 7 - 3.c NV17 #0, FB memory, bits 0-63
- 8 - 3.d NV17 #0, FB memory, bits 64..127
- 9 - 3.e NV17 #0, 1st VGA output
- 10 - 3.f NV17 #0, 2nd VGA output
- 11 - 3.g NV17 #0, TMDS output
- 12 - 3.h NV17 #0, BIOS & Strapping pins
- 13 - 3.i NV17 #0, LFH60 connector
- 14 - 3.a NV17 #1, PCI interface
- 15 - 3.b NV17 #1, FB interface
- 16 - 3.c NV17 #1, FB memory, bits 0-63
- 17 - 3.d NV17 #1, FB memory, bits 64..127
- 18 - 3.e NV17 #1, 1st VGA output
- 19 - 3.f NV17 #1, 2nd VGA output
- 20 - 3.g NV17 #1, TMDS output
- 21 - 3.h NV17 #1, Bios & strapping
- 22 - 3.i NV17 #1, LFH60 connector
- 23 - 4.a nvSync
- 24 - 5.a NVVDD Power
- 25 - 5.b FBVDD/FBVDDQ Power Supply
- 26 - Mechanicals

A03:

- 1- Fixed unnamed nets.
- 2- Config the bd to be 25W max by disconnected PRSNT2#
- 3- Added TMDS backdrive.
- 4- Added a FET to block 5V backdrive from both GPU when power is off.

A04:

- 1- Swap D805, Pin 1 and 2 WAS backwards in A03 netlist, correct on A04 netlist

[Subbom suffix] Stuffing Options

- [-000] COMMON
- [-010] HINT_BGA_33
- [-011] HINT_BGA_66
- [-012] HINT_INTEL_PQFP
- [-020] RGB_PROT
- [-030] NV_32MB_INF
- [-031] NV_32MB_SAM
- [-040] SC1775
- [-041] IRU3047
- [-050] NO_PWR_INDUCTOR
- [-051] PWR_INDUCTOR
- [-052] IND_PWR_CAP
- [-053] ANALOG_REG
- [-054] NO_ANALOG_REG
- [-055] DIGITAL_REG
- [-056] NO_DIGITAL_REG
- [-057] NV_POWER
- [-058] Q3D_POWER
- [-059] BYPASS_ANALOG_REG
- [-060] PASSIVE_HS
- [-070] NO_NVSYNC
- [-071] Q3D_NVSYNC
- [-072] Q3D_64MB_INF
- [-073] Q3D_64MB_SAM
- [-080] IFP_REG
- [-081] NO_IFP_REG
- [-999] NO_STUFF

Meaning


common components for all skus
Hint TBGA 33 Mhz option
Hint TBGA 66 Mhz option
Hint PQFP SE33P or Intel 21152 option
ESD diodes on RGB/sync signals
Nvidia's 32 MB per GPU option using Infineon Memory
Nvidia's 32 MB per GPU option using Samsung Memory
SC1175 Switch Mode Controller option
IRU3047 Switch Mode Controller option
Option to bypass power supply inductor
Option to fit inductor on 5V supply from PCI connector
Option to fit capacitor on Input supply
3.3V regulator to feed analog supplies
Bypass regulator and drive from PCI bus instead
3.3V regulator to feed digital ic's
Bypass regulator and feed from PCI bus directly
Special power supply components for NV configuration
Special power supply components for Q3D configuration
Bypass Analog regulator and drive A3.3 from V3.3_REG
Sub bom to stuff Passive Heatsinks
NVidia's option to bypass Quantum 3D's Nvsync logic
Quantum 3D's nVsync option
Quantum 3D's 64 MB per GPU stuffing option using Infineon
Quantum 3D's 64 MB per GPU stuffing option using Samsung
TMDS Regulator stuffing option for 2.8V supply
3.3V bypass to TMDS PLL net
Not Assembled

140-50077-0000-A04
602-50077-0000-A04

	NVIDIA Corporation 2701 San Tomas Expressway Santa Clara, CA 95050, USA				GPU
	P77, Dual NV17, 4MX32 DDR, 32MB/64MB, Quad Head, Dual LFH to VGA/DVI, PCI 33/66 MHz				
	Size Custom	CAGE Code	DWG NO	Rev	
Thursday, April 25, 2002	Scale			Sheet 1	of 26


P77, Dual NV17, 4MX32 DDR, 32MB/64MB, DUAL LFH , PCI

PCI DEVICE ID 0X0=0X171 FOR NV17-128D.





1.b Block hierarchy


	NVIDIA Corporation 2701 San Tomas Expressway Santa Clara, CA 95050, USA			GPU
	P77, Dual NV17, 4MX32 DDR, 32MB/64MB, Quad Head, Dual LFH to VGA/DVI, PCI 33/66 MHz			
	Size Custom	CAGE Code	DWG NO	Rev
Thursday, April 25, 2002	Scale		Sheet 2	of 26




2.a PCI Edge Connector


	NVIDIA Corporation 2701 San Tomas Expressway Santa Clara, CA 95050, USA			GPU
	P77, Dual NV17, 4MX32 DDR, 32MB/64MB, Quad Head, Dual LFH to VGA/DVI, PCI 33/66 MHz			
	Size Custom	CAGE Code	DWG NO	Rev
Thursday, April 25, 2002	Scale		Sheet 3 of 26	





3.a PCI interface, core decoupling

	NVIDIA Corporation 2701 San Tomas Expressway Santa Clara, CA 95050, USA			GPU 0
	P77, Dual NV17, 4MX32 DDR, 32MB/64MB, Quad Head, Dual LFH to VGA/DVI, PCI 33/66 MHz			
	Size Custom	CAGE Code	DWG NO	Rev
Thursday, April 25, 2002	Scale		Sheet 5 of 26	




3.b NV17 Frame Buffer




NVIDIA Corporation
2701 San Tomas Expressway
Santa Clara, CA 95050, USA

P77, Dual NV17, 4MX32 DDR, 32MB/64MB, Quad Head, Dual LFH to VGA/DVI, PCI 33/66 MHz


	Size Custom	CAGE Code	DWG NO		Rev
Thursday, April 25, 2002	Scale			Sheet 6 of 26	







3.d Frame Buffer 64...127

	NVIDIA Corporation 2701 San Tomas Expressway Santa Clara, CA 95050, USA			GPU 0
	P77, Dual NV17, 4MX32 DDR, 32MB/64MB, Quad Head, Dual LFH to VGA/DVI, PCI 33/66 MHz			
	Size Custom	CAGE Code	DWG NO	Rev
Thursday, April 25, 2002	Scale		Sheet	8 of 26



3.e Dual DAC, 1st VGA


	NVIDIA Corporation 2701 San Tomas Expressway Santa Clara, CA 95050, USA			GPU 0
	P77, Dual NV17, 4MX32 DDR, 32MB/64MB, Quad Head, Dual LFH to VGA/DVI, PCI 33/66 MHz			
	Size Custom	CAGE Code	DWG NO	Rev
Thursday, April 25, 2002	Scale		Sheet 9	of 26




3.f Dual DAC, 2nd VGA

	NVIDIA Corporation 2701 San Tomas Expressway Santa Clara, CA 95050, USA			GPU 0
	P77, Dual NV17, 4MX32 DDR, 32MB/64MB, Quad Head, Dual LFH to VGA/DVI, PCI 33/66 MHz			
	Size Custom	CAGE Code	DWG NO	Rev
Thursday, April 25, 2002	Scale		Sheet	10of 26


Strap Bits		Strapping Configuration	Options (* = default)
0	PCI_AD_SWAP	DVOD0 R131 1 2 10k 5% COMMON SMD0402	0: REVERSED 1: NORMAL(*)
1	SUB_VENDOR	DVOD1 R133 1 2 10k 5% COMMON SMD0402	0: system BIOS 1: adapter BIOS (*)
2	RAM_CFG0	DVOD2 R135 1 2 10k 5% COMMON SMD0402	1111: 4Mx32 DDR SDRAM, DQS per 32 bits, dll-on, low drive strength
3	RAM_CFG1	DVOD3 R137 1 2 10k 5% COMMON SMD0402	
4	RAM_CFG2	DVOD4 R139 1 2 10k 5% COMMON SMD0402	
5	RAM_CFG3	DVOD5 R141 1 2 10k 5% COMMON SMD0402	
6	CRYSTAL0	DVOD6 R143 1 2 10k 5% COMMON SMD0402	00: 13.5MHz 01: 14.318MHz (*) 10: 27MHz 11: unknown
22	CRYSTAL1	VIPD6 R145 1 2 10k 5% COMMON SMD0402	
7	TV_MODE0	DVOD7 R147 1 2 10k 5% COMMON SMD0402	00: SECAM 01: BTSC 10: PAL 11: VGA (*)
8	TV_MODE1	DVOD8 R149 1 2 10k 5% COMMON SMD0402	
9	AGP4x	DVOD9 R153 1 2 10k 5% COMMON SMD0402	0: enabled 1: disabled (*)
11	AGP_FW	VIPD7 R155 1 2 10k 5% COMMON SMD0402	0: enabled 1: disabled (*)
12	PCI_DEVID0	VIPD4 R158 1 2 10k 5% COMMON SMD0402	NV17 - P77 - 017Ah - A = 1010b
13	PCI_DEVID1	VIPD5 R160 1 2 10k 5% COMMON SMD0402	
20	PCI_DEVID2	VIPD3 R162 1 2 10k 5% COMMON SMD0402	
21	PCI_DEVID3	DVOHSYNC R164 1 2 10k 5% COMMON SMD0402	
14	BUS_TYPE	DVOD11 R165 1 2 10k 5% COMMON SMD0402	0: PCI (*) ONLY 1: AGP not supported
16	USER_0	VIPD0 R170 1 2 10k 5% NO_STUFF SMD0402	USER[0]=0: PC (*) USER[0]=1: MAC Not supported
17	USER_1	VIPD1 R172 1 2 10k 5% NO_STUFF SMD0402	
18	USER_2	VIPHAD0 R174 1 2 10k 5% NO_STUFF SMD0402	
19	USER_3	VIPHAD1 R174 1 2 10k 5% NO_STUFF SMD0402	
29	ROMTYPE[0]	DVOD10 R176 1 2 10k 5% COMMON SMD0402	00: parallel - not supported 01: serial AT25F (*) 10: serial SST45V - not supported 11: serial future - not supported
30	ROMTYPE[1]	VIPD2 R177 1 2 10k 5% COMMON SMD0402	







3.i Video Connector

	NVIDIA Corporation 2701 San Tomas Expressway Santa Clara, CA 95050, USA			GPU 0
	P77, Dual NV17, 4MX32 DDR, 32MB/64MB, Quad Head, Dual LFH to VGA/DVI, PCI 33/66 MHz			
	Size Custom	CAGE Code	DWG NO	Rev
Thursday, April 25, 2002	Scale		Sheet 13	of 26



3.a PCI interface, core decoupling

	NVIDIA Corporation 2701 San Tomas Expressway Santa Clara, CA 95050, USA				GPU 1
	P77, Dual NV17, 4Mx32 DDR 32MB/64MB Quad DAC /TMD5, PCI33/66Mhz				
	Size Custom	CAGE Code	DWG NO	Rev	
Thursday, April 25, 2002	Scale		Sheet 14	of 26	



3.b NV17 Frame Buffer





NVIDIA Corporation
2701 San Tomas Expressway
Santa Clara, CA 95050, USA

GPU	1
-----	---


P77, Dual NV17, 4Mx32 DDR 32MB/64MB Quad DAC /TMDS, PCI33/66Mhz


	Size Custom	CAGE Code	DWG NO		Rev
Thursday, April 25, 2002	Scale			Sheet 15 of 26	






3.f Dual DAC , 2nd VGA

 nVIDIA		NVIDIA Corporation 2701 San Tomas Expressway Santa Clara, CA 95050, USA			GPU 1
		P77, Dual NV17, 4Mx32 DDR 32MB/64MB Quad DAC /TMD5, PCI33/66Mhz			
	Size Custom	CAGE Code	DWG NO		Rev
Thursday, April 25, 2002	Scale			Sheet	19of 26




3.g Panel

	NVIDIA Corporation 2701 San Tomas Expressway Santa Clara, CA 95050, USA			GPU 1
	P77, Dual NV17, 4Mx32 DDR 32MB/64MB Quad DAC /TMDs, PCI33/66Mhz			
	Size Custom	CAGE Code	DWG NO	Rev
Thursday, April 25, 2002	Scale		Sheet 20 of 26	



3.i Video Connector


	NVIDIA Corporation 2701 San Tomas Expressway Santa Clara, CA 95050, USA			GPU 1
	P77, Dual NV17, 4Mx32 DDR 32MB/64MB Quad DAC /TMDs, PCI33/66Mhz			
	Size Custom	CAGE Code	DWG NO	Rev
Thursday, April 25, 2002	Scale		Sheet 22	of 26

The Analog 3.3V feeds the TMDS and DAC components and GPU pll's. It should source ~1.2 Amps maximum.

Since we now have TMDS from another regulator, we can probably load one linear regulator with both nets. These resistors allow you to drive the digital connections from analog - this is for a bom pricing solution and will compromise analog supply noise levels.

The Digital 3.3V plane needs to source at least 1 Amp to drive the AGPVDDQ, VDD33 and miscellaneous 3 volt components on the PCB

This resistor must be able to source ~1 Amp at 3.3Volts as an alternate stuffing option. This is so that we have the option of using the 3V supply from the PCI bus directly to help spread the current across the power pins when running in Q3D Configuration



2.8V to supply NV17 IFP PLLs



NVIDIA

NVIDIA Corporation
2701 San Tomas Expressway
Santa Clara, CA 95050, USA

P77, Dual NV17, 4MX32 DDR, 32MB/64MB, Quad Head, Dual LFH to VGA/DVI, PCI 33/66 MHz

Size	
------	--

CAGE Code	
-----------	--

DWG NC


Rev

Thursday, April 25, 2002


Scale

Shee

25 =f 26



6.a Mechanicals

	GPU NVIDIA Corporation 2701 San Tomas Expressway Santa Clara, CA 95050, USA		
	P77, Dual NV17, 4MX32 DDR, 32MB/64MB, Quad Head, Dual LFH to VGA/DVI, PCI 33/66 MHz		
	Size Custom	CAGE Code	DWG NO Rev
Thursday, April 25, 2002	Scale	Sheet 26 of 26	