


# PCI-EXPRESS EDGE CONNECTOR



SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND

CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.  
 2007 Advanced Micro Devices  
 This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.  
 1 Commerce Valley Drive East  
 Markham, Ontario




Date: Thursday, May 15, 2008

Rev 17


Sheet 1 of 20

Title RH RV620 256/128MB DDR2-BGA84 32/16Mx16 VO dDVT No. 105-B350xx-00C














**CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.**  
72007 Advanced Micro Devices  
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation. Any other distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.


Advanced Micro Devices Inc.  
1 Commerce Valley Drive East  
Markham, Ontario

Date: Thursday, May 15, 2008	Rev 17
------------------------------	--------



GA84 32/16Mx16 VO dDV Doc. No. 105-B350xx-00C


Title	BH RV620 256/128MB DDR2-BGA84 32/16Mx16 VO dDVI	Doc No.	105-B350xx-00C
-------	---	---------	----------------


# CHANNEL A: RANK 0 128MB DDR2

















CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.  
72007 Advanced Micro Devices  
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.  
1 Commerce Valley Drive East  
Markham, Ontario




Date: Thursday, May 15, 2008	Rev 17
Sheet 11 of 20	Doc No. 105-B350xx-00C


Title RH RV620 256/128MB DDR2-BGA84 32/16Mx16 VO dP



$$V_{out} = 1.25V * [1 + (ER305/ER304)]$$


## Shared Power Rails








Place close to Connector  
Pseudo differential RGB signals should be routed from the ASIC to the display connector without switching reference plane or running over split plane  
Resistors are footprint options for the inductors. Footprints should be overlapped. (R1024-26)




SYNC and DDC should be routed from the ASIC to the display connector without switching reference plane or running over split plane




DB15 pin	Standard VGA	DDC1 Host	DDC2B or DDC2B Host	DDC2AB Host	DDC1/2 Display
14	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Optional	Optional
12	Monitor ID bit 1	Monitor ID bit 1	Monitor ID bit 1	Optional	Optional
4	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Optional	Optional
15	Monitor ID bit 3	Open	Open	Optional	Optional
9	N/C	50mA min	50mA min	300mA min	Optional
Hardware Support	No	Yes	Yes	No	Yes

Based on VESA Display Data Channel (DDC) Standard Ver. 3 Dec. 15, 1997

## TMDS\_2(Daul\_Link) + DAC\_1-CRT





CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.  
 ©2007 Advanced Micro Devices  
 This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.




Advanced Micro Devices Inc.  
 1 Commerce Valley Drive East  
 Markham, Ontario




Date: Thursday, May 15, 2008 Rev 17  
 Sheet 16 of 20

Title RH RV620 256/128MB DDR2-BGA84 32/16Mx16 VO ddr1 Rev No. 105-B350xx-00C










<div>AMD</div>			Title		Schematic No.		Date:	
			RH RV620 256/128MB DDR2-BGA84 32/16Mx16 VO dDVI		105-B350xx-00C		Thursday, May 15, 2008	
			REVISION HISTORY					NOTE: This schematic represents the PCB, it does not represent any specific SKU. For Stuffing options (component values, DNI , ? please consult the product specific BOM. Please contact AMD representative to obtain latest BOM closest to the application desired.
Sch Rev	PCB Rev	Date	REAL REVISION DESCRIPTION					
01	00A	2007.05.07	START NEW SCHEMATIC. DERIVED FROM B170 (RV610) SCHEMATIC.					
02	00A	2007.05.17	p. 4 MR155/R155 FIX SHORT					
03	00A	2007.05.17	RM R7, NR7, R5, MB60, MR45, R45, R890, R1248, R1247, R1242, R1243, C853, C863; ADD R2, B890, MR890, C846; CHANGE R1022, R1023;					
04	00A	2007.05.22	REMOVE GND_TXVSSR, GND_PVSS; AG23 NOW NC - WAS SCHEM MISTAKE; ADD R858 FOR BUO; R858 CHANGE TO 1210;					
05	00A	2007.05.24	CTF: ADD Q1252, R1254, R1255, R1256, R1258, Q1253, Q1254, CHANGE U1250 TO SINGLE FF; UPDATE BLOCK DIAGRAM.					
06	00A	2007.05.25	LVTM: ADD R110, RM R109, MR109, R108, R107;					
07	00A	2007.05.28	LVTM: ADD C118, RM C104; REMOVE MR85, MR86 FOR SIMPLIFICATION;					
08	00A	2007.05.28	XTALIN/OUT: LAYOUT EASEMENT; REMOVE MR108 (R849 ALREADY THERE); LVTM: ADD C119 (LOWER COST OPTION); POWER SUPPLY: REMOVE R706, MR707, R606 & MR607;					
09	00A	2007.05.29	REMOVAL OF +5V: ADD R861, MR861, R862, REG861, R869, R863, R867; REMOVE MU830, U830, C830. R833, R834, C831, R832, MR832, R831, MR831; CONNECT DDC TO 5V_VESA;					
010	00A	2007.05.30	CHNG C858 TO 3.3VBUS; CONNECTION TO R845 CHNG; ADD R870, MR870, C867;					
011	00A	2007.05.30	REMOVE R4033; REMOVE B201-204; ADD R30-33 [PLACE NEAR ASIC]; REMOVE R3004, R3005;					
012	00A	2007.05.31	REMOVE C164-C166, C170, C172 PER SIMULATION RESULTS - THESE CAPS DO NOT IMPROVE DECOUPLING. RM TP860 (LAYOUT CONSTRAINTS. ALREADY ICT TP ON THAT NET);					
013	00A	2007.05.31	RM R154-R157, MR154-157 -> FUNCTIONALITY TAKEN BY EXISTING STRAPS. LAYOUT USE PLACE OF M/R154-7; ADD R7; RM MR706, MR606, B889, R863; ADD D861;					
014	00A	2007.05.32	ADD SOCKET SK1					
015	00A	2007.06.1	SK? CORRECTED TO SK1.					
016	00B	2007.06.25	NO NETLIST CHANGES; - MOUNTING HOLES CHANGED TO 3.175mm;					
017	00C	2007.10.01	p. 1 - CONNECT B7 TO GND (SEE PA RV6XX H1) - REMOVE R2. IT IS ALWAYS POPULATED, NO NEED TO ZERO OHM. THIS BOARD DOES NOT SUPPORT JTAG DEBUG;  p. 11 - REMOVE R839. THIS CIRCUIT IS VERIFIED, THERE IS NO NEED TO BE ABLE TO DISCONNECT IT;  p. 12 - REMOVE R870 - THIS OPTION NOT USED, VCNTRL MUST BE HIGHER THAN +3.3V; - MR870 REMOVED - ALWAYS POPULATED, DO NOT NEED ZERO OHM RESISTOR OPTION; - REMOVE R860 - WAS BRING UP ONLY OPTION;  p. 17 - REPLACED FAN CIRCUIT WITH ONE THAT HAS FEEDBACK: - ADD R4033, R4031, R4019, R4034, R4006, R4035, Q4004, R4035, Q40002. R4009, R4011, Q4003, R4012, R4013;					



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.  
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.  
1 Commerce Valley Drive East  
Markham, Ontario

Date: Thursday, May 15, 2008  
Sheet 20 of 20

Rev 17

Doc No. 105-B350xx-00C