



The following grounds should be routed back to their respective regulators and then tied directly to the ground plane with one via: GND_PVSS, GND_MPVSS, GND_TPVSS, and GND_A2VSSN. The other ground pins (GND_AVSSN, GND_A2VSSQ, GND_RSET, GND_R2SET) should be tied to the ground plane directly through one via as close to the pins as possible without connecting to anything else. If space is an issue it is possible to use one via for two adjacent pins.








Vin = 3.3V AGP


Vout = 1.8V

lout = 350mA + 100mA + 50mA = 500mA MAX

lout = 600mA MAX (with PVDD/TPVDD)

	Rct1		Rct2	
1.8V	681R	3240681000	1.5K	3230015200
1.9V	536R	3240536000	1K	3240100100





Regulator for MPVDD (Memory PLLs)

Vin = 3.3V AGP

Iout = 10mA MAX

Vout = +1.8V

and optional TPVDD (TMDS PLLs)


Regulator for PVDD (R200 PLLs)

Vin = 3.3V AGP Vout = +1.8V


lout = 25mA MAX (PVDD only)

lout = 100mA MAX (PVDD + TPVDD)

(Optional)



If PVDD and TPVDD are used from the same regulator, Rr must be change to 15R P/N3210015000 to provide enough current




AVDD/A2VDDQ (1st DAC & 2nd DAC Band Gap)




Regulator for VTT (Termination) Vin = MVDDQ Vout = 1.25V lout = 2000mA MAX lout = 750mA Est. MAX


	Rt1		Rt2	
1.25V	1K	3240100100	1K	3240100100
1.3V	1.0K	3240100100	1.02K	3240102100











STRAPS	PIN	DESCRIPTION	DEFAULT
AGPFBSKEW(1:0)	GPIO(1:0)	AGP 1x clock feedback phase adjustment wrt refclk(cpuclk) 00 - refclk slightly earlier then feedback 01 - refclk 1 tap earlier then feedback 10 - refclk 1 tap later then feedback 11 - refclk 2 taps earlier then feedback	00 (internal pull-down)
X1CLK_SKWE(1:0)	GPIO(3:2)	Clock phase adjustment between x1 clk and x2clk 00 - 0 tap delay 01 - 1 tap delay 01 - 1 tap delay 10 - 2 taps delay 11 - 3 taps delay	00 (internal pull-down)
ROMIDCFG(3:0)	GPIO(9,13:11)	If no ROM attached, comtrols chip IDis. If rom attached identifies ROM type 0000 - No ROM, CHG_ID=0 0001 - No ROM, CHG_ID=1 0100 - reserved 1010 - Parallel ROM, chip IDis from ROM 1000 - Parallel ROM, chip IDis from ROM 1001 - Serial ATZEF1024 ROM (Atmel), chip IDis from ROM 1001 - Serial ATZEF1024 ROM (Atmel), chip IDis from ROM 1011 - Serial MSSP0 ROM (ST), chip IDis from ROM 1011 - Serial MSSP0 ROM (ST), chip IDis from ROM 1100 - Serial MSSP0 ROM (ST), chip IDis from ROM 1100 - Serial NSZP50 ROM (ST), chip IDis from ROM 1100 - Serial NSZP50 ROM (ST), chip IDis from ROM	1001
ID_DISABLE	GPIO(8)	O - Normal operation 1 - Shuts the chip down by not responding to any conflig cycles In a system with two graphics chips, one on the motherboard, the other on add-in card, the strap can be used to disable one of the two throught a jumper.	0 (internal pull-down)
BUSCFG(2:0)	GPIO(6:4)	Controls bus type, CLK PLL select, and IDSEL 000 -1,5V BUS -> AGP 4x, PLL clk, IDSEL=AD16 000 -3.3V BUS -> AGP 4x, PLL clk, IDSEL=AD16 001 -1,5V BUS -> AGP 4x, PLL clk, IDSEL=AD17 001 -1,5V BUS -> AGP 4x, PLL clk, IDSEL=AD17 101 -1,5V BUS -> AGP 1x/2x, PLL clk, IDSEL=AD17 101 -1,5V BUS -> AGP 1x/2x, PLL clk, IDSEL=AD16 101 -3.3V BUS -> AGP 1x/2x, PLL clk, IDSEL=AD16 101 -1,5V BUS -> AGP 1x/2x, PLL clk, IDSEL=AD17 101 -9 ISBM17, PLL clk 101 -1,5V BUS -> AGP 1x/2x, PLL clk, IDSEL=AD17 102 -PCI 68M17, PLL clk 103 -3 WBUS -> AGP 1x, REF clk, IDSEL=AD16 110 -1,5V BUS -> AGP 1x, REF clk, IDSEL=AD16 111 -1,5V BUS -> AGP 1x, REF clk, IDSEL=AD16 110 -1,5V BUS -> AGP 1x, REF clk, IDSEL=AD16 111 -1,5V BUS -> AGP 1x, REF clk, IDSEL=AD16 110 -3,3V BUS -> AGP 1x, REF clk, IDSEL=AD17 111 -3,5V BUS -> AGP 1x, REF clk, IDSEL=AD17 111 -3,5V BUS -> AGP 1x, REF clk, IDSEL=AD17 111 -3,5V BUS -> AGP 1x, REF clk, IDSEL=AD17 111 -3,5V BUS -> AGP 1x, REF clk, IDSEL=AD17 111 -3,5V BUS -> AGP 1x, REF clk, IDSEL=AD17 112 -15V BUS -> AGP 1x, REF clk, IDSEL=AD17 113 -15V BUS -> AGP 1x, REF clk, IDSEL=AD17 114 -5 AGP Configurations GPIO(4) acts as the IDSEL strap. For PCI it acts as the PLL bypass (33 or 66MHz) strap.	000 (internal pull-down)
VGA_DISABLE	GPIO(7)	VGA controller capabilitity enableed. The device will not be recognized as the systemis VGA controller.	0
MULTIFUNC(1:0)	LCDDATA(17:16)	Multi-function device select 00 - single function device. No AGP in either function 01 - two function device. No AGP in either function 10 - two function device. AGP only in function 0 11 - two function device. AGP in both functions If BUSCFG pin based straps are set to PCI, then AGP will not be enabled in any function. See AGP function table below for detail on AGP ability claims.	00
VIP_DEVICE	LCDDATA(20) STRAP T	Indicates if any slave VIP host devices drove this in low during reset. 0 - Slave VIP host port devices present 1 - No slave VIP host port devices reporting presence during reset	0

STRAP P	INTERRUPT
LOW	ENABLED (DEFAULT)
HIGH	DISABLED


<Variant Name>





ATI Technologies Inc. 33 Commerce Valley Drive East Thornhill, Ontario Canada, L3T 7N6 (905) 882-2600


AGP RV250 64/128MB TSOP

Document Number 105-GN964-00B











PRIMARY CRT



SECONDARY CRT



| ATI Technologies Inc. | 33.Commerce Valley Drive East | Thormfill, Cotazio | Candad, LST TNE | (85) 882-280 | Commerce Valley Drive East | Thormfill, Cotazio | Candad, LST TNE | (85) 882-280 | Commerce Valley | Candad | Canda

