





PCI-EXPRESS EDGE CONNECTOR







(1,13,14) PWR_GOOD <<





DDC6 BUS:

I2C Address	Function	Device
0x98	LM63 - External Temperature Sensor	LM63

SCL / SDA BUS:

I2C Address	Function	Device
N/A	N/A	N/A



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representation or warranty of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario




Dated: Thursday, December 11, 2008
Sheet 4 of 22
Rev 9

Title: RH LP RV710 DDR3 TWO DMS-59

Doc No: 105-B889XX-00


TMDP INTERFACE



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
 © 2007 Advanced Micro Devices
 This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario		
Date: Thursday, December 11, 2008	Rev g	
Sheet 5 of 22		Doc No. 105-B889XX-00

Title RH LP RV710 DDR3 TVO DMS-59

[illegible]

CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario



Date: Thursday, December 11, 2008


Rev 9

Sheet 6 of 22


Title	RH LP RV710 DDR3 TVO DMS-59
-------	-----------------------------


Doc No.	105-B889XX-00
---------	---------------

MEMORY INTERFACE




DIVIDER RESISTORS	DDR3
MVREF TO 1.8V	100R
MVREF TO GND	100R





CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario		
Date: Thursday, December 11, 2008	Rev g	
Sheet g of 22		
Title RH LP RV710 DDR3 TVO DMS-59		Doc No. 105-B889XX-00


PIN BASED STRAPS

Pull-Down Resistors are for BU until built-in pull-downs are verified.




Overlap pads to save space
and to prevent assembly of
both resistors.

Layout



PIN BASED STRAPS



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD,
and is provided only to entities under a non-disclosure agreement
with AMD for evaluation purposes. Further distribution or disclosure
is strictly prohibited. Use of this schematic and design for any purpose
other than evaluation requires a Board Technology License Agreement
with AMD. AMD makes no representations or warranties of any kind
regarding this schematic and design, including, not limited to,
any implied warranty of merchantability or fitness for a particular
purpose, and disclaims responsibility for any consequences resulting
from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario






Date: Thursday, December 11, 2008

Rev g


Sheet 10 of 22

Title RH LP RV710 DDR3 TVO DMS-59


Doc No. 105-B889XX-00




COMPENSATION CIRCUIT








FILTERED SMPS VCC




BOOT CIRCUIT








C.	Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario	
	Date: Thursday, December 11, 2008	Rev 9
	Sheet 13 of 22	
59	Doc No. 105-B889XX-00	


Power up/down Sequencing




Power Play


VDDC Voltage Settings Using GPIOs

		Output Voltage (V)			
PWRCTRL1 GPIO_20	PWRCTRL0 GPIO_15	RF1= RE2=	RF1= RE2=	RF1= RE2=	
0	0				
0	1				
1	0				
1	1	1	0	1	Power-up Default



CHANNEL A: 256MB/512MB DDR3






DAC 2 OUTPUT




Place close to Connector
Pseudo differential RGB signals should be routed from the ASIC to the display connector without switching reference plane or running over split plane




Optional ESD Protection Diodes


Place close to Connector
ALLOW FOR A LOW INDUCTANCE PATH TO PIN 5




RV710: DDC1 is 5V tolerant. Do not install level shifter.
-> Do not install R2013, R2015, Q2001, Q2002. Install R2014, R2016.
RV810: DDC1 is NOT 5V tolerant. Install level shifter.
-> Do not install R2014, R2016. Install R2013, R2015, Q2001, Q2002.



TVO



Optional ESD protection diodes




Connector 2	
Signals	Mapping
VGA:	DAC2 (TVDAC)
DVI:	Internal LVTMDS1
HPD:	HPD2
DDC:	DDC5
5V:	+5V_VESA


THERMAL MANAGEMENT



Remote diode temp sensor is for RV710 BU, until internal thermal sensor is calibrated.




Critical Temperature Fault



Fan Control

WARNING!
Be cautious when using a 3-wire fan with this fan control circuit. The negative pin will not always be ground. Some 3-wire fans with tachometers will only work if the negative pin of the fan is ground.

Warning: TS_FDO is not 5V tolerant. MAX sink current 1.65mA



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices

This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure of this prohibited schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario



Date: Thursday, December 11, 2008





9

Sheet 19 of 22

22

Title	RH LP RV710 DDR3 TVO DMS-59
-------	-----------------------------

Doc No.	105-B889XX-00
---------	---------------



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.


Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario

AMD

Date: Thursday, December 11, 2008 Rev g

Sheet 20 of 22

Title RH LP RV710 DDR3 TVO DMS-59 Doc No. 105-B889XX-00



<div>AMD</div>			Title		Schematic No.		Date:			
			RH LP RV710 DDR3 TVO DMS-59		105-B889XX-00		Thursday, December 11, 2008			
			REVISION HISTORY					NOTE: This schematic represents the PCB, it does not represent any specific SKU. For Stuffing options (component values, DNI's, ...) please consult the product specific BOM. Please contact AMD representative to obtain latest BOM closest to the application desired.		Rev 9
Sch Rev	PCB Rev	Date	RV710						REVISION DESCRIPTION	
01	00A	2008.11.11	INITIAL RELEASE OF B889 BOARD. BASED ON B754 Rev 90.							
02	00A	2008.11.12	ADD R67 AS OPTION TO SHORT JTAG IO							
03	00A	2008.11.13	REMOVE MT2							
04	00A	2008.11.19	REMOVE MVDD GPIO VOLTAGE CONTROL OPTION							
05	00A	2008.11.19	REMOVE LED AND PWR_GOOD CONNECTIONS TO CTF CIRCUIT							
06	00A	2008.11.19	REMOVE MC625, PL601, NL601, ML601, R58 AND PROVIDE OPTION TO SHORT CTF TO CTF_VCNTL BY R4062							
07	00A	2008.11.24	CHANGE DAC INDUCTORS TO 0603 PART, REMOVE C1001-C1003 and C2001-C2003							
08	00A	2008.11.25	REMOVE R26, CHANGE MVDD FET SYMBOL							
09	00A	2008.12.01	CHANGE PIN ASSIGNMENT OF D2001 AND REG1603 FOR LAYOUT							

5

4

3

2

1