


PCI-EXPRESS EDGE CONNECTOR



SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND
	BRING UP ONLY




ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title RH PCIE RV630 DDR2- PCIE CONNECTOR

Size C	Document Number 105-B149xx-00C	Rev 0.1c
Date: Wednesday, March 28, 2007	Sheet 1 of 21	

NOTE: some of the PCIe testpoints will be available through via on traces.




[illegible]

Size	Document Number	105-B149xx-00C
Custom		
Date:	Wednesday, March 28, 2007	Sheet

Size	Document Number	105-B149xx-00C	Rev	0.1
Custom				
Date:	Wednesday, March 28, 2007	Sheet	3	of 21


Recommended caps:
(see BOM for qualified values/vendors)
10uF , X6S, 10%, 0805, 6.3V, 1.4MM MAX THICK
1uF, X6S, 10%, 0402, 6.3V
100nF, X7R, 10%, 0402
10nF , X7R, 10%, 0402




ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600



Title RV630 DDR2- ASIC POWERS

Size C	Document Number 105-B149xx-00C	Rev 0.1c
Date:	Wednesday, March 28, 2007	Sheet 4 of 21





ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600



GPIO(0) - TX_PWRS_ENB (Transmitter Power Savings Enable) TI PCIE FEATURE 1
0 - 50% Tx output swing (Default setting for Desktop)
1 - Full Tx output swing (Default setting for Desktop)

GPIO(1) - TX_DEEMPH_EN (Transmitter De-emphasis Enable) TI PCIE FEATURE 1
0 - Tx de-emphasis disabled for mobile mode
1 - Tx de-emphasis enabled (Default setting for Desktop)

ATI Internal Use Only - Reserved (Default: 0)

DEBUAG_ACCESS
ATI Internal Use Only - Reserved (Default: 0)

ATI Internal Use Only - Reserved (Default: 0)

ATI Internal Use Only - Reserved (Default: 0)

TV_OUT_STANDARD (Jumper position overwrite resistor settings)
0 - PAL TVO (Jumper is closed)
1 - NTSC TVO (Jumper is open)

ATI Internal Use Only - Reserved (Default: 0)

GPIO(9,13:11) - CONFIG[3:0]
0010 - 512KHz AT25F128A (Atmel)
0011 - 1Mbit AT25F1024A (Atmel)
0100 - 512KHz M25P05A (ST)
0101 - 1Mbit M25P10A (ST)
1010 - 2Mbit M25P20 (ST)
1011 - 512KHz Pm25LV512 (Chingis)
1101 - 1Mbit Pm25LV010 (Chingis)

ATI Internal Use Only - Reserved (Default: 0)

VIP_DEVICE_STRAP_EN
0 - Slave VIP host port devices present (use if Theater is populated)
1 - No slave VIP host port devices reporting presence during reset (use for configurations without video-in)

ATI Internal Use Only - Reserved

VGA_DISABLE : 1 for disable (set to 0 for normal operation)

ATI Internal Use Only - Reserved (Default: 0)

ATI Internal Use Only - Reserved (Default: 0)

MSL_DIS (Default: 0)

ATI Internal Use Only - Reserved (Default: 0)

BIF_AUDIO_EN
0 - Disable HD Audio 1 - Enable HD Audio

ATI Internal Use Only - Reserved (Default: 0)

S4BAR_EN_A (Default: 0)


ATI Internal Use Only - Reserved (Default: 0)

ATI Internal Use Only - Reserved (Default: 0)













MEMORY_CONFIG ATI Board Feature 1
VSYNC_DAC2 CHECK ATI MEMORY TUNING DOCUMENT
GPIO16

BIF_CLK_PM_EN
0 - Disable CLKREQ power management capability
1 - Enable CLKREQ power management capability

Pull-Down Resistors are for BU until built-in pull-downs are verified.








CHANNEL A: 128MB/256MB DDR2



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

CHANNEL B: 128MB/256MB DDR2



ATI Technologies Inc.


1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600


Title RV630 DDR2- MEM CH. B

Size	Document Number
	105-B149xx-00C

C	105-B149xx-00C	0.1c
Date:	Wednesday, March 28, 2007	Sheet 9 of 21


	0.1c
21	





ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2800

Title		RV630 DDR2- VDDC SMPS	
Size	Document Number	105-B149xx-00C	Rev
Custom			0.1c
Date	Wednesday, March 28, 2007	Sheet	11 of 21







ATI Technologies Inc.

1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600


Title TR RV630 - MVDD SMPS02

Size	Document Number	Rev
Custom	105-B149xx-00C	0.1c
Date:	Wednesday, March 28, 2007	Sheet 12 of 21





ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600




Title			RV630 DDR2- POWER MANAGMENT
Size	Document Number	105-B149xx-00C	
C			
Date:	Wednesday, March 28, 2007	Sheet	13 of 21
			Rev 0.1c



Optional regulator for +1.1V Vout = 1.1V



Optional regulator for +1.8V Vout = 1.8V





$$V_{out} = 1.25V \cdot [1 + (ER305/ER304)]$$

Shared Power Rails




ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2000

Title	TR RV630 - Linear Regulators	Rev	0.1c
Size	Document Number	105-B149xx-00C	
Date	Wednesday, March 28, 2007	Sheet	14 of 21







SYNC and DDC should be routed from the ASIC to the display connector without switching reference plane or running over split plane



DB15 pin	Standard VGA	DDC1 Host	DDC2B or DDC2B+ Host	DDC2AB Host	DDC1/2 Display
11	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Optional
12	Monitor ID bit 1	Monitor ID bit 1	Monitor ID bit 1	Monitor ID bit 1	Optional
4	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Optional
15	Monitor ID bit 3	Open	Open	Open	Optional
9	N/C	+5V	+5V	+5V	Optional
Support	No	Yes	Yes	No	Yes


Based on VESA Display Data Channel (DDC) Standard Ver. 3 Dec. 15, 1997





DB15 pin	Standard VGA	DDC1 Host	DDC2B or DDC2B+ Host	DDC2AB Host	DDC1/2 Display
11	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Optional	Optional
12	Monitor ID bit 1	Monitor ID bit 1	Monitor ID bit 1	Optional	Optional
4	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Optional	Optional
15	Monitor ID bit 3	Open	Open	Optional	Optional
9	N/C	+5V	+5V	+5V	Optional
Hardware Support	Mechanical Key	Yes	Yes	No	Yes

Based on VESA Display Data Channel (DDC) Standard Ver. 3 Dec. 15, 1997



ATI Technologies Inc.

1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title RV630 DDR2-DAC2/TMDS1

Size Custom


Document Number 105-B149xx-00C

Date: Wednesday, March 28, 2007

Rev 0.1c


Sheet 16 of 21

Place near connector
OR leaves footprint for Ferrite
Beads if req'd for EMI



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title		RV630 DDR2 - TVO	
Size	Document Number	105-B149xx-00C	Rev
C			0.1c
Date:	Wednesday, March 28, 2007	Sheet	17 of 21



C	100 DYNEX 000			0.1c
Date:	Wednesday, March 28, 2007	Sheet	18 of 21	




DVI/DVI SCREWS with top tab

ASSY-SCREW1
SCREW
JACKPOST, HEX, 3/16 AF, 4-40 INT/EXT

ASSY-SCREW2
SCREW
JACKPOST, HEX, 3/16 AF, 4-40 INT/EXT

ASSY-SCREW3
SCREW
JACKPOST, HEX, 3/16 AF, 4-40 INT/EXT

ASSY-SCREW4
SCREW
JACKPOST, HEX, 3/16 AF, 4-40 INT/EXT
ASSY-SCREW



<Variant Name>



ATI Technologies Inc.

1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title RV630 DDR2-MECHANICAL

Size C Document Number 105-B149xx-00C

Date: Wednesday, March 28, 2007

Sheet 19 of 21


Rev 0.1c



Title	Schematic No.	Date:
RV630 DDR2-REVISION HISTORY	105-B149xx-00C	Wednesday, March 28, 2007

REVISION HISTORY	NOTE: This schematic represents the PCB, it does not represent any specific SKU. For Stuffing options (component values, DNI , ? please consult the product specific BOM. Please contact ATI representative to obtain latest BOM closest to the application desired.	Rev 0.1c
------------------	--	----------

Sch Rev	PCB Rev	Date	REVISION DESCRIPTION
0	00A	06/11/17	Initial design for RV630 DDR2
00B	00B	07/01/26	THIS IS A TEST BOARD, WE WILL BASE ON THIS ONE TO DECIDE WHICH WAY WE SHOULD GO 1) CHANGING RGB CONFIGURATION FOR BOTH DAC1 AND DAC2 (PAGE 3, 14 AND 15) 2) ADD-IN Q102 AND R49 FOR VDDR3 POWER SEQUENCE CONTROL 3) CONNECT R847 TO +1.8V_D1 INSTEAD OF +1.8V_LDO2 (PAGE 13)



SEFADU: RH PCIE RV630
256MB/512MB DDR2
DUAL DL-DVI-I TVO FH

REV 0



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title RV630 DDR2-BLOCK DIAGRAM

Size	Document Number	105-B149xx-00C	Rev
C			0.1c
Date:	Wednesday, March 28, 2007	Sheet	21 of 21