# P561: G98, DDR2 MEMORY 32MX16/16Mx16/64MX16

### V116-32

Page 1: P561 Overview

Page 2: PCI Express Interface

Page 3: Frame Buffer Interface

Page 4: Memory 1st Bank 0..31

Page 5: Memory 1st Bank 32..63

Page 6: DACA, Slim DB15 Connector

Page 7: DACC,2x6 Header

Page 8: VIDEO CONNECTORS: MiniDIN

Page 9: TMDS Interface

Page 10: HDAUDIO, IFPE, HDMI

Page 11: Straps, Mechanical Parts

Page 12: XTAL, GPIO, BIOS, FAN, JTAG, HDCP, SPDIF

Page 13: Power Supply I: NVVDD, PLLVDD

Page 14: Power Supply II: F3V3, 5V, DDC5V, FBVDDQ

Page 15: Basenet Report

Page 16: Cref Part

#### **REV HISTORY**

History 10

96/09/27 page 08 add AV\_OUT

page 13 change Q1, Q2 to TO252

page 14 add FBVDDQ-LDO block, change U2 footprint

96/09/28 page 07 change J4 footprint

page 12 add J7 (co-lay J6)

add R572 for RT9259A, R570 footprint change to 0805,

change L11, C11, C12, C31 footprint

page 14 remove PWM block

add D20, D21, C211, C212, C213, C214

96/10/01 page 14 add R210, R211 add R75~R88, R63~R69, L15~L21 for DVI (EMI solution) page 09

96/10/02 page 12 add FAN Control Function

96/10/03 page 09 and netname (Between common Choke and DVI connector)

96/10/05 page 12 cnage Y501 (4 pin to 2 pin)

History 20

remove FBVDDQ-LDO block, add FBVDDQ-PWM function 96/10/03 page 14

change L15 footprint as CHK4417C\_3R3S01, change C35 footprint

96/10/05 page 12 cannge Y501 (4pin to 2 pin)

96/10/09 page 11 add FM1~~ FM6 for Fiducial Point

add U301~~U306 for EMI

page 13 add C309 for EMI

page 14 add C301~~C308, C310~~C312 for EMI

96/10/10 page 13 add L30

96/10/11 page 13 remove L10

96/10/16 Page 10: Add HDMI solution.

add J8, Q11,Q12, L31~L38, D11~D14, C110~C123, C131~C138,

R201~R208, R211~R219, R331~R338


sxu	VARIANT	NVPN	ASSEMBLY
В	BASE	600-10561-xxxx-100	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
1	SKU0000	600-10561-0000-100	P561: G98-300, 64 BIT DDR2 16Mx16 MEMORY, VGA+DVI+HDout
2	SKU0001	600-10561-0001-100	P561: G98-300, 64 BIT DDR2 32Mx16 MEMORY, VGA+DVI+HDout
3	SKU0997	600-10561-0997-100	P561: G98-300, 64 BIT DDR2 32MX16 MEMORY, VGA+DVI+HDOUT
4	SKU0997	600-10561-0997-200	P561: G98-300, 64 BIT DDR2 32MX16 MEMORY, VGA+DVI+HDOUT
5	SKU0001	600-10561-0001-200	P561: G98-300, 64 BIT DDR2 32MX16 MEMORY, VGA+DVI+HDOUT
6	«UNDEFINED»	<undefined></undefined>	<underlined></underlined>
7	<undefined></undefined>	<undefined></undefined>	<undefined></undefined>
8	«UNDEFINED»	<undefined></undefined>	<underlined></underlined>
9	<undefined></undefined>	<undefined></undefined>	<undefined></undefined>
10	«UNDEFINED»	<undefined></undefined>	<underlined></underlined>
11	«UNDEFINED»	<undefined></undefined>	<underlined></underlined>
12	<undefined></undefined>	<undefined></undefined>	<undefined></undefined>
13	«UNDEFINED»	<undefined></undefined>	<underlined></underlined>
14	<undefined></undefined>	<undefined></undefined>	<undefined></undefined>
15	«UNDEFINED»	«UNDEFINED»	LINDEFINED.


NVIDIA CORPORATION


ANTA CLARA, CA 95050, USA


600-10561-xxxx-100 D


IPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS
































BRINGUP BINARY MODE	STRAP_CAL_PU_GND1 (RS11) = NO STUFF
SIGNAL	FUNCTION
STRAP(0)	3G10_PADCFG_LUT_ADR(0)
STRAP[1]	3G10_PADCFG_LUT_ADR[1]
STRAP[2]	3G10_PADCFG_LUT_ADR[2]
ROM_SCLK	3G10_PADCFG_LUT_ADR(N)
ROM_SI	SUB VENDOR
ROM SO	XCLK 277

PRODUCTION BINARY MODE	STRAP_CAL_PU_GND1 ( RS11) = 46K
SIGNAL	FUNCTION
STRAPJQ	RAMCFG[0]
STRAP[1]	RAMCFG[1]
STRAP[2]	RAMCFG[2]
ROM_SCLK	PCI_DEVIDDI
ROM_SI	PCI_DEVID_EXT
ROM SO	XCLK 277

#### STRAP SETTINGS FOR HYNIX 32Mx16 DDR2 500MHz ( MULTI LEVEL) R511= 40K, R512=40K


3V3_F	GND	PIN(SIGNAL)	FUNCTION
	SK	STRAP[0]	USER[3.0]
	SK	STRAP[1]	3GIO_PADCEG_LUT_ADR(3.0)
	25K	STRAP[2]	PCI_DEVID[I.0]
	25K	ROM_SCLK	PCL_DEVID_EXT, SUB_VENDOR, SLOT_CLK_CFG, PEX_PLL_EN_TERMHOD
	45K	ROM_SI	RAMCFGD.0
25K		ROM_SO	XCLK_277, TVMODE(2.0)
		l	
		l	
		l	


#### STRAP SETTINGS FOR HYNIX 32Mx16 DDR2 500MHz ( BRINGUP BINARY) R511= NO STUFF, R512=NO STUFF

3V3_F	GND	PIN(SIGNAL)	FUNCTION
	sk	STRAP[0]	3G10_PADGFG_LUT_AGR[0]
	SK SK	STRAP[1] STRAP[2] ROM_SCLK	SCIO, PADOTO, LITT, ADRIQ1 SCIO, PADOTO, LITT, ADRIQ1 SCIO, PADOTO, LITT, ADRIQ1
sk sk		ROM_SI ROM_SO	SUB VENDOR NOLK_277


#### STRAP SETTINGS FOR HYNIX 32Mx16 DDR2 500MHz ( PRODUCTION BINARY) R511= 40K, R512= NO STUFF


- 1	3V3_F	GND	PIN(SIGNAL)	FUNCTION
	sx sx		STRAP(0)	RAMCFG[0]
	SK		STRAP[1]	RAMCFG[1]
	SK		STRAP[2]	RAMCFG[2]
		SK	ROM_SCLK	PCI_DEVID[3]
		SK	ROM_SI	PCI_DEVID_EXT
	SK		ROM_SO	XCLK_277
		I	l	






							2701 SAN TOMA	CORPORATION AS EXPRESSWAY	<b>(</b>	<b>3</b>
	ASSEMBLY BASE LEVEL GENERAL COLLY, COMMON & NO, STUFF ASSEMBLY NOTES AND BOM NOT FRAIL.  SAN								•	
	PAGE DETAIL Straps, Mechanical Parts Ny. PN									
	. NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOADDS, FILES, DRAININGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, MATERIALS) ARE BEING PROVIDED AS IS: THE MATERIALS MAY									
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUST	IN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS, NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL								PAGE	
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIE	S OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR	A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE	USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.				NAME		DATE 31-AUG-2	.007
Α.	В	C	D	E	F	G		н		





## Power Supply II: 5V, DDC5V, F3V3, FBVDDQ



			ASSEMBLY BASE LEVEL PAGE DETAIL	GENERIC SCHEMATIC ONLY, COMMON & NO. STUFF ASSEMBLY NOTES AND BOM NOT FRAM.		NVIDIA CORPORATION   2701 SAN TOMAS EXPRESSIVAY   SANTA CLARA, CA REGIO, USA   NV_PN   600-10561-xxxxx-100 D	<b></b>
528 5.20 FBA_CMD+17> 33C 33G 428 42C 528 5.20 FBA_CMD+18> 33C 33G 428 42C	FBA_DOMA:5-338-60 FBA_DOB6:7-3-348-410-448 FBA_DOB6:7-0-346-410-448 51Gc.5-Mc	PBU_RB2* 220_24Ac PBU_RB2* 220_24Ac PBU_RB2* 230_24Ac PBU_RB2* 230_24Ac	PEX_TXXX4* 2.44c.25C PEX_TXXX15 2.44c.25C PEX_TXXX15N 13.44	99N_GRPOTS 12-2E 99N_IGCD_SUC. 10-1E 99N_IGCD_SDA 12-1E 99N_IGCD_SCL 12-1E			
FBA_CMD<15: 3.3C 3.3F 4.1B 4.1C 5.1B 5.1C FBA_CMD<18: 3.3C 3.3F 4.2B 4.2C	FBA_DOM-4> 338.538 FBA_DOM-5> 338.548 FBA_DOM-8> 338.530	PEX_RX0 22C 24Ac PEX_RX0" 22C 24Ac PEX_RX1 22C 24Ac	PEX_TXX13	SNN_OPIO16 12.2E SNN_OPIO17 12.2E SNN_OPIO18 12.2E			
8.28 5.20 BA_CMD<13> 3.20 3.30 5.18 5.10 BA_CMD<-14> 3.30 3.90 4.28 4.20 5.28 5.20	5.44c FBA_DOM<1> 3.3B 4.4B FBA_DOM<2> 3.3B 4.3D FBA_DOM<3> 3.3B 4.4D	PEX_REPCLE* 2.20.2.5A- PEX_RST* 2.20.2.20.9.4A- PEX_RST_R 2.4A PEX_RSVD 2.5F	PEX_TXX11 2-44-c.24C  PEX_TXX112 2-44-c.24C  PEX_TXX12 2-44-c.24C  PEX_TXX12* 2-44-c.24C	SNA_GPIOTS 12:2E SNA_GPIOTS 12:2E SNA_GPIOTS 12:2E SNA_GPIOTS 12:2E			ļ
_CMD<11> 3.3C 3.3D 4.2B 4.2C 5.2B 5.2C _CMD<12> 3.3C 3.3D 4.2B 4.2C 5.2B 5.2C	FBA_DEBUG 3.1G-3.4C FBA_DOMAdo 3.38-4.8 FBA_DOM-67.do 3.38-4.4(G-4.4Ac 5.4Ac	PEX_PLIDVDD 2.5F PEX_PRENT 2.1B PEX_REFCLK 2.2C.2.5A- PEX_REFCLK 2.2C.2.5A-	PEX_TXXII	SIN_GPI03 12.2E SIN_GPI010 12.2E SIN_GPI011 12.2E SIN_GPI012 12.2E			
IA_CMD-do> 3.2F 3.3C 4.18 4.1C 5.18 5.1C IA_CMD-c10> 3.3C 3.3F 4.28 4.2C 5.28 5.2C	FBA_D-dob 3.38.5-4D FBA_D-dol > 3.38.5-4D FBA_D-dol > 3.38.5-4D FBA_D-dol > 3.38.5-4D	12.2A JTAG_TRST_PEX* 2.1C N/VDD 13.1F N/VDD_SENSE 2.4F	PEX_TXXX1" 23C 24Ac PEX_TXX8 24Ac 24C PEX_TXX8" 24Ac 24C PEX_TXX8 24Ac 24C	SINI_GIPIOS 12.2E SINI_GIPIOS 12.2E SINI_GIPIOS 12.2E SINI_GIPIOS 12.2E			
IA_CMD-do: \$20,3.3C 5.28 5.2C IA_CMD-do: \$20,3.3C 4.18 4.1C 5.18 5.1C	FBA_D-d5> 338.5.40 FBA_D-d5> 338.5.40 FBA_D-d5> 338.5.40	JTAQ_TMS 2.150-12.1A0 12.1A0 JTAQ_TMS_PEX 2.1C JTAQ_TMS_T* 2.1E0-12.2A0	PEX_T008 23A<23C PEX_T008 23C24A< PEX_T007 23C24A<	SNN_GPI02 12:2E SNN_GPI03 12:2E SNN_GPI04 12:2E			
_CMD-ds	FBA_D-d3s 3.38 5.3D FBA_D-d4e 3.88 5.3D FBA_D-d5e 3.38 5.3D FBA_D-d5e 3.38 5.4D	JTAQ_TDO 2.1E-0.12.2A-0 12.2A-0 JTAQ_TDO_PEX 2.1C JTAQ_TDO_PEX 2.1C	PEX_TXX4 2.3Ac.2.3C PEX_TXX4 2.3Ac.2.SC PEX_TXX5 2.3Ac.2.SC PEX_TXX5 2.3Ac.2.SC	SINI_FBA_CMD7 33C SINI_FBA_CMD26 33C SINI_FBA_CMD26 33C SINI_GMD6 122E			
IA_CMD<1> 32C 32F 4.1B 4.1C 5.1B 5.1C IA_CMD<2> 32C 32G 4.1B 4.1C	FBA_D-do> 3.38.5.30 FBA_D-d1> 3.38.5.30 FBA_D-d2> 3.38.5.30	JTAG_TDI 2.1E⇔ 12.2A⇔ 12.2A⇔ JTAG_TDIO_PEX 2.1C	PEX_TXXX	SNN_FBM_NC_R3 5.2C SNN_FBM_NC_R7 5.2C SNN_FBM_NC_R8 5.2C	XTALOUTBUT 12-4E  XTALOUT_B 12-1G-  XTALOUT_T 12-1G-  XTALOSSIN 12-4C		
BA_CLK_C1 5.5B  BA_CMD-db 32C 32F 42B 42C  BA_CMD-27.0b 32D 4.1A< 4.1G<  5.1Ac	FBA_Do465 3.36 5.46 FBA_Do475 3.36 5.46 FBA_Do465 3.36 5.3D FBA_Do465 3.36 5.3D	#PB_TXDb* 9.10<9.20 9.2E  JTAQ_TCLK 2.1E<->12.1A<-> 12.1A<-> JTAQ_TCLK PEX 2.1C	PEX_TOUS* 22C23Ac PEX_TOUS* 22C23Ac PEX_TOUS* 22C23Ac PEX_TOUS* 22C23Ac	SINL/FRA3,NC_R7 5.28 SINL/FRA4,NC_R6 5.28 SINL/FRA4,NC_R2 5.3C SINL/FRA4 NC E2 5.3C	XTALIN_B 12.1Gc  XTALIN_T 12.1Gc  XTALOUT 12.1Gc 12.4E  XTALOUTBUFF 12.4E		
8A_CLK1* 3.30 3.40> 5.1G< 5.2A< 5.2C< 5.5B< 8A_CLK_C0 4.5B	FBA_Do45> 3.28 5.48 FBA_Do46> 3.28 5.48 FBA_Do45> 3.38 5.48	#FPB_TXDS 0.1G<0.2G 0.3E #FPB_TXDS 0.1G<0.2G 0.3E #FPB_TXDS 0.1G<0.2G 0.3E	PEX_TX15 2.3A<2.5E PEX_TX15* 2.3A<2.5E PEX_TX00 2.2C.2.3A<	SNN_FBA3_NC_F2 5.38 SNN_FBA3_NC_F2 5.38 SNN_FBA3_NC_F3 5.28	THERMOA 12.1C THERMOC 12.1C XTALIN 12.1G<-12.4C		ļ
4.2Ac 4.2Cc 4.5Bc BA_CIK1 3.3D 3.4D> 5.1Gc 5.2Ac 5.2Cc 5.5Bc	FBA_Do4to 3.28 5.48 FBA_Do41 > 3.28 5.48 FBA_Do42 3.28 5.48	FPA_TXX2* 2.10<2.2E 2.2G FPB_TXX4 2.10<2.2E 2.2G FPB_TXX4* 2.10<2.2E 2.2G	PEX_TX13* 2:3A<2:5E PEX_TX14* 2:3A<2:5E PEX_TX14* 2:3A<2:5E	SNN_FBA2_NC_R3 4.2C SNN_FBA2_NC_R7 4.2C SNN_FBA2_NC_R8 4.2C	STRAP2 11.1Ac 11.1Ac 12.9C> STRAP_CAL_PU_GND0 12.9C STRAP_CAL_PU_GND1 12.9C		
BA_CLKO 3.3D>3.3D 4.1G 4.2Ac 4.2Cc 4.5Bc BA_CLKO 3.3D 3.4D>4.1Gc	FBA_D-37> 3.28 5.38 FBA_D-38> 3.28 5.38 FBA_D-39> 3.28 5.38	FPA_TXD1 2.1G<2.2E 2.2G FPA_TXD1 2.1G<2.2E 2.2G FPA_TXD2 2.1G<2.2E 2.2G	PEX_TX12	SNN_FBA1_NC_R8 42B SNN_FBA2_NC_R2 43C SNN_FBA2_NC_E2 43C	SPDIF_T_GND 12.4B STRAP0 11.1Ac-11.1Ac-12.9C> STRAP1 11.1Ac-11.1Ac-12.9C>		
DC_5V 14.1G DC_5V 14.1G VU_HPD 9.3E>12.2Ec VU_HPD_F 9.3F	FBA_Dc46 3.28 5.88 FBA_Dc46 3.28 5.38 FBA_Dc46 3.28 5.38	FPA_TXC* 2.1G+2.3E 2.3G FPA_TXX00 2.1G+2.3E 2.3G FPA_TXX00 2.1G+2.2E 2.2G FPA_TXX00* 2.1G+2.2E 2.2G	PEX_TX10* 2.3Ac.2.4E  PEX_TX11* 2.3Ac.2.4E  PEX_TX11* 2.3Ac.2.4E	SNN_FBA1,NC_F2 4.3B SNN_FBA1,NC_R3 4.2B SNN_FBA1,NC_R7 4.2B	SPDIF_IN_C 12-4A  SPDIF_IN_G 12-4B  SPDIF_IN_G 12-4B		
ACC_VSYNC_B 7.5D ACC_VSYNC_B 7.5D ACC_VSYNC_C 7.5F	FBA_0-32> 3.38 4.40 FBA_0-32> 3.38 5.38 FBA_0-33> 3.38 5.38	FPAB_PLLVD0 2.1G<2.2C FPAB_RSET 2.2C FPA_TXC 2.1G<2.3E 2.3G	PEX_TX0 2.3A-2.4E PEX_TX0 2.3A-2.4E PEX_TX10 2.3A-2.4E	SNN_BURDACE_CSYNC 8:3C SNN_DACE_CSYNC 8:3C SNN_FBA1,NC,X2 4:3B	SNN_TV_NC2 8.4G SPDIF 12.1G-12.3C SPDIF_IN 12.1G-12.3A 12.3A		
ACC_RED_F 7.4F ACC_RSET 7.38 ACC_VREF 7.38	FBA_0x26> 3.28 4.40 FBA_0x26> 3.28 4.40 FBA_0x36> 3.28 4.40	IFPAB_IOVDD_ 9.1G< 9.3C   IFPAB_IOVDD_IN 9.2G< 9.3B   IFPAB_IOVDD_IN_EN 9.4B	PEX_TXP 2.2A<2.3E PEX_TX8 2.3A<2.4E PEX_TX8* 2.3A<2.4E	SNN_BTXC* 9.3E SNN_BTXD7* 9.3E SNN_BTXD7* 9.3E	SNN_RFU_L22 3.3C SNN_RFU_L22 3.3C SNN_TV_NC1 8.4G		
CC_HSYNC_B 7.2D CC_HSYNC_C 7.2F CC_RED 7.4C.7.4E	FBA_D-25> 3.28 4.40 FBA_D-26> 3.28 4.40 FBA_D-27> 3.28 4.40	I2CS_SCL 2.1E⇔ 12.2C⇔ I2CS_SDA 2.1E⇔ 12.2C⇔ IFPAB_HPD_C 2.3G	PEX_TX8	SRN_A_ID0 6.4H SRN_A_ID2 6.4G SRN_BTXC 9.3E	SNN_RFU_D15 12.3C SNN_RFU_F6 12.3E SNN_RFU_J5 12.3E		
CC_GREEN_F 7AF CC_HSYNC 73C	FBA_Dc2b 3.26 430 FBA_Dc2b 3.26 430 FBA_Dc2b 3.26 440	IDCB_SDA_C 7.2F IDCH_SDA_ 12.3E>12.3F< IDCH_SDA 12.3E>12.3F>	PEX_TX4* 22Ac 23E PEX_TX5 22Ac 23E PEX_TX5 22Ac 23E	SNN_SVALIX 2.1B SNN_LATXD3 2.2E SNN_LATXD3* 9.2E	SNN_RFU_AG9 22F SNN_RFU_C15 12.3C		
CB_VREF 8.3B CC_BLUE 7.4C 7.4E CC_BLUE_F 7.4F	FBA_D-19> 3.3B 4.3D FBA_D-20> 3.3B 4.3D FBA_D-21> 3.2B 4.3D	DCB_SCL 7.10<12.15> DCB_SCL_C 7.1F DCB_SDA 7.2D 0.12.1E 0	PEX_TX3	12.3F> 12.3F> 80M_SO 11.1M=11.1M=12.3F> 12.3F> 12.3F>	SNN_PE_RSVD6 2.3B SNN_PE_RSVD7 2.4B SNN_PE_RSVD8 2.4B		
ACB_PB_OUT 8.4F ACB_RED 8.30 ACB_RSET 8.38	FBA_D<16> 3.28.4.3D FBA_D<17> 3.28.4.3D FBA_D<16> 3.28.4.3D	12CA_SCL_C 6.1G> 9.2G< 12CA_SDA 6.2D> 12.1E> 12CA_SDA_C 6.2G> 9.3G<	PEX_TX1*	ROM_SCLK 11.1Ac 11.1Ac 12.2F> 12.2F> 12.2F> ROM_SI 11.1Ac 11.1Ac 12.3F>	SNN_PE_RSVD3 2.2B SNN_PE_RSVD4 2.2B SNN_PE_RSVD5 2.2B		
ACB_COUT 8.4F IACB_CVBS_OUT 8.3F 8.4G IACB_GREEN 8.4D	FBA_D<13> 3.18 4.48 FBA_D<14> 3.18 4.48 FBA_D<15> 3.28 4.48	HDA_SDO 10.4C HDA_SYNC 10.4C I2CA_SCL 6.1D<12.1E>	PEX_TX0 2.2A<2.2E PEX_TX0* 2.2A<2.2E PEX_TX1 2.2A<2.2E	PS2_PVCCS_DRV 14-3D PPS2_VCCS 14-3C ROM_CS* 12-3E 12-3F	SNN_PE_PRSNT2_B 22B SNN_PE_PRSNT2_C 23B SNN_PE_RSVD2 22B		
DACA_VSYNC_C 6.3G> 9.3G DACA_VSYSNC_B 6.3D DACB_BLUE 8.4D	FBA_D<10> 3.18 4.48 FBA_D<11> 3.18 4.48 FBA_D<12> 3.18 4.48	HDA_BCLIK 10.4C HDA_RST 10.4C HDA_SDI 10.4C	PEX_TSTCLK* 2.2Ac PEX_TSTCLK_OUT 2.5F PEX_TSTCLK_OUT* 2.5F	PS2_FS_DIS 14.3C PS2_LDO_DR_FB 14.3C PS2_NVVDD_EN 14.4A	SNN_NC04 10.1G SNN_PEX_WAKE* 2.2C SNN_PE_PRSNT2_A 2.1B		
DACA_RSET 6.38  DACA_VREF 6.38  DACA_VSYNC 6.3C	FBA_Dc7> 3.18 4.38 FBA_Dc8> 3.18 4.48 FBA_Dc8> 3.18 4.48	GND_SENSE 2.4F GPU_PLLVDD 12.1G<12.4C GPU_TESTMODE 12.5E	PEX_SMCLK 2.1C PEX_SMDAT 2.1C PEX_TSTCLK 2.2A<	PS2_F8VD0_PC_IN 14.4F PS2_F8VD0_UG 14.3D PS2_F8VD0_UGR 14.3E	SNN_NC01 10.1G SNN_NC02 10.1G SNN_NC03 10.1G		
DACA_HSYNC_C 6.2G> 9.3G< DACA_RED 6.4C DACA_RED_F 6.3G> 8.3G<	FBA_Dodo 3.18.4.38 FBA_Dodo 3.18.4.38 FBA_Dodo 3.18.4.38	FB_CAL_PU_GND 3.4C FB_CAL_TERM_GND 3.4C FB_VREF 3.5B	PEX_RX14* 2.5Ac.2.5C PEX_RX15 2.5Ac.2.5C PEX_RX15* 2.5Ac.2.5C	PS2_F8VD0_PHASE 14:3D 14:3E 14:3F PS2_F8VD0_RC 14:3F PS2_F8VD0_RC_FB 14:AD	SNN_IFPE_L3 10.3C SNN_IFPE_L3* 10.3C SNN_IFPE_RSET 10.3A		
DACA_HSYNC 63C DACA_HSYNC_B 62D	FBA_D<2> 3.18 4.38 FBA_D<3> 3.18 4.38	FBVDDQ 14.1Q FB_CAL_PD_VDDQ 3.4C	PEX_RX13* 2.5A<2.5C PEX_RX14 2.5A<2.5C	P62_FBVDD_FB 14.3D P62_FBVDD_LG 14.3D	SNN_FPFE_L2 10.3C SNN_FPFE_L2* 10.3C		
DACA_BLUE_F 6.4G> 9.3G< DACA_GREEN 6.4C DACA_GREEN F 8.3G> 9.3G<	3.1Ac>4.1G<5.3Ac> FBA_Dd\$3.0> 3.1Ac>4.1G<5.3Ac> FBA_Dd\$1.0> 3.1B4.3B	FBA_PLIAVDD 3.5C FBA_VREF_A 5.5C.5.3E FBA_VREF_B 4.3C.4.3E	PEX_RX12 2.4C 2.5Ac PEX_RX12* 2.4C 2.5Ac PEX_RX13* 2.5Ac 2.5C	PS2_13V_EN 144A PS2_F8V0D_BOOT 143D PS2_F8V0D_CP 144D	SNN_IFPE_L0* 10.3C SNN_IFPE_L1 10.3C SNN_IFPE_L1* 10.3C		
12V_PS2_R 14.2C 12V_R 13.3C DACA BLUE 6.4C	52852C FBA_D-do 3.18.43B FBA_D-22.0b 43Abo	FBA_DQSN-65 3.48.5.10.5.48  FBA_DQSN-65 3.48.5.10.5.4D  FBA_DQSN-75 3.48.5.10.5.4D	PEX_RX10* 2.4C 2.5Ac PEX_RX11 2.4C 2.5Ac PEX_RX11* 2.4C 2.5Ac	PS1_NVVDD_UGR 13.3E PS1_PVCS_DEV 13.3D PS1_VCS 13.3C	SNN_IFPE_AUX 10.3C SNN_IFPE_AUX* 10.3C SNN_IFPE_AUX 10.3C		
12V 13.1F 12V_F 13.1F	5.1B.5.1C FBA_CMD<27> 3.3C.3.4G 4.2B 4.2C	FBA_DQSNc3> 3.48.4.1G 4.4D FBA_DQSNc4> 3.48.5.1G 5.48	PEX_RX9" 2.4C 2.5Ac PEX_RX10 2.4C 2.5Ac	PS1_NVVDD_RC_IN 13.4F PS1_NVVDD_UG 13.3D	SNN_FPC_L3* 10.2C SNN_FPC_RSET 10.2A		
	5.26.5.2C FBA_CMD:246 3.3C.3.4F.4.26.4.2C FBA_CMD:226 3.3C.3.4G.4.16.4.1C	5.1Gc 5.4Ac FBA_DQSNc1> 3.4B 4.1G 4.4B FBA_DQSNc2> 3.4B 4.1G 4.4D	PEX_RXB 2.4C.2.5Ac PEX_RXB 2.4C.2.5Ac PEX_RXB 2.4C.2.5Ac	PS1.NV0D.PtASE 13.3E PS1.NV0D.RC 13.4F PS1.NV0D.RC B 13.4D	SINLIFPC.L2 10.2C SINLIFPC.L2* 10.2C SINLIFPC.L3 10.2C		
9V3_F 14.1G							
Base Signal Location([Zone][dir])  1V1 13.1F  3V3 14.1G  3V3_F 14.1G	5.28.5.2C FBA_CMD<22> 3.3C 3.3D 4.28.4.2C FBA_CMD<23> 3.3C 3.4F 4.28.4.2C	FBA_DQ8<7> 3.48 5.1G 5.4D FBA_DQ8Nc0> 3.48 4.1G 4.4B FBA_DQ8Nc7.0> 3.4A> 4.1G< 4.4A>	PEX_RX6" 23C 25Ac PEX_RX7" 23C 25Ac PEX_RX7" 23C 25Ac	PS1_NVVDD_FB 13.4D PS1_NVVDD_LG 13.4D PS1_NVVDD_LG_D 13.4E	SNN_IFPC_L0" 10.2C SNN_IFPC_L1 10.2C SNN_IFPC_L1" 10.2C		

