

PCI-EXPRESS EDGE CONNECTOR




Table 1: Connection for JTAG

Production (No JTAG)	Install R1, R2 & Don't Install TSW1	
Internal Use Only	Install TSW1 & Don't Install R1 & R2	
	JTAG	TSW1 Switch #1, 2, 3, 4, 5 and 6 closed (ON) #8 and 7 open
	NO JTAG	TSW1 Switch #1, 2, 3, 4, 5 and 6 open #8 & 7 closed (ON)

TSW1, R1 & R2 are located on the bottom side of the board close to PCIe connector.

SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND
BUO	BRING UP ONLY

CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
7207 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario


Date: Tuesday, July 01, 2008
Sheet 1 of 23
Rev 2

Title RH PCIe RV770 512MB GDDR3 DPAE-D4-DV4-LV0-FM

		U1A											
<1>	PETp0_GFXRp0	TP6	AM48	PCIE_RX0P	PCIE_TX0P	AK45	PCIE_TX0P	C57				PERp0	<1>
<1>	PETn0_GFXRn0	TP13	AL49	PCIE_RX0N	PCIE_TX0N	AK44	PCIE_TX0N	100nF_6.3V	C52			PERn0	<1>
<1>	PETp1_GFXRp1		AL51	PCIE_RX1P	PCIE_TX1P	AK42	PCIE_TX1P	C59				PERp1	<1>
<1>	PETn1_GFXRn1	TP14	AK52	PCIE_RX1N	PCIE_TX1N	AK41	PCIE_TX1N	100nF_6.3V		C59		PERn1	<1>
<1>	PETp2_GFXRp2		AK48	PCIE_RX2P	PCIE_TX2P	AJ45	PCIE_TX2P		C60			PERp2	<1>
<1>	PETn2_GFXRn2	TP15	AJ49	PCIE_RX2N	PCIE_TX2N	AJ44	PCIE_TX2N	100nF_6.3V		C61		PERn2	<1>
<1>	PETp3_GFXRp3		AJ51	PCIE_RX3P	PCIE_TX3P	AJ42	PCIE_TX3P		C62			PERp3	<1>
<1>	PETn3_GFXRn3	TP6	AH52	PCIE_RX3N	PCIE_TX3N	AJ41	PCIE_TX3N	100nF_6.3V		C53		PERn3	<1>
<1>	PETp4_GFXRp4		AH48	PCIE_RX4P	PCIE_TX4P	AH45	PCIE_TX4P		C54			PERp4	<1>
<1>	PETn4_GFXRn4	TP9	AG49	PCIE_RX4N	PCIE_TX4N	AH44	PCIE_TX4N	100nF_6.3V		C63		PERn4	<1>
<1>	PETp5_GFXRp5		AG51	PCIE_RX5P	PCIE_TX5P	AH42	PCIE_TX5P		C64			PERp5	<1>
<1>	PETn5_GFXRn5	TP16	AF52	PCIE_RX5N	PCIE_TX5N	AH41	PCIE_TX5N	100nF_6.3V		C65		PERn5	<1>
<1>	PETp6_GFXRp6		AF48	PCIE_RX6P	PCIE_TX6P	AF45	PCIE_TX6P		C55			PERp6	<1>
<1>	PETn6_GFXRn6	TP10	AE49	PCIE_RX6N	PCIE_TX6N	AF44	PCIE_TX6N	100nF_6.3V		C66		PERn6	<1>
<1>	PETp7_GFXRp7		AE51	PCIE_RX7P	PCIE_TX7P	AF42	PCIE_TX7P		C67			PERp7	<1>
<1>	PETn7_GFXRn7	TP11	AD52	PCIE_RX7N	PCIE_TX7N	AF41	PCIE_TX7N	100nF_6.3V		C68		PERn7	<1>
<1>	PETp8_GFXRp8		AD48	PCIE_RX8P	PCIE_TX8P	AE45	PCIE_TX8P		C69			PERp8	<1>
<1>	PETn8_GFXRn8	TP18	AC49	PCIE_RX8N	PCIE_TX8N	AE44	PCIE_TX8N	100nF_6.3V		C70		PERn8	<1>
<1>	PETp9_GFXRp9		AC51	PCIE_RX9P	PCIE_TX9P	AE42	PCIE_TX9P		C71			PERp9	<1>
<1>	PETn9_GFXRn9	TP12	AB52	PCIE_RX9N	PCIE_TX9N	AE41	PCIE_TX9N	100nF_6.3V		C56		PERn9	<1>
<1>	PETp10_GFXRp10		AB48	PCIE_RX10P	PCIE_TX10P	AD45	PCIE_TX10P		C72			PERp10	<1>
<1>	PETn10_GFXRn10	TP20	AA49	PCIE_RX10N	PCIE_TX10N	AD44	PCIE_TX10N	100nF_6.3V		C73		PERn10	<1>
<1>	PETp11_GFXRp11		AA51	PCIE_RX11P	PCIE_TX11P	AD42	PCIE_TX11P		C74			PERp11	<1>
<1>	PETn11_GFXRn11	TP21	Y52	PCIE_RX11N	PCIE_TX11N	AD41	PCIE_TX11N	100nF_6.3V		C75		PERn11	<1>
<1>	PETp12_GFXRp12		Y48	PCIE_RX12P	PCIE_TX12P	AB45	PCIE_TX12P		C76			PERp12	<1>
<1>	PETn12_GFXRn12	TP22	W49	PCIE_RX12N	PCIE_TX12N	AB44	PCIE_TX12N	100nF_6.3V		C77		PERn12	<1>
<1>	PETp13_GFXRp13		W51	PCIE_RX13P	PCIE_TX13P	AB42	PCIE_TX13P		C78			PERp13	<1>
<1>	PETn13_GFXRn13	TP24	V52	PCIE_RX13N	PCIE_TX13N	AB41	PCIE_TX13N	100nF_6.3V		C79		PERn13	<1>
<1>	PETp14_GFXRp14		V48	PCIE_RX14P	PCIE_TX14P	AA45	PCIE_TX14P		C80			PERp14	<1>
<1>	PETn14_GFXRn14	TP26	U49	PCIE_RX14N									


PCIE_VSS#21	AH50
PCIE_VSS#22	AH40
PCIE_VSS#23	AH43
PCIE_VSS#24	AJ53
PCIE_VSS#25	AJ40
PCIE_VSS#26	AJ43
PCIE_VSS#27	AJ47
PCIE_VSS#28	AK50
PCIE_VSS#29	AK40
PCIE_VSS#30	AK43
PCIE_VSS#31	AL53
PCIE_VSS#32	AL47
PCIE_VSS#33	AM50
PCIE_VSS#34	AA53
PCIE_VSS#35	AM43
PCIE_VSS#36	AN53
PCIE_VSS#37	AN40
PCIE_VSS#38	AN43


3	
---	--


Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario			
Date: Tuesday, July 01, 2008		Rev 2	
Sheet 2 of 22			
















DUAL DL-DVI-I VO FH Doc No. 105-B501xx-00


Recommended caps:
(see BOM for qualified values/vendors)
10uF , X6S, 0805, 6.3V, 1.4MM MAX THICK
4.7uF , X6S/X5R, 0603, 6.3V/4V
1uF, X6S, 0402, 6.3V
100nF, X7R, 0402
10nF , X7R, 0402





<p>CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC. 72027 Advanced Micro Devices</p> <p>This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement. This document and its contents are not to be reproduced, copied, or otherwise disclosed in any form without the express written authorization of AMD. Any unauthorized disclosure is strictly prohibited. Use of the schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding the accuracy, completeness, and design, including but not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims all responsibility for any consequences resulting from use of the information included herein.</p>		<p>Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario L3R 9V5</p>			
<p>Title RH PCIE RV770 512MB GDDR3</p>		<p>DUAL DL-DVI-I 0 23</p>		<p>Doc No. 105-8501xx-00</p>	
<p>Date Tuesday, July 01, 2008</p>		<p>Sheet 3 of 23</p>		<p>Rev 2</p>	










Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario			
Date: Tuesday, July 01, 2008		Rev 2	
Sheet 7 of 23			










U1J


BK49	SP_RX0P	SP_TX0P	BH48
BL51	SP_RX0N	SP_TX0N	BH49
BJ50	SP_RX1P	SP_TX1P	BC45
BGS2	SP_RX1N	SP_TX1N	BC44
BE48	SP_RX2P	SP_TX2P	BB45
BE49	SP_RX2N	SP_TX2N	BB44
BE51	SP_RX3P	SP_TX3P	AY42
BDS2	SP_RX3N	SP_TX3N	AY41
BD48	SP_RX4P	SP_TX4P	AY45
BC49	SP_RX4N	SP_TX4N	AY44
BC51	SP_RX5P	SP_TX5P	AW42
BSS2	SP_RX5N	SP_TX5N	AW41
BB48	SP_RX6P	SP_TX6P	AW45
BA49	SP_RX6N	SP_TX6N	AW44
BA51	SP_RX7P	SP_TX7P	AL42
AY52	SP_RX7N	SP_TX7N	AL41
AY48	SP_RX8P	SP_TX8P	AL45
AV49	SP_RX8N	SP_TX8N	AL44
AV51	SP_RX9P	SP_TX9P	AT42
AV52	SP_RX9N	SP_TX9N	AT41
AV48	SP_RX10P	SP_TX10P	AT45
AL49	SP_RX10N	SP_TX10N	AT44
AL51	SP_RX11P	SP_TX11P	AR42
AT52	SP_RX11N	SP_TX11N	AR41
AT48	SP_RX12P	SP_TX12P	AR45
AR49	SP_RX12N	SP_TX12N	AR44
AR51	SP_RX13P	SP_TX13P	AN42
AP52	SP_RX13N	SP_TX13N	AN41
AP48	SP_RX14P	SP_TX14P	AN45
AN49	SP_RX14N	SP_TX14N	AN44
AN51	SP_RX15P	SP_TX15P	AM42
AM52	SP_RX15N	SP_TX15N	AM41
BM47	SP_REFCLKP	SP_CALRP	AH39
BK46	SP_REFCLKN	SP_CALRN	AH38

RV770

Install AR47 for Disable PWM3 function

$$+VDDC=0.8 * (1+ (AR49 / AR82))$$


$$V_{out} = 1.25V * [1 + (R_{305}/R_{304})]$$



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
 ©2007 Advanced Micro Devices
 This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.


Advanced Micro Devices Inc.
 1 Commerce Valley Drive East
 Markham, Ontario



Date: Tuesday, July 01, 2008 Rev 2
 Sheet 14 of 23

Title RH PCIe RV770 512MB GDDR3 DUAL DL-DVI-I VO F Doc No. 105-B501xx-00

Power up Sequencing



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
72007 Advanced Micro Devices
 This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Any distribution or disclosure of this information is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.



Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario




Date: Tuesday, July 01, 2008	Rev 2
Sheet 15 of 23	

Title		RH PCIE RV770 512MB GDDR3 DUAL DL-DVI-I VO FH		Doc No.		105-B501xx-00	
-------	--	---	--	---------	--	---------------	--



LDO #2: Vin = 2.5V to 3.6V MAX Vout = +1.8V +/- 3% Iout = 1.7A (TBV) RMS MAX
PCB: Min 70mm sq. copper area for cooling



LDO #3: Vin = +1.50V to 2.1VMAX Vout = +1.1V +/- 3% Iout = Up to 1.3A (TBV) RMS MAX
PCB: Min 70mm sq. copper area for cooling



Regulators for +5V, +5V_VESA and +5V_VESA2



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES IN 72007 Advanced Micro Devices

This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario




Date: Tuesday, July 01, 2008






Sheet 16 of 23

Rev

Title	RH PCIE RV770 512MB GDDR3 DUAL DL-DVI-I VO F	Doc No.	105-B501xx-00
-------	--	---------	---------------



For ESD Protection



DB15 pin	Standard VGA	DDC1 Host	DDC2B or DDC2B+ Host	DDC2AB Host	DDC1/2 Display
11	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Optional
12	Monitor ID bit 1	Monitor ID bit 1	Monitor ID bit 1	Monitor ID bit 1	Optional
4	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Optional
15	Monitor ID bit 3	Open	Open	Open	Optional
9	N/C	+5V	+5V	+5V	Optional
Hardware Support	No	Yes	Yes	No	Yes

Based on VESA Display Data Channel (DDC) Standard Ver. 3 Dec. 15, 1997

CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
 This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
 1 Commerce Valley Drive East
 Markham, Ontario




Date: Tuesday, July 01, 2008
 Sheet 17 of 23




Rev 2

Title: RH PCIe RV770 512MB GDDR3 DUAL DL-DVI-I VO FPC No. 105-B501xx-00




- 4-pin Svideo MiniDIN P/N 6070001000G





PCIE 12V/3.3V Power up Bonding support



<div>AMD</div>			Title		Schematic No.		Date:	
			RH PCIE RV770 512MB GDDR3 DUAL DL-DVI-I VO FH		105-B501xx-00		Tuesday, May 27, 2008	
REVISION HISTORY			NOTE: This schematic represents the PCB, it does not represent any specific SKU. For Stuffing options (component values, DNI , ? please consult the product specific BOM. Please contact AMD representative to obtain latest BOM closest to the application desired.					Rev 2
Sch Rev	PCB Rev	Date	REVISION DESCRIPTION					
0	00A	07/10/11	Initial design for RV770 GDDR3					
1	00B	08/02/25	Improvement: 1) Add 1 uF CAP on memory reset, Pg5 2) MVDDC current leakage board workaround; Pg13 3) MVDD Thermal Protection, Pg 13 4) Improvement on Hot Plug protection Pg13 5) 12V_BUS & 12V_EXT Input Switch Circuit Page 13					
2	00	08/03/27	1. Correct PTC comparator power connection. 2. Add Fuse NF1200 on page 13					

