





BUO


BRING UP ONLY







Recommended caps: (see BOM for qualified values/vendors) 10uF , X6S, 10%, 0805, 6.3V, 1.4MM MAX THICK 1uF, X6S, 10%, 0402, 6.3V 100nF, X7R, 10%, 0402 10nF , X7R, 10%, 0402 Place close to ASIC Place close to ASIC PART 2 OF 7 TXCAM TXCAP R100 \_\_\_\_\_100F TX0M TX0P R101 \_\_\_\_\_ 1001 AR24 AR12 T2X2M T2X2P AP24 R103 100R AR25 TX3M TX3P R107 DNI OR R104 100R T2X4M T2X4P TX4M TX4P R105 \_\_\_\_\_ 100 +12V\_BUS TX5M AR17 TX5P AP17 AR27 Γ2X5M Γ2X5P TPVDD AM14 TPVSS AL14 +T2PVDD I M E D NS110 NS\_VIA C102 1uF\_6.3V C110 + C111 + C112 + C113 10nF 100nF 1uF\_6.3V 10uF\_X6S C100 == 10uF\_X6S C101 = AK27 AL27 T2XVDDC\_1 T2XVDDC\_2 TXVDDR\_2 TXVDDR\_3 TXVDDR\_4 TXVDDR\_5 GND\_T2PVSS GND\_TPVSS Use OR B100 +LTVDD18 TXVDDR\_4 TXVDDR\_5 +TXVDDR 14 LVT\_EN C116 = C117 1uF\_6.3V 10uF\_X6S BLM15BD121SN1 TXVSSR\_1 TXVSSR\_3 TXVSSR\_4 TXVSSR\_5 TXVSSR\_6 TXVSSR\_6 AN11 AN12 AN13 AN14 AN15 AN16 AN17 AN18 C108 C109 \_\_\_\_ C103 = 100nF 10uF\_X6S C103 = C114 10nF +3.3V 1uF\_6.3V T2XVSSR\_1 T2XVSSR\_2 T2XVSSR\_3 AN21 AN24 AN25 R109 I OR DNI one pad MR109 0R TXVSSR\_8 AR18 AP21 AP26 +LTVDD33 TXVSSR 1 IZXVSSR 6 IZXVSSR 7 IZXVSSR 8 IZXVSSR 9 IZXVSSR 10 IZXVSSR 11 IZXVSSR 12 IZXVSSR 13 IZXVSSR 14 R1032 OR R1031 75R A\_DAC1\_R 15 101 AR21 AR26 AJ24 AM22 AM24 AM26 AM27 R1033 75R GND BI M15BD121SN1 DAC / CRT C107 C105 10F\_6.3V 100nF R1036 75R GNI R1035 OR R1034 75R SI2304DS R1039 75R C R108 DNI OR R1038 OR R1037 75R 15 CRT1DDCDATA (XX) AL29 +AVDD 12C DEVICE ADDRESS' ON DDC3 RSET R1030 499R GND\_AVSSQ R40 4.7K 402 DDC2DATA DDC2CLK BUO 4.7K TR41 4.7K AVDD + C1020 + C1021 + C1022 100F 1000F 10F-6.3V NS1020 NS\_VIA 13,18 DDC3DATA 13,18 DDC3CLK DDC3DATA AVSSQ TP40 3948 DDC3DATA Monitor Interface BUO DDC4DATA DDC4CLK AR28 VDD1D NS1021 NS\_VIA VSS1DI 16 HPD1 >>-IPD1 GND\_VSS1DI R2032 OR R2031 75R R2033 75R GN 7 SDA 7 SCL MMI2C DAC2 (TV/CRT2) G2 G2B R2036 75R R2035 OR R2034 R2038 OR R2037 75R AM4 AG21 HSYNC\_DAC2 7,16
VSYNC\_DAC2 7,16 H2SYNC PLLTEST COMP R2SET R2030 715R GND A2VSSQ AJ21 R2SE1 +A2VDDQ A2VDDQ 221R R44 110R C46 100nF VREFG C2021 100nF C2022 1uF\_6.3V A2VSSQ ΔH22 VDD2DI +VDD2DI GND\_A2VSSQ AR33 XTALIN XTALOUT AG22 VSS2DI XTALOUT\_S is done for ease of layout A2VDD +3.3V\_BUS +A2VDD GND VSS2DI B2030 26R\_600mA +3.3V NR81 B80 BLM15BD121SN1 Y81 XTALOUT S 4 VCC OUT C2030 + C2031 + C2032 + C2033 10nF 100nF 1uF\_6.3V + C2033 R81 MR82 221R Share one pad C80 100nF -≪ OSC\_EN 14 C82 12pF ATI Technologies Inc. R84 1M R\_RTCLK 1 Commerce Valley Drive East Markham, Ontario Canada, L3T 7X6 (905) 882-2600 12pF Title TR RV630 - ASIC MAIN 105-B149xx-00
















## CHANNEL A: 128MB/256MB DDR2



## CHANNEL B: 128MB/256MB DDR2



C344 10nF

R309 4.99K R319 4.99K

R320 4.99K ATI Technologies Inc.

Title RV630 DDR2- MEM CH. B
Size Document Number 105-B149xx-00

R322 56R


R324 56R


5 CLKB0b <<


5 CLKB1 🕢


5 CLKB1b <<-


C320 = C321 = C322 1uF\_6.3V 1uF\_6.3V 1uF\_6.3V
















## SMPS03- Regulator for VDDC


Vout = .9V ~ 1.2V


	VDDC	RS1	PWRCNTL_0	
	.9V	N/A	LOW	
	1.0V	59.0K 1% ATI # 3160590200G	HIGH	
0.6V Ref	1.1V	30.9K 1% ATI # 3160309200G	HIGH	
	1.2V	20.0K 1% ATI # 3160200200G	HIGH	
















The 7-pin MiniDIN footprint allows one of the two MiniDINs:
- 7-pin Svideo/Composite MiniDIN P/N 6071001500G
- 4-pin Svideo MiniDIN P/N 6070001000G







		5	4		3		<del>                                     </del>			
			Title			Schematic No. 105-B149xx-00	Date:	M 2007		
			RV630 DDR2-REVISION HISTORY				Wednesday, April (	14, 2007		
			REVISION HISTORY  NOTE: This schematic represents the PCB, it does not represent any specific SKU. For Stuffing options (component values, DNI's,) please consult the product specific BOM. Please contact ATI representative to obtain latest BOM closest to the application desired.							
Sch Rev	PCB Rev	Date	REVISION DESCRIPTION							
0	00A	06/11/17	Initial design for RV630 DDR2							
00в	00B	07/01/26	THIS IS A TEST BOARD, WE WILL BASE ON THIS ONE TO DECIDE WHICH WAY WE SHOULD GO  1) CHANGING RGB CONFIGURATION FOR BOTH DAC1 AND DAC2 (PAGE 3, 14 AND 15)  2) ADD-IN Q102 AND R49 FOR VDDR3 POWER SEQUENCE CONTROL  3) CONNECT R847 TO +1.8V_D1 INSTEAD OF +1.8V_LDO2 (PAGE 13)  4) LVTM LAYOUT CHANGES TO IMPROVE SI							
00C	00C	07/02/08	1) COME BACK AND START AS REV. A SINCE REV. B DOES NOT WORK ON CRT SIGNALS, EXCEPT THE LAYOUT ON LVTM TO IMPROVE SI 2) ADD-IN Q102 AND R49 FOR VDDR3 POWER SEQUENCE CONTROL 3) CONNECT R847 TO +1.8V_D1 INSTEAD OF +1.8V_LDO2 (PAGE 14) 4) ADD-IN SINGLE PHASE POWER SUPPLY DUE TO POWER MEASUREMENT IS LOWER THAN ESTIMATE (PAGE 10) 5) REMOVE JU57 AND ADD-IN SW1 TO SUPPORT JTAG CONNECTOR TJ47 (GPIO5) (PAGE 7)							
00D	00D	07/03/12	1) REMOVE RP702 AND RP703. REPLACE BY R724 (PAGE12). IT'S FOR DFM RECOMMENDATION (NO TECHNICAL REASON) 2) ADD-IN R4010 AND C4010 FOR 2-PIN CONTROLLER TO USE INTERNAL PWM (PAGE 18)							
00	01	07/04/02	1) NO SCHEMATIC CHANGE. ONLY MOVE R1206 CLOSE TO U703 TO IMPROVE THE FB LINE (TOO LONG). R1206 IS NOT POPULATED ON BOM							
		5	4		3	2	1			

