
## **PCI-EXPRESS EDGE CONNECTOR**



+12V\_BUS MC1 C1 470uF 10UF

+12V\_BUS

+3.3V

+3.3V


CAP CER 10UF 20% 16V X5R (1206)1.8MM H MAX

CAP CER 10UF 10% 6.3V X5R (0805)1 4MM MAX THICK

= 150nF\_16V LF CAP CER 150NF 10% 16V X7R (0603)

+12V\_BUS

C5 C6 1uF\_6.3V TuF\_6.3V



SYMBOL LEGEND


DNI DO NOT INSTALL

# ACTIVE LOW

DIGITAL
GROUND

ANALOG GROUND







ATI Technologies Inc.


1 Commerce Valley Drive East
Markhard, Chetario
Carrado, 1.317.76
(805) 966/22000

Tiffe
RH RV610 256/128MB DDR2-BGA84 32/16Mx16 VIV D
HDMI(VGA) dDV

C
Date: Friday, September 07, 2007
Sheet 2 of 19









DIVIDER RESISTORS	DDR2	GDDR3
MVREF TO 1.8V	100R	40.2R
MVREF TO GND	100R	100R

ATI		ATI Technologies Inc. 1 Commerce Valley Drive East Markham, Ontario Canada, L3T TX6 (905) 882-2600			
	Title	RH RV610 256/128MB DDR2-BGA84 32/16Mx	de VIV	HDMI(VGA) dD	4
	Size C	Document Number 105-B169xx-00A	Rev 32	]	
1	Date:	Friday, September 07, 2007 Sheet 5 of 19	9	1	-1





## **CHANNEL A: RANK 0 128MB DDR2** (5) M DOMA#I7 01 >> (5) M\_QSA[7..0] ((>) (5) M MDA[63..0] «>> VDDQ1 VDDQ2 VDDQ3 VDDQ4 VDDQ5 VDDQ6 VDDQ7 VDDQ8 VDDQ9 CLKA#0 K8 CLKA0 CKEA1 >>-→ +MVDD B201 (5) C 120R\_300mA M\_D Possible alternate 5150005600G M\_D B202 120R\_300mA Possible alternate 5150005600G B204 120R\_300mA Possible alternate 5150005600G VDDL VSSDL VDDL VSSDL VDDL VSSDL VSSQ1 VSSQ2 VSSQ3 VSSQ4 VSSQ5 VSSQ6 VSSQ7 VSSQ8 VSSQ9 VSSQ10 M\_QSA1 R214 10R M\_QSA7 R216\_\_\_\_\_\_10R M\_QSA5 R218 10R R212 ~~ NC#A2 NC#E2 NC#L1 NC#R3 NC#R7 NC#R8 VSS1 VSS2 VSS3 VSS4 VSS5 VSS1 VSS2 VSS3 VSS4 VSS5 R202 4.99K R204 4.99K R206 4.99K + C463 100nF R208 4.99K C413 100nF C438 100nF C406 C407 C408 C409 C410 1uF\_6.3V 1uF\_6.3V 1uF\_6.3V 1uF\_6.3V 1uF\_6.3V 402 402 R222 56R 402 R209 4.99K R219 4.99K ATI Technologies Inc. 1 Commerce Valley Drive East Markham, Ontario Canada, L3T 7X6 (905) 882-2600 R210 4.99K RH RV610 256/128MB DDR2-BGA84 32/16Mx16 VIVO HDMI(VGA) dDVI Size Document Number 105-B169xx-00A Date: Friday, September 07, 2007 ISheet


## **CORE REGULATOR +VDDC**














ATI Technologies Inc.


1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600


Title TR RV630 - MVDD SMPS02


Size | Document Number | 105-DB047-00A |
Custym | Date: Friday, September 07, 2007 | Sheet
















ATI Technologies Inc.

| Date: | Friday, September 07, 2007 | Sheet |

Trile RH RV610 256/128MB DDR2-BGA84 32/16Mx16 VIVO HDMI(VGA) dDVI







Variant Name>



Variant I	Name>	5	Title Schematic No. Date:			
	4		RH RV610 256/128MB DDR2-BGA84 32/16Mx16 VIVO HDMI (VGA56BM9xx-00A Friday, September 07, 2007			
		JU	REVISION HISTORY  NOTE: This schematic represents the PCB, it does not represent any specific SKU. For Stuffing options (component values, DNI , ? please consult the product specific BOM. Please contact ATI representative to obtain latest BOM closest to the application desired.  Rev 32			
Sch Rev	PCB Rev	Date	REVISION DESCRIPTION			
		2006.12.01	UPDATE SCHEM. BOM MANAGEMENT.			
		2006.12.14	4 UPDATE SCHEMATIC TO NETLIST WITH NO ERRORS			
		2006.12.18	DORINA UPDATE MEM SWAP			
		2006.12.19	REMOVE TP ON MEM - TO BE REPLCED BY 0.8MM PADS ON ALL LINES			
		2006.12.20	CHANGED B67 to PN 5260014800G AND C76 to PN 4172010500G			
0	00A	2006.12.21	1 J2 REMOVED			
		2007.01.15	NC626 removed (VDDC output cap). LDO output resistor (R879, R880) moved closer to LDO. MVDD LDO input resistors changed to 1R. Debug header changed to include Gen1/2 switch. HDMl caps removed. Added thermal shutdown option to power sequencing.			
		2007.01.16	REMOVE BACK BIAS, REMOVE MC624			
		2007.01.17	7 REMOVE R5515, R5516, R5521, R5524 REMOVE R94			
		2007.01.22	2 ADDED H3, H4, H5			
		2007.01.22	DECAP CHANGES ON PAGE 3			
		2007.01.23	HEATSINK GROUNDING ADJUSTED			
		2007.01.23	DORINA - HEATSINK GNDING PINS ADJUSTED			
		2007.01.24	RM JTAG + SMA CLOCK CONNECTIONS TO EASE LAYOUT CONGESTION			
		2007.01.24	4 ADDED C300, C301, C302 (STITCHING CAPS) TO IMPROVE DDC LINES			
		2007.01.24	FIXED ORCAD NETLIST PROBLEM; NO EFFECTIVE CHANGE.			
		2007.01.24	4 ADD Q102 TO SOLVE A11 VDDR3 LEAKAGE PROBLEM.			
1	00B	2007.01.25	5 CHNG REF DES OF VDDR3 LEAKAGE BLOCK TO Q/R-90			
2	00C	2007.02.09	PCB mechanical updates only. No Schematic changes.			
-	I	5	4 3 2 1			

