



PCI-EXPRESS EDGE CONNECTOR



Power Sequence Circuit to ensure SMPS_EN is released after +12V_BUS and +3.3V_BUS are both in regulation. Pull-up may or may not be required on SMPS_EN signal depending on SMPS design.

Node 1 When +12V ramps above min Vbe, SMPS_EN will be held low

Node 2 When +3.3V gets close to regulation, one of the two conditions of releasing SMPS_EN is active

Target ~ 900mV when +3.3 at min regulation (worse case)

Typical trigger when +3.3V ramps above 2.2V (650mV)

Node 3 When +12V gets close to regulation, one of the two conditions of releasing SMPS_EN is active

Target ~ 1.25V when +12 at min regulation (worse case)

Typical trigger when +12V ramps above 10V (1.1V)


SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND



Micro-Star International Co., LTD.


MS-V040 RV530/DDRII

Size C	Document Number	Rev 0A
Date: Monday, October 17, 2006	Sheet 2 of 19	




RV530 MEMORY CHANNELS A and B

Channel A



Channel B



Micro-Star International Co., LTD.


MS-V040 RV530/DDRII


Size C

Document Number

Rev 00A

Date: Monday, October 17, 2005 Sheet 6 of 22





PIN BASED STRAPS

GP0(0) - TX_PWRS_ENB (Transmitter Power Savings Enable) ATI PCIe FEATURE II
0.00% TX output swing for mobile mode
1. full TX output swing (Default setting for Desktop)

GP0(1) - TX_DEEMPH_ENB (Transmitter De-emphasis Enable) ATI PCIe FEATURE II
0. Tx de-emphasis disabled for mobile mode
1. Tx de-emphasis disabled for Desktop

GP0(2) - Miscellaneous PCI-Express Modes

00: Halt impedance calibration before transmitter is enabled and enable receiver detection (Default setting for Desktop)

01: Allow impedance calibration to continue in the background after Transmitter has been enabled and enable stable mode

10: By-pass common-mode detection & receiver detection and halt impedance calibration before TX_EN short-circuit internal loopback and halt impedance calibration before TX_EN and enable receiver detection.

GP0(4) - DEBUG_ACCESS: 0 for Normal operation, 1 for debug mode

GP0(8) - PLL_BIAS_R0 (Reduced min bias settings for PHY PLL) ATI PCIe FEATURE II
Provide 4 different BIAS settings - Set=00 for R620

GP0(8) - FORCE_COMPLIANCE: 0 for Normal operation, 1 for Force into Compliance Mode

GP0(9,13,11) - ROMIDFG63,0[]
1001 - 1M SST26F102 ROM (SST)
1010 - 1M AT52GB011 ROM (Atmel)
1011 - 1M M25P16 ROM (ST)
1100 - 512K M25P016 ROM (ST) (ATI default)
1101 - 1M SST26F010 ROM (SST), 1M W46B512 ROM (Winbond, 512K W46B512 ROM (Winbond))
1110 - 1M SST26F010 ROM (SST), 512K SST26F010 ROM (SST)
1111 - 1M SST26F010 ROM (SST) (heat sink)


YSVNC - VIP_DEVICE
0. Slave VIP host port devices present (use if Theater is populated)
1. No slave VIP host port devices reporting presence during reset (use for configurations without video-in)


HSYNC - DWNGRD ATI Feature I
The steps above a Workstation brand part to be downgraded to a normal part on a board. This slow inventory management to better balance demand.
0 - Device remain a Workstation grade part
1 - Part is downgraded to a Normal part

HSYNC_V2SYNC_GENERRC - Star Memory System repair mode ATI Feature II
000 - Default

MEMORY_CONFIG ATI Board Feature I
DUALID: 0 = 4 bank memory, 1 = 8 bank memory
PSYNC: 0 = 1 bank of memory, 1 = 2 bank of memory

Lower MOSFET should be surrounded by a lot of copper for heat dissipation






Micro-Star International Co., LTD.


MS-V040 RV530/DDR II






Size: Custom
Document Number

Rev: 0A

Date: Monday, October 17, 2006 Sheet 10 of 19



			
Micro-Star International Co., LTD.			
MS-V040 RV530/DDRII			
Size	Document Number		Rev
Custom			0A
Date:	Monday, October 17, 2006	Sheet	11 of 19



Replace with 5050004800
120R, 300MA EIA(0402)




Micro-Star International Co., LTD.


MS-V040 RV530/DDRII


Size C Document Number Rev 00A
Date: Monday, October 17, 2005 [Sheet 12 of 22]




CHANNEL A: RANK 0 128MB DDR2




CHANNEL B: RANK 0 128MB DDR2













DVI/VGA SCREWS

- SCREW1
SCREW
JACKSCREW
ASSY
7020000800

SCREW2
SCREW
JACKSCREW
ASSY
7020000800

SCREW3
SCREW
JACKSCREW
ASSY
7020000800

SCREW4
SCREW
JACKSCREW
ASSY
7020000800





Title	Schematic No.	Date:
MS-V040 RV5xx DDR2 VGA 2xDVI VIVO FH	MS-V040-11	Monday, October 17, 2005

REVISION HISTORY	Rev 1
------------------	-------

Sch Rev	PCB Rev	Date	REVISION DESCRIPTION
0	10		
1	11	05/10/04	1:Add Page12 3.3V to PCI-E PWR Diode: D703 2:Add Page12 +2.5V 10U Cap, EC130,EC131,EC132