


DACA (SOUTH DVI-I)



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA

NV_PN

600-10681-base-100 A

ID

NAME

PAGE

1

DATE


05-FEB-2009

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY; COMMON & NO. 310FF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE/DETAIL	DACA (SOUTH DVI-I)


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE, WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

FBC DECOUPLING CAPS & NVVDD DECOUPLING CAPS


Decoupling for FBC 0..15





Decoupling for FBC 16..31



Decoupling for FBC 32..47



Decoupling for FBC 48..63



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA




NV_PN	600-10681-base-100 A
-------	----------------------

ID		PAGE	
NAME		DATE	05-FEB-2009

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


PARTITION C MOMERIES





ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

FBA DECOUPLING CAPS & NVVDD DECOUPLING CAPS


Decoupling for FBA 0..15





Decoupling for FBA 16..31





Decoupling for FBA 32..47



Decoupling for FBA 48..63



Decoupling for EMI



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



NV_PN	600-10681-base-100 A
-------	----------------------


ID		PAGE	
NAME	603-0721615-1406	DATE	05-FEB-2009

[illegible]

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS AND HEREBY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	FBA DECOUPLING CAPS & NVVDD DECOUPLING CAPS

PARTITION A MOMERIES



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

PARTITION A FRAME BUFFER INTERFACE



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



NV_PN	600-10681-base-100 A
-------	----------------------

ID		PAGE	
NAME		DATE	05-FEB-2009

[illegible]


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

[illegible]

[illegible]


A		B		C		D		E		F		G		H	
Title: Basepad Report		FBA_CMD<21> 3.20 3.4C 4.1A 4.1C		FBA_D0Bn<0> 3.4B 4.4B 4.5E		FBC_D<25> 6.2B 7.4C		GPIO0_FAN_PWM_Q_L 1.7A		NVDDO_GND_SENSE_R 21.2B 21.4C		PEX_TX00 2.2B 2.30			
Design: p081		4.1E 4.1G		FBA_D0Bn<1> 3.4B 4.4A 4.5E		FBC_D<26> 6.2B 7.4C		GPIO0_FAN_PWM_R 17.3F		NVDDO_XPS 21.3C		PEX_TX00? 2.2B 2.30			
Date: Jan 22 13:35:02 2009		FBA_CMD<21> 3.4C 3.4F 4.1E 4.1G		FBA_D0Bn<2> 3.4B 4.4C 4.5E		FBC_D<27> 6.2B 7.4C		GPIO0_FIBROD_VSEL 17.4D 20.4D		NVDDO_MODE 21.1B		PEX_TX01 2.2B 2.30			
		4.2A 4.2C		FBA_D0Bn<3> 3.4B 4.4C 4.5E		FBC_D<28> 6.2B 7.4C		GPIO0_FAN_PWM 17.4C		NVDDO_MODE_Q 21.1B		PEX_TX01? 2.2B 2.30			
		FBA_CMD<4> 3.3F 3.4C 4.1A 4.1C		FBA_D0Bn<4> 3.4B 4.4C 4.5E		FBC_D<29> 6.2B 7.4C		GPU_PLLVDD 16.3B		NVDDO_MODE_R 21.2B		PEX_TX02 2.2B 2.30			
		4.1E 4.1G		FBA_D0Bn<5> 3.4B 4.4D 4.5E		FBC_D<30> 6.2B 7.4C		GPU_TESTMODE 2.5E		NVDDO_REFIN 21.3C		PEX_TX02? 2.2B 2.30			
		FBA_CMD<5> 3.4C 3.4D 4.3A 4.3C		FBA_D0Bn<6> 3.4B 4.4D 4.5E		FBC_D<31> 6.2B 7.4C		HDA_R0 16.3C		NVDDO_RESET 21.3C		PEX_TX03 2.2B 2.30			
		Base Signal Location[20m90]		FBA_D0Bn<6> 3.3F 3.4C 4.1A 4.1C		FBC_D<32> 6.2B 7.3D		HDA_S0L 9.3C 9.3D		NVDDO_SENSE 2.4F 21.4D		PEX_TX03? 2.2B 2.30			
		4.1E 4.1G				FBC_D<33> 6.2B 7.4D		HDA_SCL_C 6.2H 11.3G		NVDDO_SENSE_R 21.4E		PEX_TX04 2.2B 2.30			
1V1_ADJ 19.2B		FBA_CMD<27> 3.4C 3.4D 4.2E 4.2G		FBA_VREF0 4.3C 4.3E 4.4H		FBC_D<34> 6.2B 7.4D		HDA_SCL_T 9.2F		NVDDO_SS 21.3C		PEX_TX04? 2.2B 2.30			
1V1_PLLVDD 2.4G 3.5E 11.2A 16.3A		FBA_CMD<28> 3.4C 4.2E 4.2D 4.3A		FBA_VREF1 4.3F 4.3H 4.4H		FBC_D<35> 6.2B 7.4D		HDA_SDA 5.1D 9.1C		NVDDO_VD 21.3C		PEX_TX05 2.2B 2.30			
19.2C		4.3C		FBA_Z00 4.3A		FBC_D<36> 6.2B 7.4D		HDA_SDA_T 6.1F		PEX_PRIORITY 21.4		PEX_TX05? 2.2B 2.30			
V0S 2.1A		FBA_D<0> 3.1B 4.3B		FBA_Z01 4.3C		FBC_D<37> 6.2B 7.4D		HDA_SDA2 6.1F		NVDDO_VSEL2 21.3B		PEX_TX06 2.2B 2.30			
3V0_INFS 18.5F		FBA_D<03> 0. 3.1A 3.3A 4.5G		FBA_Z02 4.3E		FBC_D<38> 6.2B 7.4D		HDA_SCL 10.2C		NVDDO_VSEL2_Q 21.3B		PEX_TX06? 2.2B 2.30			
5V 19.4C		FBA_D<1> 3.1B 4.3B		FBA_Z03 4.3D		FBC_D<39> 6.2B 7.4D		HDA_SCL_R 10.1E		NVDDO_VSEL3 21.4B		PEX_TX07 2.2B 2.30			
1V1_ADJ 19.4B		FBA_D<2> 3.1B 4.4B		FBC_CLK0 6.4D 7.2A 7.2C 7.5G		FBC_D<40> 6.2B 7.4D		HDA_SCL_L 10.1C		PEX_CLKREQ0? 21C		PEX_TX08 2.3G 2.4B			
12V 2.1A		FBA_D<4> 3.1B 4.4B		FBC_CLK0? 6.4D 7.2A 7.2C 7.5G		FBC_D<41> 6.2B 7.4D		HDA_SDA_R 10.1E		PEX_PLLVDD 2.4E		PEX_TX08? 2.3G 2.4B			
12V_D 19.4A		FBA_D<5> 3.1B 4.4B		FBC_CLK1 6.4D 7.2D 7.2F 7.5G		FBC_D<42> 6.2B 7.4D		HDA_SDA_R_L 10.1G		PEX_PL_CLK_OUT 2.2C		PEX_TX09 2.3G 2.4B			
12V_F 21.1F		FBA_D<6> 3.1B 4.4B		FBC_CLK1? 6.4D 7.2D 7.2F 7.5G		FBC_D<43> 6.2B 7.4D		HDA_SCL 17.2B 17.3F 18.5E		PEX_PL_CLK_OUT? 2.2C		PEX_TX09? 2.3G 2.4B			
DACA_BLUE 9.4E 9.5A		FBA_D<7> 3.1B 4.4B		FBC_CLK2 6.3C 6.4D 7.2A 7.3C		FBC_D<44> 6.2B 7.4D		HDA_SCL_Q 17.3C		PEX_TX09? 2.3G 2.4B		PEX_TX10 2.3G 2.4B			
DACA_BLUE_C 9.4H 9.5A 11.3G		FBA_D<8> 3.1B 4.4B		FBC_CMD<0> 6.3D 7.1A 7.1C 7.1D		FBC_D<45> 6.2B 7.4D		HDA_SCL 17.2B 17.3F 18.5E		PEX_REFCLK 2.1G 2.2B		PEX_TX10? 2.3G 2.4B			
DACA_GREEN 9.4E 9.5A		FBA_D<9> 3.1B 4.4B		7.1F 7.5G		FBC_D<46> 6.2B 7.4D		HDA_SCL_Q 17.3C		PEX_REFCLK? 2.1G 2.2B		PEX_TX11 2.3G 2.4B			
DACA_GREEN_C 9.4H 9.5A 11.3G		FBA_D<10> 3.1B 4.4B		FBC_CMD<1> 6.2F 6.3C 7.1A 7.1C		FBC_D<48> 6.2B 7.3E		HDA_SCL 16.4D		PEX_RST? 2.2D 19.4E		PEX_TX11? 2.3G 2.4B			
DACA_HYMNQ 9.3C 9.5A		FBA_D<11> 3.1B 4.4B		FBC_CMD<2> 6.1G 6.3C 7.1A 7.1C		FBC_D<49> 6.2B 7.4E		HDA_SCL 2.2B 2.4D		PEX_RST 2.2B 2.4D		PEX_TX12 2.3G 2.4B			
DACA_HYMNQ_BUF 9.3E 9.5A		FBA_D<12> 3.2B 4.4B		FBC_CMD<3> 6.2G 6.3C 7.1A 7.1C		FBC_D<50> 6.2B 7.4E		HDA_SCL 2.1C 17.3F		PEX_RST? 2.2B 2.4D		PEX_TX13 2.3G 2.5B			
DACA_HYMNQ_C 9.3H 9.5A 11.3G		FBA_D<13> 3.2B 4.4B		7.1E 7.1G		FBC_D<51> 6.2B 7.4E		HDA_SCL 2.2C 17.3F		PEX_RST 2.2B 2.4D		PEX_TX14 2.3G 2.5B			
DACA_HYMNQ_R 9.3E 9.5A		FBA_D<14> 3.2B 4.4B		FBC_CMD<4> 6.2G 6.3C 7.1A 7.1C		FBC_D<52> 6.2B 7.4E		HDA_SCL 12.3C		PEX_RST 2.2B 2.4D		PEX_TX15 2.4G 2.5B			
DACA_RED 9.3E 9.5A		FBA_D<15> 3.2B 4.4B		7.1E 7.1G		FBC_D<53> 6.2B 7.4E		HDA_SCL_Q 12.3D		PEX_RST 2.2B 2.4D		PEX_TX16 2.4G 2.5B			
DACA_RESET 9.3B		FBA_D<16> 3.2B 4.4C		FBC_CMD<5> 6.3C 6.4D 7.1A 7.1C		FBC_D<54> 6.2B 7.4E		HDA_SCL 12.3C		PEX_RST 2.2B 2.4D		PEX_TX17 2.4G 2.5B			
DACA_VDD 9.2B		FBA_D<17> 3.2B 4.3C		FBC_CMD<6> 6.3C 6.4F 7.1A 7.1C		FBC_D<55> 6.2B 7.4E		HDA_SCL 12.3C		PEX_RST 2.2B 2.4D		PEX_TX18 2.4G 2.5B			
DACA_VREF 9.3B		FBA_D<18> 3.2B 4.4C		7.1E 7.1G		FBC_D<56> 6.2B 7.4E		HDA_SCL 12.3C		PEX_RST 2.2B 2.4D		PEX_TX19 2.4G 2.5B			
DACA_VYMNQ 9.3C 9.5A		FBA_D<19> 3.2B 4.4C		FBC_CMD<7> 6.3C 6.3D 7.1A 7.1C		FBC_D<57> 6.2B 7.4E		HDA_SCL_R_Q 15.1E		PEX_RST 2.2B 2.4D		PEX_TX20 2.4G 2.5B			
DACA_VYMNQ_BUF 9.3E 9.5A		FBA_D<20> 3.2B 4.4C		FBC_CMD<8> 6.3C 6.3F 7.2A 7.3C		FBC_D<58> 6.2B 7.4E		HDA_SCL 11.3B		PEX_RST 2.2B 2.4D		PEX_TX21 2.4G 2.5B			
DACA_VYMNQ_C 9.3H 9.5A 11.3G		FBA_D<21> 3.2B 4.4C		7.1E 7.1G		FBC_D<59> 6.2B 7.4E		HDA_SCL 11.3B		PEX_RST 2.2B 2.4D		PEX_TX22 2.4G 2.5B			
DACA_VYMNQ_R 9.3E 9.5A		FBA_D<22> 3.2B 4.4C		FBC_CMD<9> 6.3C 6.3F 7.2A 7.3C		FBC_D<60> 6.2B 7.4E		HDA_SCL 11.3B		PEX_RST 2.2B 2.4D		PEX_TX23 2.4G 2.5B			
DACA_BLUE 10.4D 10.5A		FBA_D<23> 3.2B 4.4C		7.1E 7.1G		FBC_D<61> 6.2B 7.4E		HDA_SCL 11.3B		PEX_RST 2.2B 2.4D		PEX_TX24 2.4G 2.5B			
DACB_BLUE_C 10.4F 10.5A		FBA_D<24> 3.2B 4.4C		FBC_CMD<10> 6.3C 6.3F 7.2A 7.3C		FBC_D<62> 6.2B 7.4E		HDA_SCL 11.3B		PEX_RST 2.2B 2.4D		PEX_TX25 2.4G 2.5B			
DACB_GREEN 10.4D 10.5A		FBA_D<26> 3.2B 4.4C		7.2E 7.2G		FBC_D<63> 6.2B 7.4E		HDA_SCL 11.3B		PEX_RST 2.2B 2.4D		PEX_TX26 2.4G 2.5B			
DACB_GREEN_C 10.4F 10.5A		FBA_D<28> 3.2B 4.4C		FBC_CMD<11> 6.3C 6.3D 7.1A 7.1C		FBC_D<64> 6.2B 7.4E		HDA_SCL 11.3B		PEX_RST 2.2B 2.4D		PEX_TX27 2.4G 2.5B			
DACB_HYMNQ 10.3C 10.5A		FBA_D<29> 3.2B 4.4C		7.1E 7.1G		FBC_D<65> 6.2B 7.4E		HDA_SCL 11.3B		PEX_RST 2.2B 2.4D		PEX_TX28 2.4G 2.5B			
DACB_HYMNQ_BUF 10.3E 10.5A		FBA_D<30> 3.2B 4.4C		FBC_CMD<12> 6.3C 6.4F 7.1E 7.1G		FBC_D<66> 6.2B 7.4E		HDA_SCL 11.3B		PEX_RST 2.2B 2.4D		PEX_TX29 2.4G 2.5B			
DACB_HYMNQ_C 10.3H 10.5A		FBA_D<31> 3.2B 4.4C		7.2E 7.2G		FBC_D<67> 6.2B 7.4E		HDA_SCL 11.3B		PEX_RST 2.2B 2.4D		PEX_TX30 2.4G 2.5B			
DACB_HYMNQ_R 10.3E 10.5A		FBA_D<32> 3.2B 4.4C		FBC_CMD<13> 6.3C 6.3F 7.2A 7.3C		FBC_D<68> 6.2B 7.4E		HDA_SCL 11.3B		PEX_RST 2.2B 2.4D		PEX_TX31 2.4G 2.5B			
DACB_RED 10.3F 10.5A		FBA_D<33> 3.2B 4.3D		7.2E 7.2G		FBC_D<69> 6.2B 7.4E		HDA_SCL 11.3B		PEX_RST 2.2B 2.4D		PEX_TX32 2.4G 2.5B			
DACB_RESET 10.3B		FBA_D<34> 3.2B 4.4D		FBC_CMD<14> 6.1G 6.1C 7.1A 7.1C		FBC_D<70> 6.2B 7.4E		HDA_SCL 11.3B		PEX_RST 2.2B 2.4D		PEX_TX33 2.4G 2.5B			
DACB_VDD 10.2B		FBA_D<35> 3.2B 4.4D		7.1E 7.1G		FBC_D<71> 6.2B 7.4E		HDA_SCL 11.3B		PEX_RST 2.2B 2.4D		PEX_TX34 2.4G 2.5B			
DACB_VREF 10.3B 10.5A		FBA_D<36> 3.2B 4.4D		FBC_CMD<15> 6.2G 6.2F 7.2A 7.3D		FBC_D<72> 6.2B 7.4E		HDA_SCL 11.3B		PEX_RST 2.2B 2.4D		PEX_TX35 2.4G 2.5B			
DACB_VYMNQ 10.3C 10.5A		FBA_D<37> 3.2B 4.4D		FBC_CMD<16> 6.3C 6.3D 7.1A 7.1C		FBC_D<73> 6.2B 7.4E		HDA_SCL 11.3B		PEX_RST 2.2B 2.4D		PEX_TX36 2.4G 2.5B			
DACB_VYMNQ_BUF 10.3E 10.5A		FBA_D<38> 3.2B 4.4D		7.1E 7.1G		FBC_D<74> 6.2B 7.4E		HDA_SCL 11.3B		PEX_RST 2.2B 2.4D		PEX_TX37 2.4G 2.5B			
DACB_VYMNQ_C 10.3H 10.5A		FBA_D<39> 3.2B 4.4D		FBC_CMD<17> 6.3C 6.3F 7.2A 7.3C		FBC_D<75> 6.2B 7.4E		HDA_SCL 11.3B		PEX_RST 2.2B 2.4D		PEX_TX38 2.4G 2.5B			
DACB_VYMNQ_R 10.3E 10.5A		FBA_D<40> 3.2B 4.4D		7.1E 7.1G		FBC_D<76> 6.2B 7.4E		HDA_SCL 11.3B		PEX_RST 2.2B 2.4D		PEX_TX39 2.4G 2.5B			
DACA_V0 16.4D		FBA_D<41> 3.2B 4.4D		FBC_CMD<18> 6.3C 6.4F 7.1A 7.1C		FBC_D<77> 6.2B 7.4E		HDA_SCL 11.3B		PEX_RST 2.2B 2.4D		PEX_TX40 2.4G 2.5B			
DACA_CLK0 3.4D 4.3A 4.3C 4.5G		FBA_D<42> 3.2B 4.4D		7.1E 7.1G		FBC_D<78> 6.2B 7.4E		HDA_SCL 11.3B		PEX_RST 2.2B 2.4D		PEX_TX41 2.4G 2.5B			
DACA_CLK0? 3.4D 4.3A 4.3C 4.5G		FBA_D<43> 3.2B 4.4D		FBC_CMD<19> 6.3F 6.4C 7.1A 7.1C		FBC_D<79> 6.2B 7.4E		HDA_SCL 11.3B		PEX_RST 2.2B 2.4D		PEX_TX42 2.4G 2.5B			
DACA_CLK1 3.4D 4.3D 4.3F 4.5G		FBA_D<44> 3.2B 4.4D		7.1E 7.1G		FBC_D<80> 6.2B 7.4E		HDA_SCL 11.3B		PEX_RST 2.2B 2.4D		PEX_TX43 2.4G 2.5B			
DACA_CLK1? 3.4D 4.3D 4.3F 4.5G		FBA_D<45> 3.2B 4.4D		FBC_CMD<20> 6.3F 6.4C 7.1A 7.1C		FBC_D<81> 6.2B 7.4E		HDA_SCL 11.3B		PEX_RST 2.2B 2.4D		PEX_TX44 2.4G 2.5B			
FBA_CMD<0> 3.3C 3.4D 4.3A 4.3C		FBA_D<46> 3.2B 4.4D		7.1E 7.1G		FBC_D<82> 6.2B 7.4E		HDA_SCL 11.3B		PEX_RST 2.2B 2.4D		PEX_TX45 2.4G 2.5B			
FBA_CMD<0> 3.3D 4.1A 4.1C 4.1D		FBA_D<47> 3.2B 4.4D		FBC_CMD<21> 6.3G 6.4F 7.1A 7.1C		FBC_D<83> 6.2B 7.4E		HDA_SCL 11.3B		PEX_RST 2.2B 2.4D		PEX_TX46 2.4G 2.5B			
4.1F 4.5G		FBA_D<48> 3.2B 4.4D		7.1E 7.1G		FBC_D<84> 6.2B 7.4E		HDA_SCL 11.3B		PEX_RST 2.2B 2.4D		PEX_TX47 2.4G 2.5B			
FBA_CMD<1> 3.3C 3.4F 4.1A 4.1C		FBA_D<49> 3.2B 4.4D		FBC_CMD<22> 6.1F 6.4C 7.1E 7.1G		FBC_D<85> 6.2B 7.4E		HDA_SCL 11.3B		PEX_RST 2.2B 2.4D		PEX_TX48 2.4G 2.5B			
4.1E 4.1G		FBA_D<50> 3.2B 4.4D		7.2A 7.2C		FBC_D<86> 6.2B 7.4E		HDA_SCL 11.3B		PEX_RST 2.2B 2.4D		PEX_TX49 2.4G 2.5B			
FBA_CMD<2> 3.3C 3.4D 4.1A 4.1C		FBA_D<51> 3.2B 4.4E		FBC_CMD<23> 6.2F 6.4C 7.1A 7.1C		FBC_D<87> 6.2B 7.4E		HDA_SCL 11.3B		PEX_RST 2.2B 2.4D		PEX_TX50 2.4G 2.5B			
4.1E 4.1G		FBA_D<52> 3.2B 4.4E		7.1E 7.1G		FBC_D<88> 6.2B 7.4E		HDA_SCL 11.3B		PEX_RST 2.2B 2.4D		PEX_TX51 2.4G 2.5B			
FBA_CMD<3> 3.3F 3.3C 4.1A 4.1C		FBA_D<53> 3.2B 4.4E		FBC_CMD<24> 6.4C 6.4D 7.2E 7.3D		FBC_D<89> 6.2B 7.4E		HDA_SCL 11.3B		PEX_RST 2.2B 2.4D		PEX_TX52 2.4G 2.5B			
4.1E 4.1G		FBA_D<54> 3.2B 4.4E		FBC_CMD<25> 6.4C 6.4D 7.2E 7.3D		FBC_D<90> 6.2B 7.4E		HDA_SCL 11.3B		PEX_RST 2.2B 2.4D		PEX_TX53 2.4G 2.5B			
FBA_CMD<4> 3.3C 3.3D 4.1A 4.1C		FBA_D<55> 3.2B 4.4E		FBC_CMD<26> 6.4C 6.4D 7.2E 7.3D		FBC_D<91> 6.2B 7.4E		HDA_SCL 11.3B		PEX_RST 2.2B 2.4D		PEX_TX54 2.4G 2.5B			
4.1E 4.1G		FBA_D<56> 3.2B 4.4E		FBC_CMD<27> 7.3C 7.3E 7.4G		FBC_D<92> 6.2B 7.4E		HDA_SCL 11.3B		PEX_RST 2.2B 2.4D		PEX_TX55 2.4G 2.5B			
FBA_CMD<5> 3.3C 3.3D 4.1A 4.1C		FBA_D<57> 3.2B 4.4E		FBC_CMD<28> 7.3C 7.3E 7.4G		FBC_D<93> 6.2B 7.4E		HDA_SCL 11.3B		PEX_RST 2.2B 2.4D		PEX_TX56 2.4G 2.5B			
4.1E 4.1G		FBA_D<58> 3.2B 4.4E		FBC_CMD<29> 7.3C 7.3E 7.4G		FBC_D<94> 6.2B 7.4E		HDA_SCL 11.3B		PEX_RST 2.2B 2.4D		PEX_TX57 2.4G 2.5B			

Power Supply III: NVVDD




NVVD	GPIO5	GPIO6	GPIO7
1.025V	0	0	0
0.975V	1	0	0
0.90V	1	1	0
0.80V	1	1	1

NVVDD Voltage Selection
Place close to NVVDD feedback loop


NVIDIA CORPORATION 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA			
NV_PN	600-10681-base-100 A		
ID	PAGE		
NAME	DATE	05-FEB-2009	

PCI-EXPRESS INTERFACE




ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	
PAGE DETAIL	PCI-EXPRESS INTERFACE


NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN		600-10681-base-100 A	
ID		PAGE	
NAME		DATE	05-FEB-2009

LINEAR POWER SUPPLIES


PEX_PLLVDD SUPPLY (OPTIAN)




IFP_PLLVDD SUPPLY



5V & DDC_5V REGULATOR




IFP_IOVDD BACKDRIVE PREVENTION



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE, WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

BIOS ROM, HDCP ROM, STRAPPING OPTIONS


STRAPPING OPTIONS



Strap0	USER(0)	ECID: 1111	45x PU
Strap1	3540_PADCFG2[0]	DESKTOP: 0000	5x PD
Strap2	PCI_DEVICE[0]	GT16: 0001 0A21 0001	10x PD
ROM_SI	RANKCFG[0]	0001 12884 488A16 D0D3 Omicron 0010 12884 488A16 D0D3 Hynix 0011 12884 488A16 D0D3 Samsung 0101 12884 1288A16 D0D3 Omicron 0110 12884 1288A16 D0D3 Hynix 0111 12884 1288A16 D0D3 Samsung	1001 6884 488A16 D0D3 Omicron 1010 6884 488A16 D0D3 Hynix 1011 6884 488A16 D0D3 Samsung 1101 6884 1288A16 D0D3 Omicron 1110 6884 1288A16 D0D3 Hynix 1111 6884 1288A16 D0D3 Samsung
ROM_SCLK	2: PCI_DEVICE_EXT 2: SUB_VENDOR (1 = BIOS not present) 1: SCLT_CLK_CFG (1 = common on MCH/CP) 0: PCI_CLK_EN (0 = disabled at boot)	0110	30x PD
ROM_SD	3: XUX_417 (0 = POR 277Mhz) 2: FR_0_BANK_SIZE (0 = POR 256MB) 1: DRAM_A17_ADDRESS (0 = no mapping) 0: VGA_DEVICE (0 = SD device, 1 = POR VGA device)	0001	5x PD


0 PD 5x
1 PD 10x
2 PD 10x
3 PD 20x
4 PD 20x
5 PD 30x
6 PD 30x
7 PD 45x

8 PD 5x
9 PD 10x
10 PD 10x
11 PD 20x
12 PD 20x
13 PD 30x
14 PD 30x
15 PD 45x




	MULTI_STRAP_REF1_GND	MULTI_STRAP_REF0_GND
BINARY PRODUCTION STRAP MODE:	40x 1% TO GND	NC
BINARY BRINGUP STRAP MODE:	NC	NC
MULTILEVEL STRAP MODE:	0.0A 1% TO GND	0.0A 1% TO GND

BIOS ROM(serial)



HDCP I2C EEROM



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA

NV_PN

600-10681-base-100 A

ID

PAGE

NAME


DATE

05 FEB 2009





ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE, WITH RESPECT TO THE MATERIALS AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

EXTERNAL THERMAL SENSOR, FAN CONTROL, GPIO, JTAG

THERMAL SENSOR





OVERTEMP LATCH



Remove JTAG Connector

XTAL, MECHANICALS, THERMALS




ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE, WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO. 310FF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE/DETAIL	XTAL, MECHANICALS, THERMALS

NVIDIA CORPORATION	
2701 SANTOMAS EXPRESSWAY	
SANTA CLARA, CA 95050, USA	
NV_PN	600-10681-base-100 A
ID	
NAME	
PAGE	
DATE	05 FEB 2009


MIOA & MIOB



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE, WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	BASE LEVEL "GENERIC" SCHEMATIC ONLY, COMMON & NO. 310FF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE: 1/1	MIOA & MIOB

NVIDIA CORPORATION	
2701 SAN TOMAS EXPRESSWAY	
SANTA CLARA, CA 95050, USA	
NV_PN	600-10681-base-100 A
ID	
NAME	
PAGE	1
DATE	05-FEB-2009



ID	PAGE
NAME	DATE 05-FEB-2009

[illegible]


[illegible]

NAME	DATE	05-FEB-2009
------	------	-------------

[illegible]


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

IFP C (NORTH HDMI)



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE, WITH RESPECT TO THE MATERIALS AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

IFP AB (SOUTH DVI-I)



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA




NV_PN	600-10681-base-100 A
-------	----------------------

ID	PAGE
NAME	DATE 05-FEB-2009

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWING AND UNKNOWING VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS AND OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

DACB (MID VGA)



Color	Color Name	Count	Percentage
R	DNCR RED	1	50.0%
	DNCR GREEN	1	50.0%
	DNCR BLUE	1	50.0%
B	DNCR RED C	1	50.0%
	DNCR GREEN C	1	50.0%
	DNCR BLUE C	1	50.0%
G	DNCR VIOLET	2	50.0%
	DNCR VIOLET	2	50.0%
	DNCR VIOLET B	2	50.0%
B	DNCR VIOLET C	2	50.0%
	DNCR VIOLET BUF	2	50.0%
	DNCR VIOLET C	2	50.0%
R	DNCR VIOLET C	2	50.0%
	DNCR VIOLET C	2	50.0%
	DNCR VIOLET C	2	50.0%

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	DACB (MID VGA)

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



NV_PN	600-10681-base-100 A
-------	----------------------

ID		PAGE	
NAME		DATE	05-FEB-2009

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

P681-A01 GT215/216 DESKTOP GB1-128 DDR3

PCI-EXPRESSx16 DL-DVI VGA HDMI

- Page 1: P681-A01 OVERVIEW
- Page 2: PCI-EXPRESS INTERFACE
- Page 3: PARTITION A FRAME BUFFER INTERFACE
- Page 4: PARTITION A MEMORIES
- Page 5: FBA DECOUPLING CAPS & NVVDD DECOUPLING CAPS
- Page 6: PARTITION C FRAME BUFFER INTERFACE
- Page 7: PARTITION C MEMORIES
- Page 8: FBC DECOUPLING CAPS
- Page 9: DACA (SOUTH DVI-I)
- Page 10: DACB (MID VGA)
- Page 11: IFP AB (SOUTH DVI-I)
- Page 12: IFP C (NORTH HDMI)
- Page 13: IFP D (UNUSED)
- Page 14: IFP EF (UNUSED)
- Page 15: MIOA & MIOB
- Page 16: XTAL, MECHANICALS, THERMALS
- Page 17: EXTERNAL THERMAL SENSOR, FAN CONTROL, GPIO, JTAG
- Page 18: BIOS ROM, HDCP ROM, STRAPPING OPTIONS
- Page 19: LINEAR POWER SUPPLIES
- Page 20: FBVDDQ/PEXVDD POWER SUPPLY
- Page 21: NVVDD POWER SUPPLY

V199 For Lenovo Schematic Change List 2009/03/31 by STEVEN CHANG

- Page 2: Remove JTAG Component
- Page 10: Move J1 D-SUB Connector to Page 11
- Page 11: Add Slim Type D-SUB Connector
- Page 17: Remove JTAG Connector
- Page 19: Remove IFP_PLLVDD SUPPLY LDO IC
- Page 19: Add UP7706 LDO to Change PEX_VDD Power Supply
- Page 19: Change AP1117 LDO External Schematic Design
- Page 20: Change UP6161 PWM IC to use UP6101 PWM IC Solution For FBVDDQ Power Supply
- Page 20: Change UP6210 PWM IC to use RT9232 PWM IC Solution For NVVDD Power Supply
- Page 20: Remove NVVDD SENSE Net

REV	VARIANT	NVPN	ASSEMBLY
0	BASE	600-10681-base-100	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
1	SKU001	600-10681-0001-100	GT216-300 600/1500MHz 1024MB 64Mx16 BGA100 800MHz DDR3 DVI-I/VGA/HDMI
2	SKU002	600-10681-0002-100	GT216-300 600/1500MHz 1024MB 64Mx16 BGA100 1000MHz DDR3 DVI-I/VGA/HDMI
3	SKU011	600-10681-0011-100	GT215-300 600/1500MHz 1024MB 64Mx16 BGA100 800MHz DDR3 DVI-I/VGA/HDMI
4	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
5	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
6	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
7	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
8	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
9	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
10	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
11	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
12	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
13	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
14	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
15	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA

NV_PN

600-10681-base-100 A

ID

NAME

PAGE

DATE

05-FEB-2009

FBVDDQ POWER SUPPLY

