










MAX DENSITY: 128Mx8





PCI-EXPRESS EDGE CONNECTOR



SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND


CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES
 72007 Advanced Micro Devices
 The AMD Advanced Schematics and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information herein.

Title: **AMD R7200 DDR50 VGA**


Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario

AMD
Rev 2
Doc No. 105-000000-000


(2) RV710 PCIE Interface



(3) RV710 Main



(04) RV710 GPIOs CF XTAL





DDC6 BUS:


I2C Address	Function	Device
0x90	I2C VDDC Control	DS4402
0x98	LM63 - External Temperature Sensor	LM63


SCL / SDA BUS:

I2C Address	Function	Device
N/A	N/A	N/A



TMDP INTERFACE








COPY FROM V161 2.1 DDR2 SCH.


Stitching caps.
Place where memory transitions between L1 and L4.

The diagram shows a power distribution network for memory stitching. A horizontal bus at the top is labeled +MVDD. Below it, a series of five capacitors (C200 to C204) are connected to the bus. Each capacitor is labeled with its value, 100nF. Below the capacitors, a horizontal line represents the L4 memory bank, with labels C11-1047410, P1015047410, P1015047410, P1015047410, P1015047410, and P1015047410. Below this line, another horizontal bus is labeled +MVDD. A series of five capacitors (C205 to C209) are connected to this bus. Each capacitor is labeled with its value, 100nF. Below the capacitors, a horizontal line represents the L1 memory bank, with labels C11-1047410, P1015047410, P1015047410, P1015047410, P1015047410, and P1015047410. The diagram is labeled with VVVV23401S and VVVV23401S at the bottom.




DIVIDER RESISTORS	DDR3
MVREF TO 1.8V	100R
MVREF TO GND	100R

[illegible]

<p>CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC. 72027 Advanced Micro Devices</p> <p>This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD. AMD's intent is that this Board schematic and design is for internal use only. AMD's intent is that this Board schematic and design is not to be distributed or provided publicly. Use of this schematic and design for any purpose other than the intended use is prohibited. AMD's evaluation requires a Board Technology License Agreement with AMD, and AMD makes no representations or warranties of any kind regarding the use of this schematic and design, including but not limited to, the use of this schematic and design for any purpose other than the intended use, or any implied warranty of merchantability or fitness for a particular purpose, or any implied warranty of responsibility for consequences resulting from use of the information included herein.</p>		<p>Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario</p> 	
<p>Date: Thursday, August 10, 2010</p>		<p>Rev 2</p>	
<p>Sheet 7 of 25</p>			
<p>Title RH LP RV710 DDR3 VGA (header) HDMI DVI</p>		<p>Doc No. 105-B890XX-00B</p>	

(08) RV710 Power




CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
72007 Advanced Micro Devices

This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims any and all liability for any consequences resulting from use of the information, including but not limited to, any damages, costs, or expenses, whether in contract or tort, arising out of or in connection with the use of the information.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario

Date: Thursday, August 19, 2010	Rev 2
Sheet 8 of 25	


(09) RV710 GND



(10) RV710 STRAPS

same V217-0A

PIN BASED STRAPS



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
 ?2007 Advanced Micro Devices

This AMD Board schematic and design is the exclusive property of AMD, and is provided only for your use under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.


Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario




Date: Thursday, August 19, 2010	Rev 2
Sheet 10 of 25	

Title		RH LP RV710 DDR3 VGA (header) HDMI DVI		Doc No.		105-B890XX-00B	
-------	--	--	--	---------	--	----------------	--


(11) VDDC



```
V217 2.0 use L04-12A7651-L65
R612 use 12K, 1%
```




(12) MVDD




Layout guideline

- 1-Position the controller (U703) such that LGate(pin4) is the closest to gate of the MOSFETs. You can place the gate resistors R721 and R722 next to the gate of the MOSFETs. Make the gate drive traces(PW MVDDC LGD and PW MVDDC HGD) as short and as wide as possible to reduce the trace inductance.
- 2-Place the bypass capacitors for Vcc as well as Boost caps as close to the controller as possible. They are as follows:
Vcc bypass cap is C703, and Boost cap is C705.
- 3-Voltage amplifier compensation network. Place C714 close to the pin 7. Place the rest of the compensation network close to the pins 7 and 6. These are R710, R711, R713, C713 and R712, C711 and C712.


COMPENSATION CIRCUIT



FILTERED SMPS VCC



BOOT CIRCUIT



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
©2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario		
Date: Thursday, August 19, 2010	Rev 2	
Sheet 12 of 25		Doc No. 105-B890XX-00B


Title RH LP RV710 DDR3 VGA (header) HDMI DVI

(13) Linear Regulators

Vin = 3.00V to 3.60V (3.3V +/- 9%) Vout = +1.8V +/- 2%; Iout = 1.6A (TBV) RMS MAX




LDO #2: Vin = 2.1V to 3.6V MAX Vout = +1.8V +/- 2% Iout = 0.8A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling



Vin = +1.32V to 1.84V MAX Vout = +1.01V +/- 2% Iout = 1.7A (TBV) RMS MAX


LDO #3: Vin = +1.4V to 2.087V MAX Vout = +1.1V +/- 2.5% Iout = 1.4A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling



1.0V WORST-CASE REQUIREMENT


Display Config	Est. Current
DVI+HDMI+DP	1560mA

Regulators for +5V_VESA



Vout=1.25V* [1+(ER305/ER304)]

更改+5V_VESA線路,使用1117(COPY V182)



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
7207 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.


Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario

Date: Thursday, August 19, 2010 Rev 2
Sheet 13 of 25

Title RH LP RV710 DDR3 VGA (header) HDMI DVI Doc No. 105-B890XX-00B


(14) Power Management

Power up/down Sequencing




Power Play

VDDC Voltage Settings Using GPIOs					
		Output Voltage [V]			
PWMCNTL_1 GPIO_20	PWMCNTL_0 GPIO_15	REF1= REF2=	REF1= REF2=	REF1= REF2=	
0	0				
0	1				
1	0				
1	1	1	0	1	Power-up Default




MVDD Voltage Settings Using GPIOs

		Output Voltage (V)			
PH0CNTL_2	Rf1=	Rf1=	Rf1=		
GPIO_6	Rf2=	Rf2=	Rf2=		
0					
1	1 0	1			Power-up Default



CHANNEL A: RANK 0 512MB DDR3 LOW 32 BIT



MAX DENSITY: 128Mx8



DAC 1 OUTPUT




Place close to Connector
Pseudo differential RGB signals should be routed from the ASIC to the display connector without switching reference plane or running over split plane
Resistors are footprint options for the inductors. Footprints should be overlapped. (R1024-26)



Optional ESD Protection Diodes

Place close to Connector
ALLOW FOR A LOW INDUCTANCE PATH TO PIN 5







CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
7207 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario


Date: Thursday, August 19, 2010
Sheet 17 of 25
Rev 2

Title RH LP RV710 DDR3 VGA (header) HDMI DVI
Doc No. 105-B890XX-00B

(17) DDR3 Termination



Overlap 0805 / 0603 footprints.



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
7207 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario



Date: Thursday, August 19, 2010

Rev 2

Sheet 18 of 25

Doc No.

105-B890XX-00B

Title RH LP RV710 DDR3 VGA (header) HDMI DVI


(19) DAC2 OUTPUT

DAC 2 OUTPUT


Optional ESD Protection Diodes

Place near D2002, D2003, D2004, D2005


Place close to Connector



TMDP-B OUTPUT




HDMI CONNECTOR




Place C2709 close to J2701







45 Ohm , 4.89 mil
Place BOTTOM Layer
J14






45 Ohm 5.83 mil
Place L3 Layer
J12



80 Ohm(DIFF) , Width 5.12 mil / Spacing 7.599 mil
Place BOTTOM Layer
J11



85 ohm(DIFF) , Width 3.9 8 mil / Spacing 5.9 mil
Place TOP Layer
J13



For DVI Connector

VGA SCREWS

MEC3
MEC_SCREW_HEX_JACK



MEC4
MEC_SCREW_HEX_JACK



DVI SCREWS

MEC1
MEC_SCREW_HEX_JACK






MEC2
MEC_SCREW_HEX_JACK



HDMI SCREWS

MEC5
<PCB Footprint>




CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
©2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario



Date: Thursday, August 19, 2010
Sheet 23 of 25
Rev 2

Title RH LP RV710 DDR3 VGA (header) HDMI DVI Doc No. 105-B890XX-00B



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
 2007 Advanced Micro Devices
 This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
 1 Commerce Valley Drive East
 Markham, Ontario

Date: Thursday, August 19, 2010 Rev 2
 Sheet 24 of 25

Title RH LP RV710 DDR3 VGA (header) HDMI DVI Doc No. 105-B890XX-00B

<div>AMD</div>			Title RH LP RV710 DDR3 VGA (header) HDMI DVI			Schematic No. 105-B890XX-00B			Date: Thursday, August 19, 2010				
REVISION HISTORY						NOTE: This schematic represents the PCB, it does not represent any specific SKU. For Stuffing options (component values, DNI , ? please consult the product specific BOM. Please contact AMD representative to obtain latest BOM closest to the application desired.						Rev 2	
Sch Rev	PCB Rev	Date	RV710 ENGINEERING BOARD REVISION DESCRIPTION										
0	00A	2008.12.30	INITIAL RELEASE OF CUSTOM-WIDE BOARD. BASED ON B625 REV06.										
1	00B	2009.01.22	Sch no change. just modify HDMI connnecro location on PCB										
			<div><div>V217 2.0 5450 1G LP (base on V161 5.1 modify) reference AMD 137-41731-10 reusing_rv710_boards_for cedar.pdf and V217-0A</div><div>+1.1V rail change to +1.0V</div><div>Page3 add connect GND pin U1,AA1,W1,AC6,AA5,AA6,AC5 for Cedar Page4 remove DDC2 netname add DDC3 netname Page7 modify TESTEN for Cedar follow V217-0A Page8 add R78 for cedar NC pin AA11,AA12,Y11,U11,V11 add B1502 for Cedar NC use (VDDRHA/VSSRHA) Page10 add MR43 PD for A_VSYNC_DAC2 MR51 PD for A_VSYNC_DAC1 MR52 PD for A_HSYNC_DAC1 straps Page13 follow V217-0A modify</div><div>Page18 DDC5 change to DDC3 Page19 remove DDC level shift parts add LC 3 cap. Page21 DDC2 CLK/DAT change to DDC5 remove level shift parts Page22 add R4041 connect GPIO17</div><div>Page49 add EM104, EM105 EMI spring E23-5556060-CA7</div><div>Page3 R24 fixed reference no. issue Page13 remove R821 5V SHUNT</div><div>Page11 change LE21 footprint for L04-12A7651-L65 CHK_D2_11X11</div><div>PCB 2.1 update LE21 footprint (pcb drew hole wrong size) J2 and EC301 to close, update space No change others layout things.</div><div>OCP set point change from 42.2K (8xA) to 10K (4xA)</div><div>per request, VDDC low side change from D03-004030B-N03 (P0403BDBG) to D03-0603B2B-N03 (P0603BD)</div><div>V234 0.A 5450 1G LP (base on V217 2.1 modify) reference</div><div>V234 0A PAGE 3 Add DPC power rails back up for AMD new ASIC PAGE 4 Use DDC2 for DAC1 VGA DDC port PAGE 7 Add Addr 13 / QSA#0~7 PAGE 12 Change T0252 to SOP8 dual mosfet PAGE 15 DDR3 128 x 8 Low 32bit PAGE 16 DDR3 128 x 8 High 32bit PAGE 22 Remove FAN control function</div><div>V234 10 PAGE 15 Change memory footprint BGA78_1 PAGE 16 Change memory footprint BGA78_1</div></div>										