




ATI Technologies Inc.

1 Commerce Valley Drive East
Markham, Ontario
Careada, 157 736
(6) 6862 2500

Tale
RH RV\$610 128MB DDR2-BGA84 16MX16 VO dDVI
Stap
Document Number 105-B170xx-00 | Rev
Careada, 157 300 | 105-B170xx-00 | 105-B170xx-00








DIVIDER RESISTORS	DDR2	GDDR3
MVREF TO 1.8V	100R	40.2R
MVREF TO GND	100R	100R





ATI Technologies Inc. 1 Commerce Valley Drive East Markham, Ontario Canada, L3T 7X6 (905) 882-2600


RH RV610 128MB DDR2-BGA84 16MX16 VO dDVI Document Number 105-B170xx-00





CHANNEL A: RANK 0 128MB DDR2













ASIC GPIO(x2) to control VDDC Voltage.

VDDC Voltage Settings Using GPIOs

		Output Voltage (V)				
PWRCNTL_1 GPIO_20	PWRCNTL_0 GPIO_15	Rf1= Rf2=		Rf1= Rf2=	Rf1= Rf2=	
0	0	ALL-		ALL	****	
0	1					
1	0					
1	1	1	0	1		Power-up Default







ATI Technologies Inc.


1 Commerce Valley Drive East Markham, Ontario


RH RV610 128MB DDR2-BGA84 16MX16 VO dDVI


 Size
 Document Number
 105-B170xx-00


 Custom
 105-B170xx-00


 Date:
 Saturday, April 28, 2007
 ISheet
















The 7-pin MiniDIN footprint allows one of the two MiniDINs:

- 7-pin Svideo/Composite MiniDIN P/N 6071001500G
- 4-pin Svideo MiniDIN P/N 6070001000G







< varia	iit ivai	11162	5	4 3	2	1				
				Title	Schematic No.	Date:				
				RH RV610 128MB DDR2-BGA84 16MX16 VO dDVI	105-B170xx-00	Saturday, April 28, 2007				
	NOTE: This schematic represents the PCB, it does not represent any specific SKU.									
				REVISION HISTORY For Stuffing options (component values, DNI ,? please consult the product specific BOM. Please contact ATI representative to obtain latest BOM closest to the application desired.						
Scl Re		PCB Rev	Date	REVISION DESCRIPTION						
0:	14	00B	2007.02.22	2 RM C890/MC890, RM B801/L801/ML801						
0:	15	00B	2007.02.27	ADD R4010 FOR FAN CIRCUIT. ADD STITCHING CAPS C300, C301, C302, C303						
0:	16	00B	2007.02.28	B CORRECT "300" TO C300; ADD C304, CHNG C301;						
0:	17	00в	2007.03.06	POWER SUPPLY CHANGES: ADD MC627, R615, R609, R715, R709, R714, R614; REMOVE MC630, MC624;						
0:	18	00B	2007.03.06	DUE TO LAYOUT CONSTRAINTS: RM ML601. CHANGE C627, MC627.						
0:	19	00C	2007.04.17	REMOVE R90, Q90 (A12+ ASIC REMOVES NEED FOR THESE PARTS); REMOVE C850 (IS NOT POPULATED ON ANY BOM - WILL CAUSE VDDC TO BE UNSTABLE); ADD C4010 (FOR FAN SPIN UP);						
0:	20	00C	2007.04.19	ADD C490, C491, C492 FOR POSSIBLE MEMORY SIGNAL INTEGRITY/EMI IMPROVEMENTS (PER EMI TEAM);						
0:	21	00	2007.04.25	NO NETLIST/LAYOUT CHANGES. SCHEMATIC UPDATE NOTES p.12 (V2SYNC/GPIO_18 CLARIFICATION)						
3										
Ì										
			5	4 3	2	1				

