

- History
- 1. add L18 with co-aly res. (11/8)
 - 2. Remove USB power sense(11/11)
 - 3. Remove 5V_pwm ic option(11/12)
 - 4. Remove PTC and FBVDDQ PH2 INPUT OPTION (11/14)
 - 5. Remove 1V8_MAIN output option parts(11/14)
 - 6. Remove J15 and parts(11/16)
 - 7. Remove Input Power Balancing Switcher(11/16)



PG160-B02 8GB GDDR6, 256b, X16
DP + DP + HDMI/DP + DP

TABLE OF CONTENTS

| Page | Description | Page | Description | Page | Description |
|------|-----------------------------------|------|--------------------------------------|------|-------------|
| 1 | Table of Contents | 26 | PS: 1V8_PLL, 1V8_AON | 51 | MECH |
| 2 | Block Diagram | 27 | PS: 5V | 52 | PTC |
| 3 | PCI Express | 28 | PS: PEXVDD | | |
| 4 | PCIE RC TERM | 29 | PS: FBVDDQ | | |
| 5 | MEMORY: GPU FB_AB | 30 | PS: FBVDDQ PH2 | | |
| 6 | MEMORY: FBA[31:0] | 31 | PS: NVVDD Controller | | |
| 7 | MEMORY: FBA[63:32] | 32 | PS: NVVDD Controller OVR3i | | |
| 8 | MEMORY: FBB[31:0] | 33 | PS: NVVDD Phase 1,2 | | |
| 9 | MEMORY: FBB[63:32] | 34 | PS: NVVDD Phase 3,4 | | |
| 10 | MEMORY: GPU FB_CD | 35 | PS: NVVDD Phase 5,6 | | |
| 11 | MEMORY: FBC[31:0] | 36 | PS: Input Power Balancing Switcher | | |
| 12 | MEMORY: FBC[63:32] | 37 | PS: Input, Filtering, and Monitoring | | |
| 13 | MEMORY: FBD[31:0] | 38 | PS: STEERING, UPB & HOT-UNPLUG | | |
| 14 | MEMORY: FBD[63:32] | 39 | PS: Type-C BuckBoost | | |
| 15 | GPU PWR & GND | 40 | PD PPC | | |
| 16 | GPU Decoupling | 41 | PS: 12V & 3V3_A SWITCHER | | |
| 17 | GPU Decoupling2 | 42 | SEQ: 5V, 1V8, NV3V3 ENABLE | | |
| 18 | IO: IFPAB DVI-D-DL | 43 | SEQ: NV, PEX, FB ENABLE | | |
| 19 | IO: IFPE DP | 44 | SEQ: VOLTAGE MONITOR | | |
| 20 | IO: IFPF USBC | 45 | SEQ: DISCHARGE | | |
| 21 | IO: IFPC HDMI/DP | 46 | SEQ: MISC | | |
| 22 | IO: IFPD DP | 47 | LOGO LED | | |
| 23 | IO: NVHS Interface and Frame Lock | 48 | LED DRIVER & BOOST | | |
| 24 | MISC1: Thermal, JTAG, GPIO,STEREO | 49 | DUAL FAN | | |
| 25 | MISC2: ROM, XTAL,STRAPS | 50 | PS: Pre-filter | | |





| | | | | | |
|--------|---------------------------|--|-------------------|---|-------|
| Title | | | Table of Contents | | |
| Size | Module Name: | | | | Rev |
| Custom | | | | | A |
| Date: | Friday, November 16, 2018 | | Sheet | 1 | of 50 |



Block Diagram

| | | | |
|---------------|---------------------------|-------|---------|
| Title | | | |
| Block Diagram | | | |
| Size | Module Name: | | Rev |
| Custom | | | A |
| Date: | Friday, November 16, 2018 | Sheet | 2 of 50 |








PCIE RC TERM




| | | | |
|-----------------------|---------------------------|-------|----------|
| | | | |
| Title PCIE RC TERM | | | |
| Size Custom | Module Name: | | Rev A |
| Date: | Friday, November 16, 2018 | Sheet | 4 of 50 |










MEMORY: FBC(63..32)

| | | | |
|---------------------------------|---------------------|--------------|----------|
| | Title | | |
| | MEMORY: FBC(63..32) | | |
| | Size | Module Name: | Rev |
| | Custom | | A |
| Date: Friday, November 16, 2018 | | Sheet | 12 of 50 |




MEMORY: FBD[31:0]


VREFC IS NOT USED IN
x16 CONFIGURATION
1K OHM PULL-DOWN IS
IN PLACE OF THE 1.33K
FOR R62



| | | |
|-------------------|---------------------------|----------------|
| | | |
| Title | | |
| MEMORY: FBD[31.0] | | |
| Size | Module Name: | Rev |
| Custom | | A |
| Date: | Friday, November 16, 2018 | Sheet 13 of 50 |




FBVDDQ



Under GPU





1V8_AON




| Title | | |
|---------------------------------|--------------|-----|
| GPU Decoupling | | |
| Size | Module Name: | Rev |
| Custom | | A |
| Date: Friday, November 16, 2018 | | |
| Sheet 16 of 50 | | |


NVDD




GPU Decoupling2

| | | | |
|-------|---------------------------|-----------------|----------|
| File | | GPU Decoupling2 | |
| Size | Module Name: | Rev A | |
| Date: | Friday, November 16, 2018 | Sheet | 17 of 50 |






| | | | |
|-------|---------------------------|--------------|-------------|
| Title | | | IO: IFPE DP |
| Size | Custom | Module Name: | Rev A |
| Date: | Friday, November 16, 2018 | Sheet | 19 of 50 |



IO: IFPF USB-C

| | | | |
|-------|---------------------------|----------------|----------|
| Title | | IO: IFPF USB-C | |
| Size | Custom | Module Name: | Rev A |
| Date: | Friday, November 16, 2018 | Sheet | 20 of 50 |



MISC1: Thermal, JTAG, GPIO, STEREO



| | | |
|---|--------------|--------|
| | | |
| Title: MISC1: Thermal, JTAG, GPIO, STEREO | | |
| Size: Custom | Module Name: | Rev: A |
| Date: Friday, November 16, 2018 | Sheet: 24 | of: 50 |

| STRAP2 | STRAP1 | STRAP0 | RAMCFG[4:0] |
|--------|--------|--------|-------------|
| L | L | L | 00000 |
| L | L | H | 00001 |
| L | H | L | 00010 |
| L | H | H | 00011 |
| H | H | L | 00110 |
| H | H | H | 00111 |
| L | L | M | 01000 |

| RAMCFG[4:0] | DENSITY | WIDTH | VENDOR | DIE |
|-------------|---------|---------|---------|-----|
| 00000 | 8Gb | 256-bit | Samsung | C |
| 00001 | 8Gb | 256-bit | Micron | A |
| 00010 | 8Gb | 256-bit | Hynix | M |
| 00011 | 8Gb | 256-bit | Samsung | C |
| 00100 | 8Gb | 256-bit | Micron | A |
| 00101 | 8Gb | 256-bit | Hynix | M |
| 00110 | 16Gb | 256-bit | Samsung | M |
| 00111 | | | | |

| ROM_SO | ROM_SI | ROM_SCLK | DUMMY[2:0].FS_OVERT | 1:ENABLE 0:DISABLE | DEFAULT |
|--------|--------|----------|---------------------|--------------------|---------|
| L | L | L | XXX1 | FS_OVERT ENABLE | |
| L | L | M | XXX0 | FS_OVERT DISABLE | |

| STRAP5 | STRAP4 | STRAP3 | SMB_ALT_ADDR | DEVID_SEL | PCIE_CFG | VGA_DEVICE |
|--------|--------|--------|--------------|-----------|----------|------------|
| M | H | H | 1 | 1 | 1 | 1 |
| M | H | L | 1 | 1 | 1 | 0 |
| M | L | H | 1 | 1 | 0 | 1 |
| M | L | L | 1 | 1 | 0 | 0 |
| L | H | M | 1 | 0 | 1 | 1 |
| L | M | H | 1 | 0 | 1 | 0 |
| L | M | L | 1 | 0 | 0 | 1 |
| L | L | M | 1 | 0 | 0 | 0 |
| H | H | H | 0 | 1 | 1 | 1 |
| H | H | L | 0 | 1 | 1 | 0 |
| H | L | H | 0 | 1 | 0 | 1 |
| H | L | L | 0 | 1 | 0 | 0 |
| L | H | H | 0 | 0 | 1 | 1 |
| L | H | L | 0 | 0 | 1 | 0 |
| L | L | H | 0 | 0 | 0 | 1 DEFAULT |
| L | L | L | 0 | 0 | 0 | 0 |






H=High :Tied to 1.8V
M=Middle:Tied to 0.9V
L=Low :Tied to 0V

1:SMB_ALT_ADDR ENABLE
0:SMB_ALT_ADDR DISABLE

1:DEVID_SEL REBRAND
0:DEVID_SEL ORIGINAL

1:PCIE_CFG LOW POWER
0:PCIE_CFG HIGH POWER

1:VGA_DEVICE ENABLE
0:VGA_DEVICE DISABLE




| XTALOUTBUFF | | |
|-------------|---------|-----------------|
| 1.8V | 0.9V | 0V |
| 85% PWM | 33% PWM | DISABLED (100%) |

MISC2: ROM, XTAL, STRAPS




| File | | |
|---------------------------------|-------------|----------------|
| MISC2: ROM, XTAL, STRAPS | | |
| Size | Module Name | Rev |
| Custom | | A |
| Date: Friday, November 16, 2018 | | Sheet 25 of 50 |



PS: 1V8_PLL, 1V8_AON




| | | | |
|----------------------|---------------------------|-------|----------|
| | | | |
| Title | | | |
| PS: 1V8_PLL, 1V8_AON | | | |
| Size Custom | Module Name: | | Rev / |
| Date: | Friday, November 16, 2018 | Sheet | 26 of 50 |



| | | |
|--------|--------------|---------------------------|
| Title | | PS: 5V |
| Size | Module Name: | Rev |
| Custom | | A |
| Date: | | Friday, November 16, 2018 |
| Sheet | | 27 of 50 |


PEX Switcher





PS: PEXVDC



| | | | |
|---------------------|---------------------------|-------|----------|
| | | | |
| Title PS: PEXVDD | | | |
| Size Custom | Module Name: | | Rev A |
| Date: | Friday, November 16, 2018 | Sheet | 28 of 50 |









PS: NVVDD Controller




| | | |
|-------|---------------------------|----------------------|
| File | | PS: NVVDD Controller |
| Size | Module Name: | Rev A |
| Date: | Friday, November 16, 2018 | Sheet 31 of 50 |



PS: NVVDD Controller OVR3i




| | | |
|----------------------------|---------------------------|----------------|
| Title | | |
| PS: NVVDD Controller OVR3i | | |
| Size | Module Name: | Rev |
| Custom | | A |
| Date: | Friday, November 16, 2018 | Sheet 32 of 50 |



| | | | |
|---------------------------------|--------------|-------|-------|
| Title | | | |
| PS: NVVDD Phase 1.2 | | | |
| Size Custom | Module Name: | | Rev A |
| Date: Friday, November 16, 2018 | Sheet | 33 of | 50 |



| | | | |
|---------------------|---------------------------|----------------|-------|
| Title | | | |
| PS: NVVDD Phase 3,4 | | | |
| Size Custom | Module Name: | | Rev A |
| Date: | Friday, November 16, 2018 | Sheet 34 of 50 | |




PS: NVVDD Phase 5,6

| | | | |
|-------|---------------------------|--------------|---------------------|
| Title | | | PS: NVVDD Phase 5,6 |
| Size | Custom | Module Name: | |
| Date: | Friday, November 16, 2018 | Sheet | 36 of 50 |
| | | Rev | A |



| | | |
|------------------------------------|---------------------------|----------------|
| Title | | |
| PS: Input Power Balancing Switcher | | |
| Size | Module Name: | Rev |
| Custom | | A |
| Date: | Friday, November 16, 2018 | Sheet 36 of 50 |




PS: Input, Filtering, and Monitoring



| | | |
|---|---------------------------|----------------|
| | | |
| Title PS: Input, Filtering, and Monitoring | | |
| Size Custom | Module Name: | Rev A |
| Date: | Friday, November 16, 2018 | Sheet 37 of 50 |


PEX Input Present 1

POWER CONNECTOR HOT-UNPLUG DETECT




12V CURRENT STEERING (UNDER POWER BOOT):

GUIDES CURRENT FROM PEX EDGE TO PEX 6 PIN INPUT AREA



PEX Input - Power Level/PSI* Control



PS: STEERING, UPB & HOT-UNPLUG

| | | |
|--------|--------------|--------------------------------|
| Title | | PS: STEERING, UPB & HOT-UNPLUG |
| Size | Module Name: | Rev A |
| Custom | Date: | Friday, November 16, 2018 |
| Sheet | | 38 of 50 |



| | | |
|----------------------|---------------------------|----------|
| Title | | |
| PS: Type-C BuckBoost | | |
| Size | Module Name: | Rev |
| Custom | | A |
| Date: | Friday, November 16, 2018 | |
| | Sheet | 39 of 50 |



| | | |
|--------|---------------------------|----------|
| Title | | |
| PD PPC | | |
| Size | Module Name: | Rev |
| Custom | | A |
| Date: | Friday, November 16, 2018 | |
| | Sheet | 40 of 50 |




| | | |
|--------------------------|---------------------------|----------|
| File | | |
| PS: 12V & 3V3_A SWITCHER | | |
| Size | Module Name: | Rev |
| Custom | | A |
| Date: | Friday, November 16, 2018 | |
| | Sheet | 41 of 60 |

SEQ: 5V, 1V8, NV3V3 ENABLE




| | | | |
|----------------------------|---------------------------|-------|----------|
| Title | | | |
| SEQ: 5V, 1V8, NV3V3 ENABLE | | | |
| Size Custom | Module Name: | | Rev A |
| Date: | Friday, November 16, 2018 | Sheet | 42 of 50 |



SEQ: NV, PEX, FB ENABLE




| | | | | | |
|----------------|---------------------------|--|-------------------------|----|----------|
| Title | | | SEQ: NV, PEX, FB ENABLE | | |
| Size Custom | Module Name: | | | | Rev A |
| Date: | Friday, November 16, 2018 | | Sheet | 43 | of 50 |



| OPTIONS | PEX3V3_SENSE | PEX12V_SENSE | OTHER_12V_SENSE |
|-----------------------------|-----------------|-----------------|-----------------|
| Use Pre-Filter | Pre-Filter | Pre-Filter | Pre-Filter |
| Use INA3221 | Voltage_Monitor | INA3221 | INA3221 |
| NO INA3221 NO Pre-Filter | Voltage_Monitor | Voltage_Monitor | N/A |


| Signal | Direction |
|--------|-----------|
|--------|-----------|



SEQ: DISCHARGE



| | | | |
|----------------|---------------------------|-------|----------|
| | | | |
| Title | | | |
| SEQ: DISCHARGE | | | |
| Size | Module Name: | | Rev A |
| Custom | | | |
| Date: | Friday, November 16, 2018 | Sheet | 45 of 50 |




SEQ MISC



| | | |
|--------|---------------------------|----------------|
| Title | | SEQ MISC |
| Size | Module Name: | Rev A |
| Custom | | |
| Date: | Friday, November 16, 2018 | Sheet 46 of 50 |




| | | | | | | | |
|---|---|---|---|---|---|---|---|
| A | B | C | D | E | F | G | H |
|---|---|---|---|---|---|---|---|





| MODE PIN STATUS | MULTIPLEXER OPERATION |
|---------------------|-----------------------|
| LOW | DEVICE A |
| TRI-STATE(FLOATING) | STAND-ALONE |
| HIGH | DEVICE B |

| ENABLE PIN STATUS | MULTIPLEXER OPERATION |
|---------------------|-----------------------|
| LOW | FULLY FUNCTIONAL |
| TRI-STATE(FLOATING) | LIMITED FUNCTION |
| HIGH | STANDBY |



Brackets:



BACK STIFFENER:



| | | |
|--------|---------------------------|----------------|
| Title | | MECH |
| Size | Module Name: | Rev A |
| Custom | | |
| Date: | Friday, November 16, 2018 | Sheet 49 of 50 |

PTC

| | |
|---------------------------------|--------------------|
| | |
| Title: PTC | |
| Size: Custom | Module Name: Nov A |
| Date: Friday, November 16, 2018 | Sheet: 50 of 50 |