PG611 A00 12GB GDDR5X, 384b, 256Mx32 TALL DVI-D + DP + DP + HDMI/DP + DP TABLE OF CONTENTS Page Description Page Description Table of Contents MIOA/B INTERFACE & FRAME LOCK **BLOCK DIAGRAM** 27 MISC: FAN, THERMAL, JTAG, GPIO, STEREO 3 PCI EXPRESS 28 MISC: ROM, STRAPS MEMORY: GPU PARTITION A/B 29 MISC: XTAL, PLL PS: 5V, PEXVDD MEMORY: FBA PARTITION[31:0] 30 PS: 1V8 Rails MEMORY: FBA PARTITION[63:32] 31 MEMORY: FBB PARTITION[31:0] 32 PS: FBVDDQ MEMORY: FBB PARTITION[63:31] PS: NVVDD Controller\_OVR8 MEMORY: GPU PARTITION C/D 34 PS: NVVDD Controller\_PWR-MODULE 10 MEMORY: FBC PARTITION[31:0] 35 PS: NVVDD Phase 1, 2

PS: NVVDD Phase 3, 4 MEMORY: FBC PARTITION[63:32] 36 11 12 MEMORY: FBD PARTITION[31:0] 37 PS: NVVDD Phase 5 13 MEMORY: FBD PARTITION[63:32] 38 PS: NVVDD Phase 6, 7 MEMORY: GPU PARTITION E/F 14 39 PS: Dynamic power balance phase MEMORY: FBE PARTITION[31:0] PS: Dynamic power balance logic 15 16 MEMORY: FBE PARTITION[63:32] 41 PS: Input, filtering, and Monitoring MEMORY: FBF PARTITION[31:0] PS: Current Sterring, Hot Unplug 18 MEMORY: FBF PARTITION[63:32] 43 PS: NVVDD ENABLE GPU PWR AND GND PS: GC6 MISC 19 20 GPU DECOUPLING 45 GEFORCE LED AND SLI LED PS: NV3V3, NV12V 21 IFPAB DVI-D-DL 46 47 PS: MCU 22 IFPE DP IFPF DP MECH 23 48 24 IFPC HDMI/DP VR Thermal Protection 25 IFPD DP

































































































