

P1041-B02

GF114, 768/1024MB 1536MB/2048MB, GDDR5 192b/256b 32M/64Mx32
DVI -I -DL, DVI -I -DL/DP, mHDMI

TABLE OF CONTENTS


Page	Descripti on
1	Table of Contents
2	Block Diagram
3	PCI Express
4	GPU Partition A/B
5	FBA Partition 31..0
6	FBA Partition 63..32
7	FBB Partition 31..0
8	FBB Partition 63..32
9	GPU Partition C/D
10	FBC Partition 31..0
11	FBC Partition 63..32
12	FBD Partition 31..0
13	FBD Partition 63..32
14	FB Net Properties
15	GPU PWR and GND
16	GPU Decoupling
17	Blank
18	DACA (South)
19	DACB (Mi d)
20	I FPAB DVI -DL (South)
21	I FPEF DVI -DL (Mi d)
22	I FPEF DP (Mi d)
23	I FPC mHDMI (North)
24	Mul ti -use I O (MI O) Interface
25	Mi sc: Fan, Thermal , JTAG, GPIO

Page	Descripti on
26	Mi sc: ROM, HDCP, XTAL, Straps
27	PS: 5V, PEX_VDD
28	PS: FBVDD/Q
29	PS: NVVDD Controller
30	PS: NVVDD Phase 1-2
31	PS: NVVDD Phase 3
32	PS: Inputs, Shutdown
33	PS: IFP, Shutdown
34	Mechani cal : Bracket/Thermal Soluti on


sku	VARI ANT	NVP N	ASSEMBLY
8	BASE	600-11041-BASE-400	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
1	SKU0050	600-11041-0050-400	GF114-325, 1024MB, GDDR5 256b 32Mx32, DVI -I -DL, DVI -I -DL, mHDMI
2	SKU0060	600-11041-0060-400	GF114-300-KB, 1024MB, GDDR5 192b 64Mx32 & 32Mx32, DVI -I -DL, DVI -I -DL, mHDMI
3	SKU0061	600-11041-0061-400	GF114-300-KA, 768MB, GDDR5 192b 32Mx32, DVI -I -DL, DVI -I -DL, mHDMI
4	SKU0070	600-11041-0070-400	GF114-225, 1024MB, GDDR5 256b 32Mx32, DVI -I -DL, DVI -I -DL, mHDMI
5	SKU0075	600-11041-0075-400	GF114-200-KB, 1024MB, GDDR5 192b 64Mx32, & 32Mx32, DVI -I DL, DVI -I -DL, mHDMI
6	<UNDEFI NED>	<UNDEFI NED>	<UNDEFI NED>
7	<UNDEFI NED>	<UNDEFI NED>	<UNDEFI NED>
8	<UNDEFI NED>	<UNDEFI NED>	<UNDEFI NED>
9	<UNDEFI NED>	<UNDEFI NED>	<UNDEFI NED>
10	<UNDEFI NED>	<UNDEFI NED>	<UNDEFI NED>
11	<UNDEFI NED>	<UNDEFI NED>	<UNDEFI NED>
12	<UNDEFI NED>	<UNDEFI NED>	<UNDEFI NED>
13	<UNDEFI NED>	<UNDEFI NED>	<UNDEFI NED>
14	<UNDEFI NED>	<UNDEFI NED>	<UNDEFI NED>
15	<UNDEFI NED>	<UNDEFI NED>	<UNDEFI NED>

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


NV I D I A CORPORATION
2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



NV_PN	600-11041-0075-400		
PCB REV	P1041-B02	PAGE	1 OF 34
BOM REV	A	DATE	29-JUN-2011



Page3: PCI Express



PEX NET RULES

NET		NV_CRI TI CAL	NV_I MPEDANCE	DI FFPAI R
PEX_REFCLK	1	90DI FF	PEX_REFCLK	001
PEX_REFCLK*	1	90DI FF	PEX_REFCLK	001
PEX_TX00	1	90DI FF	PEX_TX00	001
PEX_TX00*	1	90DI FF	PEX_TX00	001
PEX_TX01	1	90DI FF	PEX_TX01	001
PEX_TX01*	1	90DI FF	PEX_TX01	001
PEX_TX02	1	90DI FF	PEX_TX02	001
PEX_TX02*	1	90DI FF	PEX_TX02	001
PEX_TX03	1	90DI FF	PEX_TX03	001
PEX_TX03*	1	90DI FF	PEX_TX03	001
PEX_TX04	1	90DI FF	PEX_TX04	001
PEX_TX04*	1	90DI FF	PEX_TX04	001
PEX_TX05	1	90DI FF	PEX_TX05	001
PEX_TX05*	1	90DI FF	PEX_TX05	001
PEX_TX06	1	90DI FF	PEX_TX06	001
PEX_TX06*	1	90DI FF	PEX_TX06	001
PEX_TX07	1	90DI FF	PEX_TX07	001
PEX_TX07*	1	90DI FF	PEX_TX07	001
PEX_TX08	1	90DI FF	PEX_TX08	001
PEX_TX08*	1	90DI FF	PEX_TX08	001
PEX_TX09	1	90DI FF	PEX_TX09	001
PEX_TX09*	1	90DI FF	PEX_TX09	001
PEX_TX10	1	90DI FF	PEX_TX10	001
PEX_TX10*	1	90DI FF	PEX_TX10	001
PEX_TX11	1	90DI FF	PEX_TX11	001
PEX_TX11*	1	90DI FF	PEX_TX11	001
PEX_TX12	1	90DI FF	PEX_TX12	001
PEX_TX12*	1	90DI FF	PEX_TX12	001
PEX_TX13	1	90DI FF	PEX_TX13	001
PEX_TX13*	1	90DI FF	PEX_TX13	001
PEX_TX14	1	90DI FF	PEX_TX14	001
PEX_TX14*	1	90DI FF	PEX_TX14	001
PEX_TX15	1	90DI FF	PEX_TX15	001
PEX_TX15*	1	90DI FF	PEX_TX15	001
PEX_RX0	1	90DI FF	PEX_RX0	001
PEX_RX0*	1	90DI FF	PEX_RX0	001
PEX_RX1	1	90DI FF	PEX_RX1	001
PEX_RX1*	1	90DI FF	PEX_RX1	001
PEX_RX2	1	90DI FF	PEX_RX2	001
PEX_RX2*	1	90DI FF	PEX_RX2	001
PEX_RX3	1	90DI FF	PEX_RX3	001
PEX_RX3*	1	90DI FF	PEX_RX3	001
PEX_RX4	1	90DI FF	PEX_RX4	001
PEX_RX4*	1	90DI FF	PEX_RX4	001
PEX_RX5	1	90DI FF	PEX_RX5	001
PEX_RX5*	1	90DI FF	PEX_RX5	001
PEX_RX6	1	90DI FF	PEX_RX6	001
PEX_RX6*	1	90DI FF	PEX_RX6	001
PEX_RX7	1	90DI FF	PEX_RX7	001
PEX_RX7*	1	90DI FF	PEX_RX7	001
PEX_RX8	1	90DI FF	PEX_RX8	001
PEX_RX8*	1	90DI FF	PEX_RX8	001
PEX_RX9	1	90DI FF	PEX_RX9	001
PEX_RX9*	1	90DI FF	PEX_RX9	001
PEX_RX10	1	90DI FF	PEX_RX10	001
PEX_RX10*	1	90DI FF	PEX_RX10	001
PEX_RX11	1	90DI FF	PEX_RX11	001
PEX_RX11*	1	90DI FF	PEX_RX11	001
PEX_RX12	1	90DI FF	PEX_RX12	001
PEX_RX12*	1	90DI FF	PEX_RX12	001
PEX_RX13	1	90DI FF	PEX_RX13	001
PEX_RX13*	1	90DI FF	PEX_RX13	001
PEX_RX14	1	90DI FF	PEX_RX14	001
PEX_RX14*	1	90DI FF	PEX_RX14	001
PEX_RX15	1	90DI FF	PEX_RX15	001
PEX_RX15*	1	90DI FF	PEX_RX15	001
PEX_TX0	1	90DI FF	PEX_TX0	001
PEX_TX0*	1	90DI FF	PEX_TX0	001
PEX_TX1	1	90DI FF	PEX_TX1	001
PEX_TX1*	1	90DI FF	PEX_TX1	001
PEX_TX2	1	90DI FF	PEX_TX2	001
PEX_TX2*	1	90DI FF	PEX_TX2	001
PEX_TX3	1	90DI FF	PEX_TX3	001
PEX_TX3*	1	90DI FF	PEX_TX3	001
PEX_TX4	1	90DI FF	PEX_TX4	001
PEX_TX4*	1	90DI FF	PEX_TX4	001
PEX_TX5	1	90DI FF	PEX_TX5	001
PEX_TX5*	1	90DI FF	PEX_TX5	001
PEX_TX6	1	90DI FF	PEX_TX6	001
PEX_TX6*	1	90DI FF	PEX_TX6	001
PEX_TX7	1	90DI FF	PEX_TX7	001
PEX_TX7*	1	90DI FF	PEX_TX7	001
PEX_TX8	1	90DI FF	PEX_TX8	001
PEX_TX8*	1	90DI FF	PEX_TX8	001
PEX_TX9	1	90DI FF	PEX_TX9	001
PEX_TX9*	1	90DI FF	PEX_TX9	001
PEX_TX10	1	90DI FF	PEX_TX10	001
PEX_TX10*	1	90DI FF	PEX_TX10	001
PEX_TX11	1	90DI FF	PEX_TX11	001
PEX_TX11*	1	90DI FF	PEX_TX11	001
PEX_TX12	1	90DI FF	PEX_TX12	001
PEX_TX12*	1	90DI FF	PEX_TX12	001
PEX_TX13	1	90DI FF	PEX_TX13	001
PEX_TX13*	1	90DI FF	PEX_TX13	001
PEX_TX14	1	90DI FF	PEX_TX14	001
PEX_TX14*	1	90DI FF	PEX_TX14	001
PEX_TX15	1	90DI FF	PEX_TX15	001
PEX_TX15*	1	90DI FF	PEX_TX15	001
PEX_PLL_CLK_OUT	1	90DI FF	PEX_PLL_CLK_OUT	001
PEX_PLL_CLK_OUT*	1	90DI FF	PEX_PLL_CLK_OUT	001
PEX_RST*	1	50OHM		001
PRSENT*				001
PEX_TRST*				001
PEX_TCLK				001
PEX_TDI				001
PEX_TDO				001
PEX_TMS				001
JTAG_TCLK				001
JTAG_TMS				001
JTAG_TDI				001
JTAG_TDO				001
JTAG_TRST*				001
NET		VOLTAGE	MAX_CURRENT	MI_N_WI DTH
12V0	12V NV_SOURCE_POWER_NET	12V	5. 5A	24MI L
3V30	3V3 NV_SOURCE_POWER_NET	3. 3V	3. 0A	20MI L
GND	GND NV_SOURCE_POWER_NET	0V	8. 5A	16MI L
	PEX_PLLVDD	1. 05V	0. 16A	12MI L

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA CA 95050 USA


SANTA CLARA, CA 95050, USA				
100	110	11	0075	100

NV_PN	600-11041-00/5-400
-------	--------------------

PCB REV	P1041-B02	PAGE	3 OF 34
---------	-----------	------	---------







BOM REV	A	DATE	29-JUN-2011
---------	---	------	-------------

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.



GDDR5 CMD Mapping		
CMD	0..31	32..63
CMD0	CAS*	
CMD1	CKE*	
CMD2	RST*	
CMD3	RAS*	
CMD4	A1_A9	
CMD5	A0_A10	
CMD6	A12_RFU	
CMD7	AB1*	
CMD8	A6_A11	
CMD9	A7_A8	
CMD10	WE*	
CMD11	A5_BA1	
CMD12	A4_BA2	
CMD13	A2_BA0	
CMD14	A3_BA3	
CMD15	CS*	
CMD16	CAS*	
CMD17	CKE*	
CMD18	RST*	
CMD19	RAS*	
CMD20	A1_A9	
CMD21	A0_A10	
CMD22	A12_RFU	
CMD23	AB1*	
CMD24	A6_A11	
CMD25	A7_A8	
CMD26	WE*	
CMD27	A5_BA1	
CMD28	A4_BA2	
CMD29	A2_BA0	
CMD30	A3_BA3	
CMD31	CS*	

** Vref switching options:
- internal Vref should be POR for VrefD



SAMSUNG & HYNIX
VREF = 1.59 * [1.33K/(549+1.33K)] = 1.13V
NON-DVS
VREF = 1.59 * [(1.33K||931)/((1.33K||931)+549)] = 0.79V
DVS
VREF = 1.35 * [(1.33K||931)/((1.33K||931)+549)] = 0.67V




ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY
PAGE DETAIL	FBA Parti ti on 31.. 0

NVIDIA CORPORATION	
2701 SAN TOMAS EXPRESSWAY	
SANTA CLARA, CA 95050, USA	
NV_PN	600-11041-0075-400
PCB REV	P1041-B02
BOM REV	A
PAGE	5 OF 34
DATE	29-JUN-2011

GDDR5 CMD Mapping		
CMD	0...31	32...63
CMD0	CAS*	
CMD1	CKE*	
CMD2	RST*	
CMD3	RAS*	
CMD4	A1, A9	
CMD5	A0, A10	
CMD6	A12, RFU	
CMD7	AB1 *	
CMD8	A6, A11	
CMD9	A7, A8	
CMD10	WE*	
CMD11	A5, BA1	
CMD12	A4, BA2	
CMD13	A2, BA0	
CMD14	A3, BA3	
CMD15	CS*	
CMD16		CAS*
CMD17		CKE*
CMD18		RST*
CMD19		RAS*
CMD20		A1, A9
CMD21		A0, A10
CMD22		A12, RFU
CMD23		AB1 *
CMD24		A6, A11
CMD25		A7, A8
CMD26		WE*
CMD27		A5, BA1
CMD28		A4, BA2
CMD29		A2, BA0
CMD30		A3, BA3
CMD31		CS*

- ** Vref swi tching options:
 - internal Vref should be POR for VrefD







ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY
PAGE DETAIL	FBA Partition 63..32

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

GDOR5 CMD Mapping		
CMD	0...31	32...63
CMD0	CAS*	
CMD1	CKE*	
CMD2	RST*	
CMD3	RAS*	
CMD4	A1_A9	
CMD5	A0_A10	
CMD6	A12_RFU	
CMD7	AB1*	
CMD8	A6_A11	
CMD9	A7_A8	
CMD10	WE*	
CMD11	AS_A51	
CMD12	A4_BA2	
CMD13	A2_BA0	
CMD14	A3_BA3	
CMD15	CS*	
CMD16		CAS*
CMD17		CKE*
CMD18		RST*
CMD19		RAS*
CMD20		A1_A9
CMD21		A0_A10
CMD22		A12_RFU
CMD23		AB1*
CMD24		A6_A11
CMD25		A7_A8
CMD26		WE*
CMD27		AS_A51
CMD28		A4_BA2
CMD29		A2_BA0
CMD30		A3_BA3
CMD31		CS*

- ** Vref swi tching options:
 - internal Vref should be POR for VrefD



SAMSUNG & HYNIX

$V_{REF} = 1.59 * [1.33K / (549 + 1.33K)] = 1.13V$

NON-DVS






$V_{REF} = 1.59 * [(1.33K || 931) / ((1.33K || 931) + 549)] = 0.79V$

DVS

$V_{REF} = 1.35 * [(1.33K || 931) / ((1.33K || 931) + 549)] = 0.67V$

GDDR5 CMD Mapping		
CMD		32..63
CMD0	CAS*	
CMD1	CKE*	
CMD2	RST*	
CMD3	RAS*	
CMD4	A1_A9	
CMD5	A0_A10	
CMD6	A12_RFU	
CMD7	AB1*	
CMD8	A6_A11	
CMD9	A7_A8	
CMD10	WE*	
CMD11	AS_BA1	
CMD12	A4_BA2	
CMD13	A2_BA0	
CMD14	A3_BA3	
CMD15	CS*	
CMD16		CAS*
CMD17		CKE*
CMD18		RST*
CMD19		RAS*
CMD20		A1_A9
CMD21		A0_A10
CMD22		A12_RFU
CMD23		AB1*
CMD24		A6_A11
CMD25		A7_A8
CMD26		WE*
CMD27		AS_BA1
CMD28		A4_BA2
CMD29		A2_BA0
CMD30		A3_BA3
CMD31		CS*

- ** Vref switching options:
 - internal Vref should be POR for VrefD



ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY
PAGE DETAIL	FBB Partition 63..32

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION


2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA

NV_PN	600-11041-0075-400
-------	--------------------




PCB REV	P1041-B02	PAGE	8 OF 34
---------	-----------	------	---------

PCB REV	P1041-B02	PAGE	8 of 34
BOM REV	A	DATE	29-JUN-2011



GDdRS CMD Mappi ng		
CMD	0_31	32_63
CMD0	CAS*	
CMD1	CKE*	
CMD2	RST*	
CMD3	RAS*	
CMD4	A1_ A9	
CMD5	A0_ A10	
CMD6	A12_ RFU	
CMD7	AB1 *	
CMD8	A6_ A11	
CMD9	A7_ A8	
CMD10	WE*	
CMD11	A5_ BA1	
CMD12	A4_ BA2	
CMD13	A2_ BA0	
CMD14	A3_ BA3	
CMD15	CS*	
CMD16		CAS*
CMD17		CKE*
CMD18		RST*
CMD19		RAS*
CMD20		A1_ A9
CMD21		A0_ A10
CMD22		A12_ RFU
CMD23		AB1 *
CMD24		A6_ A11
CMD25		A7_ A8
CMD26		WE*
CMD27		A5_ BA1
CMD28		A4_ BA2
CMD29		A2_ BA0
CMD30		A3_ BA3
CMD31		CS*



** Vref swi tching options:
- internal Vref should be POR for VrefD



SAMSUNG & HYNIX
VREF = 1.59 * [1.33K/(549+1.33K)] = 1.13V
NON-DVS
VREF = 1.59 * [(1.33K|931)/((1.33K|931)+549)] = 0.79V
DVS
VREF = 1.35 * [(1.33K|931)/((1.33K|931)+549)] = 0.67V






GDDR5 CMD Mapping			
CMD	0..31	32..63	
CMD0	CAS*		
CMD1	CKE*		
CMD2	RST*		
CMD3	RAS*		
CMD4	A1_A9		
CMD5	A0_A10		
CMD6	A12_RFU		
CMD7	AB1*		
CMD8	A6_A11		
CMD9	A7_A8		
CMD10	WE*		
CMD11	A5_BA1		
CMD12	A4_BA2		
CMD13	A2_BA0		
CMD14	A3_BA3		
CMD15	CS*		
CMD16		CAS*	
CMD17		CKE*	
CMD18		RST*	
CMD19		RAS*	
CMD20		A1_A9	
CMD21		A0_A10	
CMD22		A12_RFU	
CMD23		AB1*	
CMD24		A6_A11	
CMD25		A7_A8	
CMD26		WE*	
CMD27		A5_BA1	
CMD28		A4_BA2	
CMD29		A2_BA0	
CMD30		A3_BA3	
CMD31		CS*	

** Vref switching options:
- Internal Vref should be POR for VrefD



GDDR5 CMD Mapping		
CMD	0..31	32..63
CMD0	CAS*	
CMD1	CKE*	
CMD2	RST*	
CMD3	RAS*	
CMD4	A1_A9	
CMD5	A0_A10	
CMD6	A12_RFU	
CMD7	AB1*	
CMD8	A6_A11	
CMD9	A7_A8	
CMD10	WE*	
CMD11	A5_BA1	
CMD12	A4_BA2	
CMD13	A2_BA0	
CMD14	A3_BA3	
CMD15	CS*	
CMD16	CAS*	
CMD17	CKE*	
CMD18	RST*	
CMD19	RAS*	
CMD20	A1_A9	
CMD21	A0_A10	
CMD22	A12_RFU	
CMD23	AB1*	
CMD24	A6_A11	
CMD25	A7_A8	
CMD26	WE*	
CMD27	A5_BA1	
CMD28	A4_BA2	
CMD29	A2_BA0	
CMD30	A3_BA3	
CMD31	CS*	






** Vref switching options:
- internal Vref should be POR for VrefD



SAMSUNG & HYNIX
VREF = 1.59 * [(1.33K||931)/(1.33K||931)+549)] = 0.79V
NON-DVS
VREF = 1.59 * [(1.33K||931)/(1.33K||931)+549)] = 0.79V
DVS
VREF = 1.35 * [(1.33K||931)/(1.33K||931)+549)] = 0.67V

GDDR5 CMD Mapping			
CMD	0..31	32..63	
CMD0	CAS*		
CMD1	CKE*		
CMD2	RST*		
CMD3	RAS*		
CMD4	A1_A9		
CMD5	A0_A10		
CMD6	A12_RFU		
CMD7	AB1*		
CMD8	A6_A11		
CMD9	A7_A8		
CMD10	WE*		
CMD11	A5_BA1		
CMD12	A4_BA2		
CMD13	A2_BA0		
CMD14	A3_BA3		
CMD15	CS*		
CMD16	CAS*		
CMD17	CKE*		
CMD18	RST*		
CMD19	RAS*		
CMD20	A1_A9		
CMD21	A0_A10		
CMD22	A12_RFU		
CMD23	AB1*		
CMD24	A6_A11		
CMD25	A7_A8		
CMD26	WE*		
CMD27	A5_BA1		
CMD28	A4_BA2		
CMD29	A2_BA0		
CMD30	A3_BA3		
CMD31	CS*		


** Vref swi tching options:
- Internal Vref should be POR for VrefD



NET RULES for FrameBuffer A/B				
	NET	NV_CRITICAL	NV_IMPEDANCE	DIFFPAIR
5< 4>	FBA_CLK0	1	80DIF	FBA_CLK0
5< 4>	FBA_CLK0*	1	80DIF	FBA_CLK0
6< 4>	FBA_CLK1	1	80DIF	FBA_CLK1
6< 4>	FBA_CLK1*	1	80DIF	FBA_CLK1
7< 4>	FBB_WCK01	1	80DIF	FBB_WCK01
7< 4>	FBB_WCK01*	1	80DIF	FBB_WCK01
7< 4>	FBB_WCK23	1	80DIF	FBB_WCK23
7< 4>	FBB_WCK23*	1	80DIF	FBB_WCK23
8< 4>	FBB_WCK45	1	80DIF	FBB_WCK45
8< 4>	FBB_WCK45*	1	80DIF	FBB_WCK45
8< 4>	FBB_WCK67	1	80DIF	FBB_WCK67
8< 4>	FBB_WCK67*	1	80DIF	FBB_WCK67
6< 5< 4>	FBA_CMD<31..0>	1	450HM	
6< 5< 4>	FBA_EDC<7..0>	1	450HM	
6< 5< 4<	FBA_DBI<7..0>	1	450HM	
6<> 5<> 4<>	FBA_D<63..0>	1	450HM	
	NET	NV_CRITICAL	NV_IMPEDANCE	DIFFPAIR
7< 4>	FBB_CLK0	1	80DIF	FBB_CLK0
7< 4>	FBB_CLK0*	1	80DIF	FBB_CLK0
8< 4>	FBB_CLK1	1	80DIF	FBB_CLK1
8< 4>	FBB_CLK1*	1	80DIF	FBB_CLK1
5< 4>	FBA_WCK01	1	80DIF	FBA_WCK01
5< 4>	FBA_WCK01*	1	80DIF	FBA_WCK01
5< 4>	FBA_WCK23	1	80DIF	FBA_WCK23
5< 4>	FBA_WCK23*	1	80DIF	FBA_WCK23
6< 4>	FBA_WCK45	1	80DIF	FBA_WCK45
6< 4>	FBA_WCK45*	1	80DIF	FBA_WCK45
6< 4>	FBA_WCK67	1	80DIF	FBA_WCK67
6< 4>	FBA_WCK67*	1	80DIF	FBA_WCK67
8< 7< 4>	FBB_CMD<31..0>	1	450HM	
8< 7< 4>	FBB_EDC<7..0>	1	450HM	
8< 7< 4<	FBB_DBI<7..0>	1	450HM	
8<> 7<> 4<>	FBB_D<63..0>	1	450HM	
	NET	VOLTAGE	MAX_CURRENT	MIN_WIDTH
6< 5>	FBA_VREFD	1.00V	0.02A	8MIL
6< 5>	FBA_VREFC	1.00V	0.02A	8MIL
8< 7>	FBB_VREFD	1.00V	0.02A	8MIL
8< 7>	FBB_VREFC	1.00V	0.02A	8MIL

NET RULES for FrameBuffer C/D				
	NET	NV_CRITICAL	NV_IMPEDANCE	DIFFPAIR
10< 9>	FBC_CLK0	1	80DIF	FBC_CLK0
10< 9>	FBC_CLK0*	1	80DIF	FBC_CLK0
11< 9>	FBC_CLK1	1	80DIF	FBC_CLK1
11< 9>	FBC_CLK1*	1	80DIF	FBC_CLK1
10< 9>	FBC_WCK01	1	80DIF	FBC_WCK01
10< 9>	FBC_WCK01*	1	80DIF	FBC_WCK01
10< 9>	FBC_WCK23	1	80DIF	FBC_WCK23
10< 9>	FBC_WCK23*	1	80DIF	FBC_WCK23
11< 9>	FBC_WCK45	1	80DIF	FBC_WCK45
11< 9>	FBC_WCK45*	1	80DIF	FBC_WCK45
11< 9>	FBC_WCK67	1	80DIF	FBC_WCK67
11< 9>	FBC_WCK67*	1	80DIF	FBC_WCK67
11< 10< 9>	FBC_CMD<31..0>	1	450HM	
11< 10< 9>	FBC_EDC<7..0>	1	450HM	
11< 10< 9>	FBC_DBI<7..0>	1	450HM	
11<> 10<> 9<>	FBC_D<63..0>	1	450HM	
	NET	NV_CRITICAL	NV_IMPEDANCE	DIFFPAIR
12< 9>	FBD_CLK0	1	80DIF	FBD_CLK0
12< 9>	FBD_CLK0*	1	80DIF	FBD_CLK0
13< 9>	FBD_CLK1	1	80DIF	FBD_CLK1
13< 9>	FBD_CLK1*	1	80DIF	FBD_CLK1
12< 9>	FBD_WCK01	1	80DIF	FBD_WCK01
12< 9>	FBD_WCK01*	1	80DIF	FBD_WCK01
12< 9>	FBD_WCK23	1	80DIF	FBD_WCK23
12< 9>	FBD_WCK23*	1	80DIF	FBD_WCK23
13< 9>	FBD_WCK45	1	80DIF	FBD_WCK45
13< 9>	FBD_WCK45*	1	80DIF	FBD_WCK45
13< 9>	FBD_WCK67	1	80DIF	FBD_WCK67
13< 9>	FBD_WCK67*	1	80DIF	FBD_WCK67
13< 12< 9>	FBD_CMD<31..0>	1	450HM	
13< 12< 9>	FBD_EDC<7..0>	1	450HM	
13< 12< 9>	FBD_DBI<7..0>	1	450HM	
13<> 12<> 9<>	FBD_D<63..0>	1	450HM	
	NET	VOLTAGE	MAX_CURRENT	MIN_WIDTH
11< 10>	FBC_VREFD	1.00V	0.02A	8MIL
11< 10>	FBC_VREFC	1.00V	0.02A	8MIL
13< 12>	FBD_VREFD	1.00V	0.02A	8MIL
13< 12>	FBD_VREFC	1.00V	0.02A	8MIL

** Power channels are configurable.
XVDD_* pins are not connected on the substrate.
Therefore, XVDD_* pins can be assigned as needed.






00077465 MSI
FOR 張文 CONFIDENTIAL
RMA(丁德基) RD(C)20120326001
ONLY




ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY
PAGE DETAIL	Bl ank

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
















NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



NV_PN	600-11041-0075-400		
PCB REV	P1041-B02	PAGE	17 OF 34
BOM REV	A	DATE	29-JUN-2011



DACA NET RULES

		NET	NV_CRI TI CAL	NV_I MPEDANCE
		 DACA_RED	1	750HM
		 DACA_GREEN	1	750HM
		 DACA_BLUE	1	750HM
20<	18>	 DACA_RED_DVI	1	750HM
20<	18>	 DACA_GREEN_DVI	1	750HM
20<	18>	 DACA_BLUE_DVI	1	750HM
				
		 DACA_HSYNC	2	500HM
		 DACA_VSYNC	2	500HM
		 DACA_HS_BUF	2	500HM
		 DACA_VS_BUF	2	500HM
		 DACA_HS_BUF_R	2	500HM
		 DACA_VS_BUF_R	2	500HM
20<	18>	 DACA_HS_DVI	2	500HM
20<	18>	 DACA_VS_DVI	2	500HM

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


NVI DI A CORPORATI ON

2701 SAN TOMAS EXPRESSWAY















SANTA CLARA, CA 95050, USA

NV_PN	600-11041-0075-400
-------	--------------------

PCB REV	P1041-B02	PAGE	18 OF 34
BOM REV	A	DATE	29-JUN-2011



DACB NET RULES

		NET	NV_CRITICAL	NV_IMPEDANCE
		 DACB_RED	1	75OHM
		 DACB_GREEN	1	75OHM
		 DACB_BLUE	1	75OHM
21<	19>	 DACB_RED_DVI	1	75OHM
21<	19>	 DACB_GREEN_DVI	1	75OHM
21<	19>	 DACB_BLUE_DVI	1	75OHM
		 DACB_HSYNC	2	50OHM
		 DACB_VSYNC	2	50OHM
		 DACB_HS_BUF	2	50OHM
		 DACB_VS_BUF	2	50OHM
		 DACB_HS_BUF_R	2	50OHM
		 DACB_VS_BUF_R	2	50OHM
21<	19>	 DACB_HS_DVI	2	50OHM
21<	19>	 DACB_VS_DVI	2	50OHM

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA

NV_PN	600-11041-0075-400		
PCB REV	P1041-B02	PAGE	19 OF 34
BOM REV	A	DATE	29-JUN-2011

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY
PAGE DETAIL	DACB (Mi d)



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

1

2

3

4

5


1

2

3




4


5




ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	600-11041-0075-400		
PCB REV	P1041-B02	PAGE	21 OF 34
BOM REV	A	DATE	29-JUN-2011







MIO NET RULES

NET	NV_CRITICAL	NV_IMPEDANCE	DIFFPAIR
MI OA_D<11>_D<0>	1	50OHM	
MI OA_HSYNC	1	50OHM	
MI OA_VSYNC	1	50OHM	
MI OA_CTL3	1	50OHM	
MI OA_DE	1	50OHM	
MI OA_CLKOUT	1	50OHM	
MI OA_CLKIN	1	50OHM	

NET	VOLTAGE	MIN_WIDTH
MI OA_VREF	1.65V	6MIL
MI OA_CAL_PD_VDDQ	3.3V	6MIL
MI OA_CAL_PU_GND	0.0V	6MIL

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA

ASSEMBLY

BASE LEVEL GENERIC SCHEMATIC ONLY

PAGE DETAIL

Multi-use IO (MIO) Interface

NV_PN

600-11041-0075-400

PCB REV

P1041-B02

PAGE

24 OF 34


BOM REV

A

DATE

29-JUN-2011

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.



Page26: Mi sc: ROM, HDCP, XTAL, Straps


STRAP0	USER_BIT [3..0]	0000: => 5K PD
STRAP1	3GIO_PADCFG_LUT_ADR	0000 : =>5K PD 0000 Desktop
STRAP2	PCI_DEVID [3:0]	0001 For 0x1201 (SKU0050) : => 10K PD 0101 For 0x1205 (SKU0060 & SKU0061) : => 30K PD 0011 For 0x1203 (SKU0070) : => 20K PD
ROM_SI	RAMCFG[0]	32Mx32 256 bit Samsung for SKU0050 & SKU0070 0011: PD 20K 32Mx32 256 bit Hynix for SKU0050 & SKU0070 0010: PD 15K
	RAMCFG[1]	32Mx32 192 bit Samsung for SKU0061 1011: PU 20K 32Mx32 192 bit Hynix for SKU0061 1011: PU 15K
	RAMCFG[2]	64Mx32 192 bit Samsung for SKU0060 1011: PU 20K 64Mx32 192 bit Hynix for SKU0060 1010: PU 15K
	RAMCFG[3]	
ROM_SO	VGA_DEVICE	1
	SMB_ALT_ADDR	0 10k PD
	FB[0]_BAR_SIZE	0
ROM_SCLK	XCLK_417	0
	PEX_PLL_EN_TERM100	1 ENABLED
	SLOT_CLK_CFG	1 ENABLE
	SUB_VENDOR	1 Dedicated BIOS
	PCI_DEVID_EXT	0 0xC

	GND	3V3
5k	0000	1000
10k	0001	1001
15k	0010	1010
20k	0011	1011
25k	0100	1100
30k	0101	1101
35k	0110	1110
45k	0111	1111


NON MIXED DENSITY STRAP DEFINITION		
CFG[3:0]	Config Width	Vendor
0000	Reserved	
0001	32Mx32 256-bit Elpi da	
0010	32Mx32 256-bit Hyni x	
0011	32Mx32 256-bit Samsung	
0100	Reserved	
0101	64Mx32 256-bit El pi da	
0110	64Mx32 256-bit Hyni x	
0111	64Mx32 256-bit Samsung	
1000	Reserved	
1001	32Mx32 192-bit El pi da	
1010	32Mx32 192-bit Hyni x	
1011	32Mx32 192-bit Samsung	
1100	Reserved	
1101	64Mx32 192-bit El pi da	
1110	64Mx32 192-bit Hyni x	
1111	64Mx32 192-bit Samsung	

MIXED DENSITY STRAP DEFINITION		
MIXED DENSITY =	PARTITION A 64Mx32	
	PARTITION B NO STUFF	
	PARTITION C 32Mx32	
	PARTITION D 32Mx32	
CFG[3:0]	Config Width	Vendor
0000	Reserved	
0001	64Mx32/32Mx32 256-bit El pi da	
0010	64Mx32/32Mx32 256-bit Hyni x	
0011	64Mx32/32Mx32 256-bit Samsung	
0100	Reserved	
0101	Reserved	
0110	Reserved	
0111	Reserved	
1000	Reserved	
1001	64Mx32/32Mx32 192-bit El pi da	
1010	64Mx32/32Mx32 192-bit Hyni x	
1011	64Mx32/32Mx32 192-bit Samsung	
1100	Reserved	
1101	Reserved	
1110	Reserved	
1111	Reserved	


BINARY PRODUCTION	MULTI_STRAP_REF1_GND	MULTI_STRAP_REF0_GND
BINARY BRINGUP	NC	NC
MULTI-LEVEL	40.2k 1% TO GND	40.2k 1% TO GND



* HDCP now internal to GPU




VALUE OF R37 OR R38 IS DEPENDANT ON WHICH MEMORY MANUFACTURERS DEVICES ARE INSTALLED AND THE MEMORY WIDTH
SEE BOM FOR ACTUAL VALUE




NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NV_PN	600-11041-0075-400
PCB REV	P1041-B02
BOM REV	A
PAGE	26 OF 34
DATE	29-JUN-2011



Input ripple (I rms) = -0.9A @ 2.7A



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA




NV_PN 600-11041-0075-400

PCB REV P1041-B02 PAGE 27 OF 34

BOM REV A DATE 29-JUN-2011

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.



FBVDD/Q	GPI 023
1.35V	0
1.5V	1

R551 AND R540 WILL
HAVE DIFFERENT VALUES
DEPENDING ON THE
MEMORY MANUFACTURER


SEE BOM FOR ACTUAL VALUE

HYNIX X & SAMSUNG DEVICES USE:
R551=3.48K AND R540=1.47K



Vref=0.8V
Vo_Type=0.8*(1+1.02/(1.47K//3.48K))=1.59V
Vo_Type=0.8*(1+1.02K/(1.47K))=1.355V

VALLEY

VID Table					
GPI07	GPI06	GPI05	GPI02	GPI017	VOUT
VID_5	VID_4	VID_3	VID_2	VID_1	
0	0	0	0	0	1.2125V
0	0	0	0	1	1.2000V
0	0	0	1	0	1.1875V
0	0	0	1	1	1.1750V
0	0	1	0	0	1.1625V
0	0	1	0	1	1.1500V
0	0	1	1	0	1.1375V
0	0	1	1	1	1.1250V
0	1	0	0	0	1.1125V
0	1	0	0	1	1.1000V
0	1	0	1	0	1.0875V
0	1	0	1	1	1.0750V
0	1	1	0	0	1.0625V
0	1	1	0	1	1.0500V
0	1	1	1	0	1.0375V
0	1	1	1	1	1.0250V
1	0	0	0	0	1.0125V
1	0	0	0	1	1.0000V
1	0	0	1	0	0.9875V
1	0	0	1	1	0.9750V
1	0	1	0	0	0.9625V
1	0	1	0	1	0.9500V
1	0	1	1	0	0.9375V
1	0	1	1	1	0.9250V
1	1	0	0	0	0.9125V
1	1	0	0	1	0.9000V
1	1	0	1	0	0.8875V
1	1	0	1	1	0.8750V
1	1	1	0	0	0.8625V
1	1	1	0	1	0.8500V
1	1	1	1	0	0.8375V
1	1	1	1	1	0.8250V






- SOFT START (VR11)
1. Ramp OV to 1.10V in ~2ms
 2. Hold at 1.10V for 170μS
 3. Read VID
 4. VID set to 0.9V during GPIO tri-state
VID[5:1]=11000 to set 0.9125V



Vset offset option
* do not populate

Updated compensation 07/14
RFB1 to 511 ohm
CFB1 to 2200 pF
RF to 4.42K ohm
CF to 2200 pF
CH to 47 pF





NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY


SANTA CLARA, CA 95050, USA

NV_PN	600-11041-0075-400
-------	--------------------

PCB REV	P1041-B02	PAGE	30 OF 34
BOM REV	A	DATE	29-JUN-2011


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

I rms across phase 3 caps.




ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


PEX 3V3 INPUT - 10W





PEX_12V INPUT - 66W



PEX6 INPUT 1 - 2x3 PCIE CON 75W
MUST BE ATTACHED AND POWERED TO START BOARD




PEX6 INPUT 2 - 2x3 PCIE CON 75W
MUST BE ATTACHED AND POWERED TO START BOARD
OR R153 MUST BE STUFFED TO BYPASS THIS CIRCUIT



25> I2C_SCL_R
25<> I2C_SDA_R

I2C Address: (0x90)

I2C Address: (0x92)




STUFF IF ONLY
ONE 6-PIN POWER
CONNECTOR IS USED


NVIDIA CORPORATION 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA				
NV_PN		600-11041-0075-400		
PCB REV	P1041-B02		PAGE	33 OF 34
BOM REV	A		DATE	29-JUN-2011

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

Brackets:



Cooler/GPU Sti ffener
* when avail able



P1041 MOUNTING HOLE LOCATIONS



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



NV_PN 600-11041-0075-400

PCB REV	P1041-B02	PAGE	34 OF 34
BOM REV	A	DATE	29-JUN-2011