P70, NV17, 2M/4MX32 DDR, 32MB/64MB, RGB, TV-out, video capture, stereo, AGP4X

NVIDIA

PCI DEVICE ID 0X0=0X171 FOR NV17-128D.

HISTORY:

first version for layout start. No video capture, no stereo. NO DRC CHECK.

fixed PCB footprints for IC_SO14_150MIL and CON_DVI-I_RA added end-termination r-packs for address-status-bus changed RGB filter to integrated 5-pole only added video capture, BIOS, Strapping changed RefDes NO DRC CHECK

X02·

added missing end termination for FBBAx changed stereo 3pin header added clamp diodes for TV-out and video capture changed topology for 2nd DDC (VGA / DVI) NO DRC CHECK

X03:

splitted analog/digital suply for SAA7113 (no component change) Fixed some RefDes Changed the strapping resistors cases to 0402 NO DRC CHECK

changed C617 to SMD0603 changed U502 and U503 to TSSOP14 added CKE connection to the memories added D505 to the stereo section changed L501, L502, L503 to 0603 NO DRC CHECK

changed U601 to SOT223-DPAK-D2PAK

added bracket changed L600 to IND_CDR73 added VIP connector NO DRC CHECK

X06:

deleted VIP

changed TPs to HOLE_48C28P changed switcher gate circuit (no component change) added C641 and C642 to the linear voltage regulator pinswap of memory termination

NO DRC CHECK

X07· deleted page 10: 5.b ViVo changed filter topology for RGB added return traces for RGB

added TV filter caps with reference to GND (C511,C517,C522) separated RGB returns (NOTE: there will be a change for DAC2) NO DRC CHECK

added net names to unused panel signals (test points) NO DRC CHECK

X10·

added decoupling for DVO rail (C529 and C530) added GND connection to pin 1 of U700 added R520 pull down for DVOCLKIN

changed caps in power section to the combined footprints

data bus swappings

X13: swapped CLKs for U201 and U202

connected the RGB returns of VGA2 together

update materials

update stuffings X17-A01:

release A01 changed DVOVDD from VID3.3V to A3.3V

add linear regulator for NV17's VDD33 connected the IFP-RSETs to GND

deleted C134 and C135

change to target release A02 changed I2C assignments

added I2C filter components for ViVo (L506,L507,R521-R524,D506,D507,C531,C532)

added R243-R250 for clock pull-up

X20-A02

material changes. X21-A03:

fixed values and descriptions for R609, R613 and C640

changed the RGB filter topology:

- delete R325-R330

- connect all DACRTN to GND

- move the 75R termination resistors to the connector

changed RGB clamping to A3.3V add testpoint net XTALOUTBUFF

changed XTAL-load caps C320 and C321 to 18pF removed obsolete 0603 00hm resistors

NO STUFFed the stereo 3-pin header.

X22-A03:

changed bulk decoupling in VGA section from 3.3V to A3.3V

fixed DAC1BLUE (net name was missing)

X23-A03

changed VDD33 to A3.3V X24-A03:

added C643 for memory core decoupling

X25-A03

changed the long body VGA connector to a three pin type

changed C425 connection for fan decoupling

PAGE OVERVIEW

1 top (this) page

2 1. AGP interface, core decoupling

3 2.a NV17 Frame Buffer

4 2.b Frame Buffer 0..63

5 2.b Frame Buffer 64...127

6 3.a Dual DAC, 1st VGA

7 3.b Dual DAC, 2nd VGA

8 4. Panel

9 5.a TV-out, video capture, stereo

10 6. Power supply

11 7. BIOS, Strapping

Stuffing Options Meaning

NO STUFF

COMMON common components for all skus

no assembly at all

XTAL 27 stuff the 27MHz xtal for the GPU XTAL 14 stuff the 14.318MHz xtal for the GPU

VIVO stuff video I/O VIDCAP stuff video capture TV OUT stuff TV-out

DVI-I stuff the DVI-I option DVI stuff the DVI-D option 2NDVGA stuff a second VGA NO DVI don't stuff any DVI

stuff the termination resistors for the DACB syncs SYNC DRIVER2

SYNC DRIVER stuff the sync driver chip

NO SYNC DRIVER2 bypass the sync driver for the DAC B syncs NO SYNC DRIVER bypass the sync driver for the DAC A syncs **STEREOSYNCS** stuff the switchable stereo sync circuit

STEREOSYNC2 sync stereo to DAC B STEREOSYNC1 sync stereo to DAC A

STEREO stuff the generic stereo circuit SI2C PROT stuff the protection diodes for syncs and I2C at DAC A

stuff the protection diodes for RGB at DAC A **RGB PROT**

2NDVGA RGB PROT stuff the protection diodes for RGB at DAC B 2NDSI2C PROT stuff the protection diodes for syncs and I2C at DAC B

SET_NVVDD_ISL set NVVDD voltage at Intersil switcher SET NVVDD IRU set NVVDD voltage at IR/UnisemI switcher SET_FBVDDQ_ISL set FBVDDQ voltage at Intersil switcher SET_FBVDDQ IRU set FBVDDQ voltage at IR/UnisemI switcher NO 1117 bypass the A3.3V regulator to AGP3.3V

ISL stuff the Intersil switcher IRU stuff the IR/Unisem switcher FBVDD 3.3 connect FBVVDD with AGP3.3V FBVDD 2.5 connect FBVVDD with FBVDDQ stuff the adjustable regulator for A3,3V 1117 ADJ 1117 stuff the fixed regulator for A3,3V

PASSIVE HS have passive heatsink fan sink and components FAN BRCKT VGA TV VGA Bracket VGA-TV-VGA BRCKT VGA TV DVI Bracket VGA-TV-DVI BRCKT VGA TV **Bracket VGA-TV BRCKT VGA Bracket VGA**


MEMSTRAP1111 strap memory to 1111 MEM-64B stuff 64 bit memory - 2pcs MEM-128B stuff 128 bit memory - 4pcs


NV17-128D stuff NV17-128D


> 140-10070-0000-A03 602-10070-0000-A03


(A)	NVIE 3535 Sant	DIA Corporation Monroe St a Clara, CA 9	on 15051, US <i>A</i>	1					
	P70, I	NV17, 2M/4MX3	32 DDR, 32N	IB/64MB, RGB, TV-out, v	ideo capture,	stereo, A	GP4x		
NVIDIA									
	Size Custor	CAGE Code n		DWG NO					Rev
Tuesday, October 30, 2001	Scale	ļ.			Sheet	1	of	11	


ltem\tQty\tReiDes\tDescription\tAssembly\ti	NVPN\tNotes\tValue\tParam_voltage\tP	Param_material\tParam_tolerance\tPa	iram_power\tParam_esr\tParam_ripp.	le\tParam_current\tPCB Footprin
${\tt [Item] \t{Qty} \t{Reference} \t{Description} \table{tem} \tab$	$t{Assembly}\t{NVPN}\t{Notes}\t{Value}$	$=$ \t{P_volt}\t{P_mat}\t{P_tol}\t{P_j}	pow \t{P_esr}\t{P_ripple}\t{P_cur}	rrent}\t{PCB Footprint}
























3.3V

0 [R700 1 2 10k 5% NO_STUFF SMD0402	DVOD0 R701 1 2 10k COMMON SME	5% PCI_AD_SWAP	0: REVERSED 1: NORMAL default
1	R702 1 2 10k 5% SMD0402	DVOD1 R703 1 2 10k SME	5%	0: system BIOS 1: adapter BIOS default
2 3 4 5	R704	DVOD3 R707 1 2 10k DVOD4 R709 1 2 10k DVOD5 R709 1 2 10k DVOD5 R711 1 0 2 10k	5% RAM_CFG_1 00402 5% RAM_CFG_2	[3:0] 1111: 4Mx32 DDR SDRAM, DQS per 32 bits, dll-on, low drive strength
6 22	R712 1 2 10k 5% XTAL_27 SMD0402 R714 1 2 10k 5% XTAL_14 SMD0402	VIPD6 R715 1 4 4 2 10k	00402	[1:0] 00: 13.5MHz 01: 14.318MHz 10: 27MHz 11: unknown
7 8	R716 1 2 10k 5% NO_STUFF SMD0402 R718 1 2 10k 5% SMD0402 VIVO:TV_OUT SMD0402	DVOD8 R719 1 2 10k	00402	[1:0] 00: SECAM 01: NTSC 10: PAL 11: VGA
9	R722 1 2 10k 5% COMMON SMD0402	DVOD9 R723 1 2 10k NO_STUFF SMC	5% AGP4x	0: enabled default 1: disabled
11	R724 1 2 10k 5% COMMON SMD0402	VIPD7 R725 1 2 10k NO_STUFF SME	5%AGP_FW	0: enabled default 1: disabled
12 13 20 21	R726 1 2 10k.5% NO STUFF SMD0402 R728 1 2 10k.5% NV17-128D SMD0402 R730 1 2 10k.5% NV17-128D SMD0402 R731 1 2 10k.5% NV17-128D SMD0402 R732 1 2 10k.5% NV17-128D SMD0402	VIPD5 R729 1 2 10k VIPD3 R731 1 2 10k VIPD3 R731 1 2 10k DVOHSYNC R733 1 0 2 10k	00402 5% PCI_DEVID_1 00402 5% PCI_DEVID_2 00402	[3:0] 0001: NVI7-128D
14	R734 1 2 10k 5% NO_STUFF SMD0402	DVOD11 R735 1 2 10k COMMON SME	5%BUS_TYPE	0: PCI 1: AGP default
16 17 18 19	R736 1 2 10k.5% COMMON SMD0402 R738 1 2 10k.5% COMMON SMD0402 R740 1 2 10k.5% COMMON SMD0402 R740 1 2 10k.5% COMMON SMD0402 R742 1 2 10k.5% COMMON SMD0402	VIPD1 R739 1 2 10k NO_STUFF SM VIPHAD0 R741 1 2 10k NO_STUFF SM VIPHAD1 R743 1 2 10k	00402 5% USER_1 00402 5% USER_2 00402	USER[0]=0: PC default USER[0]=1: MAC
29 30	R744 1 2 10k 5% COMMON SMD0402 R746 1 2 10k 5% COMMON SMD0402	VIPD2 R747 1 2 10k	00402	[1:0] 00: parallel 01: serial XT25F 10: serial SST45V not supported not supported



7. BIOS, Strapping

©	NVIDIA Corporation 2701 San Tomas Expressway Santa Clara, CA 95050, USA P70, NV17, 2M/4MX32 DDR, 32MB/64MB, RGB, TV-out, video capture, stereo, AGP4x								
n_{VIDIA}									
	Size Custom	CAGE Code		DWG NO					Rev
Tuesday, October 30, 2001	Scale			L	Sheet	11	of	11	