




RV530/RV515 DDR3-136 LP 6-Layer
REV 0



PCI-EXPRESS EDGE CONNECTOR



POWER SEQUENCING



Power Sequence Circuit to ensure SMPS_EN is released after +12V_BUS and +3.3V_BUS are both in regulation. Pull-up may or may not be required on SMPS_EN signal depending on SMPS design.

Node 1 When +12V ramps above min Vbe, SMPS_EN will be held low
Node 2 When +3.3V gets close to regulation, one of the two conditions of releasing SMPS_EN is active

Target ~ 900mV when +3.3 at min regulation (worse case)
Typical trigger when +3.3V ramps above 2.2V (650mV)

Node 3 When +12V gets close to regulation, one of the two conditions of releasing SMPS_EN is active

Target ~ 1.25V when +12 at min regulation (worse case)
Typical trigger when +12V ramps above 10V (1.1V)

SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND



ATI Technologies Inc.


1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 947-2600

Title: RV15/530 2CH-32bit/CH 256MB GDDR3 VO DVI1 LP

Size: C Document Number: 105-A843xx-00 Rev: 1


Date: Thursday, November 03, 2005 Sheet: 1 of 17




NOTE: some of the PCIe testpoints will
be available through via on traces.



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600




Title RV515/530 2CH-32bit/CH 256MB GDDR3 VO DV11 LP
Size C Document Number 105-A843xx-00 Rev 1
Date Thursday, November 03, 2005 Sheet 2 of 17






ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title	RV515/530 2CH-32bit/CH 256MB GDDR3 VO DVI1 LP		
Size C	Document Number	105-A843xx-00	Rev 1
Date:	Thursday, November 03, 2005	Sheet	7 of 17




Regulator for +MVDDQ
Vout = 1.85V ~ 2.65V
Iout = 1.7A MAX
P_QMVDD = 2.5W MAX




Voltage Req.	Rm1	Rm2	
2.85V			
2.55V	22.1R	316022R100G 1.1K	3240110100G 2.5V Ref.
2.5V	0R	3150000000	DNI 2.5V Ref.
2.1V min	681R	3160681000G 953R	3240953000 1.24V Ref.
2.0V min	681R	3160681000G 1.1K	3240110100G 1.24V Ref.
1.9V min, 1.94V nom.	562R	3160562000G 1K	3160100100G 1.24V Ref.

Option for Dynamic VDDC




ATI Technologies Inc.
 1 Commerce Valley Drive East
 Markham, Ontario
 Canada L3T 7W5
 (905) 882-2600




Title	RV515/530 2CH-32bit/CH 256MB GDDR3 VO DV11 LP
Size	Document Number
Custom	105-A843xx-00
Date	Thursday, November 03, 2005
Sheet	9 of 17
Rev	1




Alt regulator for +MPVDD
Vout = 1.2V (not tracking to VDDC)
Iout = 10mA MAX




	Rt1	Rt2
1.52V	432R 3240432000	2.15K 3160215100
1.61V	432R 3240432000	1.5K 3230015200
1.69V	432R 3240432000	1.5K 3160150100
1.718V	562R 3240562000	1.5K 3230015200
1.75V	604R 3160604000	1.5K 3230015200
1.8V	604R 3160604000	1.37K 3160137100




Optional regulator for +PCIE
Vout = 1.2V ~1.25V
Iout = 1.2A MAX



Optional regulator for +2.5V
Vout = 2.5V
Iout = 600mA MAX



Optional Regulator for +VDDC_CT
Vout = 2.5V ~ 2.85V
Iout = 100mA MAX





RT9199 p/n 2480054800G (480mR RdsON Max)
 RT9199A (300mR RdsON Max)
 RT9173C (250mR RdsON Max)
 APL5331 p/n 2480054200G (350mR MAX for 2A)

Supported footprint:
RT9173C/RT9199A/RT9199
APL5331

Supported footprint:
RT9173C/RT9199A/RT9199
APL5331

Supported footprint:
RT9173C/RT9199A/RT9199
APL5331



ATI Technologies Inc.
 1 Commerce Valley Drive East
 Markham, Ontario
 Canada, L3T 7X6
 (905) 882-2600


Title RV515/530 2CH-32bit/CH 256MB GDDR3 VO DV11 LP


Size 105-A843xx-00

Document Number 105-A843xx-00


Date Thursday, November 03, 2005

Sheet 10 of 17








RGB should be routed from the ASIC to the display connector without switching reference plane or running over split plane






SYNC and DDC should be routed from the ASIC to the display connector without switching reference plane or running over split plane




DB15 pin	Standard VGA	DDC1 Host	DDC2B or DDC2B+ Host	DDC2AB Host	DDC1/2 Display
11	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Optional
12	Monitor ID bit 1	Monitor ID bit 1	Monitor ID bit 1	Monitor ID bit 1	Optional
4	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Optional
15	Monitor ID bit 3	Open	Open	Open	Optional
9	N/C	+5V	+5V	+5V	Optional
Hardware Support	No	Yes	Yes	No	Yes

Based on VESA Display Data Channel (DDC) Standard Ver. 3 Dec. 15, 1997





Place near connector
OR leaves footprint for Ferrite
Beads if req'd for EMI







The 7-pin MiniDIN footprint allows one of the two MiniDINs:
- 7-pin Svideo/Composite MiniDIN P/N 6071001500G
- 4-pin Svideo MiniDIN P/N 6070001000G



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title	RV515/530 2CH-32bit/CH 256MB GDDR3 VO DVH1 LP		
Size	Document Number	105-A843xx-00	Rev 1
Date:	Thursday, November 03, 2005	Sheet 13	of 17



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 932-2600

Title RV515/530 2CH-32bit/CH 256MB GDDR3 VO DVII LP

Size C Document Number 105-A843xx-00

Date: Thursday, November 03, 2005 Sheet 14 of 17

DVINGA SCREWS

- ASSY-SCREW1

SCREW

JACKSCREW

ASSY

7020000800
- ASSY-SCREW2

SCREW

JACKSCREW

ASSY

7020000800
- ASSY-SCREW5

SCREW

PAN_HEAD

ASSY

7020001700

