## **PCI-EXPRESS EDGE CONNECTOR**

+12V\_BUS MC1 C1 470uF 10UF

+12V\_BUS

+3.3V

+3.3V


CAP CER 10UF 20% 16V X5R

CAP CER 10UF 10% 6.3V X5R

150nF\_16V LF CAP CER 150NF 10% 16V X7R (0603)


+12V BUS


C5 C6 1uF\_6.3V 1uF\_6.3V
























DIVIDER RESISTORS	DDR2	GDDR3
MVREF TO 1.8V	100R	40.2R
MVREF TO GND	100R	100R



## **CHANNEL A: RANK 0 128MB DDR2** (6) M\_MDA[63..0] 《>> VDDQ1 VDDQ2 VDDQ3 VDDQ4 VDDQ5 VDDQ6 VDDQ7 VDDQ8 VDDQ9 CLKA#1 X K8 CLKA1 JB VDDQ1 VDDQ2 VDDQ3 VDDQ4 VDDQ5 VDDQ7 VDDQ8 VDDQ9 VDDQ10 VDD1 VDD2 VDD3 VDD4 VDD5 +MVDD VDDL J1 VSSDL J7 VDDL VSSDL VDDL VSSDL VSSQ1 VSSQ2 VSSQ3 VSSQ4 VSSQ5 VSSQ6 VSSQ7 VSSQ8 VSSQ9 VSSQ10 M\_QSA1 R214 10R M\_QSA7 R216\_\_\_\_\_\_10R M\_QSA5 R218 10R R212 ~~ IC#A2 IC#E2 IC#L1 IC#R3 IC#R7 IC#R8 VSS1 VSS2 VSS3 VSS4 VSS5 VSS1 VSS2 VSS3 VSS4 VSS5 R202 = C413 4.99K 100nF R204 4.99K R206 4.99K + C463 100nF R208 4.99K C426 C427 C428 1uF\_6.3V 1uF\_6.3V 1uF\_6.3V 402 402 402 C406 C407 C408 C409 C410 1uF\_6.3V 1uF\_6.3V 1uF\_6.3V 1uF\_6.3V 402 402 R209 4.99K R219 4.99K **AMD** R210 4.99K R220 4.99K eet 8 of 20 RH RV620 256/128MB DDR2-BGA84 32/16Mx16 VO dDV1No. 105-B350xx-00B













## CORE REGULATOR +VDDC
























CONTROMAL A PROPRIETARY TO ADVANCED MCD DEVICES INC.

Advanced Micro Devices in property and the control and property and the control and property and the control and proposed or the control and proposed or the control and property and the control and the property and the control and devices and the control and the control and devices and the control and the control and devices and the control and the c



- variant i	iamo>	5	4 3	2		1		
			Title	Schematic No.	Date:			
<b>AMD</b>			RH RV620 256/128MB DDR2-BGA84 32/16Mx16 VO dDVI	105-B350xx-00B Thursday, Octo		ber 25, 2007		
			REVISION HISTORY  NOTE: This schematic represents the PCB, it does not represent any specific SKU. For Stuffing options (component values, DNI , ? please consult the product specific BOM. Please contact AMD representative to obtain latest BOM closest to the application desired.			Rev 1		
Sch Rev	PCB Rev	Date	REVISION DESCRIP	TION				
01	00A	2007.05.07	07 START NEW SCHEMATIC. DERIVED FROM B170 (RV610) SCHEMATIC.					
02	00A	2007.05.17	17 p. 4 MR155/R155 FIX SHORT					
03	00A	2007.05.17	RM R7, NR7, R5, MB60, MR45, R45, R890, R1248, R1247, R1242, R1243, C853, C863; ADD R2, B890, MR890, C846; CHANGE R1022, R1023;					
04	00A	2007.05.22	2 REMOVE GND_TXVSSR, GND_PVSS; AG23 NOW NC - WAS SCHEM MISTAKE; ADD R858 FOR BUO; R858 CHANGE TO 1210;					
05	00A	2007.05.24	4 CTF: ADD Q1252, R1254, R1255, R1256, R1258, Q1253, Q1254, CHANGE U1250 TO SINGLE FF; UPDATE BLOCK DIAGRAM.					
06	00A	2007.05.25	LVTM: ADD R110, RM R109, MR109, R108, R107;					
07	00A	2007.05.28	LVTM: ADD C118, RM C104; REMOVE MR85, MR86 FOR SIMPLIFICATION;					
08	00A	2007.05.28	XTALIN/OUT: LAYOUT EASEMENT; REMOVE MR108 (R849 ALREADY THERE); LVTM: ADD C119 (LOWER COST OPTION); POWER SUPPLY: REMOVE R706, MR707, R606 & MR607;					
09	00A	2007.05.29	REMOVAL OF +5V: ADD R861, MR861, R862, REG861, R869, R863, R867; REMOVE MU830, U830, C830. R833, R834, C831, R832, MR832, R831, MR831; CONNECT DDC TO 5V_VESA;					
010	00A	2007.05.30	CHNG C858 TO 3.3VBUS; CONNECTION TO R845 CHNG; ADD R870, MR870, C867;					
011	00A	2007.05.30	REMOVE R4033; REMOVE B201-204; ADD R30-33 [PLACE NEAR ASIC]; REMOVE R3004, R3005;					
012	00A	2007.05.31	1 REMOVE C164-C166, C170, C172 PER SIMULATION RESULTS - THESE CAPS DO NOT IMPROVE DECOUPLING. RM TP860 (LAYOUT CONSTRAINTS. ALREADY ICT TP ON THAT NET);					
013	00A	2007.05.31	RM R154-R157, MR154-157 -> FUNCTIONALITY TAKEN BY EXISTING STRAPS. LAYOUT USE PLACE OF M/R154-7; ADD R7; RM MR706, MR606, B889, R863; ADD D861;					
014	00A	2007.05.32	2 ADD SOCKET SK1					
015	00A	2007.06.1	SK? CORRECTED TO SK1.					
016	00B	2007.06.25	NO NETLIST CHANGES; - MOUNTING HOLES CHANGED TO 3.175mm;					
		5	4 3	2		1		

