

PCI-EXPRESS EDGE CONNECTOR








CONFIDENTIAL S PROPRIETANT TO ADVANCED MICRO DEVICES NO.


2007 Advanced Micro Devices Inc.


1,000 Advanced Micro Devices



















(10) JUNIPER LVTMDP E&F PART 12 OF 15 B1900 ____BLM15AG121SN1D T2X2P DPE0P T2X2M_DPE0N AR35 T2X1M_DPE1N AU39 T2X0P_DPE2P AW37 T2X0M_DPE2N AU35 +DPEF_18 AL38 DPF_PVDD T2XCEP_DPE3P AP34 T2XCEM_DPE3N AR34 DDCCLK_AUX3P AL30 V DDCDATA_AUX3N AM30 B1901 _____BLM15AG121SN1D 5V TOLERANT AK33 DPF_VDD10#1 DPF_VDD10#2 +DPEF_18 T2X5P_DPF0P AG38 AF34 DPF_VDD18#1 DPF_VDD18#2 T2X5M_DPF0N AH37 T2X4P_DPF1P AH35 T2X4M_DPF1N AJ36 T2X3P_DPF2P AJ38 150R R1900 DPEF_CALR AM39 T2X3M_DPF2N AK37 T2XCFP_DPF3P AK35 DPE_VSSR#1 DPE_VSSR#2 DPE_VSSR#3 DPE_VSSR#4 T2XCFM_DPF3N AL36 DDCCLK_AUX7P AK30 DDCDATA_AUX7N AK29 **AMD** Markham, Ontario in use of the incompace network network. In the RH JUNIPER GDDR5 1GB DP+DP/HDMI+DVI /sVGA Doc No. 102-C01301-00

(11) JUNIPER Power & GND GND#16 (GND#15) (GND# C1222 C1233 C1256 1uF_6.3V 1uF_6.3V VDDR1#16 VDDR1#16 VDDR1#18 VDDR1#19 VDDR1#20 VDDR1#21 VDDR1#21 C1264 C1220 1uF_6.3V 1uF_6.3V VDDR1#22 VDDR1#23 VDDR1#25 VDDR1#25 VDDR1#26 VDDR1#27 VDDR1#29 VDDR1#30 VDDR1#31 VDDR1#32 VDDR1#33 VDDC#23 VDDC#24 VDDC#25 + C1208 + C1231 + C1254 + C1255 + C1230 + C1228 + C1257 2 2UF_2.5V 2 2UF_2.5V 2 2UF_2.5V 2 2UF_2.5V 2 2UF_2.5V 2 2UF_2.5V VDDC#26 VDDC#27 VDDC#28 VDDC#33 VDDC#33 VDDC#33 VDDC#34 VDDC#35 VDDC#35 VDDC#46 VDDC#44 VDDC#44 VDDC#44 VDDC#42 VDDC#45 VDDC#45 VDDC#45 VDDC#45 VDDC#45 VDDC#45 VDDC#46 VDDC#4 4V, 0805 FOOTPRINT C1234 C1232 2.2UF_2.5V 2.2UF_2.5V C1283 C1235 C1240 47uF_2.5V 47uF_2.5V 22uF MC1266 = MC1267 10uF 10uF VDDC#48 VDDC#48 VDDC#48 VDDC#48 VDDC#50 VDDC#51 VDDC#53 VDDC#53 VDDC#54 Overlap cap pair foorprints (0805 with 0603) X U12 NC VSSRI C30 = C31 1uF_6.3V 1uF_6.3V C1288 = C1289 1uF_6.3V 1uF_6.3V C1300 C1302 1uF_6.3V 1uF_6.3V GND#80 GND#81 GND#82 GND#83 GND#84 GND#85 GND#86 GND#87 GND#88 GND#89 1.8V MAX VDDCI#14 VDDCI#15 VDDCI#16 VDDCI#17 VDDCI#18 VDDCI#19 VDDCI#20 AL31 TS_A R4019 10K DNI VSS MECH# C1314 22uF FR VDDC DDCI#21 DDCI#22 FB_VDDCI **AMD** Markham, Ontario Tuesday, November 10, 2009 RH JUNIPER GDDR5 1GB DP+DP/HDMI+DVI /sVGA Doc No. 102-C01301-00








Layout guideline


1-Position the controller (U703) such that LOate(pin4) is the closet to gate of the MOSFETS. You can place the gate resistors R721 and R722 mext to the gate of the MOSFETS. You can place the gate of the MOSFETS which was the gate of the Trace Inductance.

and as vide as possible to reduce the trace inductance. The state of the trace inductance and as vide as possible to reduce the trace inductance.

Vec bypass cap is C703, and Boost cap is C705.

3-Voltage amplifer compensation network Place C714 close to the pin 7. Place the rest of the compensation network lose to the pins 7 and 6. These are R710, R711, R713, C713 and R712, C711 and C712.







AMD Markham, Ontario Tuesday, November 10, 2009 14 of 21


RH JUNIPER GDDR5 1GB DP+DP/HDMI+DVI /sVGA ос No. 102-C01301-00

(15) Linear Regulators


LDO #1: Vin = 3.00V to 3.60V (3.3V +/- 9%) Vout = +1.8V +/- 2%; lout = 1.6A (TBV) RMS MAX PCB: 50 to 70mm sq. copper area for cooling









Regulators for +5V, +5V_VESA and +5V_HDMI






















Title Schematic No. Date: 102-C01301-00 Tuesday, November 10, 2009 RH JUNIPER GDDR5 1GB DP+DP/HDMI+DVI /sVGA **AMD** This schematic represents the PCB, it does not represent any specific SKU. NOTE: Rev **REVISION HISTORY** For Stuffing options (component values, DNI's, ...) please consult the product specific BOM. 50 Please contact AMD representative to obtain latest BOM closest to the application desired. PCB Sch Date **REVISION DESCRIPTION** Rev Rev 00 00A 2009/07/14 JUNIPER GDDR5 1GB - BASED ON C010; VDDC/VDDCI/MVDD SMPS CHANGES; OTHER CIRCUITS UPDATED; p. 1 - add reset gate circuit (C159,C160,C161,C162,MU101,R109,R110,R111,R112,U101); p. 2 - remove FB_VDDCI (NC U1.AG28); P. 11- add C670, C657,C673,C675,C682,C684,C688,C692,C693,MC673,MC675,MC682; p. 19- remove FB_VDDCI off-page; p. 19- remove J4004, add TESTEN/JTAG_TRSTB off-page; 00B 2009/09/10 01 p. 8- connect AUX1P/AUX1N DDC1CLK/DDC2DATA to DDCCLK_AUX5P/DDCDATA_AUX5N 02 00C 2009/09/25