MS-V067 VER 0A

P501-A01 DESIGN -- G73, 256 MB DDR2, VGA, DVI-I, HDTV

PAGE SUMMARY:

Page 1: TABLE OF CONTENTS & REVISION HISTORY

Page 2: PCI EXPRESS 16X, NVVDD DECOUPLING CAPS, PEX_IOVDD/Q DECOUPLING CAPS

Page 3: FBA MEMORY INTERFACE, GPU FBVDD/Q DECOUPLING CAPS, FBVTT TERMINATION

Page 4: FBA 16Mx16 DDR2 MEMORIES, BANK 0..31

Page 5: FBA 16Mx16 DDR2 MEMORIES, 1ST BANK 32..63

Page 6: FBC MEMORY INTERFACE, GPU FBVTT, FBVDDQ

Page 7: FBC 16MX16 DDR2 MEMORIES, 2ND BANK 0..31

Page 8: FBC 16Mx16 DDR2 MEMORIES, 2ND BANK 32..63

Page 9: DACA FILTERS, DACA SYNC BUFFERS & DB15 SOUTH

Page 10: DACC FILTERS, DACC SYNC BUFFERS & DB15 MID

Page 11: TMDS LINK A & PU's, DVI CONNECTOR SOUTH

Page 12: TMDS LINK C

Page 13: MIOA & MIOB

Page 14: DACB FILTERS, SYNC STRIPPER, MINIDIN CONNECTOR NORTH-HDTV HEADER

Page 15: GPU GND CONNECTION, XTAL

Page 16: JTAG, BIOS ROM, HDCP ROM, FAN CONTROL, GPIO

Page 17: BIOS STRAPS & MECHANICALS
Page 18: POWER SUPPLY: TMDS IOVDD,5V,A3V3

Page 19: PowerSupplyI: NVVDD, A2V5
Page 20: PowerSupplyIII: FBVDDQ, PLLVDD

REV HISTORY

Base on P501_A01 modify

- 4/13/2006:

1.PAGE:12 INTERNAL TMDS LINK C/D Add DVI circuit

2.PAGE:19/20 :Power modify 6549 circuit pin to pin RT9259/9259A

3.PAGE:11/12 :TMDS Link Add EMI solution

- 4/14/2006:

1.PAGE:12 INTERNAL TMDS LINK C/D Add DVI dual link circuit

2.PAGE:19/20 :Power modify 6549 circuit reserve C840/C841 High side gate to phase

- 4/17/2006:

1.PAGE:19/20 :Power modify 6549 circuit Change 6549 Footprint SSOP16 to SOP14

2.Change IC,L footprint to MSI Data Base

- 4/20/2006:


1.PAGE:18 : Add FM1~FM6 for ME Add C884~C850 for EMC suggestion reserve

2.PAGE:19 :Remove D9/R18 SC2621A Only


VARIANT	NVPN	
		ASSEMBLY
0000	600-10501-0000-100	G73 400/350MHz 256MB 128bit DDR2 16MX16 DVI-I+VGA+HDTVOUT
0001	600-10501-0001-100	G73-V 375/350MHZ 256MB 128bit DDR2 16MX16 DVI-I+VGA+HDTVOUT
<undefined></undefined>	<undefined></undefined>	<undefined></undefined>
<undefined></undefined>	<undefined></undefined>	<undefined»< td=""></undefined»<>
<undefined></undefined>	<undefined></undefined>	<undefined></undefined>
<undefined></undefined>	<undefined></undefined>	<undefined»< td=""></undefined»<>
<undefined></undefined>	<undefined></undefined>	<undefined></undefined>
	AUNDERINED-	UNDEFINED.




16X PCIe Interface




GPU: FB-Interface A




PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE TO MEMORY













GPU: FB-Interface C










Primary Display (DACA), Slim DB15




Secondary Display (DACC), DB15








G3 VIP/MIOB/MIOA










DACB .. MiniDIN VIDEO OUT CONNECTOR


DACB .. MiniDIN VIDEO OUT CONNECTOR



















Power Supply:TMDS_IOVDD/A3V3/5V

DDC 5V




TMDS IO SUPPLY WITH BACKDRIVE PROTECTION



A3V3 Power Supply





FM1 FM4 FM2 FM5 FM3 FM6

EMC suggestion reserve

