PG401 A02 4GB GDDR5, 256b, 128Mx32 Tall DVI-I + DP + DP + DP/HDMI + DP TABLE OF CONTENTS Page Description Page Description Table of Contents 26 PS: FBVDD/Q 2 Block Diagram 27 PS: NVVDD Controller PCI Express 28 PS: NVVDD Phase 1.2 MEMORY: GPU Partition A/B 29 PS: NVVDD Phase 3,4 PS: NVVDD Phase 5, 6 MEMORY: FBA[31:0] 30 MEMORY: FBA[63:32] 31 PS: Dynamic Power Balance Logic MEMORY: FBB[31:0] 32 PS: Dynamic Power Balance Phases MEMORY: FBB[63:32] PS: Inputs, Filtering, and Monitoring MEMORY: GPU Partition C/D 34 PS: Shutdown 9 10 MEMORY: FBC[31:0] 35 PS: 12V Current Steering PSI Control and LED MECH: Bracket/Thermal 11 MEMORY: FBC[63:32] 36 MEMORY: FBD[31:0] 37 MICROCONTROLLER 12 MEMORY: FBD[63:32] 13 GPU PWR and GND 14 **GPU Decoupling** 15 DACA Interface 17 IFPAB DVI-I-DL 18 IFPEF with IFPE DP 19 IFPF DP 20 IFPC HDMI/DP IFPD DP 21 22 MIOA/B Interface and Frame Lock MISC1: Fan, Thermal, JTAG, GPIO, Stereo 23 24 MISC2: ROM, XTAL, Straps 25 PS: 5V, PEX\_VDD MICRO-STAR INT'L CO.,LTD



NVIDIA CORPORATION 2701 SAN TOMAS EXPRESSWA

SANTA CLARA, CA 95050, USA NV\_PN 600-1G401-BASE-QS1

PCB REV PG401-A02 BOM REV

ALL MYOLD RESIDNE SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE DOARDS, FLES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOCHIER MAD SEPARATELY, MATERIALS) AND ESPECIFICATION CONTROL NOW IN ADMINISTRY OF THE WATERIALS OR OTHERWISE, AND EXPRESSED, MULEUS, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSY IN SECLAMS ALL IMPLIES WARRANTES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF ESPECIFICATION, SWIDD AMERICAN MECHANISE AND ARTHROUGH PURPOSE, OR ARBING FROM A COURSE OF DEALING, TRADE USING, TRADE PRACTICE, OR INJUSTRY STANDARDS.

BASE LEVEL GENERIC SCHEMATIC ONLY Table of Contents







































































