




Controllation, a recommendation of program of Microsoft Microsoft

Recommended caps: (see BOM for qualified values/vendors) 10uF , X6S, 0805, 6.3V, 1.4MM MAX THICK 1uF, X6S, 0402, 6.3V 100nF. X7R. 0402 10nF, X7R, 0402 Place close to Connector Place close to ASIC Place close to ASIC DNI for RV635 DNI for RV635 PART 2 OF 7 R120 Integrated DP/TMDS TXCAM\_DPA3 TXCAP\_DPA3 C1120 | 100nF\_6.3V C1121 | 100nF\_6.3V (15) T2XCMX-(15) T2XCRX-T2XCM T2XCP T2XCM T2XCP T1XCM (16) AR22 R110 - 182F R122 \_\_\_\_\_ 499R R121 \_\_\_\_\_ 499R C1122 | 100nF\_6.3V | C1123 | I1100nF 6.3 >>T1X0M (16) T2X0M T2X0P T1X0P (16) R101\_\_\_\_ R124 \_\_\_\_\_ 499R R123 \_\_\_\_\_ 499R C1124 | 100nF\_6.3V | C1125 | 1100nF\_6.3 T1X1M (16) AR23 T2X1M T2X1P TX1M\_DPA1I TX1P\_DPA1 R112 \_\_\_\_\_ 1825 R126 \_\_\_\_\_ 499R R125 \_\_\_\_\_\_ 499R C1126 | 100nF 6.3V | 100nF 6.3V AR2 T2X2M T2X2P D E T1X2M (16) (15) T2X2M(-(15) T2X2R(-AP24 R103 \_\_\_\_\_1 R127 \_\_\_\_\_ 499R (15) T2X3M(-(15) T2X3R(-T2X3M T2X3P 0 TXCBM\_DPB3N TXCBP\_DPB3P R104 \_\_\_\_\_ 100R T2X4M R132 ~~ 499R R113 182R (15) T2X4M(-(15) T2X4R(-T2X4M T2X4P AR15 T1X3M (16) TX3M DPB2N TX3P DPB2 R134 \_\_\_\_ R133 \_\_\_\_\_ 499R AR27 Γ2X5M Γ2X5P B889 BLM15BD121SN1 AR16 I Î +T2PVDD υ R135 \_\_\_\_\_ 499R R136 \_\_\_\_\_ 499R L TX5M\_DPB0N TX5P\_DPB0N T1X5M (16) T = C102 1uF\_6.3V R137 \_\_\_\_\_ 499R C100 -MC100 4.7uF\_6.3V 100nF\_6.3V T2XVDDC\_1 M AG15 DP CALR R128 Q100 SI2304DS DP GND DP CALR GND\_T2PVSS Overlap footprints DPA\_PVDD AM14 DPA\_PVSS AL14 Use OR B100 Overlap footprints (13) LVT\_EN >>--1 S12304DS I T2XVDDR\_1 T2XVDDR\_2 AJ26 AH26 BLM15BD121SN1 MC103 C103 C108 C109 = C109 = 10uF\_X6S T1uF\_6.3V C110 10nF 十C111 100nF C113 MC113 10uF\_X6S 4.7uF\_6.3V C112 1uF\_6.3V DPA\_VDDR\_ DPA\_VDDR\_ T2XVSSR\_ (13) LVT\_EN >>-DPA VSSR DNI for RV630 GND TPVSS DPA\_VSSR\_I DPA\_VSSR\_I DPA\_VSSR\_I DPA\_VSSR\_I T2XVSSR\_S T2XVSSR\_S T2XVSSR\_S +1.1V IRV635 +1.8V RV630 2XVSSR +DPAB VDDR B888 BLM15BD121SN1 B881 BLM15BD121SN1 AP26 TZXVSSR TZXVSSR TZXVSSR TZXVSSR TZXVSSR TZXVSSR TZXVSSR Overlap footprints \_\_\_\_\_ +LTVDD33 DNI for RV630 DPB\_VDDR\_ AN19 AR21 AR26 AJ24 \_B101\_ AN20 THE 101 BLM15BD121SN1 Use OR C105 100nF\_6.3V DPB\_VSSR\_ DPB\_VSSR\_ DPB\_VSSR\_ DPB\_VSSR\_ DPB\_VSSR\_ AM22 AM24 AM26 AN17 AN18 AR18 AP18 C107 = 1uF\_6.3V 十C114 10nF C115 100nF MC117 4.7uF\_6.3V SI2304DS 10uF X6S T2XVSSR\_13 T2XVSSR\_14 DNI for RV635 (1) DDC1DATA\_TDI 
TR13 DNT\_OR DDC1DATA DDC1CLK Monitor Interface R40 R41 DAC / CRT A\_DAC1\_R (15) A\_DAC1\_RB (15) (15) CRT1DDCDATA (15) CRT1DDCCLK A\_DAC1\_G (15)
A\_DAC1\_GB (15) (13,18) DDC2DATA (13,18) DDC2CLK DDC2DATA DDC2CLK BUO \$ 1.7K TR41 4.7K 402 AR29 A\_DAC1\_B (15) A\_DAC1\_BB (15) DDC3DATA\_DP3\_AUXN DDC3CLK\_DP3\_AUXP (16) CRT2DDCDATA S TR14 \_\_\_\_OR DDC4DATA\_DP4\_AUXN DDC4CLK\_DP4\_AUXP HSYNC\_DAC1 (7,15) VSYNC\_DAC1 (7,15) HSYNC VSYNC B882 BLM15BD121SN1 (1,7) GEN\_D\_HPD4\_TDO TR11 DNI OR DNI for RV63 RSET R1030 499R GND\_AVSSQ +AVDD TR10 OR (16) HPD1 >> ->> VSYNC1\_TCK (1) HPD1 RSET AVDE C1020 C1021 C1022 10nF 100nF 6.3V 1uF 6.3V NS1020 NS\_VIA 2 0 1 V GND\_AVSSQ (1) DDC1CLK\_TMS < TR12 OR (7) SDA (5) AVSSC MMI2C B884 BLM15BD121SN +VDD1DI What happens to all the JTAG resistors especially R7 and also the TRs? VDD10 + C1023 + C1024 + C1025 10nF + 100nF\_6.3V 1uF\_6.3V NS1021 NS\_VIA (18) GPU\_DMINUS (18) GPU\_DPLUS (18) TS\_FDO VSS1D DMINUS DPLUS TS FDO DAC2 (TV/CRT2) A\_DAC2\_R (16) A\_DAC2\_RB (16) TP42 35mil AM18 A\_DAC2\_G (16) A\_DAC2\_GB (16) PLLTEST TESTEN G2E (1) TEST\_EN\_R < AM17 H2SYN → HSYNC\_DAC2 (7,16) → VSYNC\_DAC2 (7,16) VREFG R44 COME R2SET R2030 715R GND\_A2VSSQ AR33 AP33 XTALIN XTALOUT R2SE1 B883 BLM15BD121SN1 +A2VDDQ XTALOUT\_S is done for ease of layout A2VDD +3.3V\_BUS C2021 100nF\_6.3V C2022 1uF\_6.3V A2VSSC 2020 NS\_VIA 2 0 1 V GND\_A2VSSQ NR81 NS2020 B80 BLM15BD121SN1 XTALUU: ... 2 GND F XTALOUT S 4 R81 182R OUT VDD2D Share one pad E/D VSS2D = C80 100nF\_6.3V C2024 C2025 C2026 NS2021 10nF 100nF 6.3V 1uF 6.3V 2 A2VDD +A2VDD **B2030 26R\_600mA** GND VSS2DI + C2030 + C2031 + C2032 10nF 100nF\_6.3V 1uF\_6.3V OSC EN ✓ OSC\_EN (13,14) Overlap footprints C82 12pF\_50V XTALIN\_S R84 1M R\_RTCLK dvanced Micro Devices Inc. Y82 27.000MHz 10PPM 1 Commerce Valley Drive East XTALOUT S | C83 | 12pF\_ Markham Ontario Place R\_RTCLK close to XTAL so the main clock line has shortest stub Wednesday, October 31, 2007 RV635 GDDR3 - ASIC MAIN No. 105-B380xx-00











CONFIDENTIAL A PROPRIETARY TO ADVANCED MICRO DEVICES NC.
2007 Advanced Micro Devices
The ABD Desired braining and design is the exclusion property of AMD,
with ABD To evaluation proposes. Failure distribution of disclosure
with ABD to evaluation proposes. Failure distribution of disclosure
size that Dis evaluation proposes. Failure distribution of disclosure
with ABD. ABD revision proposes. Failure distribution of disclosure
with ABD. ABD revision proposes. Failure distribution of disclosure
with ABD. ABD revision proposes. Failure distribution of disclosure
with ABD. ABD revision in the distribution of the distribution
with ABD. ABD revision in the distribution of the distribution


Date: Wednesday, October 31, 2007


Sheet 6 of 21


Don No. 105-B380xx-00



















**VDDC Enable Circuit** 







## Power Play

## VDDC Voltage Settings Using GPIOs (for VDDC1 Dual Phase)

		Output Voltage (V)			
PWRCNTL_1 GPIO 20	PWRCNTL_0 GPIO 15	Rf1=42.2K Rf2=20.5F	Rf1= Rf2=	Rf1= Rf2=	
GP10_20	GP10_15		RIZ=	REZ=	
0	0	0.90V			
0	1	1.00V			
1	0	1.15V			
1	1	1.25V			Power-up Default











Advanced Micro Devices Inc. 1
Commerce Valley Drive East
Markham, Ontatio
Rev 1
Rev 1
Ret 13 of 21


105-B380xx-00














The 7-pin MiniDIN footprint allows one of the two MiniDINs:

- 7-pin Svideo/Composite MiniDIN P/N 6071001500G 4-pin Svideo MiniDIN P/N 6070001000G










CONTRIBUTION A. INCOMPRETARY TO ADVINCED MICRO DEVICES INC.
COORD Advanced Micro Devices
This AND Ease distinuate and obeging in the exclusion property of AND,
with MICRO The distinuation properts. Therefore a contribution of distinuate
is staffly pretaffeed. Use of this selection of distinuate
is staffly pretaffeed. Use of this selection of distinuate
is staffly pretaffeed. Use of this selection of distinuate
is staffly pretaffeed. Use of this selection of distinuate
is staffly pretaffeed to the of this selection of distinuation.

Date: Wednesday, October 31, 2007

Rev 1

Title RV635 GDDR3 - Mechanical

Doc No. 105-B380xx-00





RH RV635 512MB DDR3 DL-DVI-I DL DVI VO FH 6"

P/N 109-B38031-00 OCT. 29 2007


SVETLANA OSTROVSKY / JASMINE

ASSEMBLY TOP SHEET 1 OF 2

## RESTRICTION NOTICE

THIS PCB ARTWORK CONTAINS INFORMATION WHICH IS PROPRIETARY TO AND IS THE PROPERTY OF AMD, AND MAY NOT BE USED, REPRODUCED OR DISCLOSED IN ANY MANNER WITHOUT EXPRESS WRITTEN PERMISSION FROM AMD.

© 2007 Advanced Micro Devices





RH RV635 512MB DDR3 DL-DVI-I DL\_DVI VO FH 6"

P/N 109-B38031-00 OCT. 29 2007 SVETLANA OSTROVSKY / JASMINE

RESTRICTION NOTICE

THIS PCB ARTWORK CONTAINS INFORMATION WHICH IS PROPRIETARY TO AND IS THE PROPERTY OF AMD, AND MAY NOT BE USED, REPRODUCED OR DISCLOSED IN ANY MANNER WITHOUT EXPRESS WRITTEN PERMISSION FROM AMD.

©2007 Advanced Micro Devices