MS8951 100


ATI RV360 R9600XT, TSOP 16MX16 *8 DDR, CRT, DVI-I , VIDEO IN, TV-OUT, AGP 8X


TITLE	PAGE
BLOCK DIAGRAM	2
AGP 4X / 8X BUS	3
RV360 Core	4
RV360 memory interface	5
RV360 power	6
REG Switcher (VDDC, MVDDC)	7
REG (Memory, VDDC_CT)	8
REG (others PLLs)	9
VTT Termination CHA	10
VTT Termination CHB	11
TSOP 16Mx16 DDR	12
Straps	13
DAC RGB Filter	14
Video MUX & VIVO	15
TMDS & DVI-I	16
Rage Theater 1	17
Heatsink & Mechanical	18
Thermal Management	19


FREQUENCY	MHZ
CORE	500MHz
MEMORY	275MHz


Sch Rev	PCB Rev	Date	REVISION DESCRIPTION	
0	00A	06/25/03	PRELIMINARY BASED ON A035-10A - Redesign regulators - Add full-termination - Add variable speed controlled fan - Add RTl and video in 9-in MiniDIN - Add oscillator - Replace all 100nF with 402 footprint	•
1	00B	09/02/03	- (LAYOUT) Move JUI/MJUI away and move C321 and C322 up to avoid fan keep out violation - (04) Move VDDR4 ASIC pins to 3.3V_Bus - (05) Move +VDDC_S, +WVDDC_S after the bead - (05) Change Vin and Diode boost to +5V_BUS for VDDC	
2	00B	10/31/03	ATI schematic review result: 1. Sheet4, R27 and R28 will provide the voltage as VDDC 2. Sheet7, make sure Q22 and Q24 can stand for the high current 3. Sheet8, keep the foot pin of the ALT. part in case there is problem. Add Samsung and Hynix memory setting suggestion 4. Sheet9, A2VDD, please make sure the MVDDQ setting is 2.5V before linking it. 5. Sheet10,11 Populate R751 to R758, R851 to R858 Change R759 to R766, R859 to R866 from 0R to 33R 6. Sheet15, DNI R805,R606,R607,Q25 and Q26. 7. Sheet18, DNI R927, R931, C900, Q41, Q42	E
				-
			<variant name=""></variant>	

MS 8951 ATI RV360












| Variant Names | S8951 ATI RV360 | State | Document Number | RV360 | memory interface | Document Number | RV360 | Memory interface | Number | Numb









Voltage Req.	R1	R2		
0.8V	150R	71.5R		
	P/N 3240150000	P/N 324075R500		
1.25V	75R	75R		
	P/N 3240075000	P/N 3240075000		
1.5V	49.9R	75R		
	P/N 3240049900	P/N 3240075000		
1.8V	54.9R	140R		
	P/N 3240054900	P/N 3240140000		
1.84V	49.9R	140R		
	P/N 3240049900	P/N 3240140000		
Voltage Req.	Rx1 for 1.25V Ref	Rx2 for 1.25V Ref		
1.5	432R	2.15K		
	P/N 3240432000	P/N 3240215100		
1.7V	432R	1.21K		
	P/N 3240432000	P/N 3240121100		
1.8175V	681R	1.5K		
	P/N 3240681000	P/N 3240015200		
Voltage Req.	Ry1 for 2.5V Ref	Ry2 for 2.5V Ref		
3.3V	1.07K	3.32K		
	P/N 3240107100	P/N 3240332100		
2.65V	200R	3.32K		
	P/N 3240200000	P/N 3240332100		
2.5V	0R	DNI		
	P/N 3230000000			

Regulator for +VTT (Termination) Vout = 1.25V ~ 1.3V with +2.5V +MVDDQ

lout = 1000mA MAX





For Samsung K4D551638D-TC2A
+MVDDQ/+MVDDC = 2.8V
R111, R115 = 2.67K
R110, R114 = 324R

For Hynix 5DU561622CT-33
+MVDDQ/+MVDDC = 2.6V
R111, R115 = 3.74K
R110, R114 = 150R

Keep the foot pin of the ALT. part in case there is problem

+MVDDO +MVDDC +MVDDQ MOSFET can be removed and derive +MVDDQ from +MVDDC from

Circuit to hold +MVDDQ low and wait for +MVDDC for proper memory power sequence

+MVDDC	Rq3		Rq4		+ <u>N</u>	AVDDC +	12V_BUS	
3.45V	7.5K	3230075200	2.4K	3230024200			R395	G MVDDQ
2.5V					Ra3	R393 X_CMPT3904	X_20K	3
			\neg		1140	X_7.5K Q28	/ T	2
Assume Bmin of the tra values, if Bmin = 50 insi decrease to half of the al	ead, then Rq3a				Ra4	R394	2X_CMPT3904 Q27	
dedease brial diffe a	Love values					X_2.4K		
							_	


Variant Name>

MS 8951 ATI RV360


Ize Document Number REG (Memory, VDDC_CT)

atte: Friday, June 04, 2004 | Sheet 8 of 19






Alt regulator for +VDDC_CT Vout = 1.5V lout = 500mA MAX



Alt. regulator for +A2VDD Vout = 2.5V lout = 120mA MAX




+A2VDD and GND_A2VSSN routed with at least 15 mil trace and not longer than 1.5 inch.


4. If +MVDDQ = 2.5V, then +A2VDD can link to this voltage

Alt. regulator for +TPVDD Vout = 1.6V ~ 1.8V Lout = 100mA MAX


	Rt1	_	Rt2	
1.61V +0.01V/-0.01V	432R	3240432000	1.5K	3230015200
1.69V +0.01V/-0.01V	432R	3240432000	1.21K	3240121100
1.718V +0.01V/-0.01V	562R	3240562000	1.5K	3230015200
1.8175V +0.01V/-0.01V	681R	3240681000	1.5K	3230015200







Alt regulator for +MPVDD Vout = 1.8V lout = 10mA MAX





<Variant Name>


MS 8951 ATI RV360

Size Document Number REG(others PLLs)


REGuer Finday, June 04, 2004 Sheet 9 of 19








OPTION STRAPS





STRAPS	PIN	DESCRIPTION	DEFAULT
AGPFBSKEW(1:0)	GPIO(1:0)	AGP 1x clock feedback phase adjustment wit refolk(cpucils) 00 - refolk alightly earlier then feedback 10 - refolk 1x parier then feedback 10 - refolk 1x parier then feedback 11 - refolk 1x parier then feedback 11 - refolk 1x parier then feedback 12 - refolk 1x parier then feedback 13 - refolk 1x parier then feedback 14 - refolk 2 parier then feedback	00 (internal pull-down)
X1CLK_SKWE(1:0)	GPIO(3:2)	Clock phase adjustment between x1 clk and x2clk 00 - 0 tap delay 10 - 1 tap delay 10 - 2 taps delay 11 - 1 taps delay	00 (internal pull-down)
ROMIDCFG(3:0)	GPIO(9,13:11)	If no ROM attached, controls chip IDis. If rom attached identifies ROM type 0,000 - No ROM, CHG, ID-D - 0,000	1001
ID_DISABLE	GPIO(8)	Normal operation Norm	0 (internal pull-down)
BUSCFG(2:0)	GPIO(6:4)	Control Suri year, CLF PLI select and IDEEL ONE - SUR BISS, ONE - A, FLL SE, IDEEL ADDR ONE - SUR BISS, ONE - A, FLL SE, IDEEL ADDR ONE - SUR BISS - ADP + KTZC, PLL cit, IDSEL-ADT6 ONE - 33 V BUS - A ADP + KTZC, PLL cit, IDSEL-ADT7 ONE - 33 V BUS - A ADP + KTZ, PLL cit, IDSEL-ADT6 ONE - 33 V BUS - A ADP + KTZ, PLL cit, IDSEL-ADT6 ONE - 33 V BUS - A ADP + KTZ, PLL cit, IDSEL-ADT6 ONE - 33 V BUS - A ADP + KTZ, PLL cit, IDSEL-ADT7 ONE - 33 V BUS - A ADP + KTZ, PLL cit, IDSEL-ADT7 ONE - 35 V BUS - A ADP + KTZ, PLC cit, IDSEL-ADT6 ONE - 35 V BUS - A ADP + KTZ, PLC cit, IDSEL-ADT6 ONE - 35 V BUS - A ADP + KTZ, PLC cit, IDSEL-ADT6 ONE - 35 V BUS - A ADP + KTZ, PLC cit, IDSEL-ADT7 ONE - 55 V BUS - A ADP + KTZ, PLC cit, IDSEL-ADT7 ONE - 55 V BUS - A ADP + KTZ, PLC cit, IDSEL-ADT7 ONE - 55 V BUS - A ADP + KTZ, PLC cit, IDSEL-ADT7 ONE - 55 V BUS - A ADP + KTZ, PLC cit, IDSEL-ADT7 ONE - 55 V BUS - A ADP + KTZ, PLC cit, IDSEL-ADT7 ONE - 55 V BUS - A ADP + KTZ, PLC cit, IDSEL-ADT7 ONE - 55 V BUS - A ADP + KTZ, PLC cit, IDSEL-ADT7 ONE - 55 V BUS - A ADP + KTZ, PLC cit, IDSEL-ADT7 ONE - 55 V BUS - A ADP + KTZ, PLC cit, IDSEL-ADT7 ONE - 55 V BUS - A ADP + KTZ, PLC cit, IDSEL-ADT7 ONE - 55 V BUS - A ADP + KTZ, PLC cit, IDSEL-ADT7 ONE - 55 V BUS - A ADP + KTZ, PLC cit, IDSEL-ADT7 ONE - 55 V BUS - A ADP + KTZ, PLC cit, IDSEL-ADT7 ONE - 55 V BUS - A ADP + KTZ, PLC cit, IDSEL-ADT7 ONE - 55 V BUS - A ADP + KTZ, PLC cit, IDSEL-ADT7 ONE - 55 V BUS - A ADP + KTZ, PLC cit, IDSEL-ADT7 ONE - 55 V BUS - ADP + KTZ, PLC cit, IDSEL-ADT7 ONE - 55 V BUS - ADP + KTZ, PLC cit, IDSEL-ADT7 ONE - 55 V BUS - ADP + KTZ, PLC cit, IDSEL-ADT7 ONE - 55 V BUS - ADP + KTZ, PLC cit, IDSEL-ADT7 ONE - 55 V BUS - ADP + KTZ, PLC cit, IDSEL-ADT7 ONE - 55 V BUS - ADP + KTZ, PLC cit, IDSEL-ADT7 ONE - 55 V BUS - ADP + KTZ, PLC cit, IDSEL-ADT7 ONE - 55 V BUS - ADP + KTZ, PLC cit, IDSEL-ADT7 ONE - 55 V BUS - ADP + KTZ, PLC cit, IDSEL-ADT7 ONE - 55 V BUS - ADP + KTZ, PLC cit, IDSEL-ADT7 ONE - 55 V BUS - ADP + KTZ, PLC cit, IDSEL-A	000 (internal pull-down)
MULTIFUNC(1:0)	LCDDATA(17:16)	Multi-function device select 00 - single function device. 10 - to function device. AGP in either function 10 - two function device. AGP and in function of 11 - two function device. AGP in the functions If BUSCPC pin based starges are set to PCI, then AGP will not be enabled in any function. 58 AGP function table below for decide on AGP adilly diams.	00
VIP_DEVICE	LCDDATA(20) STRAP T	Indicates if any slave VIP host devices drove this in low during reset. 0 - Slave VIP host port devices present 1 - No slave VIP host port devices reporting presence during reset	0


STRAP P	INTERRUPT
LOW	ENABLED (DEFAULT)
HIGH	DISABLED





DEMUX_SEL	LCDDATA19	On board pull-up and software controlled to select DAC2 driving CRT or TV for detection purpose 0 - BAC26r V 1 - DAC21cr CRT
NTSC/PALb	LCDDATA18	TVO Standard Default (Resistor pull-up and switch short to GND) 0 - PAL (on board resistor pull-down and switch closed) 1 - NTSC (on board resistor pull-up)
SVHS/YPrPbb	LCDDATA14	Connected to Component TV-Out Detect pin Normally high, pulled low by Component TVO dongle 0 - Component/PI-Fb (Resizor pull-down in dungle) 1 - SPNS/Composite (on board resistor pull-up)


<Variant Name>


MS 8951 ATI RV360							
Size	Document Number					Rev	
Cust	[∞] Straps					00B	
Date:	Friday, June 04, 2004	Sheet	13	of	18		
Date:	Friday, June 04, 2004	Sheet	13	10	18		














TEMPERATURE SENSE AND SPEED CONTROLLED FAN



 Size
 Document Number
 Rev Document Number
 Post

 Thermal Management
 Date
 Priday, June 04, 2004
 Sheet
 18
 of
 18