

P1071: GF108, 1024MB x16 DDR3, DVI+HDMI+VGA

- V230-8.0
- 1.Base on V230-4.0 to modify
 - 2.Page 4 : Remove FBB and add TERMINATION OPTION FOR 8 LOAD CMD LINE
 - 3.Page 5 : Change to Memory 1st Bank 0..31
 - 4.Page 6 : Change to Memory 1st Bank 32..63
 - 5.Page 7 : Del som Memory Decoupling
 - 6.Page 12 : Co-lay Hi-C cap for GT440
 - 7.Page 14 : Change Fan control circuit

- Page 1: Overview
- Page 2: Board Block Diagram
- Page 3: PCI Express Interface
- Page 4: GPU Frame Buffer
- Page 5: Memory 1st Bank 0..31
- Page 6: Memory 1st Bank 32..63
- Page 7: Memory Decoupling
- Page 8: DACA VGA
- Page 9: DACB VGA Header
- Page 10: TMDS Interface
- Page 11: HDMI Interface
- Page 12: Unused Interfaces, NVVDD Decoupling
- Page 13: XTAL, ROM, JTAG, Misc
- Page 14: Straps, Thermal, Mechanical
- Page 15: Power Supply I: Misc Power, Thermal Shutdown
- Page 16: Power Supply II: FBVDDQ
- Page 17: Power Supply III: NVVDD

Rev	VARIANT	NVRN	ASSEMBLY
B	BASE	600-11071-BASE-SCH	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO. STUFF ASSEMBLY NOTES AND BOM NOT FINAL
1	SKU0001	600-11071-0001-100	GF108-300 A1 625/1250/900MHz 1024MB/128MB DDR3, DVI-DL+HDMI+VGA
2	SKU0002	600-11071-0002-100	GF108-300 A1 650/1300/900MHz 1024MB/128MB DDR3, DVI-DL+HDMI+VGA
3	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
4	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
5	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
6	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
7	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
8	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
9	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
10	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
11	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
12	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
13	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
14	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
15	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>




MICRO-STAR INT'L CO.,LTD




MS-V230

Size	Document Description	Rev
Custom	Overview	8.0
Date: Friday, April 08, 2011		Sheet 1 of 20


Block Diagram




PCI Express Interface







GPU Frame Buffer




Memory 1st Bank 0..31



CMD Mapping		
CMD	<0..31>	<32..63>
CMD0	C00	
CMD1	C01	
CMD2	C02	
CMD3	C03	
CMD4	C04	
CMD5	C05	
CMD6	C06	
CMD7	C07	
CMD8	C08	
CMD9	C09	
CMD10	C10	
CMD11	C11	
CMD12	C12	
CMD13	C13	
CMD14	C14	
CMD15	C15	
CMD16	C16	
CMD17	C17	
CMD18	C18	
CMD19	C19	
CMD20	C20	
CMD21	C21	
CMD22	C22	
CMD23	C23	
CMD24	C24	
CMD25	C25	
CMD26	C26	
CMD27	C27	
CMD28	C28	
CMD29	C29	
CMD30	C30	
CMD31	C31	




Memory 1st Bank 32..63




CMD Mapping		
CMD	<0..31>	<32..63>
CMD0	C00	
CMD1	C01	
CMD2	C02	
CMD3	C03	
CMD4		RST
CMD5	A0	A0
CMD6	A1	A1
CMD7	A2	A2
CMD8	A3	A3
CMD9	A4	A4
CMD10	A5	A5
CMD11	A6	A6
CMD12	A7	A7
CMD13	A8	A8
CMD14	A9	A9
CMD15	A10	A10
CMD16	A11	A11
CMD17	A12	A12
CMD18	A13	A13
CMD19	A14	A14
CMD20	A15	A15
CMD21	A16	A16
CMD22	A17	A17
CMD23	A18	A18
CMD24	A19	A19
CMD25	A20	A20
CMD26	A21	A21
CMD27	A22	A22
CMD28	A23	A23
CMD29	A24	A24
CMD30	A25	A25
CMD31	A26	A26


CLK Termination





Memory Decoupling





DACA VGA





DACB VGA Header











TMDS Interface





HDMI Interface




Unused Interfaces, NVVDD Decoupling



XTAL, ROM, JTAG, Misc




Straps, Thermal, Mechanical





Removed 4 pin fan circuit

4-Wire Fan



GF108 Straps


Bit Signal		Values		Multilevel Straps	
03	RAMCFG[02]	0000	Default		
03	RAMCFG[01]	0001	Micro		
03	RAMCFG[01]	0010	Hyper		
01	RAMCFG[01]	0011	Samsung		
		0100	Default		
		0101	0	50k to QND	0000
		0110	1	100k to QND	0001
		0111	1	200k to QND	0010
03	ISL4_117	0	Disable	200k to QND	0100
		1	Enable	300k to QND	0101
				350k to QND	0110
02	FREQ	0	Default	40k to QND	0111
		1	100k	50k to VCC	1000
01	SMB_ALT_ADDR	0	0x0E	100k to VCC	1001
		1	0x0C	150k to VCC	1010
				200k to VCC	1011
03	VGA_DEVICE	0	Disable	250k to VCC	1100
		1	Enable	300k to VCC	1101
				350k to VCC	1110
				400k to VCC	1111
03	PCI_DEVICE_EXT	0	0P108-300-41		
		1	0P108-300-41		
02	SUB_VENDOR	0	No BIOS		
		1	BIOS		
		1	Disable		
		1	Enable		
00	SDT_CK_CFG	0	Disable		
		1	Enable		
00	PEX_PLL_SEL_TERM10	0	Disable		
		1	Enable		
03	PCI_DEV[02]	0000	0P108-300-41		
		0010	0P108-300-41		
01	PCI_DEV[02]	0001	0P108-300-41		
		0010	0P108-300-41		
01	PCI_DEV[01]	0000	0P108-300-41		
		0010	0P108-300-41		
00	PCI_DEV[00]	0000	0P108-300-41		
		0010	0P108-300-41		
03	SDIO_FSDIOCS_LUT_ADDR[0]	0000	SDIOFSDIOCS_DEFAULT	1000	SDIOFSDIOCS_DEFAULT
		0001	MOBILE_NTHRS_DEFAULT	1001	MOBILE_NTHRS_DEFAULT
03	SDIO_FSDIOCS_LUT_ADDR[0]	0010	MOBILE_NTHRS_LAMP	1010	MOBILE_NTHRS_LAMP
		0011	MOBILE_NTHRS_LAMP	1011	MOBILE_NTHRS_LAMP
03	SDIO_FSDIOCS_LUT_ADDR[0]	0100	MOBILE_NTHRS_LAMP	1100	MOBILE_NTHRS_LAMP
		0101	MOBILE_NTHRS_LAMP	1101	MOBILE_NTHRS_LAMP
00	SDIO_FSDIOCS_LUT_ADDR[0]	0110	MOBILE_NTHRS_LAMP	1110	MOBILE_NTHRS_LAMP
		0111	MOBILE_NTHRS_LAMP	1111	MOBILE_NTHRS_LAMP
03	USER[0]	0000	Default		
02	USER[0]				
01	USER[0]				
00	USER[0]				







MICRO-STAR INT'L CO.,LTD
MS-V230

Size Custom	Document Description Straps, Thermal, Mechanical	Rev 8.0
Date: Friday, April 08, 2011	Sheet 14 of 20	


Power Supply I: Misc Power, Thermal Shutdown



Change to RC1117_SOT223



Power Supply II: FBVDDQ




MICRO-STAR INT'L CO.,LTD

MS-V230

Size Custom	Document Description Power Supply II: FBVDDQ	Rev 8
Date: Friday, April 08, 2011	Sheet 16 of 20	

Power Supply III: NVVDD



[illegible]

	A	B	C	D	E	F	G	H
1	SNN_FBB_CM001 4.4G SNN_FBB_WCK0 4.4E SNN_FBB_WCK1 4.4E SNN_FBB_WCK2 4.4E SNN_FBB_WCK3 4.4E SNN_FBB_WCK00 4.4E SNN_FBB_WCK01 4.4E SNN_FBB_WCK02 4.4E SNN_FBB_WCK03 4.4E SNN_FB_PLLA0D0 4.3C SNN_FB_PLLA0D0 4.3C SNN_FB_VREF 4.5A SNN_GP01 12.3B SNN_GP03 13.2D SNN_GP09 13.2D SNN_GP10 13.2D SNN_GP11 13.2D SNN_GP12 13.2D SNN_GP13 13.2D SNN_GP14 13.2D SNN_GP15 11.3D SNN_GP17 13.2D SNN_GP18 13.2D SNN_GP19 12.4B SNN_GP20 13.2D SNN_GP22 13.2D SNN_GP23 13.2D SNN_GP24 13.2D SNN_GPU_A2 3.2F SNN_GPU_A7 3.2F SNN_GPU_A84 3.2F SNN_GPU_A84 3.2F SNN_GPU_A87 3.3F SNN_GPU_ACS 3.3F SNN_GPU_A06 3.3F SNN_GPU_A08 3.3F SNN_GPU_A08 3.3F SNN_GPU_A015 3.3F SNN_GPU_AL7 3.3F SNN_GPU_B7 3.3F SNN_GPU_C7 3.3F SNN_GPU_D6 3.3F SNN_GPU_D6 3.3F SNN_GPU_D7 3.3F SNN_GPU_E5 3.3F SNN_GPU_E7 3.3F SNN_GPU_F4 3.3F SNN_GPU_G5 3.3F SNN_GPU_H02 3.3F SNN_GPU_P6 3.3F SNN_GPU_U7 3.3F SNN_GPU_V6 3.3F SNN_GPU_Y4 3.3F SNN_H0M0 0.0C SNN_H0M0_REV0 11.3D SNN_I0CH_SCL 13.3D SNN_I0CH_S0A 13.3D SNN_I0CS_SCL 13.1D SNN_I0CS_S0A 13.1D SNN_IPFA_TXD0 10.3D SNN_IPFA_TXD0* 10.2D SNN_IPFB_TXC 10.3D SNN_IPFB_TXC0 10.3D SNN_IPFB_TXD0 10.3D SNN_IPFB_TXD0* 10.3D SNN_IPFC_AUX 12.2B SNN_IPFC_AUX* 12.2B SNN_IPFC_L0 12.2B SNN_IPFC_L0* 12.2B SNN_IPFC_L1 12.2B SNN_IPFC_L1* 12.2B SNN_IPFC_L2 12.2B SNN_IPFC_L2* 12.2B SNN_IPFC_L3 12.2B SNN_IPFC_L3* 12.2B SNN_IPFC_R0ET 12.2A SNN_IPFD_AUX 12.4B SNN_IPFD_AUX* 12.4B SNN_IPFD_L0 12.4B SNN_IPFD_L0* 12.4B SNN_IPFD_L1 12.4B SNN_IPFD_L1* 12.4B SNN_IPFD_L2 12.4B SNN_IPFD_L2* 12.4B SNN_IPFD_L3 12.4B SNN_IPFD_L3* 12.4B SNN_IPFE_R0ET 12.4A SNN_IPFE_AUX 11.2D SNN_IPFE_AUX* 11.2D SNN_IPFE_L0 11.3D SNN_IPFE_L0* 11.3D SNN_IPFE_L1 11.3D SNN_IPFE_L1* 11.3D SNN_IPFE_L2 11.3D SNN_IPFE_L2* 11.3D SNN_IPFE_L3 11.2D SNN_IPFE_L3* 11.2D SNN_M0ACAL_PD_V0D0 12.3C Q SNN_M0ACAL_PU_GND0 12.3C	SNN_MC0A00 12.2D SNN_MC0A01 12.2D SNN_MC0A02 12.2D SNN_MC0A03 12.2D SNN_MC0A04 12.2D SNN_MC0A05 12.2D SNN_MC0A06 12.2D SNN_MC0A07 12.2D SNN_MC0A08 12.2D SNN_MC0A09 12.2D SNN_MC0A10 12.2D SNN_MC0A11 12.2D SNN_MC0A12 12.2D SNN_MC0A13 12.2D SNN_MC0A14 12.2D SNN_MC0A_CLKIN 12.3D SNN_MC0A_CLKOUT 12.3D SNN_MC0A_CLKOUT* 12.3D SNN_MC0A_CTL3 12.3D SNN_MC0A_DE 12.3D SNN_MC0A_H0YNG 12.3D SNN_MC0A_V0DQ_P0 12.3C SNN_MC0A_V0DQ_P0 12.3C SNN_MC0A_V0DQ_T0 12.3C SNN_MC0A_V0DQ_U0 12.3C SNN_MC0A_VREF 12.2C SNN_MC0A_V0YNG 12.3D SNN_M0BCAL_PD_V0D0 12.4C Q SNN_M0BCAL_PU_GND0 12.4C SNN_M0B00 12.3D SNN_M0B001 12.3D SNN_M0B002 12.4D SNN_M0B003 12.4D SNN_M0B004 12.4D SNN_M0B005 12.4D SNN_M0B007 12.4D SNN_M0B008 12.4D SNN_M0B009 12.4D SNN_M0B010 12.4D SNN_M0B011 12.4D SNN_M0B012 12.4D SNN_M0B013 12.4D SNN_M0B014 12.4D SNN_MC0A_CLKIN 12.3D SNN_MC0A_CLKOUT 12.4D SNN_MC0A_CLKOUT* 12.4D SNN_MC0B_CTL3 12.4D SNN_MC0B_DE 12.4D SNN_MC0B_H0YNG 12.4D SNN_MC0A_V0DQ_A00 12.3C SNN_MC0B_V0DQ_A00 12.3C SNN_MC0B_V0DQ_W0 12.4C SNN_MC0B_V0DQ_Y0 12.4C SNN_MC0B_VREF 12.4C SNN_MC0B_V0YNG 12.4D SNN_NV0D0_SENSE_1 3.4F SNN_NV0D0_SENSE_3 3.4F SNN_P0X_CLKREQ 3.1D SNN_P0X_PLL_H0D0 3.3F SNN_P0X_TSTCLK_OUT 3.2D - SNN_P0D0D_OUT 13.4D SNN_P0_P0V0D_NC 15.4E SNN_P0_P0V0D_P0K 15.4E SNN_SM0L0 3.1C SNN_SM0AT 3.1C SNN_SP0F 13.4D SNN_SV0D_3V3 3.3F SNN_XTAL_OUTBURST 13.1D STRAP0 13.2D+13.3D+14.4D 14.5B+ STRAP1 13.2D+13.3D+14.4B+ 14.4C STRAP2 13.2D+13.3D+14.4B+ 14.4C STRAP_REF0 13.1G+13.4C STRAP_REF1 13.1G+13.4C SYS_RST 15.1G+15.3B+15.3F+ SYS_RST* 15.1G+15.3F THERM0N 13.1C 13.1G+ THERM0P 13.1G+13.3C THERM_N 15.1G+15.3C THERM_P 15.1G+15.3C THERM_P* 15.1G+15.3C THERM_SHUTDOW* 15.1G+15.3D+17.4A+ XTAL_IN 13.1G+13.1B XTAL_OUT 13.1G+13.5D XTAL_S0IN 13.1G+13.5B						
2								
3								
4								
5								

	MICRO-STAR INT'L CO.,LTD MS-V230		
	Size	Document Description	Rev
	Custom		8.0
Date: Friday, April 08, 2011		Sheet	20 of 20