



(15) Power Management **Power up Sequencing** +12V_BUS +12V_BUS R682 5.1K <16> VDDC_SHDN_N >> VDDC_SHDN_N R698 +3.3V_BUS 2.2K R680 R681 1K


VDDC Enable Circuit




3.3V Enable Circuit
















AMD				Title RH RV730 512MB DDR2 DL-DVI DP HDMI FH 6'			Schematic No. 105-B665xx-00A	Date: Saturday, July 26, 2008	
0	Ail			REVISION HISTORY	NOTE:	This schematic represent For Stuffing options (com Please contact AMD repre	is the PCB, it does not represent any specific aponent values, DNI , ? please consult the esentative to obtain latest BOM closest to the	SKU. product specific BOM. e application desired.	Rev 0
	Sch Rev	PCB Rev	Date	REVISION DESCRIPTION					
	0	00A	08/04/01	Initial design for RV730 GDDR3					
1									
l			5	4		3	2		1