


P407-A00: G84M/G86M MXM-II
256/512MB 128-BIT GDDR2
LVDS, DVI -A, DVI -B, TV-OUT, VGA
SLI , HDMI , HDCP

Table of Contents

- Page 1: Cover Page
- Page 2: PCI EXPRESS Interface
- Page 3: Frame Buffer GPU Interface
- Page 4: Frame Buffer Partition A Memories
- Page 5: Frame Buffer Partition C Memories
- Page 6: Memory Decoupling Caps
- Page 7: DACs, Clock-Generation
- Page 8: LVDS, TMDs GPU Interface
- Page 9: MXM Connector, IO-Section
- Page 10: GPIOs, JTAG, Thermal Sensor
- Page 11: Spread Spectrum, VBIOS and HDCP ROM
- Page 12: MIOA(SLI), MIOB
- Page 13: NVVDD Power Supply
- Page 14: FBVDDQ, PEX1V2 and DAC_Vref Power Supply
- Page 15: Straps

SKU	VARIANT	NVPN	ASSEMBLY
B	BASE	600-10407-9998-000	BASE LEVEL GENERIC SCHEMATIC ONLY. COMMON & NO-STUFF ASSEMBLY NOTES AND BOM NOT FINAL.
1	SKU0001	600-10407-0001-000	G84M-600 450/400 256MB 128bit t GDDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA, MXM-II, HDCP.
2	SKU0002	600-10407-0002-000	G84M-600 450/400 512MB 128bit t GDDR2 32Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA, MXM-II, HDCP.
3	SKU0003	600-10407-0003-000	G84M-700 TBD/400 512MB 128bit t GDDR2 32Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA, MXM-II, HDCP.
4	SKU0004	600-10407-0004-000	G86M_770 500/400 256MB 128bit t GDDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA, MXM-II, HDCP.
5	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
6	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
7	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
8	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
9	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
10	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
11	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
12	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
13	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
14	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
15	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>

PAGE 2) MXM-11 GOLDEN EDGE, PCI EXPRESS INTERFACE



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	G84M-600 450/400 256MB 128bit GDDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA, MXM-II, HDCP
PAGE DETAIL	PCI EXPRESS Interface

NVIDIA CORPORATION


2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



NV_PN	600-10407-0001-000 A		
ID	p407_a00	PAGE	2 OF 18
NAME	myan	DATE	23-OCT-2006

PAGE 3) GPU MEMORY INTERFACE

	NET	NV_I IMPEDANCE	NV_CRI TI CAL_NET
OUT	FBA_RESET	500HM	2
OUT	FBA_ODT_GPU	500HM	2
OUT	FBC_RESET	500HM	2
OUT	FBC_ODT_GPU	500HM	2



NVI DI A CORPORATI ON




2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



NV_PN	600-10407-0001-000 A		
ID	p407_a00	PAGE	3 OF 18
NAME	myan	DATE	23-OCT-2006

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

PAGE 4) MEMORY PARTITION A






NET	MIN_LI_NE_WI_DTH	VOLTAGE
FBA_VREF1	16MIL	0.9V
FBA_VREF2	16MIL	0.9V
FBA_VREF3	16MIL	0.9V
FBA_VREF4	16MIL	0.9V

NET	DIFFPAIR	Critical	Impedance
FBA_CLK0	FBA_CLK0	1	10001FF
FBA_CLK1	FBA_CLK1	1	10001FF
FBA_CLK1*	FBA_CLK1*	1	10001FF
FBAD0S0	FBAD0S0	1	10001FF
FBAD0S1	FBAD0S1	1	10001FF
FBAD0S1*	FBAD0S1*	1	10001FF
FBAD0S2	FBAD0S2	1	10001FF
FBAD0S2*	FBAD0S2*	1	10001FF
FBAD0S3	FBAD0S3	1	10001FF
FBAD0S3*	FBAD0S3*	1	10001FF
FBAD0S4	FBAD0S4	1	10001FF
FBAD0S4*	FBAD0S4*	1	10001FF
FBAD0S5	FBAD0S5	1	10001FF
FBAD0S5*	FBAD0S5*	1	10001FF
FBAD0S6	FBAD0S6	1	10001FF
FBAD0S6*	FBAD0S6*	1	10001FF
FBAD0S7	FBAD0S7	1	10001FF
FBAD0S7*	FBAD0S7*	1	10001FF

4.1A< 3.30>	FBA A<12>_0>	2	560HM
4.1A< 3.30>	FBA A<5>_2>	2	560HM
4.2A< 3.30>	FBA_BA0	2	560HM
4.2A< 3.30>	FBA_BA1	2	560HM
4.3F< 3.30>	FBA_CKE	2	560HM
4.2A< 3.30>	FBA_BA2	2	560HM
4.1A< 3.30>	FBA_RAS*	2	560HM
4.1A< 3.40>	FBA_CAS*	2	560HM
4.1A< 3.30>	FBA_WE*	2	560HM
4.1A< 3.30>	FBA_CSO*	2	560HM
4.1A< 3.30>	FBA_CS1*	2	560HM
4.4A< 3.1A<	FBAD<63>_0>	2	500HM
4.4A< 3.3A>	FBADOM<7>_0>	2	500HM
4.2A< 3.50>	FBA_ODT	2	560HM

PAGE 5) MEMORY PARTITION C






NET	MIN LINE WIDTH	VOLTAGE
FBC_VREF1	16MIL	0.9V
FBC_VREF2	16MIL	0.9V
FBC_VREF3	16MIL	0.9V
FBC_VREF4	16MIL	0.9V






NET	DIFFPAIR	CRITICAL	IMPEDANCE
FBC_CLK0	FBC_CLK0	1	1000FF
FBC_CLK1	FBC_CLK1	1	1000FF
FBC_CLK2	FBC_CLK2	1	1000FF
FBC_CLK3	FBC_CLK3	1	1000FF
FBCDQ0	FBCDQ0	1	1000FF
FBCDQ1	FBCDQ1	1	1000FF
FBCDQ2	FBCDQ2	1	1000FF
FBCDQ3	FBCDQ3	1	1000FF
FBCDQ4	FBCDQ4	1	1000FF
FBCDQ5	FBCDQ5	1	1000FF
FBCDQ6	FBCDQ6	1	1000FF
FBCDQ7	FBCDQ7	1	1000FF

5.1A<	3.3H<	FBC_A<12>_0<	2	560HM
5.1A<	3.3H<	FBC_A<5>_2<	2	560HM
5.2A<	3.3H<	FBC_BA0	2	560HM
5.2A<	3.3H<	FBC_BA1	2	560HM
5.3A<	3.3H<	FBC_CKE	2	560HM
5.2A<	3.3H<	FBC_BA2	2	560HM
5.1A<	3.3H<	FBC_RAS*	2	560HM
5.1A<	3.4H<	FBC_CAS*	2	560HM
5.1A<	3.3H<	FBC_WE*	2	560HM
5.1A<	3.3H<	FBC_CS0*	2	560HM
5.1A<	3.3H<	FBC_CS1*	2	560HM
5.4A<	3.1E<	FBCDQ<63>_0<	2	500HM
5.4A<	3.3E<	FBCDQ<7>_0<	2	500HM
5.2A<	3.5D<	FBC_ODT	2	560HM

PAGE 6) MEMORY DECOUPLING CAPS


DECOUPLING CAPS FOR MEMORYS (PARTION A AND PARTION C)









	NV_NET_NAME	NV_I MPEDANCE	NV_CRI TICAL_NET
	XTALOUT	500HM	1
	XTALI N	500HM	1
11. 2B< 7. 4F>	XTALOUTBUFF	500HM	1
11. 2E> 7. 4C<	SSFOUT	500HM	1





2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	600-10407-0001-000 A		
ID	p407_a00	PAGE	7 OF 18
NAME	myan	DATE	23-OCT-2006

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.










NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA




NV_PN	600-10407-0001-000 A		
ID	p407_a00	PAGE	11 OF 18
NAME	myan	DATE	23-OCT-2006



NVVDD=1V
 APPROX. 20A @ 500MHZ
 INPUT CURRENT RMS = 6.8A @ 7.5V INPUT
 OUTPUT PEAK TO PEAK CURRENT = 3A @ 22V INPUT
 SWITCHING FREQ. = 275KHZ






G84M	RTop	RBot	GPI 05
1. 1V 1. 0V	3. 01K 3. 01K	4. 42K 19. 6K 4. 42K	Hi gh Low

NVI DI A CORPORATI ON			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	600-10407-0001-000 A		
ID	p407_a00	PAGE	13 OF 18
NAME	myan	DATE	23-OCT-2006

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NET	VOLTAGE	MI N_WI DTH_LI NE	NV_NET_MAX_CURRENT
PEX1V2	PEX1V2	1. 2V	12MI L 2A
FBVDDQ	FBVDDQ	1. 8V	12MI L 10A



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	600-10407-0001-000 A		
ID	p407_a00	PAGE	14 OF 18
NAME	myan	DATE	23-OCT-2006



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

A		B		C		D		E		F		G		H	
1	Title: Basenet Report Desi gn: p407_a00 Date: Sep 27 15: 59: 10 2006			FBAD<59> 3. 3A 4. 5D FBAD<60> 3. 3A 4. 5D FBAD<61> 3. 3A 4. 5D FBAD<62> 3. 3A 4. 5D FBAD<63> 3. 3A 4. 5D FBADOM<0> 3. 3A 4. 4B FBADOM<7.. 0> 3. 3A> 4. 4A< 4. 5F< FBADOM<1> 3. 3A 4. 4C FBADOM<2> 3. 3A 4. 4D FBADOM<3> 3. 3A 4. 4D FBADOM<4> 3. 3A 4. 5B FBADOM<5> 3. 3A 4. 5C FBADOM<6> 3. 3A 4. 5D FBADOM<7> 3. 3A 4. 5D FBADOS0 3. 3A<> 4. 4B 4. 4F<> FBADOS0* 3. 4A<> 4. 4B 4. 4F<> FBADOS1 3. 4A<> 4. 4C 4. 4F<> FBADOS1* 3. 4A<> 4. 4C 4. 4F<> FBADOS2 3. 4A<> 4. 4D 4. 4F<> FBADOS2* 3. 4A<> 4. 4D 4. 4F<> FBADOS3 3. 4A<> 4. 4D 4. 4F<> FBADOS3* 3. 4A<> 4. 4D 4. 4F<> FBADOS4 3. 4A<> 4. 4F<> 4. 5B FBADOS4* 3. 4A<> 4. 4F<> 4. 5B FBADOS5 3. 4A<> 4. 4F<> 4. 5C FBADOS5* 3. 4A<> 4. 4F<> 4. 5C FBADOS6 3. 4A<> 4. 4F<> 4. 5D FBADOS6* 3. 4A<> 4. 4F<> 4. 5D FBADOS7 3. 4A<> 4. 4F<> 4. 5D FBADOS7* 3. 4A<> 4. 4F<> 4. 5D FBA_A13 3. 4C FBA_A<0> 3. 3C 4. 1A 4. 1C 4. 1E 4. 1G FBA_A<12.. 0> 3. 3D> 4. 1A< 4. 4F< FBA_A<1> 3. 3C 4. 1A 4. 1C 4. 1E 4. 1G FBA_A<2> 3. 3C 4. 1A 4. 1C FBA_A<3> 3. 3C 4. 1A 4. 1C FBA_A<4> 3. 3C 4. 1A 4. 1C FBA_A<5> 3. 3C 4. 1A 4. 1C FBA_A<6> 3. 3C 4. 1A 4. 1C 4. 1E 4. 1G FBA_A<7> 3. 3C 4. 1A 4. 1C 4. 1E 4. 1G FBA_A<8> 3. 3C 4. 1A 4. 1C 4. 1E 4. 1G FBA_A<9> 3. 3C 4. 2A 4. 2C 4. 2E 4. 2G FBA_A<10> 3. 3C 4. 2A 4. 2C 4. 2E 4. 2G FBA_A<11> 3. 3C 4. 2A 4. 2C 4. 2E 4. 2G FBA_A<12> 3. 3C 4. 2A 4. 2C 4. 2E 4. 2G FBA_BA0 3. 3D> 4. 2A< 4. 2C 4. 2E 4. 2G 4. 4F< FBA_BA1 3. 3D> 4. 2A< 4. 2C 4. 2E 4. 2G 4. 4F< FBA_BA2 3. 3D> 4. 2A< 4. 2C 4. 2E 4. 2G 4. 4F< FBA_CAS* 3. 4D> 4. 1A< 4. 1C 4. 1E 4. 1G 4. 5F< FBA_CKE 3. 3D> 4. 2A 4. 2C 4. 2E 4. 2G 4. 3F< 4. 4F< FBA_CLK0 3. 4D> 4. 2A 4. 2C 4. 3A< 4. 4F< FBA_CLK0* 3. 4D> 4. 2A 4. 2C 4. 3C< 4. 4F< FBA_CLK0_TERM 4. 3B FBA_CLK1 3. 4D> 4. 2E 4. 2G 4. 3C< 4. 4F< FBA_CLK1* 3. 4D> 4. 2E 4. 2G 4. 3E< 4. 4F< FBA_CLK1_TERM 4. 3D FBA_CSO* 3. 3D> 4. 1A< 4. 1C 4. 1E 4. 1G 4. 5F< FBA_CS1* 4. 5F< FBA_ODT 3. 5D> 4. 2A< 4. 2C 4. 2E 4. 2G 4. 5F< FBA_ODT_GPU 3. 1G> 3. 4C 3. 5C FBA_PLLAVDD_GPU 3. 4C FBA_RAS* 3. 3D> 4. 1A< 4. 1C 4. 1E 4. 1G 4. 4F< FBA_RESET 3. 1G> 3. 3C 3. 5C FBA_VREF1 4. 2B 4. 3F< FBA_VREF2 4. 2F 4. 3F< FBA_VREF3 3. 3A 4. 5D FBA_VREF4 4. 2H 4. 3F< FBA_WE* 3. 3D> 4. 1A< 4. 1C 4. 1E 4. 1G 4. 5F< FBB_A<2> 3. 3C 4. 1E 4. 1G FBB_A<5.. 2> 3. 3D> 4. 1A< 4. 4F< FBB_A<3> 3. 3C 4. 1E 4. 1G FBB_A<4> 3. 3C 4. 1E 4. 1G FBB_A<5> 3. 3C 4. 1E 4. 1G FBCAL_PD 3. 4G			FBCAL_PU 3. 4G FBCAL_TERM 3. 5G FBCD<0> 3. 1E 5. 4B FBCD<63.. 0> 3. 1E<> 5. 4A<> 5. 5F<> FBCD<1> 3. 1E 5. 4B FBCD<2> 3. 1E 5. 4B FBCD<3> 3. 1E 5. 4B FBCD<4> 3. 1E 5. 4B FBCD<5> 3. 1E 5. 4B FBCD<6> 3. 1E 5. 4B FBCD<7> 3. 1E 5. 4B FBCD<8> 3. 1E 5. 4C FBCD<9> 3. 1E 5. 4C FBCD<10> 3. 1E 5. 4C FBCD<11> 3. 1E 5. 4C FBCD<12> 3. 1E 5. 4C FBCD<13> 3. 1E 5. 4C FBCD<14> 3. 1E 5. 4C FBCD<15> 3. 1E 5. 4C FBCD<16> 3. 1E 5. 4D FBCD<17> 3. 2E 5. 4D FBCD<18> 3. 2E 5. 4D FBCD<19> 3. 2E 5. 4D FBCD<20> 3. 2E 5. 4D FBCD<21> 3. 2E 5. 4D FBCD<22> 3. 2E 5. 4D FBCD<23> 3. 2E 5. 4D FBCD<24> 3. 2E 5. 4D FBCD<25> 3. 2E 5. 4D FBCD<26> 3. 2E 5. 4D FBCD<27> 3. 2E 5. 4D FBCD<28> 3. 2E 5. 4D FBCD<29> 3. 2E 5. 4D FBCD<30> 3. 2E 5. 4D FBCD<31> 3. 2E 5. 4D FBCD<32> 3. 2E 5. 5B FBCD<33> 3. 2E 5. 5B FBCD<34> 3. 2E 5. 5B FBCD<35> 3. 2E 5. 5B FBCD<36> 3. 2E 5. 5B FBCD<37> 3. 2E 5. 5B FBCD<38> 3. 2E 5. 5B FBCD<39> 3. 2E 5. 5B FBCD<40> 3. 2E 5. 5C FBCD<41> 3. 2E 5. 5C FBCD<42> 3. 2E 5. 5C FBCD<43> 3. 2E 5. 5C FBCD<44> 3. 2E 5. 5C FBCD<45> 3. 2E 5. 5C FBCD<46> 3. 2E 5. 5C FBCD<47> 3. 3E 5. 5C FBCD<48> 3. 3E 5. 5D FBCD<49> 3. 3E 5. 5D FBCD<50> 3. 3E 5. 5D FBCD<51> 3. 3E 5. 5D FBCD<52> 3. 3E 5. 5D FBCD<53> 3. 3E 5. 5D FBCD<54> 3. 3E 5. 5D FBCD<55> 3. 3E 5. 5D FBD_A<4> 3. 3E 5. 5D FBCD<57> 3. 3E 5. 5D FBCD<58> 3. 3E 5. 5D FBCD<59> 3. 3E 5. 5D FBCD<60> 3. 3E 5. 5D FBCD<61> 3. 3E 5. 5D FBCD<62> 3. 3E 5. 5D FBCD<63> 3. 3E 5. 5D FBCDOM<0> 3. 3E 5. 4B FBCDOM<1> 3. 3E 5. 4C FBCDOM<2> 3. 3E 5. 4D FBCDOM<3> 3. 3E 5. 4D FBCDOM<4> 3. 3E 5. 5B FBCDOM<5> 3. 3E 5. 5C FBCDOM<6> 3. 3E 5. 5D FBCDOM<7> 3. 3E 5. 5D FBCDOS0 3. 3E<> 5. 4B 5. 4F<> FBCDOS0* 3. 4E<> 5. 4B 5. 4F<> FBCDOS1 3. 4E<> 5. 4C 5. 4F<> FBCDOS1* 3. 4E<> 5. 4C 5. 4F<> FBCDOS2 3. 4E<> 5. 4D 5. 4F<> FBCDOS2* 3. 4E<> 5. 4D 5. 4F<> FBCDOS3 3. 4E<> 5. 4D 5. 4F<> FBCDOS3* 3. 4E<> 5. 4D 5. 4F<> FBCDOS4 3. 4E<> 5. 4F<> 5. 5B FBCDOS4* 3. 4E<> 5. 4F<> 5. 5B FBCDOS5 3. 4E<> 5. 4F<> 5. 5C FBCDOS5* 3. 4E<> 5. 4F<> 5. 5C FBCDOS6 3. 4E<> 5. 4F<> 5. 5D FBCDOS6* 3. 4E<> 5. 4F<> 5. 5D FBCDOS7 3. 4E<> 5. 4F<> 5. 5D FBCDOS7* 3. 4E<> 5. 4F<> 5. 5D FBC_A13 3. 4G FBC_A<0> 3. 3G 5. 1A 5. 1C 5. 1E 5. 1G FBC_A<12.. 0> 3. 3H> 5. 1A< 5. 4F<			FBC_A<1> 3. 3G 5. 1A 5. 1C 5. 1E 5. 1G FBC_A<2> 3. 3G 5. 1A 5. 1C FBC_A<3> 3. 3G 5. 1A 5. 1C FBC_A<4> 3. 3G 5. 1A 5. 1C FBC_A<5> 3. 3G 5. 1A 5. 1C FBC_A<6> 3. 3G 5. 1A 5. 1C 5. 1E 5. 1G FBC_A<7> 3. 3G 5. 1A 5. 1C 5. 1E 5. 1G FBC_A<8> 3. 3G 5. 1A 5. 1C 5. 1E 5. 1G FBC_A<9> 3. 3G 5. 1A 5. 1C 5. 1E 5. 1G FBC_A<10> 3. 3G 5. 1A 5. 1C 5. 1E 5. 1G FBC_A<11> 3. 3G 5. 1A 5. 1C 5. 1E 5. 1G FBC_A<12> 3. 3G 5. 2A 5. 2C 5. 2E 5. 2G FBC_BA0 3. 3H> 5. 2A< 5. 2C 5. 2E 5. 2G 5. 4F< FBC_BA1 3. 3H> 5. 2A< 5. 2C 5. 2E 5. 2G 5. 4F< FBC_BA2 3. 3H> 5. 2A< 5. 2C 5. 2E 5. 2G 5. 4F< FBC_CAS* 3. 4H> 5. 1A< 5. 1C 5. 1E 5. 1G 5. 5F< FBC_CKE 3. 3H> 5. 2A 5. 2C 5. 2E 5. 2G 5. 3F< 5. 4F< FBC_CLK0 3. 4H> 5. 2A 5. 2C 5. 3A< 5. 3F< FBC_CLK0* 3. 4H> 5. 2A 5. 2C 5. 3B< 5. 4F< FBC_CLK0_TERM 5. 3B FBC_CLK1 3. 4H> 5. 2E 5. 2G 5. 3C< 5. 4F< FBC_CLK1* 3. 4H> 5. 2E 5. 2G 5. 3E< 5. 4F< FBC_CLK1_TERM 5. 3D FBC_CSO* 3. 3H> 5. 1A< 5. 1C 5. 1E 5. 1G 5. 5F< FBC_CS1* 5. 5F< FBC_ODT 3. 5D> 5. 2A< 5. 2C 5. 2E 5. 2G 5. 5F< FBC_ODT_GPU 3. 1G> 3. 4G 3. 5C FBC_PLLAVDD 3. 4G FBC_RAS* 3. 3H> 5. 1A< 5. 1C 5. 1E 5. 1G 5. 5F< FBC_RESET 3. 1G> 3. 3G 3. 5C FBC_VREF1 5. 2B 5. 3F< FBC_VREF2 5. 2F 5. 3F< FBC_VREF3 5. 2D 5. 3F< FBC_VREF4 5. 2H 5. 3F< FBC_WE* 3. 3H> 5. 1A< 5. 1C 5. 1E 5. 1G 5. 5F< FBD_A<2> 3. 3G 5. 1E 5. 1G FBD_A<5.. 2> 3. 3H> 5. 1A< 5. 4F< FBD_A<3> 3. 3G 5. 1E 5. 1G FBD_A<4> 3. 3G 5. 1E 5. 1G FBD_A<5> 3. 3G 5. 1E 5. 1G 14. 1G FB_VDD0 14. 1G FB_BOOT 14. 2C FB_BOOTC 14. 2D FB_COMP 14. 3B FB_COMP1 14. 3C FB_DH 14. 2C FB_DL 14. 2C FB_FB 14. 3D FB_FSET 14. 2B FB_I_SEN 14. 2C FB_PHASE 14. 2C FB_PWRGOOD 8. 2A< 14. 2A> FB_SNUBBER 14. 2E FB_VCC 14. 2B FB_VREF1 3. 5A FB_VREF2 3. 5E GPI00_DVI_A_HPD 10. 3D GPI01_DVI_B_HPD 8. 4A< 10. 3F> GPI02_BL_PWM 9. 3B< 10. 3F> GPI03_PPEN 9. 3B< 10. 3F> GPI03_PPEN_GPU 10. 3D GPI04_BLEN 9. 3B< 10. 3F> GPI04_BLEN_GPU 10. 3D GPI05_NVVDDCTL0 10. 3F> 13. 4B< GPI06_NVVDDCTL1 10. 3F> 13. 4B< GPI08_THERM_ALERT* 10. 3D GPI0_AC_BATT* 9. 4B> 10. 3F< GPI0_SL1_SYNC 9. 3H<> 10. 3F<> I2CA_SCL 7. 1D I2CA_SDA 7. 1F> 9. 3B< I2CA_SDA_R 7. 1D I2CB_SDA_R 7. 1F<					

	A	B	C	D	E	F	G	H	
1	<div>SNN_FBVTT_K21 3. 1G SNN_FBVTT_K22 3. 1G SNN_FBVTT_K24 3. 1G SNN_FBVTT_L23 3. 1G SNN_FBVTT_M23 3. 1G SNN_FBVTT_T25 3. 1G SNN_FBVTT_U25 3. 2G SNN_G3_RFU1 12. 4E SNN_G3_RFU2 12. 4E SNN_G3_RFU3 12. 4E SNN_G3_RFU4 12. 4E SNN_G3_RFU5 12. 4E SNN_G3_RFU6 12. 4E SNN_G3_RFU7 12. 4E SNN_G3_RFU8 12. 4E SNN_G3_RFU9 11. 4A SNN_G3_RFU10 11. 4A SNN_G3_RFU11 11. 4A SNN_G3_RFU12 11. 4A SNN_G3_RFU13 11. 4A SNN_G3_RFU14 11. 4A SNN_G3_RFU15 11. 4A SNN_G3_RFU16 11. 4A SNN_GND_SENSE 2. 3F SNN_GPI 07 10. 3D SNN_GPI 09 10. 3D SNN_GPI 010 10. 3D SNN_GPI 013 10. 3D SNN_GPI 014 10. 3D SNN_GPU_AG12 2. 1D SNN_GPU_AH13 2. 2D SNN_HDCP_ROM 11. 4D SNN_MI 0A_M5 12. 2E SNN_MI 0BCAL_PD_VDD 12. 3C 0 SNN_MI 0BCAL_PU_GND 12. 3C SNN_MI 0BD<2> 12. 3E SNN_MI 0BD<3> 12. 3E SNN_MI 0BD<4> 12. 3E SNN_MI 0BD<5> 12. 3E SNN_MI 0BD<6> 12. 3E SNN_MI 0BD<7> 12. 3E SNN_MI 0B_CLKOUT 12. 4E SNN_MI 0B_CLKOUT* 12. 4E SNN_MI 0B_DE 12. 4E SNN_MI 0B_HSYNC 12. 4E SNN_MI 0B_VREF 12. 4C SNN_MI 0B_VSYNC 12. 4E SNN_MSTRAPSEL0 11. 3A SNN_MSTRAPSEL1 11. 3A SNN_MSTRAPSEL2 11. 3A SNN_MSTRAPSEL3 11. 3A SNN_POK 14. 4C SNN_R3_M1 4. 2A SNN_R3_M2 4. 2C SNN_R3_M3 4. 2E SNN_R3_M4 4. 2G SNN_R3_M5 5. 2A SNN_R3_M6 5. 2C SNN_R3_M7 5. 2E SNN_R3_M8 5. 2G SNN_R7_M1 4. 2A SNN_R7_M2 4. 2C SNN_R7_M3 4. 2E SNN_R7_M4 4. 2G SNN_R7_M5 5. 2A SNN_R7_M6 5. 2C SNN_R7_M7 5. 2E SNN_R7_M8 5. 2G SNN_R8_M1 4. 2A SNN_R8_M2 4. 2C SNN_R8_M3 4. 2E SNN_R8_M4 4. 2G SNN_R8_M5 5. 2A SNN_R8_M6 5. 2C SNN_R8_M7 5. 2E SNN_R8_M8 5. 2G SNN_ROM_TYPE_0 12. 3E SNN_STEREO 11. 4C SNN_STRAP 11. 3A SNN_THERMAL 10. 3B SPDIF 9. 1G> 9. 4C SPDIF_IN 2. 5G< 9. 1G> 9. 4B> SSFOUT 7. 4C< 7. 5G< 11. 2E> SS_OUT 11. 2C SS_REF 11. 2C TESTCLK 11. 4C TESTMODE 11. 4C THERM 10. 3B THERM* 10. 3B THERM_ALERT* 9. 4B< 10. 2F> THERM_SCL 10. 2B THERM_SDA 10. 2B THERM_VDD 10. 2C TMDSD_I_OVDD 8. 4C TMDS_I_OVDD 8. 4B</div>		<div>XTALIN 7. 4C 7. 5G< XTALOUT 7. 4D 7. 5G> XTALOUTBUFF 7. 4F> 7. 5G> 11. 2B<</div>						
2									
3									
4									
5									

MSIS-RMA
羅覓林
20090826

ASSEMBLY		G84M-600 450/400 256MB 128bit GDDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA, MXM-II, HDCP.	
PAGE DETAIL		<edit here to insert page detail>	


NVIDIA CORPORATION					
2701 SAN TOMAS EXPRESSWAY					
SANTA CLARA, CA 95050, USA					
NV_PN		600-10407-0001-000 A			
ID	p407_a00	PAGE	17 OF 18		
NAME	myan	DATE	23-OCT-2006		

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

A	B	C	D	E	F	G	H
---	---	---	---	---	---	---	---

MSIS-RMA
羅覓林
20090826

NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



NV_PN	600-10407-0001-000 A		
ID	p407_a00	PAGE	17 OF 18
NAME	myan	DATE	23-OCT-2006

ASSEMBLY G84M-600 450/400 256MB 128bit GDDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA, MXM-II, HDCP.
PAGE DETAIL <edit here to insert page detail>
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

