


P601 REV:1.0 : G96-GS/GE2-128, MXM-II, 512/256MB DDR2 (32/16Mx16)
LVDS, DP-A/B, DVI-A/B/C, TV_OUT, VGA, HD AUDIO, SPDIF
MXM 2.1a SPECIFICATION COMPLIANT

Table of Contents


Page 1: PAGE OVERVIEW
Page 2: PCI EXPRESS INTERFACE, PEX_VDD DECOUPLING CAPS
Page 3: FBA MEMORY INTERFACE & FBVDDQ DECOUPLING CAPS
Page 4: FRAME BUFFER A MEMORIES
Page 5: FBA & NVVDD DECOUPLING CAPS
Page 6: FBC MEMORY INTERFACE
Page 7: FRAME BUFFER C MEMORIES
Page 8: FBC DECOUPLING CAPS, GPU GND CONNECTIONS
Page 9: DAC A/B
Page 10: LVDS/TMDS OPTION (LINK A/B)
Page 11: DISPLAY PORT DP-B (LINK C)
Page 12: DVI-A HDMI (LINK E), DP-A / DVI-B TMDS (LINK F)
Page 13: MXM CONNECTOR
Page 14: GPIO, JTAG, TEMP SENSOR
Page 15: MIO A/B
Page 16: VBIOS, HDCP/I2C ROM, XTAL, SPREAD SPECTRUM, HD AUDIO
Page 17: NVVDD POWER SUPPLY
Page 18: FBVDDQ AND PEX_VDD POWER SUPPLY
Page 19: STRAPS, PEX SWING LEVEL, MECHANICAL

REVISION HISTORY			
Sch Rev	PCB Rev	DATE	REVISION DESCRIPTION
1.0	1.0	2008-04-16	Base NV P616-A03 design. Change GDDR3 to DDR2
1.0	1.0	2008-05-07	Model name change to P601 V1.0


PCI EXPRESS



GPU MEMORY INTERFACE: PARTITION A




Partition A Memories



Title <Title>			
Size Custom:Doc>	Document Number		Rev A
Date: Wednesday, May 07, 2008	Sheet	4	of 19



FRAME BUFFER: PARTITION A DECOUPLING



Decoupling for
FBA North Side
Memory Device.


Decoupling for
FBA South Side
Memory Device.

NVDD POWER AND DECOUPLING




File		
<Title>		
Size	Document Number	Rev
CurrentDoc		A
Date: Wednesday, May 07, 2008 Sheet: 5 of 19		

GPU MEMORY INTERFACE: PARTITION C



ECM46 -31..0u	ECM46 -403..321	ADDR
CM001	CM001	Ac1u
CM003	CM003	Ac1u
CM005	CM013	Ac1u
CM006	CM004	Ac3u
CM007	CM005	Ac3u
CM008	CM006	Ac3u
CM009	CM009	Ac3u
CM010	CM021	Ac3u
CM011	CM023	Ac3u
CM012	CM030	Ac3u
CM013	CM017	Ac3u
CM016	CM016	Ac11u
CM018	CM014	Ac11u
CM019	CM010	BA0
CM020	CM018	BA1
CM021	CM015	BA2
CM022	CM025	BA2
CM023	CM016	BA2
CM025	CM005	CA5*
CM026	CM007	CA5*
CM027	CM008	CA5*
CM028	CM009	CA5*
CM029	CM007	CS1*
CM030	CM011	CS1*
CM031	CM012	HS2EXTD*
CM032	CM036	Ac3u
CM033	CM038	IFU1u
CM039	CM039	IFU1u
CM040	CM040	IFU2u


FRAMEBUFFER: PARTITION C DECOUPLING



Decoupling for
FBC West Side
Memory Device.


Decoupling for
FBC East Side
Memory Device.

NVVDD GROUND





Title <Title>			
Size Custom	Document Number <Doc>		Rev A
Date:	Wednesday, May 07, 2008	Sheet 8 of 19	

DAC_A




DAC_B



TV DAC ESD PROTECTION


DAC_C




File		
<Title>		
Size		
CurryDoc		
Date		
Wednesday, May 07, 2008		
Sheet		
9 of 19		
Rev		
A		

Loading options for IFPAB outputs

Option #1) IFPAB outputs to LVDS only.
Option #2) IFPAB outputs to DVI-C only.
Option #3) Controlled with GPIO9, IFPAB dynamically outputs to LVDS or DVI-C.



LVDS/TMDS(link A&B)




(LVDS CONSTRAINTS)

NET NAME	DIFFPAIR	NV_CRITICAL_NET	NV_IMPEDANCE
(13) IFPA_TX0P	IFPATX0N	1	1000pF
(13) IFPA_TX0N	IFPATX0N	1	1000pF
(13) IFPA_TX0P	IFPATX0N	1	1000pF
(13) IFPA_TX0N	IFPATX0N	1	1000pF
(13) IFPA_TX0P	IFPATX0N	1	1000pF
(13) IFPA_TX0N	IFPATX0N	1	1000pF
(13) IFPB_TX0P	IFPBTX0N	1	1000pF
(13) IFPB_TX0N	IFPBTX0N	1	1000pF
(13) IFPB_TX0P	IFPBTX0N	1	1000pF
(13) IFPB_TX0N	IFPBTX0N	1	1000pF
(13) IFPB_TX0P	IFPBTX0N	1	1000pF
(13) IFPB_TX0N	IFPBTX0N	1	1000pF
(13) IFPA_TX0P	IFPATX0N	1	1000pF
(13) IFPA_TX0N	IFPATX0N	1	1000pF
(13) IFPB_TX0P	IFPBTX0N	1	1000pF
(13) IFPB_TX0N	IFPBTX0N	1	1000pF
(13) IFPA_TX0P	IFPATX0N	1	1000pF
(13) IFPA_TX0N	IFPATX0N	1	1000pF
(13) IFPB_TX0P	IFPBTX0N	1	1000pF
(13) IFPB_TX0N	IFPBTX0N	1	1000pF

File	<Title>
Size	Document Number
CurrentDoc	
Date	Wednesday, May 07, 2008
Sheet	10 of 19
Rev	A

DISPLAY PORT DP-B (link C)




(DP CONSTRAINTS)

[illegible]


Title			
<Title>			
Size	Document Number	Rev	A
Custom:Doc#			
Date:	Wednesday, May 07, 2008	Sheet	11 of 19

DVI-A HDMI (LINK E)




DISPLAY PORT DP-A (LINK F)

(TMDS/HDMI/DP OPTION CONSTRAINTS)

[illegible]

LinkE/F BIAS




Title <Title>			
Size Document Number Custom<Doc>			Rev A
Date: Wednesday, May 07, 2008	Sheet	12	of 19


```

CN1B
NC(CON_MD9M)
(NONPHY)-X16-HE)
PSNPOE
NO STUFF

```






GPIO, TEMP SENSOR, JTAG



Title			
<Title>			
Size	Document Number	Rev	
Custom	<Doc>	A	
Date:	Wednesday, May 07, 2008	Sheet	14 of 19

MIOA/B






	NV_CRITICAL_NET	NV_IMPEDANCE
[1] HDA_BCLK	2	500000
[2] HDA_SYNC	2	500000
[3] HDA_D0	2	500000
[4] HDA_DSD	2	500000
[5] HDA_RST	2	500000

Title				Rev			
<Title>							
Size	Document Number					Rev	
Custom	<Doc>					A	
Date:	Wednesday, May 07, 2008			Sheet	16	of	19

NVVDD POWER SUPPLY




NVVDD SWITCHER POWER SUPPLY




NVWDD	RTop	RBot	GPI06	GPI05	Actual Voltage
0.9V	7x5	37x4	Low	Low	0.9004V
1.0V	7x5	37x4 59x2 = 23x5	Low	High	1.0005V
1.05V	7x5	37x4 37x4 = 19x7	High	Low	1.0508V
1.15V	7x5	37x4 37x4 = 14x1	High	High	1.1504V

FBVDDQ AND PEX_VDD POWER SUPPLY



FBVDDQ SWITCHER




FBVDDQ = 1.8V
APPROX. 5A @ 80%
INPUT CURRENT (IIN) = 2.5A @ 75% INPUT
OUTPUT (IOUT) TO LOAD CURRENT = 4.5A @ 25% INPUT
SWITCHING FREQ. = 600KHz

FBVDDQ = (1 + Rv/Rb) x 0.80


FBVDDQ	Rtop	Rbot	GPI07	Actual Voltage
1.55V	49K	59K	Low	1.5448V
1.8V	49K	59K	High	1.7975V

PEX_VDD SWITCHER




$V_{out} = V_{ref} * (1 + R_{top} / R_{bot})$
 $1.099V = 0.8V * (1 + 324k / 866k)$

STRAPPING OPTIONS




PEX SWING LEVEL



STRAP0	USER_BIT0	0xF: 45K PU (unused)
	USER_BIT1	
	USER_BIT2	
	USER_BIT3	
STRAP1	3GIO_PADCFG_LUT_ADR0	
	3GIO_PADCFG_LUT_ADR1	0x0: Desktop default (normal swing) - 5k PD
	3GIO_PADCFG_LUT_ADR2	0x1: Mobile default (low swing) - 10k PD
	3GIO_PADCFG_LUT_ADR3	acc. to /hw/tesla_g8b/manuals/dev_ext_devices.ref
STRAP2	PCI_DEVID_0	all 4 bits set by HW strapping
	PCI_DEVID_1	0x0649: 10K PU (NB9P-GS)
	PCI_DEVID_2	0x0648: 5K PU (NB9P-GE2)
	PCI_DEVID_3	0x065C: 25K PU (NB9P-GLM2)
ROM_SO	TV_MODE_BIT0	0x0: NTSC-M
	TV_MODE_BIT1	5K PU
	TV_MODE_BIT2	
	XCLK_277	1: PCIe GEN2
ROM_SI	RAM_CFG_0	256 MB (4pcs. 16Mx32) 512 MB (4pcs. 32Mx32)
	RAM_CFG_1	RAM_CFG[3:0] Definitions
	RAM_CFG_2	RAM_CFG[3:0] Definitions
	RAM_CFG_3	RAM_CFG[3:0] Definitions
ROM_SCLK	PEX_PLL_EN_TERM100	0:
	SLOT_CLK_CONFIG	1: GPU/MCH SHARE COM REF CLK 35K PD
	SUB_VENDOR	1: SUB_VENDOR BIOS
	PCI_DEVID_EXT	0: TERM100 DISABLED

MECHANICAL



Title		
<Title>		
Size	Document Number	Rev
CustNo	DocNo	A
Date	Wednesday, May 07, 2008	Sheet 19 of 19