





PCI-EXPRESS EDGE CONNECTOR



Power Sequence Circuit to ensure SMPS_EN is released after +12V_BUS and +3.3V_BUS are both in regulation. Pull-up may or may not be required on SMPS_EN signal depending on SMPS design.

Node 1 When +12V ramps above min Vbe, SMPS_EN will be held low

Node 2 When +3.3V gets close to regulation, one of the two conditions of releasing SMPS_EN is active



Target ~ 900mV when +3.3 at min regulation (worse case)

Typical trigger when +3.3V ramps above 2.2V (650mV)

Node 3 When +12V gets close to regulation, one of the two conditions of releasing SMPS_EN is active

Target ~ 1.25V when +12 at min regulation (worse case)

Typical trigger when +12V ramps above 10V (1.1V)

SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND



ATI Technologies Inc.






1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title	RV5xx 512MB DDR2 VGA 2xDVI VIVO FH
-------	------------------------------------

Size	Document Number	105-A676xx-21
------	-----------------	---------------

C	ISS RSTGR 21			
Date:	Thursday, May 11, 2006	Sheet	1	of 20


2	1
---	---



ATI


ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

File: RV5xx 512MB DDR2 VGA 2xDVI VIVO FH
Size: Document Number 105-A676xx-30
Date: Thursday, May 11, 2006 Sheet 3 of 20








ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

File	RV5xx 512MB DDR2 VGA 2xDVI VIVO FH	Rev	8
Size	Document Number	105-A676xx-21	
Date	Thursday, May 11, 2006	Sheet	4 of 20




ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title	RV5xx 512MB DDR2 VGA 2xDVI VIVO FH		
Size	Document Number 105-A676xx-21		
Date	Thursday, May 11, 2006	Sheet 6	of 20




ATI Technologies Inc. 1 Commerce Valley Drive East Markham, Ontario Canada, L3T 7X6 (905) 882-2600			
Title	RV5xx 512MB DDR2 VGA 2xDVI VIVO FH		
Size	Document Number	105-A676xx-30	Rev

MVDDC-PWM1



MAXIM MAX1954
MAXIM MAX1954A



INTERSIL ISL6522
RICHTEK RT9232A
ANPEC APW7062A
ANPEC APW7062B

MVDDC-PWM3




RICHTEK RT9214
INTERSIL ISL6545


MVDDC-PWM4




ANPEC APW7061A



RC snubber values shown
are for reference only,
tuning is required



This symbol is used for 103 SMPS p/n.



Regulator for MVDD
Vout = 1.8V ~ 2.85V

Part	Vout	R1	R2
0.8V Ref	1.9V	1.78K	1.3K
	2.0V	1.69K 1.78K	1.1K 1.21K



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada L3T 7X5
(905) 882-2600


File: RV5xx 512MB DDR2 VGA 2xDVI VIVO FH

Size: Custom Document Number: 105-A676xx-21

Date: Thursday, May 11, 2006 10:58 AM Sheet: 9 of 20

Rev: 8

Regulator for +MVDDQ
Vout = 1.85V ~ 2.65V
Iout = 2.5A MAX



Voltage Req.	Rm1	Rm2
2.85V		
2.55V	22.1R	3240110100G
2.5V	0R	3150000000 DNI
2.1V min	681R	3160681000G 953R 3240953000
2.0V min	681R	3160681000G 1.1K 3240110100G
1.9V min, 1.94V nom.	562R	3160562000G 1K 3160100100G

Option for Dynamic VDDC

(7) GPIO_15

GPIO15 LO = LED "OFF" AND 1.2V VDDC
GPIO15 HI = LED "ON" AND 1.0V VDDC

402

+5V

+3.3V

402

402

Install a 0 Ohm resistor for Rx for regular operation


Rx 402

VDDC_PLAY

(8) VDDC_FB




Alt regulator for +MPVDD
Vout = 1.2V (not tracking to VDDC)
Iout = 10mA MAX




	Rt1	Rt2
1.52V	432R 3240432000	2.15K 3160215100
1.61V	432R 3240432000	1.5K 3230015200
1.69V	432R 3240432000	1.5K 3160150100
1.718V	562R 3240562000	1.5K 3230015200
1.75V	604R 3160604000	1.5K 3230015200
1.8V	604R 3160604000	1.37K 3160137100


Optional regulator for +PCIE
Vout = 1.2V ~1.25V
Iout = 1.2A MAX



Optional regulator for I/O
Vout = 2.5V~2.65V
Iout = 1A MAX



Optional regulator for +VDDC_CT
Vout = 2.5V ~ 2.85V
Iout = 100mA MAX for 2.85V or 1A MAX for 2.5V~2.65V







RT9199 p/n 2480054800G (480mR RdsON Max)
 RT9199A (300mR RdsON Max)
 RT9173C (250mR RdsON Max)
 APL5331 p/n 2480054200G (350mR MAX for 2A)

Supported footprint:
RT9173C/RT9199A/RT9199
APL5331

Supported footprint:
RT9173C/RT9199A/RT9199
APL5331

Supported footprint:
RT9173C/RT9199A/RT9199
APL5331










Possible alternate 5150005600G




ATI Technologies Inc.
 1 Commerce Valley Drive East
 Markham, Ontario
 Canada, L3T 7X6
 (905) 882-2600

File: RV5xx 512MB DDR2 VGA 2xDVI VIVO FH
 Size: 105-A676xx-30
 Date: Thursday, May 11, 2006
 Sheet: 11 of 20

CHANNEL A: RANK 0 128MB DDR2



CHANNEL B: RANK 0 128MB DDR2




ATI Technologies Inc.

1 Commerce Valley Drive East
Markham, Ontario
Canada L3T 7W5
(905) 882-2600


File: RV5xx 512MB DDR2 VGA 2xDVI VIVO FH

Size: C Document Number: 105-A676xx-21


Date: Thursday, May 11, 2006 13 of 20





RGB should be routed from the ASIC to the display connector without switching reference plane or running over split plane



SYNC and DDC should be routed from the ASIC to the display connector without switching reference plane or running over split plane



These resistors can be placed close to the ASIC so single net is needed



DB15 pin	Standard VGA	DDC1 Host	DDC2B or DDC2B+ Host	DDC2AB Host	DDC1/2 Display
11	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Optional
12	Monitor ID bit 1	Monitor ID bit 1	Monitor ID bit 1	Monitor ID bit 1	Optional
4	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Optional
15	Monitor ID bit 3	Monitor ID bit 3	Monitor ID bit 3	Monitor ID bit 3	Optional
9	N/C	50mA min	50mA min	300mA min	Optional
Hardware Support	No	Yes	Yes	No	Yes


Based on VESA Display Data Channel (DDC) Standard Ver. 3 Dec. 15, 1997




ATI Technologies Inc.

1 Commerce Valley Drive East
Markham, Ontario
Canada L3T 7X5
(905) 882-2600


File: RV5xx 512MB DDR2 VGA 2xDVI VIVO FH
Size: Custom
Document Number: 105-A676xx-30
Date: Thursday, May 11, 2006
Sheet: 14 of 20
Rev: 9



RGB should be routed from the ASIC to the display connector without switching reference plane or running over split plane



SYNC and DDC should be routed from the ASIC to the display connector without switching reference plane or running over split plane



DB15 pin	Standard VGA	DDC1 Host	DDC2B or DDC2B+ Host	DDC2AB Host	DDC1/2 Display
11	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Optional
12	Monitor ID bit 1	Data from display	SDA	SDA	Optional
4	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Optional
15	Monitor ID bit 3	Open	SCL	SCL	Optional
9	N/C	+5V	+5V	+5V	Optional
Hardware Support	Mechanical Key	50mA min 1A max	50mA min 1A max	300mA min 1A max	Optional
	No	Yes	Yes	No	Yes

Based on VESA Display Data Channel (DDC) Standard Ver. 3 Dec. 15, 1997




ATI Technologies Inc.





1 Commerce Valley Drive East
Markham, Ontario
Canada L3T 7X5
(905) 882-2600

File	RV5xx 512MB DDR2 VGA 2xDVI VIVO FH	Rev	9
Size	Document Number	105-A676xx-30	
Custom	Date	Thursday, May 11, 2006	Sheet 15 of 20

+RTAVDD
Vout = 3.3V
Iout = 125mA MAX, 80mA RMS



These capacitors are for crossing references




Component (Y)
 Component (Pr)
 Component (Pb)

DAC2_Y DIN
 DAC2_C DIN
 DAC2_COMP DIN
 Compln_R


Lumaln_R
 Chromaln_R

Overlap with Rpin5


Component (Y)



Component (Pr)




Component (Pb)




Place near connector
 OR leaves footprint for Ferrite
 Beads if req'd for EMI

Component (Y)
 Component (Pr)
 Component (Pb)

Install for Dell



TV Out



The 7-pin MiniDIN footprint allows one of the two MiniDINs:
 - 7-pin Svideo/Composite MiniDIN P/N 6071001500G
 - 4-pin Svideo MiniDIN P/N 6070001000G



ATI Technologies Inc.			
1 Commerce Valley Drive East Markham, Ontario Canada, L3T 7X6 (905) 882-2600			
Title	RV5xx 512MB DDR2 VGA 2xDVI VIVO FH		
Size	Document Number		
C	105-A676xx-21		
Date	Thursday, May 11, 2006	Sheet	16 of 20

DVI/VGA SCREWS

- ASSY-SCREW1

SCREW

JACKPOST, HEX, 3/16 AF, 4-40 INT/EXT

ASSY
- ASSY-SCREW2

SCREW

JACKPOST, HEX, 3/16 AF, 4-40 INT/EXT

ASSY
- ASSY-SCREW5

SCREW

JACKPOST, HEX, 3/16 AF, 4-40 INT/EXT

ASSY
- ASSY-SCREW3

SCREW



JACKPOST, HEX, 3/16 AF, 4-40 INT/EXT

ASSY
- ASSY-SCREW4


SCREW

JACKPOST, HEX, 3/16 AF, 4-40 INT/EXT

ASSY



DNI






Title	Schematic No.	Date:
RV5xx 512MB DDR2 VGA 2xDVI VIVO FH	105-A676xx-21	Thursday, May 11, 2006

REVISION HISTORY	NOTE: This schematic represents the PCB, it does not represent any specific SKU. For Stuffing options (component values, DNI's, ...) please consult the product specific BOM. Please contact ATI representative to obtain latest BOM closest to the application desired.	Rev 8
------------------	--	-------

Sch Rev	PCB Rev	Date	REVISION DESCRIPTION
0	00A	05/05/01	New design from scratch
1	00B	05/07/14	(Layout) Critical layout change (L1) Reduce +PW_MVDDC_M planes and replace it with GND (L1) Correct silkscreen "SMPS A601-00A TILE" (L3) Replace +PW_VDDC_M, +VDDC_S and +MVDDC_S planes with GND (pg 01) Correct clock circuitry to support RT (pg 08) Swap R603 and R604 to match layout for documentation purposes (pg 09) Swap R703 and R704 to match layout for documentation purposes (pg 10) Add MVDD linear regulator option (pg 11) Add R986, R987, R988; replace redundant power sequence circuit with +5V_EN and MVDD_EN (pg 11) Add MR911, R918 for +MPVDD for no-tracking option (pg 16) Change C3103 to 603 footprint, change RT to power from 3.3V_BUS to avoid leakage, remove redundant RT clock resistors
2	00C	05/07/29	(Layout) Critical layout change Add 2 to 3 more power vias for MOSFET source pin of VDDC (L3) Remove ground planes under the PWM IC Remove +MVDDC/+MVDDQ reference, use only +MVDD
3	00	05/08/24	(Layout) Move +PW_VDDC_HGDR trace on layer 3 slightly to avoid long overlap with VDDC_FB (pg 09) Add dynamic VDDC circuit for socket screening purposes (pg 11) Add MR961 for higher than 2.5V I/O voltage support (pg 14) Adding circuitry required for CrossFire ready
4	10	05/09/09	Moved VGA connector 1mm in to align with bracket
5	11	05/11/29	(Layout) Minor changes only. 1. A square pad fiducial has been added on the top side. 2. Mark for pin #1 for U3201 has been added 3. Lines have been added to define a minus polarity of the electrolytic caps
6	12	06/01/04	(Layout) Minor change only. Adding Microvision Certification Logo for TVO on the Silkscreen (pg 07) Updating the text description of PIN Straps DVALID & PSYNC to match MTAG definition for DDR2 memory.
7	20	06/02/20	(Layout) Increasing test point coverage (pg 07) Adding HDCP support (R36 and MR36) (pg 11) Adding C979 for power up sequencing (pg 14) Removing GPIO_9 connection to U1999 to eliminate conflict with HDCP, hardware CF support is no longer needed. (pg 16) Adding R3011, R3010, and C3010 to address new DIN connector pin assignment required by DELL (pg 17) Adding MQ4004 multi-footprint - Cost reduction (pg 17) Adding MR4027, MR4005, R4027, and Q4021 to provide option of running the fan at fixed voltage but lower than 12V
8	21	06/02/22	(pg 3) Removing MR139, MR140, MR141, MR142, MR143, MR144, MR145, MR146, MR147, MR148, MR149, MR150, MR151, MR152, and disconnecting TMDS2 lines



RV5XX DDR2 FH 4-Layer



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title	RV5xx 512MB DDR2 VGA 2xDVI VIVO FH		
Size	Document Number	105-A676xx-21	Rev
Date	Thursday, May 11, 2006	Sheet	20 of 20