


MS8956 00A

ATI R360 9800XT, BGA 4MX32/8MX32 DDR, DUAL VGA, VIDEO IN, TV-OUT, AGP 8X, SCART




TITLE	PAGE
COVER PAGE	1
BLOCK	2
AGP 4X / 8X BUS	3
R360 AGP	4
R360 MAIN	5
R360 POWER	6
POWER OF GPU, MEMORY, VTT AND OTHERS	7-8
R360 MEMORY A-B / C-D	9,10
VTT TERMINATION FOR MEMORY A-B / C-D	11,12
BGA 4MX32 / 8MX32 DDR A-B / C-D	13,14
STRAPPING	15
FAN / BIOS	16
CRT1 / CRT2	17
DVI-I CONNECTOR	18
ATi THEATER / VIA VT1623M	19
THERMAL CONTROL	20

FREQUENCY	MHZ
CORE	412
MEMORY	365






NOTE: THIS IS A DRAWING. THESE GROUNDS MUST BE MANUALLY CONNECTED TO THE GROUND PLANE


2X/4X/8X AGP BUS



SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND



APPLICATION	TVOVMODE	DVOVMODE	
TVout w/ Rage Theatre ext 24b DDR TMDS ext 12b DDR TMDS&TVout 24b SDR TMDS	0V VDDC18 0V 0V	X VDDC18 VDDC18 0V	VIA 1623M used Theater used




Note1 : PVSS, and MPVSS go to ground plane directly through their own dedicated via. No connection with other VSS..


Note2 : Separate vias for AVSSQ (A2VSSQ), and AVSSN (A2VSSN) to ground plane.

Note3 : AVDD/AVSSN power need to use a pair of short traces (20mil at least) and direct to link to AVDD & AVSSN balls, the ground return point should be near the ground trace start point.


Note4: Rset resistor ground point should link to AVSSQ trace, or have via at resistor directly to ground plane.

Note5 : Populate Ra9 and Ra10 only if they are not populated on page 24 or 25 or 31 or 32.




VDDC

MVDDC / MVDDQ




VTT


VDDC_CT / PVDD / MPVDD (1.8V)




POWER SEQUENCE



A2VDD (2.5V)



EXTERNAL POWER DETECT






MS-8956 ATI R360 9800XT

Size	Document Number	Rev
Custom	REGULATOR FOR VTT AND OTHERS	00A
Date:	Thursday, December 04, 2003	Sheet 8 of 20





R360
MEMORY CHANNELS A and B




MEMORY SIZE	4MX32	8MX32
MAA8X MAB8X	MAA8 MAB8	MAA9 MAB9
MAA9X MAB9X	MAA9 MAB9	MAA8 MAB8





R360
MEMORY CHANNELS C and D




MEMV#0[1:0]	MEMORY IO VOLTAGE
0 1	2.5V (DDR)
1 0	1.8V (DDR)
1 1	3.3V (SDR)









64MBytes DDR 128Mbit 1Mx32x4 uBGA Channels A and B - rank 1



64MBytes DDR 128Mbit 1Mx32x4 uBGA Channels C and D - rank1




STRAPPING



AGPFBSKEW -- VID(1:0)				
Ra2	Ra1	Ri7	Ri8	
DNI	DNI	10K	10K	refclk slightly earlier than feedback (00)
DNI	10K	10K	DNI	refclk 1 tap earlier than feedback (01)
10K	DNI	DNI	10K	refclk 1 tap later than feedback DEFAULT (10)
10K	10K	DNI	DNI	refclk 2 taps earlier than feedback (11)

XOCLK_SKEW --VID(3:2)				
Ra4	Ra3	Ri5	Ri6	
DNI	DNI	10K	10K	x0clk to agpcik 0 tap delay DEFAULT
DNI	10K	10K	DNI	x0clk to agpcik 1 tap delay
10K	DNI	DNI	10K	x0clk to agpcik 2 taps delay
10K	10K	DNI	DNI	x0clk to agpcik 3 taps delay


BUSCFG -- VID(6:4)						
BUSTYPE_2 VID6		BUSTYPE_1 VID5		BUSTYPE_0 VID4		
Ra7	Ri3	Ra6	Ri2	Ra5	Ri1	AGP8X_DET = 0 (both GC and MB 8x capable)
						DESCRIPTION
DNI	10K	DNI	10K	DNI	10K	AGP 8X, 0.8V signaling PLL CLK, IDSEL = AD16
DNI	10K	DNI	10K	10K	DNI	AGP 8X, 0.8V signaling PLL CLK, IDSEL = AD17
DNI	10K	10K	DNI	DNI	10K	AGP 4X, 0.8V signaling PLL CLK, IDSEL = AD16
DNI	10K	10K	DNI	10K	DNI	AGP 4X, 0.8V signaling PLL CLK, IDSEL = AD17
						AGP8X_DET = 1 (either GC or MB not 8x capable)
DNI	10K	DNI	10K	DNI	10K	AGP 4X, PLL CLK, IDSEL = AD16
DNI	10K	DNI	10K	10K	DNI	AGP 4X, PLL CLK, IDSEL = AD17
DNI	10K	10K	DNI	DNI	10K	AGP 1X/2X, PLL CLK, IDSEL = AD16
DNI	10K	10K	DNI	10K	DNI	AGP 1X/2X, PLL CLK, IDSEL = AD17
10K	DNI	DNI	10K	DNI	10K	PCI 66MHz, PLL CLK
10K	DNI	DNI	10K	10K	DNI	PCI 33MHz, 3.3V, REF CLK
10K	DNI	10K	DNI	DNI	10K	AGP 1X, REF CLK, IDSEL = AD16
10K	DNI	10K	DNI	10K	DNI	AGP 1X, REF CLK, IDSEL = AD17




INSTALL	DEVICE ID
Rh1	NORMAL ID (default) Install it all the time when it is normal device ID
Rh2	Use workstation DEVICE_ID when WSEN = 1

INSTALL	DNI	ID_DISABLE
Rh4	Rh10	Normal operation
Rh3	Rh10	CHIP SHUTS DOWN
Rh10	Rh3 Rh4	Circuitry for external power detection. (DEFAULT)


INSTALL	VIP DEVICE
Rh5	NO SLAVE VIP (DEFAULT) Install it when internal pull-up doesn't work
	SLAVE VIP --- VIP device will drive low when VIP is attached.



	TVO7	TVO6
SAM	0	0
INF	1	0
HYN	0	1
TBD	1	1



Rj1	Rk1	Rj2	Rk2	Rj3	Rk3	Rj4	Rk4	ROMIDCFG[3:0]
DNI	10K	DNI	10K	DNI	10K	DNI	10K	No ROM, CHG ID = 00
DNI	10K	DNI	10K	10K	DNI	DNI	10K	No ROM, CHG ID = 01
DNI	10K	10K	DNI	DNI	10K	DNI	10K	No ROM, CHG ID = 10
DNI	10K	10K	DNI	10K	DNI	DNI	10K	No ROM, CHG ID = 11
10K	DNI	DNI	10K	DNI	10K	DNI	10K	Parallel ROM on TVO (default)
10K	DNI	DNI	10K	DNI	10K	10K	DNI	Serial AT25F1024, ID's from ROM
10K	DNI	DNI	10K	10K	DNI	DNI	10K	Serial AT45DB011, ID's from ROM
10K	DNI	DNI	10K	10K	DNI	10K	DNI	Serial ST M25P10, ID's from ROM
10K	DNI	10K	DNI	DNI	10K	DNI	10K	Serial ST M25P05, ID's from ROM
10K	DNI	10K	DNI	DNI	10K	10K	DNI	Serial SST45LF010, ID's from ROM
10K	DNI	10K	DNI	10K	DNI	DNI	10K	Parallel ROM on DVO
10K	DNI	10K	DNI	10K	DNI	10K	DNI	Serial ISSI NX25F011B, ID's from ROM




TVO1	
0	PAL
1	NTSC

TVO2	
0	YPrPb
1	SVHS/CVBS


TVO4	TMDS
0	NO
1	YES

TVO0	TVO3	DAC2
0	0	OFF
0	1	TV-OUT
1	0	CRT
1	1	BOTH



TVO5	
0	NO VIDEO CAPATURE
1	RAGE THEATER 1 OR 2

EMI


Impedence Test Line




SERIAL EEPROM 512K/1M




PRIMARY CRT INTERFACE




SECONDARY CRT INTERFACE




PRIMARY DVI-I CONNECTOR (DVI-I)




ATi Theater Decoder




VIA TV Encoder



VIVO Connector




Regulator for RVDD




	RVDD
ATI Theater	3.3V
VIA VT1623M	2.5V


VIDEO IN




DEMUX



SCART



TV OUT



TEMPERATURE SENSE AND SPEED CONTROLLED FAN

