




CORVETTE PCI-EXPRESS EDGE CONNECTOR 1.Add PCIe Reset Buffered Circuit U101,MU101 PCIe RESET Buffered +3.3V_BUS +12<u>V_BUS</u> x16 PCle +3.3V_BUS R102 NC7S708P5Y NI +3.3V BUS PERST# PERST U1100 GND#A1 REFCLK-REFCLK-GREFCLK-R104 OR DN Place these caps as close to the PCIE Place Rxt04/insbltt00 GND#B21 GND#B22 CAP CER 10UF 20% 16V X5R (1206)1.8MM H MAX PERST#_gated R110 ->> JTAG TRSTB U101C 74LCX125MTC VVVV208020 R11-0752012006F_50V VVVV208020 +12V_BUS <New PN> PERN GND#A35 GND#A35 PERPE PERN5 GND#A41 GND#A42 PERN6 GND#A45 GND#A46 PERN7 PERN7 GND#A48 C151 C152 = 150nF_16V = 150nF_16V +3.3V BUS CTT-1542513-VOAP CERS 10UPS 10% 6.3V X5R T3B-7412512-F01 (0805)1.4MM MAX THICK +3 3V BUS RSVD#A50 GND#A51 PERP8 PER18 GND#A54 GND#A55 PERP9 PER19 PER10 PER110 PER110 GND#A63 PER111 GND#A63 PER111 GND#A63 C163 100nF_6.3V C11-104204 +3.3V_BUS C156 U101A 74LCX125MT C154 100nF_6.3V C11-1042312-M09C11-105A312-M09C11-1032412-S02 C11-1011032-W GND#A6 PERP1 PERP1 GND#A7 GND#A7 PERP1 GND#A7 GND#A7 PERP1 GND#A7 GND#A7 GND#A7 GND#A7 GND#A7 GND#A7 +3.3V_BUS VID3 VID4 GND VIDO RT9401BPV8 XXXV208020 $\dot{\uparrow}$ BUO BRING UP **AMD** Commerce Valley Drive East Markham, Ontario et 1 of 21 RH JUNIPER LE GDDR5 1GB DP+DP/HDMI+2xDVI Doc No. 105-C012xx-00B





















































	AMD			Title RH JUNIPER LE GDDR5 1GB DP+DP/HDMI+2xDVI		Schematic No. 105-C012xx-00B	Date: Monday, Octobe	er 11, 2010
				REVISION HISTORY	For Stuffing options (sents the PCB, it does not represent any spec component values, DNI , ? please consult the epresentative to obtain latest BOM closest to	e product specific BOM.	Rev 01
S	ch ev	PCB Rev	Date		REVISION DESCR	IPTION		
	00	00A	2009/03/2	3 JUNIPER LE GDDR5 1GB - BASED ON C010 REV43;				
	01	00в	2009/07/1	3 p. 16 - ADD R1010-1, Q1002: MVDD WAS NOT DELAYED ENOUGH WRT VDDCI, p. 18 - REMOVE R247, R245, CHANGE NET NAME FROM CTF_BYPASS TO CTF p. 6 - ADD 2ND OSCILLATOR CLOCK SOLUTION TO MITIGATE ANY POSSIBLE TO MITIGATE ANY POSSIBLE EMI PROBLEMS; p.15 - REMOVE R300, R357: 0R WERE THERE FOR BU AND PRE-PRODUCTIOI p. 17 - ADD R687-8, MR687-8, R916, MR916: ADD OPTION OF PU/PD, SO DEFA P.8/10 - UPDATE TO DVI FOOTPRINT THAT ALLOWS FOR SINGLE-DVI OVERL/p. 15 - ADD R363 - OPTIONAL CONNECTION TO PULL VREFD TO MVDDQ FOR p. 17 - ADD R1072-3, R1075-6: THESE ARE FOOTPRINTS TO BE USE FOR FERI	N DEVELOPMENT, REMOV ULT VDDC/VDDCI ON POV AP; R x16 DETECTION BY MEM	'E FOR PRODUCTION; VER-UP CAN BE CONTROLLED IN BOM; DEVICES (CERTAIN MEM DEVICES HAVE		
•			2010/10/11	Base on V208-4.0 to modify p.4 1.Change to 32Mx32bit ,remove U2100,U2200 p.5 1.Change to 32Mx32bit ,remove U2500,U2600	NA PO			4
3))	В
\							10230	
			5		3	7		