



18P111, NV18, 4M/8M×16DDR, 64/32MB - 64BIT, Video OUT (INT), LFH, VGA (THIN) Page Overview HISTORY: 600-X0111-000X-005 - FIRST 'P' RELEASE 1 18P111 OVERVIEW 2 NV18 AGP Section and Connector 3 NV18 FRAMEBUFFER Interface 4 MEMORY 64MB, 4M/8Mx16DDR Bit 0..31 5 MEMORY 64MB, 4M/8Mx16DDR Bit 32..63 6 NV18 STRAPPING, I/O Interface BIOS, Thermal Sensor connector 7 NV18 DVO, SII164 output, TMDS output, LFH 8 DACA RGB Filter - VGA Interface, PLL 9 DACB RGB Filter - 4-pin SVIDEO out, SYNC buff 10 POWER SUPPLY, A3V3, TMDSPLLVDD, NVVDD, FBVDD/Q TMDS BACKDRIVE CIRCUIT 11..13 NET CONNECTION REPORT PCI DevID Chart 1-0000-xxx = 0x182 = 0010 = GF4-MX440-BX-Ax = NV18-Ax = VGA0 1-0001-xxx = 0x183 = 0011 = GF4-MX420-BX-Ax = NV18-64D-Ax = VGA0 1-0000-xxx = 0x188 = 1011 = 0D4-380XGL-Ax = NV18-G4D-Ax = LFH0 1-0001-xxx = 0x188 = 1010 = 0D4-280NV5-Ax = NV18-C-DV-Ax = LFH0 ASSEMBLY ANNOTATED - STUFF/NOSTUFF NVIDIA CORPORATION 602-10111-0000-005  $NV18 = \emptyset \times 18?$ 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA CONTINUED. ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'.


NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE PAGE 1 OF 13 DATE SEP 03 2001























							·	
	А	В	С	ם	E	F	G	н
(								
*** Signal	Cross-Reference for the e		3 4	IFPAIOUDD 10	MFBDQS<7> 5			
3V3TMDS_AD.	J 10	FBD<13> FBD<14>	3 4 3 4	IFPBIOVDD 10 IFPCIOVDD 10	PCIAD<0> 2 PCIAD<310> 2			
3V3_F	10	FBD<15>	3 4	IFPCPLLVDD 10	PCIAD(1) 2			
5V_FUSED 12V_F	10 10	FBD<16> FBD<17>	3 4 3 4	IFPCVREF 10 LFH_HOTPLUG 6 7	PCIAD<2> 2 PCIAD<3> 2			[.]
A3V3_ADJ	10	FBD<18>	3 4	MFBD<Ø> 4	PCIAD<4> 2			
A3V3_REGIN AGPADSTBØF		FBD<19> FBD<20>	3 4 3 4	MFBD<310> 4 MFBD<1> 4	PCIAD<5> 2 PCIAD<6> 2			
AGPADSTBØS	2	FBD<21>	3 4	MFBD<2> 4	PCIAD<7> 2			
AGPADSTB1F AGPADSTB1S		FBD<22> FBD<23>	3 4 3 4	MFBD<3> 4 MFBD<4> 4	PCIAD(8) 2 PCIAD(9) 2			
AGPDBI_HI	2	FBD<24>	3 4	MFBD<5> 4	PCIAD(10) 2			
AGPDBI_LO AGPMBDET	5 5	FBD<25> FBD<26>	3 4 3 4	MFBD<5> 4 MFBD<7> 4	PCIAD<11> 2 PCIAD<12> 2			
AGPRBF	2	FBD<27>	3 4	MFBD <b> 4</b>	PCIAD(13) 2			H
AGPSBA<Ø> AGPSBA<7(	Ø> 2	FBD<28> FBD<29>	3 4 3 4	MFBD<9> 4 MFBD<10> 4	PCIAD<14> 2 PCIAD<15> 2			
AGPSBA<1>	2	FBD<30>	3 4	MFBD<11> 4	PCIAD(16) 2			
AGPSBA<2> AGPSBA<3>	5	FBD<31> FBD<32>	3 4	MFBD<12> 4 MFBD<13> 4	PCIAD<17> 2 PCIAD<18> 2			
AGPSBA<4>	2	FBD<3263>	3 5	MFBD<14> 4	PCIAD(19) 2			
AGPSBA<5> AGPSBA<6>	5	FBD<33> FBD<34>	3 5 3 5	MFBD<15> 4 MFBD<16> 4	PCIAD<20> 2 PCIAD<21> 2			1
AGPSBA<7>	2	FBD<35>	3 5	MFBD<17> 4	PCIAD(22) 2			
2 AGPSBSTBF AGPSBSTBS	2	FBD<36>   FBD<37>	3 5 3 5	MFBD<18> 4 MFBD<19> 4	PCIAD<23> 2 PCIAD<24> 2			2
AGPSTØ	2	FBD<38>	3 5	MFBD<20> 4	PCIAD(25) 2			
AGPST1 AGPST2	5 5	FBD<39> FBD<40>	3 5 3 5	MFBD<21> 4 MFBD<22> 4	PCIAD<26> 2 PCIAD<27> 2			
AGPSTOP	2	FBD<41>	3 5	MFBD<23> 4	PCIAD(28) 2			
AGPVREFCG AGPVREFGC	5	FBD<42> FBD<43>	3 5 3 5	MFBD<24> 4 MFBD<25> 4	PCIAD<29> 2 PCIAD<3Ø> 2			
AGPWBF	2	FBD<44>	3 5	MFBD<26> 4	PCIAD<31> 2			
DACA_BLUE DACA_GREEN	B B	FBD< 45> FBD< 46>	3 5 3 5	MFBD<27> 4 MFBD<28> 4	PCICBE(0) 2 PCICBE(30) 2			
DACA_LB	8	FBD<47>	3 5	MFBD<29> 4	PCICBE<1> 2			П
DACA_LG DACA_LR	8	FBD< 48> FBD< 49>	3 5 3 5	MFBD<30> 4 MFBD<31> 4	PCICBE<2> 2 PCICBE<3> 2			
DACA_RED	8	FBD<50>	3 5	MFBD<32> 5	PCICLK 2			
DACB_BLUE DACB_GREEN	9 I 9	FBD<51>   FBD<52>	3 5 3 5	MFBD<5332> 5 MFBD<33> 5	PCIDEVSEL 2 PCIFRAME 2			
DACB_LB	9	FBD<53>	3 5	MFBD<34> 5	PCIGNT 2			
DACB_LG DACB_LR	9 9	FBD<54> FBD<55>	3 5 3 5	MFBD<35> 5 MFBD<36> 5	PCIINTA 2 PCIINTB 2			
3 DACB_RED	9	FBD<56>	3 5	MFBD<37> 5	PCIIRDY 2			з
DDC_5V DDC_VCC	10 7 8	FBD<57>   FBD<58>	3 5 3 5	MFBD<38> 5 MFBD<39> 5	PCIPAR 2 PCIREQ 2			
DR_HI	10	FBD<59>	3 5	MFBD<40> 5	PCIRST* 2			
DR_LO FBAA<Ø>	10 3 4 5	FBD<60> FBD<61>	3 5 3 5	MFBD<41> 5 MFBD<42> 5	PCISTOP 2 PCITRDY 2			
FBAA<110:	3 4 5	FBD<62>	3 5	MFBD<43> 5	RDVODE 6.5			
FBAA<1> FBAA<2>	3 4 5 3 4 5	FBD<63> FBDQM<0>	3 5 3 4	MFBD<44> 5 MFBD<45> 5	RDVOHSYNC 5 7 ROMA_14 5 7			
FBAA<3>	3 4 5	FBDQM<30>	3 4	MFBD<46> 5	ROMA_15 6 5	7		
FBAA<4> FBAA<5>	3 4 5 3 4 5	FBDQM<70> FBDQM<1>	3 4 5 3 4	MFBD<47> 5 MFBD<48> 5	ROMCS* 5 7	7		$\vdash$
FBAA<6>	3 4 5	FBDQM<2>	3 4	MFBD<49> 5	SILA_PVCC1 7			
FBAA<7> FBAA<8>	3 4 5 3 4 5	FBDQM<3> FBDQM<4>	3 4 3 5	MFBD<50> 5 MFBD<51> 5	SILA_PUCC2 7 SILA_VCC 7			
FBAA<9>	3 4 5	FBDQM<74>	3 5	MFBD<52> 5	SILB_AVCC 7			
FBAA<10> FBAA<11>	3 4 5 3 4 5	FBDQM<5> FBDQM<6>	3 5 3 5	MFBD<53> 5 MFBD<54> 5	SILB_PVCC1 7 SILB_PVCC2 7			
FBABA<Ø>	3 4 5	FBDQM<7>	3 5	MFBD<55> 5	SILB_VCC 7			
FBABA<1> FBACAS*	3 4 5 3 4 5	FBDQS<0> FBDQS<30>	3 4 3 4	MFBD<56> 5 MFBD<57> 5	STRAPØ 6.7 STRAP1 6.7			
FBACKE	3 4 5	FBDQS<70>	3 4 5	MFBD<58> 5	STRAP2 6 7	7		4
FBACLKØ FBACLKØ*	3 4 3 4	FBDQS<1> FBDQS<2>	3 4 3 4	MFBD<59> 5 MFBD<60> 5	STRAP3 5 7 SW_5V 10			
FBACLK1	3 4	FBDQS<3>	3 4	MFBD(61) 5	SW_12V 10			
FBACLK1* FBACSØ*	3 4 3 4 5	FBDQS<4> FBDQS<74>	3 5 3 5	MFBD<62> 5 MFBD<63> 5	SW_COMP 10 SW_FB 10			
FBARAS*	3 4 5	FBDQS<74> FBDQS<5>	35	MFBDQM<0> 4	THERM 6			
FBAWE* FBBCLKØ	3 4 5	FBDQS(5)	3 5	MFBDQM<3Ø> 4	THERM* 6 TMDSPLLVDD 10			
FBBCLKØ*	3 5 3 5	FBDQS<7> FDACA_BLUE	3 5 7 8	MFBDQM<1> 4 MFBDQM<2> 4	TMDSPLLVDD 10 TMDSPLLVDD_REGIN 10			
FBBCLK1	3 5	FDACA_GREEN	7 8	MFBDQM<3> 4	TMDSPLL_ADJ 10			H
FBBCLK1* FBD<Ø>	3 5 3 4	FDACA_HSYNC FDACA_RED	7 8 7 8	MFBDQM<4> 5 MFBDQM<74> 5	TMDS_BACK 10 TV_COUT 9			
FBD<31Ø>	3 4	FDACA_SCL	7 8	MFBDQM<5> 5	P TUOY_VT 9	7		
FBD<1> FBD<2>	3 4 3 4	FDACA_SDA FDACA_VSYNC	7 8 7 8	MFBDQM<6> 5 MFBDQM<7> 5	VIPD<0> 5.7   VIPD<1> 5.7			
FBD<3>	3 4	FDACB_BLUE	7 9	MFBDQS<Ø> 4	VIPD(2) 6 7	7		
FBD<4> FBD<5>	3 4 3 4	FDACB_GREEN FDACB_HSYNC	7 9 7 9	MFBDQS<30> 4 MFBDQS<1> 4	VIPD<3> 6.7   VIPD<4> 6.7			
FBD<6>	3 4	FDACB_RED	7 9	MFBDQS<2> 4	VIPD(5) 6 7	7		-
FBD<7>	3 4 3 4	FDACB_SCL FDACB_SDA	7 9 7 9	MFBDQS<3> 4 MFBDQS<4> 5	VIPD<6> 6 7   VIPD<7> 6 7			
FBD<9>	3 4	FDACB_VSYNC	7 9	MFBDQS<74> 5	VIPHAD(Ø) 6 7	7	Nu tene	
FBD<10> FBD<11>	3 4 3 4	IFPABPLLVDD IFPABVREF	10 10	MFBDQS<5> 5 MFBDQS<6> 5	VIPHAD<1> 5 7 VIPHCTL 5 7			CORPORATION S EXPRESSWAY
				_			2701 SAN TOMA SANTA CLARA,	S EAPRESSWAY CA 95050, USA
							DETAIL DRAWI	NG DETAIL
ALL NUTDIA DE	ESIGN SPECIFICATIONS, P	REFERENCE BOARDS, FILES, DRAWINGS.	DIAGNOSTICS, LISTS AND OTHER DOCUMENTS	G (TOGETHER AND SEPARATELY, 'MATERIALS'	ARE BEING PROVIDED 'AS IS'			NUED  design   PAGE   11 OF 13
				XPRESSLY DISCLAIMS ALL IMPLIED WARRANT		TY AND FITNESS FOR A PARTICULAR PUR	POSE. NAME BLOIL	
1	А	В	С	р	E	F	G	Н

А	В	С	F F	G H
Г	й	C D	E F	
Part Cross-Reference for the entire	C91 C 5	C182 C 3	C272 C 9 C273 C 9	
C B C B	C92 C 5 C93 C 4	C183 C 2 C184 C 2	C274 C 9 C275 C 9	
C 8 C 7	C94 C 4 C95 C_POL 10	C185 C 2 C186 C 2	C276 C 9 C277 C 8	
C 9 C 9	C95 C 5 C97 C 5	C187 C 2 C188 C 2	C27B C 8 C279 C B	
C B	C98 C 4 C99 C 4	C189 C 2	C28Ø C 2 CN1 CON_AGP 2	
C 7 C 10	C100 C 5 C101 C 4	C192 C 2	D1 D_3PIN_AC 9 D2 D_3PIN_AC 9	
C B C B	C101 C 4 C102 C 4 C103 C 4	C192 C 2 C193 C 3 C194 C 2	D3 D_3PIN_AC 8 D4 D_3PIN_AC 8	
C 9 C 7	C1Ø4 C 5	C195 C 2	D5 D_3PIN_AC 8	
C 7	C105 C 5 C106 C 5	C196 C 2 C197 C 7	D6 D_3PIN_AC 8 D7 D_3PIN_AC 7	
C 7 C_POL 1Ø	C107 C 4 C108 C 4	C198 C 7 C199 C 7	D8 D_3PIN_AC 7 D9 D_SCHOTTKY 10	
C_POL 10 C 8	C109 C 4 C110 C 5	C200 C 3 C201 C 7	D10 D 10 D11 D_SCHOTTKY 10	
C 7 C 7	C111 C 5 C112 C 5	C202 C 2 C203 C 2	D12 D_3PIN_AC 9 D13 D_3PIN_AC 9	
C 7 C 7	C113 C 5 C114 C 4	C2Ø4 C 2 C2Ø5 C 2	D14 D_3PIN_AC 9 D15 D_3PIN_AC 9	
C 7 C 7	C115 C 4 C116 C 4	C205 C 2 C207 C 7	D16 D_3PIN_AC 9 D17 D_3PIN_AC 9	
C_POL 10 C 7	C117 C 5 C118 C 5	C288 C 8 C289 C 8	D18 D.3PIN_AC 9 D19 D.3PIN_AC 8	
C 7 C 7	C119 C 4 C120 C 5	C210 C 7 C211 C 3	D20 D_3PIN_AC 8 D21 D_3PIN_AC 8	
C 7 C 7	C121 C 5 C122 C 4	C212 C B C213 C 9	F1 F_POLYSW B J1 CON_DSUB15HD B	
C 7	C123 C 4 C123 C 4	C213 C 9  C214 C 7  C215 C 9	J1 CON_LFH 7  J3 CON_MINIDIN_4 9	
C 7	C125 C 5	C216 C 7	J4 HDR_1X2 6	
C 7 C_POL 10	C126 C 5 C127 C 4	C217 C 7 C218 C 9	L2 L 10	
C_POL 10 C_POL 10	C128 C 5 C129 C 5	C219 C 7 C220 C 7	L3 L 10 L4 L 9	
C 5	C130 C 4 C131 C 4	C221 C 9 C222 C 7	L5 L 9 L6 L 9	
C 2 C 2	C132 C 5 C133 C 4	C223 C 7 C224 C 7	L7 L 8 L8 L 8	
C 7 C 10	C134 C 2 C135 C 2	C225 C 7 C226 C 10	L9 L 8 L10 L 9	
C 2 C 10	C136 C 2 C137 C 2	C227 C 2 C228 C 10	L11 L 9 L12 L 9	
C 2 C B	C138 C 2 C139 C 2	C229 C 10	L13 L 9 L14 L 8	
C B C	C14Ø C 2 C141 C 2	C231 C 2	L15 L 8 L16 L 8	
C B	C142 C 3 C143 C 2	C233 C 8 C234 C 10	L17 L 9	
C 5	C144 C 3 C145 C 2	C235 C 10 C236 C 10	LB2 L 9	
C 2	C146 C 2	C237 C 10	LB4 L 8	
C 5	C147 C 3 C148 C 3	C238 C 10	LB5 L 8	
5 5	C149 C 3 C150 C 3	C240 C B C241 C 10	LB7 L 7 LB8 L 7	
C 4 C 4	C151 C 3 C152 C 3	C242 C 10 C243 C 10	LB9 L 7 LB10 L 7	
C 4 C 5	C153 C 3 C154 C 3	C244 C 10 C245 C 10	LB11 L 7 LB12 L 10	
C 5 C 4	C155 C 2 C156 C 2	C245 C 10 C247 C 10	LB13 L 7 LB14 L 8	
C 4 C 5	C157 C 3 C158 C 3	C248 C 9 C249 C 9	LB15 L 8 LB16 L 7	
C 5 C 4	C159 C 2 C160 C 2	C250 C 9	LB17 L 7 LB18 L 9	
C 4 C 5	C161 C 2 C162 C 2	C252 C 8 C253 C 8	LB19 L 10 LB20 L 7	
C 5 C 4	C163 C 3 C164 C 2	C254 C 8 C255 C 7	LB21 L 9 LB22 L 9	
C 4 C 5	C165 C 2 C166 C 2	C256 C 7 C257 C 7	MEC1 HEATSINK 5 01 Q_FET_N_ENH 10	
C 5 C 4	C167 C 2 C168 C 2	C258 C 9 C259 C 9	02	
C 4 C 5	C169 C 2 C170 C 2	C250 C 9	04 0_NPN 10 05 0_NPN 10	
C 5	C171 C 3 C172 C 2	C261 C 9 C262 C 9 C263 C 8	05 0_PNP 10 07 0_FET_N_ENH 10	
C 4	C173 C 2	C254 C 8	QB Q_FET_N_ENH 2	
C 5	C174 C 2 C175 C 2	C265 C 8 C266 C 10	R1 R 9 R2 R 7	
C 5	C176 C 3 C177 C 2	C267 C 10 C268 C 9	R3 R 7 R4 R 7	
C 4 C 4	C178 C 2 C179 C 3	C269 C 9 C270 C 9	R5 R 7 R6 R 9	NVIDIA CORPORATION
C 5	C18Ø C 2	C271 C 9	R7 R B	2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA
				DETAIL DRAWING DETAIL CONTINUED
DIA DESIGN SPECIFICATIONS, REFE	RENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS	AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, 'MATERIAL	S') ARE BEING PROVIDED 'AS IS'. NTIES OF NONINFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A PARTICULAR F	ID p111_design PAGE 12 OF
E		The state of the s		12

<b>!</b>		т			T			T						T		
	A			В			D			E	F		G		Н	¬
	R8 R 8 R9 R 9			R99 R R100 R	3 2		R190 R 9 R191 R 10									
	R10 R 8 R11 R 9			R1Ø1 R R1Ø2 R	2		R192 R 9 R193 R 10									
	R12 R B			R103 R R104 R	7 7		R194 R 9 R195 R 7									
1	R14 R 7			R105 R	2		R196 R 7									
	R15 R 6 R16 R 8			R106 R R107 R	2 7		R197 R 7 R198 R 7									
	R17 R 8 R18 R 9			R108 R R109 R	7 7		R199 R 7 R200 R 7									
	R19 R 9 R20 R 10			R110 R R111 R	8 8		R201 R 7 R202 R 7									
	R21 R 6 R22 R 6			R112 R R113 R	8 6		R203 R 8 R204 R 9									
Н	R23 R 10			R114 R	7		R205 R 8									H
	R24 R 6 R25 R 6			R115 R R116 R	5 8		R206 R 10 R207 R 2									
	R26 R 6 R27 R 6			R117 R R118 R	5 7		R208 R 2 RP1 R_PAK 7									
	R28 R 6 R29 R 6			R119 R R120 R	6 6		RP2 R_PAK 7 RP3 R_PAK 7									
	R30 R 6 R31 R 6			R121 R R122 R	2		RP4 R_PAK 5 RP5 R_PAK 4									
	R32 R 6			R123 R	5		RP6 R_PAK 5									
	R33 R 6 R34 R 6			R124 R R125 R	5 10		RP7 R_PAK 4 RP8 R_PAK 5									
	R35 R 6 R36 R 10			R126 R R127 R	2 6		RP9 R_PAK 4 RP10 R_PAK 5									
	R37 R 6 R38 R 7			R128 R R129 R	6 6		RP11 R_PAK 4 RP12 R_PAK 5									
	R39 R 10 R40 R 7			R13Ø R R131 R	9		RP13 R_PAK 4 RP14 R_PAK 5									
	R41 R 6			R132 R R133 R	Б Б		RP15 R_PAK 4 RP16 R_PAK 5									
	R43 R 2			R134 R	7		RP17 R_PAK 4									Н
	R44 R 4 R45 R 5			R135 R R136 R	7 7		RP18 R_PAK 5 RP19 R_PAK 4									
	R45 R 5 R47 R 4			R137 R R138 R	10 2		TP1 TESTPOINT 10 TP2 TESTPOINT 10									
	R48 R 5 R49 R 4			R139 R R140 R	2 6		TP3 TESTPOINT 10 TP4 TESTPOINT 10									
	R50 R 4 R51 R 5			R141 R R142 R	7 7		TP5 TESTPOINT 10 TP6 TESTPOINT 10									
	R52 R 5			R143 R	6		U1 U_VREG_3PIN 10									
3	R53 R 4 R54 R 5			R144 R R145 R	10 7		U2 U_AND_2IN 8 9 U3 U_MEM_FL_SER_1									3
	R55 R 4 R56 R 4			R146 R R147 R	6 6		U4 U_VREG_5PIN 10 U5 U_GPU_NV18 2 3									
	R57 R 5 R58 R 4			R148 R R149 R	2 6		U6 U_MEM_SD_DDR_4 U7 U_MEM_SD_DDR_4									
	R59 R 5 R60 R 4			R150 R R151 R	9 10		UB U_MEM_SD_DDR_4 U9 U_MEM_SD_DDR_4	_8MX16 5								
	R61 R 5			R152 R R153 R	10 10		U10 U_SWREG_ISL652 U11 U_SWREG_SC2610	9 10								
Ш	R63 R 5			R154 R	2		U12 U_PNLNK_SIL164									Ш
	R64 R 4 R65 R 5			R155 R R156 R	10		U13 U_XOR_2IN 7 Y1 XTAL 8									
	R66 R 10 R67 R 10			R157 R R158 R	10 10											
	R68 R 10 R69 R 10			R159 R R160 R	10 10				'							
	R70 R 10 R71 R 10			R161 R R162 R	10 10											
	R72 R 4			R163 R	10											
4	R74 R 5			R164 R R165 R	10 10											4
	R75 R 5 R76 R 4			R166 R R167 R	10 10											
	R77 R 5 R78 R 4			R168 R R169 R	10 10											
	R79 R 4 R80 R 5			R170 R R171 R	10 10											
	R81 R 4			R172 R R173 R	10											
	R83 R 5			R174 R	9											
	R84 R 4			R175 R R176 R	9											
	R86 R 4			R177 R R178 R	8 8											
	R88 R 4 R89 R 5			R179 R R180 R	8											
	R90 R 4			R181 R R182 R	9											
	R92 R 2			R183 R	8 0											
5	R93 R 2 R94 R 2			R184 R R185 R	8											5
	R95 R 2 R96 R 2			R186 R R187 R	7 10											_
	R97 R 2 R98 R 3			R188 R R189 R	7 9									IA CORPORA Tomas expressway	TION (	
													SANTA CL	ARA, CA 95050, USA		
														DRAWING DETAIL CONTINUED		_
	ALL NVIDIA DESIGN SF NVIDIA MAKES NO WARR	PECIFICATIONS, REF PANTIES, EXPRESSEI	FERENCE BOARDS, F D, IMPLIED, STATU	ILES, DRAWINGS, DITORY OR OTHERWISE	IAGNOSTICS, LISTS AND WITH RESPECT TO THE	OTHER DOCUMENTS ( MATERIALS, AND EXP	TOGETHER AND SEPARATE RESSLY DISCLAIMS ALL	LY, 'MATERIALS') IMPLIED WARRANTIE	ARE BEING PROU S OF NONINFRIN	IDED 'AS IS'. GEMENT, MERCHANTABILITY F	AND FITNESS FOR A PARTICULAR	PURPOSE.		o111_design BLOILER	PAGE 13 OF 13 DATE SEP Ø3 200	21
	А			В			D			E	F		G		н	
									· · ·							_ <del>_</del>