



Micro-Star International Co., LTD.

MS-V040 RV530/DDR2

Size C	Document Number	Rev 2.1
Date: Monday, October 16, 2006	Sheet 1 of 19	

# PCI-EXPRESS EDGE CONNECTOR



Power Sequence Circuit to ensure SMPS\_EN is released after +12V\_BUS and +3.3V\_BUS are both in regulation. Pull-up may or may not be required on SMPS\_EN signal depending on SMPS design.

**Node 1** When +12V ramps above min Vbe, SMPS\_EN will be held low

**Node 2** When +3.3V gets close to regulation, one of the two conditions of releasing SMPS\_EN is active

Target ~ 900mV when +3.3 at min regulation (worse case)  
Typical trigger when +3.3V ramps above 2.2V (650mV)


**Node 3** When +12V gets close to regulation, one of the two conditions of releasing SMPS\_EN is active

Target ~ 1.25V when +12 at min regulation (worse case)  
Typical trigger when +12V ramps above 10V (1.1V)

SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND



  


		Micro-Star International Co., LTD.	
		MS-V040 RV530/DDRII	
Size C	Document Number	Date: Monday, October 16, 2006	Sheet 2 of 19

















## CORE REGULATOR VDDC




$$+VDDC=0.8*(1+(ER1592/ER1597))$$

**POWER SEQUENCING CIRCUIT:**



**DESIGN NOTES:**



**FOR ALTERNATE #1**

Remove R374, R375, R371, C168 and U32  
Install R370, R112, R954, R305-R308, C160  
C159 and MU32



**FOR ALTERNATE #2**

Change C157 for 10 uF and C121 for 1 uF  
Replace C764 by 0 Ohm resistor  
Replace R314 with a bead  
Remove R954, R370, R305-R308, C159,  
R112, C160 and MU32  
Install R374, R375, R371, C168 and U32

### Compensation circuit

Rc1 = 10K, Rc2 = 8.06K  
R313 = 93.1K, C171 = 3.9 nF, C170 = 10 pF











Micro-Star International Co., LTD.

MS-V040 RV530/DDRII


Size	Document Number	Rev
Custom		2.1
Date:	Tuesday, October 24, 2006	Sheet 11 of 18




Optional regulator for +PCIE  
Vout = 1.2V ~1.25V





# CHANNEL A: RANK 0 DDR2






## CHANNEL B: RANK 0 DDR2





DB15 pin	Standard VGA	DDC1 Host	DDC2B or DDC2B Host	DDC2AB Host	DDC1/2 Display
11	Monitor ID bit 0	Monitor ID bit 0	Monitor ID bit 0	Optional	Optional
12	Monitor ID bit 1	Data from display	SDA	SDA	SDA
4	Monitor ID bit 2	Monitor ID bit 2	Monitor ID bit 2	Optional	Optional
15	Monitor ID bit 3	Open	SCL	SCL	SCL
9	N/C	+5V	+5V	+5V	Optional
Hardware Support	No	Yes	Yes	No	Yes


Based on VESA Display Data Channel (DDC) Standard Ver. 3 Dec. 15, 1997





[4] A\_R\_DAC2  
[4] A\_G\_DAC2  
[4] A\_B\_DAC2



RGB should be routed from the ASIC to the display connector without switching reference plane or running over split plane




SYNC and DDC should be routed from the ASIC to the display connector without switching reference plane or running over split plane




A\_R\_DAC2\_F  
A\_G\_DAC2\_F  
A\_B\_DAC2\_F

DDCDATA\_DAC2\_R  
DDCCLK\_DAC2\_R  
A\_HSYNC\_DAC2\_R  
A\_VSYNC\_DAC2\_R







**Micro-Star International Co., LTD.**

MS-V040 RV530/DDRII

Size  
C

Document Number

Rev  
2.1

Date: Monday, October 16, 2006

Sheet	18	of	19
-------	----	----	----

DVI/VGA SCREWS

- SCREW1

SCREW  
JACKSCREW  
ASSY  
7020000800
- SCREW2

SCREW  
JACKSCREW  
ASSY  
7020000800
- SCREW3

SCREW  
JACKSCREW  
ASSY  
7020000800
- SCREW4

SCREW  
JACKSCREW  
ASSY  
7020000800

