

P393-A01 Base Design

P393-A01, G92, 8Mx32/16Mx32 GDDR3 (800/1000 MHz),
DVI-I-DL, DVI-I-DL/DisplayPort, HDTVout/Stereo

Table of Contents:

Page 1: Overview
Page 2: PCI Express 1.0
Page 3: MEMORY: GPU Partition A/B
Page 4: MEMORY: GPU Partition C/D
Page 5: FBA Partition
Page 6: FBB Partition
Page 7: FBC Partition
Page 8: FBD Partition
Page 9: FrameBuffer Net Rules
Page 10: DACA Interface
Page 11: DACC Interface
Page 12: IFP A/B and C/D Interface
Page 13: DACB and Stereo Interface
Page 14: Multi-use IO(MIO) Interface
Page 15: DisplayPort Transmitter
Page 16: MISC: GPIO, I2C, BIOS, PLL, and XTAL
Page 17: Thermal Control/Protection and SPDIF Input
Page 18: Power/GND and Decoupling
Page 19: Configuration Straps and Mechanical
Page 20: Power Supply: 5V, STEREO_5V, 2V5, DP_PWR
Page 21: Power Supply: 1V2, 1V8
Page 22: Power Supply: FBVDD/Q, 8V5
Page 23: Power Supply: NVVDD Regulator
Page 24: Power Supply: NVVDD Phase 1 & 2
Page 25: Power Supply: NVVDD Phase 3
Page 26: Power Supply: Filter/Detection 3V3, 12V, 12V_PEX6
Page 27: Power Supply: Hybrid Power

- 1.V117-0C Base on P393
 - 2.page 2 del Q1209,R1219,R58,R55,C63 circuit ,del net pex_rst link page27
 - 3.page 10 del I2CA_SCR_R,I2CA_SDA_R link net Page 27
 - 4.page 11 del I2CB_SCR_R,I2CB_SDA_R link net page27
 - 5.page 15 del Display port circuit
 - 6.page 16 del I2CS for Hybrid power circuit , del GPIO 4/10 net, R91 link gnd, del R66,R75
 - 7.page 14 del MIOB_D2/3/4/5/6/7/10 net link page 19
 - 8.page 20 del DP_POWER circuit
 - 9.page 27 del Hybrid power circuit
 - 10.page 3/5/6. update FBA_CMD(25..0)/FBB_CMD(25..0)
 - 11.page 4/7/8. update FBC_CMD(25..0)/FBD_CMD(25..0)
 - 12.page 17. del GPIO4_FAN_PWM_R net
- V117-0D Base on P393

- 1.page 10 DAC-A Co-lay slim D-sub with DVI
 - 2.page 11 DAC-C Co-lay slim D-sub with DVI
 - 3.page 17 Modify SPIDF in circuit and co-lay MAX6649 circuit with ATD7473
 - 4.page 21 Modify 1V8 power circuit.
 - 5.page 22 Modify 1V2 and FBVDD power circuit.
 - 6.page 23 Modify NVVDD power circuit.
 - 7.page 26 Del 3V3_Q power and change 12V chock to DIP
 - 8.page 19 Del MEC2
 - 9.page 20 Del 5V STEREO Supply
- V117-300 Base on P393 and V117-0D

- 1.page 23 correct Q510 and add 0 ohm by pass
- 2.page 22 Change L11 and C167,C168 footprint

V146-0A Base on P393 and V117-300


- 1.page 2 Add Q1209
- 2.page 10 Add U1201 I2C switch
- 3.page 11 Add U1201 I2C switch
- 4.page 27 Hybrid Power circuit

REV	VARIANT	NVPN	ASSEMBLY
0	BASE	600-10393-base-100	P393 - BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
1	SKL_DT_0000	600-10393-0000-100	P393 G92-300 512MB GDDR3 16Mx32 DVI-I+DVI-I+HDTV
2	SKL_DT_0002	600-10393-0002-100	P393 G92-200 512MB GDDR3 16Mx32 DVI-I+DVI-I+HDTV
3	SKL_WS_0500	600-60393-0500-100	P393 G92-475 512MB GDDR3 16Mx32 DVI-I+DVI-I+STEREO
4	SKL_WS_0501	600-60393-0501-100	P393 G92-450 512MB GDDR3 16Mx32 DVI-I+DVI-I+HDTV
5	SKL_DT_0004	600-10393-0004-100	P393 G92-270 512MB GDDR3 16Mx32 DVI-I+DVI-I+HDTV
6	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
7	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
8	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
9	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
10	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
11	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
12	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
13	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
14	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
15	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, MATERIALS) ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


ASSEMBLY	P393 - BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	Overview


Micro-Star International Co., LTD.			
SUMMARY			
Status	Document Number	MS-V117	
Customer			Rev 100
Date	Monday, April 26, 2009	Sheet	1 of 27











NET RULES for FrameBuffer A/B

NET	NV_CRITICAL	NV_IMPEDANCE	DIFFPAIR
OUT FBA_CLK0 3.5	1	80OHM	FBA_CLK0
OUT FBA_CLK0P 3.5	1	80OHM	FBA_CLK0
OUT FBA_CLK1 3.5	1	80OHM	FBA_CLK1
OUT FBA_CLK1P 3.5	1	80OHM	FBA_CLK1

OUT FBA_CMOS0B 3.5	1	80OHM	
OUT FBA_CMOS0 3.5	1	80OHM	
OUT FBA_CMOS1B 3.5	1	80OHM	
OUT FBA_CMOS1 3.5	1	80OHM	
OUT FBA_CMOS2B 3.5	1	80OHM	
OUT FBA_CMOS2 3.5	1	80OHM	

NET	NV_CRITICAL	NV_IMPEDANCE	DIFFPAIR
OUT FBD_CLK0 3.5	1	80OHM	FBD_CLK0
OUT FBD_CLK0P 3.5	1	80OHM	FBD_CLK0
OUT FBD_CLK1 3.5	1	80OHM	FBD_CLK1
OUT FBD_CLK1P 3.5	1	80OHM	FBD_CLK1

OUT FBD_CMOS0B 3.5	1	80OHM	
OUT FBD_CMOS0 3.5	1	80OHM	
OUT FBD_CMOS1B 3.5	1	80OHM	
OUT FBD_CMOS1 3.5	1	80OHM	
OUT FBD_CMOS2B 3.5	1	80OHM	
OUT FBD_CMOS2 3.5	1	80OHM	

OUT FBA_DEBCLK 3	1	80OHM	
OUT FBD_DEBCLK 3	1	80OHM	

NET	VOLTAGE	MAX_CURRENT	MIN_WIDTH
FBAB_PLAVDD0 3	1.2V	0.02A	120ML
FBA_VREF0 5	1.40V	0.02A	120ML
FBA_VREF1 5	1.40V	0.02A	120ML
FBA_VREF2 5	1.40V	0.02A	120ML
FBA_VREF3 5	1.40V	0.02A	120ML
FBA_Z00 5	2.0V	0.02A	120ML
FBA_Z01 5	2.0V	0.02A	120ML

FBD_VREF0 5	1.40V	0.02A	120ML
FBD_VREF1 5	1.40V	0.02A	120ML
FBD_VREF2 5	1.40V	0.02A	120ML
FBD_VREF3 5	1.40V	0.02A	120ML
FBD_Z00 5	2.0V	0.02A	120ML
FBD_Z01 5	2.0V	0.02A	120ML

FB_VREFP1 3	1.40V	0.02A	120ML
FB_VREFP2 3	1.40V	0.02A	120ML

NET RULES for FrameBuffer C/D

NET	NV_CRITICAL	NV_IMPEDANCE	DIFFPAIR
OUT FBC_CLK0 4.7	1	80OHM	FBC_CLK0
OUT FBC_CLK0P 4.7	1	80OHM	FBC_CLK0
OUT FBC_CLK1 4.7	1	80OHM	FBC_CLK1
OUT FBC_CLK1P 4.7	1	80OHM	FBC_CLK1

OUT FBC_CMOS0B 4.7	1	80OHM	
OUT FBC_CMOS0 4.7	1	80OHM	
OUT FBC_CMOS1B 4.7	1	80OHM	
OUT FBC_CMOS1 4.7	1	80OHM	
OUT FBC_CMOS2B 4.7	1	80OHM	
OUT FBC_CMOS2 4.7	1	80OHM	

NET	NV_CRITICAL	NV_IMPEDANCE	DIFFPAIR
OUT FBD_CLK0 4.8	1	80OHM	FBD_CLK0
OUT FBD_CLK0P 4.8	1	80OHM	FBD_CLK0
OUT FBD_CLK1 4.8	1	80OHM	FBD_CLK1
OUT FBD_CLK1P 4.8	1	80OHM	FBD_CLK1

OUT FBD_CMOS0B 4.8	1	80OHM	
OUT FBD_CMOS0 4.8	1	80OHM	
OUT FBD_CMOS1B 4.8	1	80OHM	
OUT FBD_CMOS1 4.8	1	80OHM	
OUT FBD_CMOS2B 4.8	1	80OHM	
OUT FBD_CMOS2 4.8	1	80OHM	

OUT FBC_DEBCLK 4	1	80OHM	
OUT FBD_DEBCLK 4	1	80OHM	

NET	VOLTAGE	MAX_CURRENT	MIN_WIDTH
FBCD_PLAVDD0 4	1.2V	0.02A	120ML
FBC_VREF0 7	1.40V	0.02A	120ML
FBC_VREF1 7	1.40V	0.02A	120ML
FBC_VREF2 7	1.40V	0.02A	120ML
FBC_VREF3 7	1.40V	0.02A	120ML
FBC_Z00 7	2.0V	0.02A	120ML
FBC_Z01 7	2.0V	0.02A	120ML

FBD_VREF0 8	1.40V	0.02A	120ML
FBD_VREF1 8	1.40V	0.02A	120ML
FBD_VREF2 8	1.40V	0.02A	120ML
FBD_VREF3 8	1.40V	0.02A	120ML
FBD_Z00 8	2.0V	0.02A	120ML
FBD_Z01 8	2.0V	0.02A	120ML


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY PAGE DETAIL P093 - BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO. STUFF ASSEMBLY NOTES AND BOM NOT FINAL FrameBuffer Net Rules



Micro-Star International Co., LTD.

<Title>		<Rev>	
Size	Document Number		
Custom	<Doc>		
Date	Monday, April 28, 2008	Sheet	9 of 27



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTIC LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, MATERIALS) ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY PAGE DETAIL P391 - BASE LEVEL GENERIC SCHEMATIC ONLY; COMMON & NO-STUFF ASSEMBLY NOTES AND BOM NOT FINAL DACC Interface




Micro-Star International Co., LTD.

DACC Interface


MS-V117

Size Custom Document Number MS-V117 Rev 11 of 27



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, MATERIALS) ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY PAGE DETAIL
P391 - BASE LEVEL GENERIC SCHEMATIC ONLY; COMMON & NO. 310FF ASSEMBLY NOTES AND BOM NOT FINAL
IFP A/B and C/D Interface



Micro-Star International Co., Ltd.


IFP A/B and C/D Interface



Size Custom Document Number **MS-V117** Rev 1

Date Monday, April 28, 2008 Sheet 12 of 27



ASSEMBLY	P393 - BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	DACB and Stereo Interface

	Micro-Star International Co., LTD.		
	DACB and Stereo Interface		
	Size	Document Number	Rev
	Custom	MS-V117	
Date: Monday, April 28, 2008		Sheet	13 of 27




MIO NET RULES



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	P993 - BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	Multi-use IO(MIO) Interface



* DCC keepers circuit removed

* ANX9805 support

pin 76 - QPFC3 to DP mode, from pin 13, grounded on ANX9802
- place QKD resistor away from ANX device if needed

pin 74 - QPFC2, grounded on ANX9802
- place QKD resistor away from ANX device if needed

pin 73 - DCC support via TEST and pull-up, grounded on ANX9802
- place QKD resistor away from ANX device if needed


pin 71 - SPICF1 - tie to QKD, input select 01 through internal register

pin 70 - SPICF0 - support for Audio input, grounded on ANX9802
- place QKD resistor away from ANX device if needed

pin 68 - NC - tie to QKD

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTIC LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, MATERIALS) ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	P393 - BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO. STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	Display Port



Micro-Star International Co., LTD.

<Title>

Size
Custom


Document Number
<Doc>

Date
Monday, April 28, 2008



Sheet
15

of
27


Rev
<Rev Code>




I2CS isolation for Hybrid Power




ROM / MISC (BUFRST/STEREO/SWAPRDY/CLAMP/TESTMODE)



GPIO




NET	NV_CRITICAL	NV_IMPEDANCE	DIFFPAIR
-----	-------------	--------------	----------



NET	VOLTAGE	MAX_CURRENT	MIN_WIDTH
-----	---------	-------------	-----------

XTAL



GPIO Assignment Table	
-----------------------	--


GPIO	I/O	Function
0	IN	DVI Hotplug Detect South
1	IN	DVI or DP Hotplug Detect Mid
2	IN	Frameclock Interrupt
3	BI	Frameclock GPIO/DP Dongle Detect
4	OUT	Fan PWM Output
5	OUT	Voltage Select 0
6	OUT	Voltage Select 1
7	IN	Fan Tach Input
8	OUT	THERM_ALERT*
9	IN	THERM_ALERT*
10	IN	DisplayPort Interrupt
11	OUT	RASTER (SIL) SYNC
12	IN	POWER_ALERT*
13	OUT	DP I2C Keeper
14	IN	Frameclock Sync

ASSEMBLY	P933 - BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	MISC: GPIO, I2C, BIOS, PLL, and XTAL



Micro-Star International Co., LTD.			
GPIO, I2C, BIOS, PLL, and XTAL			
Size Custom	Document Number	MS-V117	Rev

THERMAL PROTECTION




TMDS BACKDRIVE PREVENTION

Drilling possibilities for thermal control and protection

2) ADT7473 is COMMON
GPIO4 is not used.
GPIO7 is the tach input from the fan
GPIO9 is the thermal alert for GPU slowdown.
With a newer version of the ADT chip, PWM2 can optionally be used for shutdown

THERMAL CONTROL

Co-lay with MAX6649



The FAN connector needs to move
as follows for mechanical / ID support:

- * move -43mils in Y
- * move +33mils in X


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


ASSEMBLY	P393 - BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	Thermal Control/Protection and SPDIF Input

P393 - BASE LEVEL GENERIC SCHEMATIC
Thermal Control/Protection and SPDIF Input


	Micro-Star International Co., LTD.		
	Thermal Control/Protection and SPDIF Input		
	Size Custom	Document Number MS-V117	Rev 01
Date:	Monday, April 26, 2009	Sheet	17 of 27

G1X




	Micro-Star International Co., LTD.		
	Power/GND and Decoupling		
Size Custom	Document Number MS-V117	Rev -	
Date: Monday, April 26, 2009	Sheet 18 of	27	


STRAPS




MECHANICAL



5V and DDC5V Supply



2V5 Supply



DEL 5V STEREO Supply

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY PAGE DETAIL P301 - BASE LV10C GENERIC SCHEMATIC ONLY, COMMON & NO. STUFF ASSEMBLY NOTES AND BOM NOT FINAL Power Supply: 5V, STEREO_5V, 2V5, DP_PWR

MSI

Micro-Star International Co., LTD.


Size Custom

Document Number MS-V117


Date Monday, April 28, 2008

Rev


20 of 27



$$1V8 \text{ power} = 2.5 \text{ V} \cdot R_B / (R_t + R_b)$$
$$1.8 = 2.5 \text{ V} \cdot 2.87 / (1.1 \text{ k} + 2.87 \text{ k})$$




$$+VDDC=0.8 * (1+ (AR59 / AR99))$$



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	P393 - BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	Power Supply: NVDD Regulator



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTIC LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY
PAGE DETAIL
P301 - BASE LEVEL GENERIC SCHEMATIC ONLY; COMMON & NO-STUFF ASSEMBLY NOTES AND BOM NOT FINAL
Power Supply: NVVDD Phase 1 & 2




Micro-Star International Co., LTD.			
<Title>			
Size	Document Number		Rev
Custom	<Doc>		<RevCode>
Date	Monday, April 28, 2008		Sheet 24 of 27


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY
PAGE DETAIL
P303 - BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO. STUFF ASSEMBLY NOTES AND BOM NOT FINAL
Power Supply: NVVDD Phase 3



Micro-Star International Co., LTD.				
<Title>				
Size	Document Number			Rev
Custom	<Doc>			<RevCode>
Date	Monday, April 28, 2008			Sheet 25 of 27





ASSEMBLY	P393 - BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	Power Supply: Hybrid Power

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.