

P1041-B01 GF104

GF104-300, 768MB/1536MB, GDDR5 192b 32M/64Mx32
DVI-I-DL, DVI-I-DL/DP, mHDMI


Table of Contents:

- Page 1: Title
- Page 2: Block Diagram
- Page 3: PCI Express
- Page 4: GPU Partition A/B
- Page 5: FBA Partition 31..0
- Page 6: FBA Partition 63..32
- Page 7: FBB Partition 31..0
- Page 8: FBB Partition 63..32
- Page 9: GPU Partition C/D
- Page 10: FBC Partition 31..0
- Page 11: FBC Partition 63..32
- Page 12: FBD Partition 31..0
- Page 13: FBD Partition 63..32
- Page 14: FB Net Properties(delete)
- Page 15: GPU PWR and GND
- Page 16: GPU Decoupling
- Page 17: Blank
- Page 18: DACA (South)
- Page 19: DACB (Mid)
- Page 20: IFPAB DVI-DL (South)
- Page 21: IFPEF DVI-DL (Mid)
- Page 22: IFPEF DP (Mid)
- Page 23: IFPC mHDMI (North)
- Page 24: Multi-use IO (MIO) Interface
- Page 25: Misc: Fan, Thermal, JTAG, GPIO
- Page 26: Misc: ROM, HDCP, XTAL, Straps
- Page 27: PS: 5V, PEX_VDD
- Page 28: PS: FBVDD/Q
- Page 29: PS: NVVDD Controller
- Page 30: PS: NVVDD Phase 1-2
- Page 31: PS: NVVDD Phase 3-4
- Page 32: PS: Inputs, Shutdown, IFP
- Page 33: Mechanical: Bracket/Thermal Solution
- Page 34: Blank

變更記錄

- P3 , C55 change to 1206 10u
- P4~P14 , add 跳頁&'<>'符號
- P14,刪除所有網絡線
- P17 , add 6262 IC
- P25,刪除原公版U2 & J501. 把I2CC接到6262IC
- P27,接PS1_1V05_FB到6262,U4 foot_print 改為十字的
- P28,改U8的FB接法，換L6為L04-22A8011-L65
- P29 , core部份PWM換UP6213+6284 , OFS電壓開關抬50mV 。 頻率def400KHz , 開關抬到600KHz.
- P30-31 , 加driver IC 6284 ; 去掉3顆input 電容 ; 同時增加6個 LED燈 , 增加CP1~CP12 ; 為精簡線路 , 刪除L mos端與 DRV1 00Hm電阻 , 刪除CSP , CSN 0Ω電阻 ; 更換MOS & 電感 ; power前4相由PEX6_F1提供 , 后2相由PEX6_F2 提供 ; 電容部份保留公版。
- P32,去除input 端12V 的LB電感
- P33,加防彎條mec100 , 加6個十字光學點 , 加NVVDD , FBVDD &pex_vdd的測試點, 增加阻抗條

REV	VARIANT	WPN	ASSEMBLY
B	BASE	600-11041-BASE-000	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
1	SKU000	600-11041-0000-300	P1041 GF104-300 768MB GDDR5 32Kx32 DVI-I+HDMI Frame Buffer
2	SKU010	600-11041-0010-300	P1041 GF104-300 1536MB GDDR5 32Kx32 DVI-I+HDMI Frame Buffer
3	Q01	600-11041-0010-Q01	P1041 GF104-300 768MB GDDR5 32Kx32 Frame Buffer DVI-I+HDMI
4	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
5	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
6	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
7	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
8	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
9	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
10	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
11	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
12	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
13	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
14	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
15	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>



MICRO-STAR INT'L CO.,LTD

MS-V238

Size Custom

Document Description TITLE

Rev 20

Date: Wednesday, July 06, 2011

Sheet 1 of 36

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA


NV_PN 600-11041-BASE-000


PCB REV P1041-B01


BOM REV A

PAGE

DATE 12-MAY-2010









GDCRS C&D Mapping		
CMD		30.45
CMD0	C&D*	
CMD1	C&D*	
CMD2	B&D†	
CMD3	B&D†	
CMD4	A1, A3	
CMD5	A2, A3	
CMD6	A12, B&D†	
CMD7	A&D†	
CMD8	A&E, A11	
CMD9	A2, A3	
CMD10	W†	
CMD11	A5, B&A†	
CMD12	A5, B&A†	
CMD13	A3, B&A†	
CMD14	A3, B&A†	
CMD15	C†	
CMD16	C&D*	
CMD17	C&D*	
CMD18	B&D†	
CMD19	B&D†	
CMD20	A1, A3	
CMD21	A2, A10	
CMD22	A12, B&D†	
CMD23	A&D†	
CMD24	A&E, A11	
CMD25	A2, A3	
CMD26	W†	
CMD27	A4, B&A†	
CMD28	A&A, B&A†	
CMD29	A2, A3	
CMD30	A1, B&A†	
CMD31	C†	




** Vref switching options:
- internal Vref should be POR for VrefID






GDDR5 CMD Mapping			
CMD	0..31	32..63	
CM00	CAS*		
CM01	RST*		
CM02	RST*		
CM03	RST*		
CM04	AL_A0		
CM05	AL_A16		
CM06	AL_A17		
CM07	AB*		
CM08	AL_A11		
CM09	AL_A8		
CM10	WE*		
CM11	AL_BA1		
CM12	AL_BA2		
CM13	AL_BA3		
CM14	AL_BA3		
CM15	CL*		
CM16	CAS*		
CM17	CAS*		
CM18	RST*		
CM19	RST*		
CM20	AL_A0		
CM21	AL_A16		
CM22	AL_A17		
CM23	AB*		
CM24	AL_A11		
CM25	AL_A8		
CM26	WE*		
CM27	AL_BA1		
CM28	AL_BA2		
CM29	AL_BA3		
CM30	AL_BA3		
CM31	CL*		







** Vref switching options:
- internal Vref should be POR for Vref0
- potential for update





GDORS CMD Mapping		
CMD	0..31	32..63
CM00	CAP	
CM01	CST	
CM02	SET	
CM03	MAP	
CM04	AL_A0	
CM05	AL_A10	
CM06	AL_A20	
CM07	ABF	
CM08	AL_A11	
CM09	AL_A0	
CM10	WE	
CM11	AL_BA1	
CM12	AL_BA2	
CM13	AL_BA3	
CM14	AL_BA3	
CM15	CS	
CM16	CAP	
CM17	CST	
CM18	SET	
CM19	MAP	
CM20	AL_A0	
CM21	AL_A10	
CM22	AL_A20	
CM23	ABF	
CM24	AL_A11	
CM25	AL_A0	
CM26	WE	
CM27	AL_BA1	
CM28	AL_BA2	
CM29	AL_BA3	
CM30	AL_BA3	
CM31	CS	

** Vref switching options:
- external Vref should be POR for Vref0
- potential for update










$$VREF = 1.5 \times [1.33K(549+1.33K)] = 1.06V$$

$$VREF = 1.5 \times [542(542+549)] = 0.75V$$

$$VREF = 1.35 \times [542(542+549)] = 0.67V$$






- internal Vref should be POR for VrefD
- potential for update



GDOSs CMD Mapping		
CMD	GDOS	GDOS ID
CM00	CM01	
CM01	CM02	
CM02	BS01	
CM03	RM01	
CM04	AL_A0	
CM05	AL_A10	
CM06	AL_A2_BPU	
CM07	RM02	
CM08	AL_A11	
CM09	AL_A0	
CM10	RM03	
CM11	AL_BA1	
CM12	AL_BA2	
CM13	AL_BA0	
CM14	AL_BA3	
CM15	CM17	
CM16		
CM17	CM01	
CM18	BS01	
CM19	RM01	
CM20	AL_A0	
CM21	AL_A10	
CM22	AL_A2_BPU	
CM23	RM02	
CM24	AL_A11	
CM25	AL_A0	
CM26	RM03	
CM27	AL_BA1	
CM28	AL_BA2	
CM29	AL_BA0	
CM30	AL_BA3	
CM31	CM17	

** Vref switching options:

- internal Vref should be POR for VrefD
- potential for update


$$V_{REF} = 1.5 * [1.33K / (549 + 1.33K)] = 1.06V$$
$$V_{REF} = 1.5 * [(542/542+549)] = 0.75V$$

$$V_{REF} = 1.35 * [(542/542+549)] = 0.67V$$


MICRO-STAR INT'L CO.,LTD

MS-V238



Size	Document Description
Custom	FBD Partition 31..00

Date: Wednesday, July 06, 2011 Sheet 12 of 35

GDORG CMD Mapping

CMD	0..31	32..63
CM00	CAS*	
CM01	CAS*	
CM02	RST*	
CM03	RST*	
CM04	AL_A0	
CM05	AL_A10	
CM06	AL_A10	
CM07	AB*	
CM08	AL_A11	
CM09	AL_A0	
CM10	WE*	
CM11	AL_BA1	
CM12	AL_BA2	
CM13	AL_BA3	
CM14	AL_BA3	
CM15	CS*	
CM16	CAS*	
CM17	CAS*	
CM18	RST*	
CM19	RST*	
CM20	AL_A0	
CM21	AL_A10	
CM22	AL_A10	
CM23	AB*	
CM24	AL_A11	
CM25	AL_A0	
CM26	WE*	
CM27	AL_BA1	
CM28	AL_BA2	
CM29	AL_BA3	
CM30	AL_BA3	
CM31	CS*	


** Vref switching options:
- internal Vref should be POR for VrefD
- potential for Vref




MDA



MDZ




M2B





M2C








00073469
FOR
MSI
楊婉菲
RMA(丁德基)
RD(C)20110802001
CONFIDENTIAL
ONLY

		MICRO-STAR INT'L CO.,LTD	
		MS-V238	
Size	Document Description	Rev	
Custom	NA	20	
Date: Wednesday, July 06, 2011		Sheet	14 of 38















	NET	NV_CRITICAL	NV_IMPEDIANCE
IN	DACA_BSD_OV1	1	3028B
IN	DACA_GREEN_OV1	1	3028B
IN	DACA_BLUE_OV1	1	3028B
IN	DACA_RS_OV1	2	8028B


	MICRO-STAR INT'L CO.,LTD		
	MS-V238		
	Size Custom	Document Description DACA	Rev. 2
Date: Wednesday, July 09, 2014		Sheet 12 of 26	





1. DP AUX to DP connector: AUX AC coupled
2. DP AUX to DP-DVI dongle: AUX pass through
3. DP AUX to DVI connector: AUX level shifted to DDC






NET	NV CRITICAL	NV IMPEDANCE	DIFFPAIR
-----	-------------	--------------	----------

NET	NV CRITICAL	NV IMPEDANCE	DIFFPAIR
-----	-------------	--------------	----------

Timing diagram for MIOA_CAL_PU_GND. The signal is at 0.0V for 6MIL.



Page26: Misc: ROM, HDCP, XTAL, Straps

STRAP0	USER_BIT [3..0]	0000 => 5K PD	
STRAP1	3GIO_PADCFG_LUT_ADR	0000 =>5K PD 0000 Desktop	
STRAP2	PCI_DEVID [3..0]	0010 For 0x0E22 => 15K PD 0100 For 0x0E24 => 25K PD	
ROM_SI	RAMCFG[0]	32Mx32 256 bit Samsung for SKU 0 1st memory 0011 P0 20K 32Mx32 256 bit Hynix for SKU 10 2nd memory 0010 P0 10K	
	RAMCFG[1]		
	RAMCFG[2]	32Mx32 192 bit Samsung for SKU 0 1st memory 1011 P0 20K 32Mx32 192 bit Hynix for SKU 0 2nd memory 1010 P0 10K	
	RAMCFG[3]		
ROM_SO	VGA_DEVICE	1	
	SMB_ALT_ADDR	0	10k PD
	FB[0]_BAR_SIZE	0	
ROM_SCLK	XCLK_417	0	
	PEX_PLL_EN_TERM100	1 ENABLED	
	SLOT_CLK_CFG	1 ENABLE	
	SUB_VENDOR	1 Dedicated BIOS	45K PD
	PCI_DEVID_EXT	0 0xC	


	GND	3V3
5k	0000	1000
10k	0001	1001
15k	0010	1010
20k	0011	1011
25k	0100	1100
30k	0101	1101
35k	0110	1110
45k	0111	1111


CFG[3..0] Config Width	Vendor
0000	Reserved
0001	32Mx32 256-bit Qimonda
0010	32Mx32 256-bit Hynix
0011	32Mx32 256-bit Samsung
0100	Reserved
0101	64Mx32 256-bit Qimonda
0110	64Mx32 256-bit Hynix
0111	64Mx32 256-bit Samsung
1000	Reserved
1001	32Mx32 192-bit Qimonda
1010	32Mx32 192-bit Hynix
1011	32Mx32 192-bit Samsung
1100	Reserved
1101	64Mx32 192-bit Qimonda
1110	64Mx32 192-bit Hynix
1111	64Mx32 192-bit Samsung


MISC NET RULES


NET	NV_CRITICAL	NV_IMPEDANCE
-----	-------------	--------------

	MULTI_STRAP_REF1_GND	MULTI_STRAP_REF0_GND
BINARY PRODUCTION	45.2k 1% TO GND	NC
BINARY BRINGUP	NC	NC
MULTI-LEVEL	45.2k 1% TO GND	45.2k 1% TO GND






	MICRO-STAR INT'L CO.,LTD		
	MS-V238		
	Size Custom	Document Description <u>5V_PEX_VDD</u>	Rev 20
	Date: Wednesday, July 06, 2011		Sheet 27 of 35



FBVDD/Q	GPIO23
1.35V	0
1.5V	1







Pin	Symbol	Value	Unit
1	R1	10K	Ω
2	R2	10K	Ω
3	R3	10K	Ω
4	R4	10K	Ω
5	R5	10K	Ω
6	R6	10K	Ω
7	R7	10K	Ω
8	R8	10K	Ω
9	R9	10K	Ω
10	R10	10K	Ω
11	R11	10K	Ω
12	R12	10K	Ω
13	R13	10K	Ω
14	R14	10K	Ω
15	R15	10K	Ω
16	R16	10K	Ω
17	R17	10K	Ω
18	R18	10K	Ω
19	R19	10K	Ω
20	R20	10K	Ω
21	R21	10K	Ω
22	R22	10K	Ω
23	R23	10K	Ω
24	R24	10K	Ω
25	R25	10K	Ω
26	R26	10K	Ω
27	R27	10K	Ω
28	R28	10K	Ω
29	R29	10K	Ω
30	R30	10K	Ω
31	R31	10K	Ω
32	R32	10K	Ω
33	R33	10K	Ω
34	R34	10K	Ω
35	R35	10K	Ω
36	R36	10K	Ω
37	R37	10K	Ω
38	R38	10K	Ω
39	R39	10K	Ω
40	R40	10K	Ω
41	R41	10K	Ω
42	R42	10K	Ω
43	R43	10K	Ω
44	R44	10K	Ω
45	R45	10K	Ω
46	R46	10K	Ω
47	R47	10K	Ω
48	R48	10K	Ω
49	R49	10K	Ω
50	R50	10K	Ω
51	R51	10K	Ω
52	R52	10K	Ω
53	R53	10K	Ω
54	R54	10K	Ω
55	R55	10K	Ω
56	R56	10K	Ω
57	R57	10K	Ω
58	R58	10K	Ω
59	R59	10K	Ω
60	R60	10K	Ω
61	R61	10K	Ω
62	R62	10K	Ω
63	R63	10K	Ω
64	R64	10K	Ω
65	R65	10K	Ω
66	R66	10K	Ω
67	R67	10K	Ω
68	R68	10K	Ω
69	R69	10K	Ω
70	R70	10K	Ω
71	R71	10K	Ω
72	R72	10K	Ω
73	R73	10K	Ω
74	R74	10K	Ω
75	R75	10K	Ω
76	R76	10K	Ω
77	R77	10K	Ω
78	R78	10K	Ω
79	R79	10K	Ω
80	R80	10K	Ω
81	R81	10K	Ω
82	R82	10K	Ω
83	R83	10K	Ω
84	R84	10K	Ω
85	R85	10K	Ω
86	R86	10K	Ω
87	R87	10K	Ω
88	R88	10K	Ω
89	R89	10K	Ω
90	R90	10K	Ω
91	R91	10K	Ω
92	R92	10K	Ω
93	R93	10K	Ω
94	R94	10K	Ω
95	R95	10K	Ω
96	R96	10K	Ω
97	R97	10K	Ω
98	R98	10K	Ω
99	R99	10K	Ω
100	R100	10K	Ω


00073469
FOR
MSI
楊婉菲
RMA(丁德基)
CONFIDENTIAL
RD(C)20110802
ONLY

MICRO-STAR INT'L CO.,LTD		
MS-V238		
Size	Document Description	Rev
Custom	NA	20
Date: Wednesday, July 06, 2011		Sheet 30 of 38

00073469
FOR
MSI
楊婉菲
RMA(丁德基)
CONFIDENTIAL
RD(C)20110802001
ONLY

	MICRO-STAR INT'L CO.,LTD		
	MS-V238		
	Size Custom	Document Description BLANK	Rev 20
	Date: Wednesday, July 06, 2011		Sheet 31 of 30



	MICRO-STAR INT'L CO.,LTD		
	MS-V238		
	Size Custom	Document Description inputs_shutdown	Rev 20
	Date: Wednesday, July 08, 2011		Sheet 32 of 35

Brackets:


Bracket with DVI_DP_mHDMI : 151-10001-0355-071





Bracket Screw



Cooler/GPU Stiffener




remove mec1



MICRO-STAR INT'L CO.,LTD		
MS-V238		
Size	Document Description	Rev
Custom	Mechanical	20
Date	Wednesday, July 08, 2011	Sheet 33 of 35

00073469
FOR
MSI
楊婉菲
RMA(丁德基)
CONFIDENTIAL
RD(C)20110802001
ONLY

	MICRO-STAR INT'L CO.,LTD		
	MS-V238		
	Size	Document Description	Rev
	Custom	Blank	20
Date: Wednesday, July 06, 2011		Sheet 34 of 35	

VID Table					
GPI07	GPI06	GPI05	GPI02	GPI017	VOUT
VID_5	VID_4	VID_3	VID_2	VID_1	
0	0	0	0	0	1.2125V
0	0	0	0	1	1.2000V
0	0	0	1	0	1.1875V
0	0	0	1	1	1.1750V
0	0	1	0	0	1.1625V
0	0	1	0	1	1.1500V
0	0	1	1	0	1.1375V
0	0	1	1	1	1.1250V
0	1	0	0	0	1.1125V
0	1	0	0	1	1.1000V
0	1	0	1	0	1.0875V
0	1	0	1	1	1.0750V
0	1	1	0	0	1.0625V
0	1	1	0	1	1.0500V
0	1	1	1	0	1.0375V
0	1	1	1	1	1.0250V
1	0	0	0	0	1.0125V
1	0	0	0	1	1.0000V
1	0	0	1	0	0.9875V
1	0	0	1	1	0.9750V
1	0	1	0	0	0.9625V
1	0	1	0	1	0.9500V
1	0	1	1	0	0.9375V
1	0	1	1	1	0.9250V
1	1	0	0	0	0.9125V
1	1	0	0	1	0.9000V
1	1	0	1	0	0.8875V
1	1	0	1	1	0.8750V
1	1	1	0	0	0.8625V
1	1	1	0	1	0.8500V
1	1	1	1	0	0.8375V
1	1	1	1	1	0.8250V