




PCI-EXPRESS EDGE CONNECTOR




Place at regular intervals between
VDDC and MVDV regulator.






CAP CER 10UF 20% 16V X5R
(1206)1.8MM H MAX



CAP CER 10UF 10% 6.3V X5R
(0805)1.4MM MAX THICK



Place these caps last,
ideally as close to the bus
connector as possible



SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND


CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
7207 Advanced Micro Devices
The AMD Board schematic and design is the exclusive property of AMD,
and is provided only to entities under a non-disclosure agreement
with AMD for evaluation purposes. Further distribution or disclosure
is strictly prohibited. Use of this schematic and design for any purpose
other than evaluation requires a Board Technology License Agreement
with AMD. AMD makes no representations or warranties of any kind
regarding this schematic and design, including, not limited to,
any implied warranty of merchantability or fitness for a particular
purpose, and disclaims responsibility for any consequences resulting
from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario
Date: Friday, May 15, 2009
Rev 2
Sheet 1 of 25
Doc No. 105-B890XX-00B


Title RH LP RV710 DDR3 VGA (header) HDMI DVI

Doc No. 105-B890XX-00B


(2) RV710 PCIe Interface



(3) RV710 Main



(04) RV710 GPIOs CF XTAL





DDC6 BUS:


I2C Address	Function	Device
0x90	I2C VDDC Control	DS4402
0x98	LM63 - External Temperature Sensor	LM63

SCL / SDA BUS:


I2C Address	Function	Device
N/A	N/A	N/A




TMDP INTERFACE



LVTMDP INTERFACE




MEMORY INTERFACE




DIVIDER RESISTORS	DDR3
MVREF TO 1.8V	100R
MVREF TO GND	100R

(08) RV710 Power



(09) RV710 GND



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
©2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario

AMD

Date: Tuesday, February 10, 2009 Rev 2
Sheet 9 of 25
Title RH LP RV710 DDR3 VGA (header) HDMI DVI Doc No. 105-B890XX-00B

(10) RV710 STRAPS



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
©2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario

Date: Tuesday, February 10, 2009







Rev 2

Sheet 10 of 25

Doc No. 105-B890XX-00B

Title RH LP RV710 DDR3 VGA (header) HDMI DVI

(11) VDDC



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES IN 72007 Advanced Micro Devices

This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario



Date: Thursday, May 14, 2009


Sheet 11 of 25

Rev.

Title RH LP RV710 DDR3 VGA (header) HDMI DVI

Doc No. 105-B890XX-00B

(12) MVDD




Layout guideline


1-Position the conroller (U703) such that LGate(pin4) is the closet to gate of the MOSFETS. You can place the gate resistors R721 and R722 next to the gate of the MOSFETS. Make the gate drive traces (PW MYDCC LG and PW MYDCC HGD) as short as possible while making sure to connect the inductance to the inductance.

2-Place the bypass capacitors for Vcc as well as Boost caps as close to the controller as possible. They are as follows:
Vcc bypass cap is C703, and Boost cap is C705.


3-Voltage amplifier compensation network. Place C714 close to the pin 7. Place the rest of the compensation network close to the pins 7 and 6. These are R710, R711, R713, C713 and R712, C711 and C712.




COMPENSATION CIRCUIT



FILTERED SMPS VCC



BOOT CIRCUIT



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
72007 Advanced Micro Devices
 This AMD Board Technology design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario



Date: Thursday, May 14, 2009

Rev 2

Sheet 12 of 25


Title	RH LP RV710 DDR3 VGA (header) HDMI DVI
-------	--

Doc No.	105-B890XX-00B
---------	----------------


(13) Linear Regulators






LDO #2: Vin = 2.1V to 3.6V MAX Vout = +1.8V +/- 2% Iout = 0.8A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling



LDO #3: Vin = +1.4V to 2.087V MAX Vout = +1.1V +/- 2.5% Iout = 1.4A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling



Regulators for +5V_VESA



(14) Power Management


Power up/down Sequencing

Power Sequence Circuit to ensure SMPS_EN is released after +12V_BUS and +3.3V_BUS are both in regulation.

Node 1
Node 2 When +3.3V_BUS gets close to regulation, one of the two conditions of releasing SMPS_EN is active
Target ~ 900mV when +3.3 at min regulation (worse case)
Typical trigger when +3.3V ramps above 2.2V (650mV)

Node 3 When +12V gets close to regulation, one of the two conditions of releasing SMPS_EN is active
Target ~ 1.25V when +12 at min regulation (worse case)
Typical trigger when +12V ramps above 10V (1.1V)


When +12V_BUS ramps above min Vbe, SMPS_EN will be held low



Power Play


VDDC Voltage Settings Using GPIOs

PWRCTRL_1		PWRCTRL_0		RE1=		RE2=		RE1=		RE2=		Power-up Default
GPIO_20	GPIO_15	RE1=	RE2=	RE1=	RE2=	RE1=	RE2=	RE1=	RE2=	RE1=	RE2=	
0	0											
0	1											
1	0											
1	1	1	0	1								Power-up Default




MVDD Voltage Settings Using GPIOs

PWRCTRL_2		GPIO_6		RE1=		RE2=		RE1=		RE2=		Power-up Default
GPIO_6	GPIO_6	RE1=	RE2=	RE1=	RE2=	RE1=	RE2=	RE1=	RE2=	RE1=	RE2=	
0												
1	1	0	1									Power-up Default




RANK1: 256MB/512MB DDR3








(16) DDR3 RANK2

RANK2: 256MB/512MB DDR3




(17) DDR3 Termination











(19) DAC2 OUTPUT

DAC 2 OUTPUT



DPE / DPF OUTPUT






CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
©2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.


Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario

AMD

Date: Friday, May 15, 2009
Sheet 23 of 25
Rev 2

Title RH LP RV710 DDR3 VGA (header) HDMI DVI
Doc No. 105-B890XX-00B





Title
RH LP RV710 DDR3 VGA (header) HDMI DVI

Schematic No.
105-B890XX-00B

Date:
Tuesday, February 10, 2009

REVISION HISTORY

NOTE: This schematic represents the PCB, it does not represent any specific SKU.
 For Stuffing options (component values, DNI , ? please consult the product specific BOM.
 Please contact AMD representative to obtain latest BOM closest to the application desired.

**This schematic represents the PCB, it does not represent any specific SKU.
For Stuffing options (component values, DNI , ? please consult the product specific BOM.
Please contact AMD representative to obtain latest BOM closest to the application desired.**

2

Date _____

REVISION DESCRIPTION

00A

2008 12 30

INITIAL RELEASE OF CUSTOM-WIDE BOARD, BASED ON B625 REV06

1

00B

2009 01 22

Sch no change, just modify HDMI connecro location on PCB

MSIS-RMA
羅覓林
20091009