PG141-H00 GA104/NP GB5/5B-256 DESIGN, 16GB GDDRx, 256b, X16 DP + DP + DP + HDMI/DP TABLE OF CONTENTS Page Description Page Page Description Description Table of Contents 26 MISC1: ROM. XTAL.STRAPS 51 PS: SP PLLVDD(LDO LOADSWITCH) BLOCK DIAGRAM 27 MISC2: JTAG, GPIO, ADC, I2C 52 PS: INPUTS, FILTERING and MONITORING 3 PCI Express 28 BLANK PAGE 53 PS: PEX\_12V, PEX\_3V3 AND A3V3\_AUX PCIE GEN4 RC TERMINATIONS PS: GA1V8/NP1V2 SEQ: 5V, 1V8, 3V3\_SEQ, DDC\_5V 29 SEQ: NVVDD, PEX, FBVDDQ ENABLE MEMORY: GPU Partition A/B 30 PS:NP1V8,1V8 MISC 55 MEMORY: FBA[31:0] SEQ: MISC 31 PS: 5V 56 MEMORY: FBA[63:32] 32 PS: PEXVDD 57 SEQ: 3V3 VOLTAGE MONITOR MEMORY: FBB[31:0] PS: FBVDDQ OVR3I FAN & NORTH LED MEMORY: FBB[63:32] PS:OVRM PWR SENSE 34 PS: FBVDDQ PH1,PH3 10 MEMORY: GPU FB CD 35 PS: FBVDDQ PH2 VR THERMAL PROTECTION MEMORY: FBC[31:0] 36 PS: FBVDDQ OUTPUT CAP 11 61 MEMORY: FBC[63:32] 37 PS: NVVDD Controller 62 MECH 12 MEMORY: FBD[31:0] PS: NVVDD PDN Cancellation 13 38 MEMORY: FBD[63:32] PS: NVVDD PH8, PH11 14 39 GPU PWR & GND 1 PS: NVVDD PH12 15 40 GPU PWR & GND 2 41 PS: NVVDD PH10 GPU PWR & GND 3 (XVDD) 42 PS: NVVDD PH3 18 GPU DECOUPLING FBVDDQ 43 PS: NVVDD PH2, PH7 GPU DECOUPLING NVVDD PS: NVVDD PH6 19 20 GPU DECOUPLING NVVDD 45 PS: NVVDD PH1, PH4 IO: GA IFPAB NC/NP IFPE NC 46 PS: NVVDD PH5, PH9 21 22 IO: GA IFPF/NP IFPD DP 47 PS: NVVDD OUTPUT CAP PS: NVVDD OUTPUT CAP MLCC 23 IO: GA IFPE/NP IFPC DP 48 24 IO: GA IFPD/NP IFPB DP 49 **BLANK PAGE** 50 **BLANK PAGE** 25 IO: GA IFPC/NP IFPA HDMI/DP

A B C D E F

























































































































