P419-A00: MXM-I, G86M, 256/128MB, 64-bit 32M16 or 16M16(4 pcs) DDR2 LVDS, DVI _A, TV_OUT, VGA, HDMI /HDCP

Table of Contents

Page 1: PAGE OVERVIEW

Page 2: PCI EXPRESS INTERFACE Page 3: GPU MEMORY INTERFACE

Page 4: FRAME BUFFER PARTITION A

Page 5: MEMORY DECOUPLING CAPS

Page 6: DAC A/B/C

Page 7: LVDS(LINK A/B), TMDS(LINK C/D)

Page 8: MXM CONNECTOR
Page 9: GPI O. JTAG, TEMP SENSOR, SPDI F Page 10: MIOB, VBIOS, HDCP ROM

Page 11: SPREAD SPECTURM, MI OA Page 12: NVVDD POWER SUPPLY

Page 13: FBVDDQ POWER SUPPLY

Page 14: STRAPS
Page 15: FBVDDQ POWER SUPPLY
Page 16: STRAPS

SKU	VARI ANT	NVPN	ASSEMBLY
В	BASE	600-10419-0000-000	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
1	SKU001	600-10419-0001-000	G86M ?/? 256MB(64bit) DDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA
2	SKU002	600-10419-0002-000	G86M ?/? 128MB(64bit) DDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA
3	SKU003	600-10419-0003-000	G86M ?/? 256MB(64bit) DDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA
4	SKU004	600-10419-0004-000	G86M ?/? 128MB(64bit) DDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA
5	<undefi ned=""></undefi>	<undefi ned?<="" th=""><th><undefined?< th=""></undefined?<></th></undefi>	<undefined?< th=""></undefined?<>
6	<undefi ned=""></undefi>	<undefi ned=""></undefi>	<undefi ned=""></undefi>
7	<undefi ned=""></undefi>	<undefi ned=""></undefi>	<undefined></undefined>
8	<undefi ned=""></undefi>	<undefi ned=""></undefi>	<undefi ned=""></undefi>
9	<undefi ned=""></undefi>	<undefi ned=""></undefi>	<undefined></undefined>
10	<undefi ned=""></undefi>	<undefi ned=""></undefi>	<undefi ned=""></undefi>
11	<undefi ned=""></undefi>	<undefi ned=""></undefi>	<undefined></undefined>
12	<undefi ned=""></undefi>	<undefi ned=""></undefi>	<undefi ned=""></undefi>
13	<undefi ned=""></undefi>	<undefi ned=""></undefi>	<undefined></undefined>
14	<undefi ned=""></undefi>	<undefi ned=""></undefi>	<undefi ned=""></undefi>
15	<undefi ned=""></undefi>	<undefi ned=""></undefi>	<undefi ned=""></undefi>
ш			


NVIDIA CORPORATION


2701 SAN TOMAS EXPRESSWAY


SANTA CLARA, CA 95050, USA


NV_PN 600-10419-0001-000


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS


































Α D G Ti tl e: Basenet Report FB_COMP1 Desi qn p419 FBAD<63> 3. 3C 4. 5D FB COMP2 13.4F NVVDDCTI 1 12.4C PEX TX9 C* 2.4C SNN MLOB CAL PD VD 10, 2A Jul 21 11: 21: 19 2006 13. 3D 12. 2C 2. 4E Date: FBADQM<0> 3. 3C 4. 4B FB_DH NV_BOOT PEX_TX10 FBADOM<7...0: 3.3B> 4.4A<> 4.5F<> FB_DL FB_FB 13. 4D NV BOOTO 12. 2C 12. 3B PEX_TX10* 2. 4E 2. 4C SNN_MI OB_CAL_PU_VD 10. 2A 13. 4D FBADQM<1> NV_COMP PEX_TX10_C p419 lib. P419(@p419 lib. p419(sch 1)) FBADQM<2> 3.3C 4.4D FB FCCM 13. 4C NV COMP1 12. 3B 12. 3D PEX TX10 C* 2. 4C SNN MI OB CLKOUT 10. 2C 13. 4B 2. 4E FBADQM<3> FB_FSET NV_COMP2 PEX_TX11 SNN_MI OB_CLKOUT* 10. 2C Base Signal Location([Zone][dir]) FBADOM<4> 3, 3C, 4, 5B FB LSEN 13.4C NV DH 12. 2C PFX TX11* 2.4F SNN MLOB DE 10. 2C 2. 4C 8. 4B> 9. 3F< FBADQM<5> 3.3C 4.5C FB_PHASE 13. 4D 12. 2C PEX_TX11_C SNN_MI OB_HSYNC 10. 2C NV_DL BXTALOUT 6. 4D FBADQM<6> 3.3C 4.5D FB PLLAVDD 3. 4D NV FB 12. 4D PEX TX11 C* 2.4C SNN MIOB VREF 10. 2A 7. 2A< 13. 4A> 12. 2B CLK_VDD 11. 2C FBADQM<7> 3.3C 4.5D FB_PWRGOOD NV_FCCM PEX_TX12 2. 4E SNN_MI OB_VSYNO 10. 2C DACA BLUE 6. 2H> 8. 3A< FBADOSO 3. 3C<> 4. 4B 4. 4F<> FB SNUBBER 13. 4F NV FSFT 12.3B PFX TX12* 2.4F SNN MOBILE BLT 10.1C DACA_GREEN 6. 1H> 8. 3A< FBADQS0* FB_VCC 7. 1A< 13. 4B> NV_I SEN 12. 2C PEX_TX12_C SNN_MXM_183 8. 3E DACA HSYNO 6. 1H> 8. 3A< FBADQS1 3. 3C<> 4. 4C 4. 4F<> GPI 00 DVI A HPD 9. 3D NV PHASE 12. 2C PEX TX12 C* 2.4C SNN POK 13. 2B 6. 1H> 8. 3A< 3. 4C<> 4. 4C 4. 4F<> 9. 2F< 12. 2A> 13. 4A< 2. 4E DACA_RED FBADQS1 GPI 01_DVI _B_HPD NV_PWRGOOD PEX_TX13 SNN_R3_M1 4. 2A DACA RSET 6. 1C FBADQS2 3. 4C<> 4. 4D 4. 4F<> GPI 02 BL PWM 8. 4A< 9. 3F> NV SNUBBER 12. 3E PEX TX13* 2. 4E SNN R3 M2 4. 2C PEX_TX13_C DACA_VDD FBADQS2 GPI 03_PPEN 8. 3A< 9. 3F> NV_VCC SNN_R3_M3 DACA VREE 6.1C FBADOS3 3. 4C<> 4. 4D 4. 4F<> GPI 03 PPFN GPU 9. 3D PCI DEVIDS 10. 1D> 14. 2A> 14. 2C PEX TX13 C* 2. 4C SNN R3 M4 4. 2G 6. 1H> 8. 3A< 10. 2D> 14. 2A> 14. 3C PEX_TX14 2. 5E DACA_VSYN GPI 04_BLEN PCI _DEVI D4 SNN_R7_M1 DACB BLUE 6. 3F> 8. 3A< FBADQS4 3. 4C<> 4. 4F<> 4. 5B GPI 04 BLEN GPU 9. 3D PEX1V2 FB 13. 2C PEX TX14* 2. 5E SNN R7 M2 4. 2C DACB_GREEN FBADQS4* GPI 05_NVVDDCTL0 9. 3F> 12. 4A< PEX_CLK_CFG 11. 4E< 14. 3A> 14. 3C PEX_TX14_C 2. 5C SNN_R7_M3 DACB RED 6.3F> 8.3A< FBADOS5 3. 4C<> 4. 4F<> 4. 5C GPLO6 NVVDDCTL1 9.3F> 12.4A< PEX PLI DVDD 2.4G PEX TX14 C* 2.5C SNN R7 M4 4. 2G 11. 3E< 14. 3A> 14. 3C DACB_RSET 6. 3C FBADQS5 3. 4C<> 4. 4F<> 4. 50 GPI 08_THERM_ALERT* 9. 3D PEX_PLL_EN PEX_TX15 SNN_R8_M1 DACB VDD 6.3C FBADQS6 3. 4C<> 4. 4F<> 4. 5D GPI 09 LVDS SYS* 7. 2A< 9. 3F> PEX RST 2. 2D PEX TX15* 2. 5E SNN R8 M2 4. 2C DACB_VREF FBADQS6 3. 4C<> 4. 4F<> 4. 5D GPI 012_AC_DET PEX_RX0 PEX_TX15_C 2. 5C SNN_R8_M3 DVI A HPD 8. 2A> 9. 3H< FBADQS7 3. 4C<> 4. 4F<> 4. 5D 12CA SCL 6. 1D PEX RXO* 2. 2E PEX TX15 C* 2.5C SNN R8 M4 4. 2G 8. 2A> 9. 3H< 3. 4C<> 4. 4F<> 4. 5D I 2CA_SCL_R PEX_RX1 DVI _B_HPD FBADQS7 PLLVDD SNN_ROM_TYPE_0 FBACLKO 3. 3G 3. 3H FBAVRFF1 4. 2B 4. 3F<> L2CA SDA 6. 1D PFX RX1* 2. 2E PRSNT2 C 2. 5B SNN RSVD1 8.3F FBACLKO I 2CA_SDA_R 6. 1H<> 8. 3A<> PEX_RX2 RAMCFGO 10. 1D> 14. 1C 14. 2A SNN_RSVD2 FBACLK1 3.4G FBAVREF3 4. 2D 12CB SCL 6. 3D PEX RX2* 2. 2E RAMCFG1 10. 1D> 14. 2A> 14. 2C SNN RSVD3 8. 3E FBAVREF4 I 2CB_SCL_R 6. 3H> 8. 2A< PEX_RX3 10. 1D> 14. 2A> 14. 20 RAMCFG2 FBACLK CO 3. 3G FBA_A<0> 3.3D 4.1A 4.1C 4.1F L2CB SDA 6. 3D PFX RX3* 2. 3F RAMCEG3 10. 1D> 14. 2A> 14. 20 SPDLE MXM 8.4C FBACLK_C1 I 2CB_SDA_R 6. 3H<> 8. 2A<> PEX_RX4 REFCLK SSFOUT 6. 4C< 11. 2D> 3. 3E> 4. 4F< FBAD<0> 3.1C 4.4B FBA A<12..0> 12CC SCL 9. 3D PEX RX4* 2. 3E REFCLK* 2. 2E SS OUT 11. 2C 8. 4A< 9. 2A< 9. 3H FBAD<63..0 4. 1A< 4. 1C 4. 1E 4. 1G I 2CC_SCL_R PEX_RX5 2. 3E ROMCS* 10. 3C 10. 3E SS_REF 11. 2C FBAD<1> 3.1C 4.4B FBA_A<13..0 4. 1A< 4. 1C 4. 1E 4. 1G 11. 2B< PEX_RX5* 2. 3E ROM_SCLK 10. 4C 10. 4E SWAPRDY_A 10.4C FBAD<2 FBA_A<1> 3. 3D 4. 1A 4. 1C 4. 1E I 2CC_SDA PEX_RX6 2. 3E ROM_SI TESTMODE FBAD<3> 3.1C 4.4B I 2CC_SDA_R 8. 4A<> 9. 2A<> 9. 3H<> PFX RX6* 2. 3E ROM SO 10.4C 10.4F THERM 9.3C 3. 3D 4. 1A 4. 1C PEX_RX7 7. 5A< 8. 4A> 11. 2B FBA_A<2 RUNPWROK 12CH SCL FBAD<5> 3.1C 4.4B FBA A<3> 3. 3D 4. 1A 4. 1C 10.4C PEX RX7* 2. 3E 12. 3A< 13. 2B< THERM ALERT* 8. 4A< 9. 2H> 3. 3D 4. 1A 4. 1C PEX_RX8 RUNPWROK_I N FBA_A<4> I 2CH_SDA THERM_SCL 8. 4A> 9. 4B< FBAD<7> 3.1C 4.4B FBA A<5> 3. 3D 4. 1A 4. 1C L2CS_SCI 9. 4C PFX RX8* 2.4F SMB_CLK THERM SDA 9. 20 FBAD<8> FBA_A<6> 3. 3D 4. 1A 4. 1C 4. 1E I 2CS_SDA 9. 4C PEX_RX9 SMB_DAT 8. 4A<> 9. 4B<> THERM_VDD FBAD<9> 3.1C 4.4C I FPABPLLVDD 7. 2E PEX RX9* 2. 4E SNN 5V CLAMP 9. 3D TMDSI OVDD O 7. 5C FBA_A<7> 3. 3D 4. 1A 4. 1C 4. 1E PEX_RX10 TMDSI OVDD_C_EN* I FPABRSET SNN_A2_M1 FBAD<11> 3.1C 4.4C I FPABVPROBE 7. 2E PEX_RX10* 2. 4E SNN_A2_M2 4. 2C TMDS_LVDS_I OVDD 7. 2C FBA_A<8> 3. 3D 4. 1A 4. 1C 4. 1E I FPAI OVDD 7. 2E PEX_RX11 SNN_A2_M3 4. 2E XTALI N 2. 4E FBAD<13> 3.1C 4.4C I FPATXC 7. 2H> 8. 4G< PEX RX11* SNN A2 M4 4. 2G XTALOUT 6. 4D FBA_A<9> 3. 3D 4. 1A 4. 1C 4. 1E I FPATXC* PEX_RX12 SNN_BUFRST* FBAD<14> 3. 1C 4. 40 XTALOUTBUFF FBAD<15> 3.1C 4.4C I FPATXDO 7. 2H> 8. 4G< PEX RX12* 2. 4E SNN DACB CSYNC 6. 3D FBA_A<10> 3. 3D 4. 1A 4. 1C 4. 1E I FPATXDO PEX_RX13 2. 5E SNN_DACB_HSYNC FBAD<17> 3.1C 4.4D LEPATXD1 7. 2H> 8. 4G PFX RX13* 2. 5F SNN DACB VSYNC 6. 3D FBAD<18> FBA_A<11> 3. 3D 4. 1A 4. 1C 4. 1E I FPATXD1 PEX_RX14 SNN_DVI_B_CLK FBAD<19> 3.2C 4.4D 4. 2G I FPATXD2 7. 2H> 8. 4G< PEX RX14* 2. 5E SNN DVI B CLK* 8. 3E 3. 3D 4. 1A 4. 1C 4. 1E SNN_DVI_B_TX0 FBAD<20> 3.2C 4.4D FBA_A<12> I FPATXD2 7. 2H> 8. 4G< PEX_RX15 8. 2E FBAD<21> 3. 2C 4. 4D 4. 2G I FPATXD3 7. 2H> 8. 4G< PEX_RX15* 2. 5E SNN_DVI_B_TXO 8. 2E FBA_BAO 3. 3E> 4. 2A< 4. 2C 4. 2E I FPATXD3 PEX_TSTCLK SNN_DVI _B_TX1 FBAD<22 FBAD<23> 3.2C 4.4D 4. 2G 4. 4F< I FPBTXC 7. 2H> 8. 4G< PEX TSTCLK* 2. 2E SNN DVI B TX1* 8. 2E FBA_BA1 3. 3E> 4. 2A< 4. 2C 4. 2E I FPBTXC* PEX_TX0 2. 2E SNN_DVI_B_TX2 FBAD<24 3.2C 4.4D 7. 2H> 8. 4G< 8. 2E FBAD<25> 3. 2C 4. 4D 4. 2G 4. 4F< I FPBTXD4 7. 3H> 8. 3G< PEX TXO* 2. 2E SNN DVI B TX2* 8. 2E FBA_BA2 3. 3E> 4. 2A< 4. 2C 4. 2E I FPBTXD4 PEX_TXO_C SNN_E2_M1 3.2C 4.4D FBAD<27> 3. 2C 4. 4D 4. 2G 4. 4F< LEPRTXD5 7. 3H> 8. 4G+ PEX TXO C* 2. 2C SNN F2 M2 4. 2C 3. 3E> 4. 1A< 4. 1C 4. 1E FBAD<28> FBA_CAS* I FPBTXD5 PEX_TX1 SNN_E2_M3 FBAD<29> 3. 2C 4. 4D 4. 1G 4. 5F< I FPBTXD6 7. 3H> 8. 4G< PEX TX1* 2. 2E SNN E2 M4 4. 2G 3. 3E> 4. 2A< 4. 2C 4. 2E FBAD<30> 3.2C 4.4D FBA_CKE I FPBTXD6 PEX_TX1_C 2. 2C SNN_FBA_A13 3. 3D FBAD<31> 3. 2C 4. 4D 4. 2G 4. 3G 4. 4F< I FPBTXD7 7. 3H> 8. 4G< PEX_TX1_C* 2. 2C SNN_FBA_A14 3. 4D FBA_CLKO FBAD<32 3.2C 4.4B 3. 4E> 4. 2A< 4. 2C I FPBTXD7 7. 3H> 8. 4G< PEX_TX2 2. 2E SNN_FBA_A15 3. 4D 3. 5C FBAD<33> 3, 2C 4, 4B 4. 4F< I FPCBRSET 7. 4E PEX TX2* 2. 2E SNN FB VREF 3. 4E> 4. 2A< 4. 2C PEX_TX2_C SNN_GPI 07 FBAD<34 FBA_CLKO* I FPCPLLVDE 7. 4H> 8. 2G< FBAD<35> 3.2C 4.5B 4.4F< I FPCTXC PEX_TX2_C* 2.20 SNN_GPI 010 9. 3D FBAD<36 3. 2C 4. 5B FBA_CLK1 3. 4E> 4. 2E< 4. 2G I FPCTXC* PEX_TX3 2. 2E SNN_GPI 011 9. 3D FBAD<37> 3, 2C, 4, 5B 4. 4F< LEPCTXDO 7. 3H> 8. 2G+ PEX TX3* 2. 2F SNN GPI 013 9. 3D FBAD<38> FBA_CLK1* 3. 4E> 4. 2E< 4. 2G I FPCTXDO PEX_TX3_C SNN_GPI 014 FBAD<39> 3.2C 4.5B 4.4F< I FPCTXD1 7. 4H> 8. 2G< PEX TX3 C* 2. 2C SNN HDCP ROM 10. 4D 3. 3E> 4. 1A< 4. 1C 4. 1E FBAD<40> FBA_CSO* I FPCTXD1 PEX_TX4 SNN_I GP1 FBAD<41> 3. 2C 4. 4C 4. 1G 4. 5F< I FPCTXD2 7. 4H> 8. 2G< PEX_TX4* 2. 3E SNN_I GP2 8. 3E I FPCTXD2* FBAD<42 7. 4H> 8. 2G< PEX_TX4_C SNN_I GP159 8. 3E FBAD<43> 3, 2C 4, 5C FBA DEBUG 3. 4D I FPCVPROBE 7. 3E PEX TX4 C* 2. 3C SNN I GP185 8. 3E FBAD<44> 3. 2C 4. 5C FBA_ODT 3. 3E> 4. 2A< 4. 2C 4. 2E PEX_TX5 SNN_I GP195 FBAD<45> 3. 2C 4. 5C 4. 2G< 4. 5F< JTAG_TCLK 9.3C PEX_TX5* 2. 3E SNN_I GP197 8. 3E FBA_RAS* 3. 3E> 4. 1A< 4. 1C 4. 1E JTAG_TCLK_C 8. 3G< 9. 3A< PEX_TX5_C SNN_I GP_LVDS_UTX1 8. 3E FBAD<46 FBAD<47> 3, 20, 4, 50 4.1G 4.5E< JTAG TDI 9.3C PEX TX5 C* 2. 3C SNN LGP LVDS UTX1* 8.3F 3. 3E> 4. 1A< 4. 1C 4. 1E FBAD<48 FBA_WE* JTAG_TDI _C 8. 3G> 9. 3A< PEX_TX6 SNN_MI OAD<1: FBAD<49> 3.3C 4.4D 4. 1G 4. 5F< JTAG TDO 9. 3C PEX TX6* 2. 3E SNN MI OAD<2> 11. 3E 3. 3D 4. 1E 4. 1G FBAD<50> FBB_A<2> JTAG_TDO_C 8. 3G< 9. 3A> PEX_TX6_C SNN_MI OAD<3> FBAD<51> 3. 3C 4. 5D FBB_A<5..2> 3. 3E> 4. 1E< 4. 1G JTAG_TMS 9. 3C PEX_TX6_C* 2. 3C SNN_MI OAD<4> 11. 3E FBAD<52> JTAG_TMS_C 8. 3G< 9. 3A< PEX_TX7 2. 3E SNN_MI OAD<5> 3. 3D 4. 1E 4. 1G FBAD<53> 3.3C 4.5D FBB A<3> JTAG TRST 9.3C PEX TX7* 2. 3E SNN MI OAD<6> 11. 4E 3. 3D 4. 1E 4. 1G JTAG_TRST_C 8. 3G< 9. 3A< PEX_TX7_C FBAD<54> FBB_A<4> SNN_MI OAD<7> FBB_A<5> FBAD<55> 3.3C 4.5D 3. 3D 4. 1E 4. 1G LVDSI OVDD_I SOL 7. 2B PEX_TX7_C* 2.3C SNN_MI OAD<8> 11. 4E MI OB_CLKI N PEX_TX8 SNN_MI OAD<9> FBAD<56 FBCAL_PD FBAD<57> 3.3C 4.4D FBCAL PU 3. 4D M GPI 08 SLOWDOWN 9. 2D PEX TX8* 2. 3E SNN MI OAD<10> 11.4E FBAD<58> FBCAL_TERM 3. 4D M_THERM_ALERT* PEX_TX8_C SNN_MI OBD<2> FBAD<59> 3.3C 4.5D FB BOOT 13.4C NVCTLO R 12. 4C PEX TX8 C* 2. 3C SNN MI OBD<3> 10.1C FBAD<60> FB_BOOTC NVCTL1_R PEX_TX9 SNN_MI OBD<4> FBAD<61> 3.3C 4.5D FB_COMP 13.5C NVVDD 2. 4F 12. 2F PEX_TX9* 2. 4E SNN_MI OBD<5> 10. 1C NVIDIA CORPORATION 2701 SAN TOMAS EXPRESSWAY SANTA CLARA CA 95050 USA BASE LEVEL GENERIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL 600-f0419-0001-000 NV_PN ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS PAGE 15 OF 16 DATE dd-mon-year G

$\overline{}$	
Н	CORPORATION
G	
F	
Е	
D	R558 [14. 20] R561 [8. 4C] R566 [7. 4E] R566 [7. 4E] R570 [9. 4G] R571 [10. 4C] R583 [11. 2E] R596 [10. 4C] R599 [10. 40] R590 [14. 20] R592 [14. 2C] R593 [14. 2C] R596 [14. 2C] R596 [14. 2C] R596 [14. 2D] R597 [14. 2D] R598 [14. 2D] R599 [14. 2D] R590 [17. 5C] R626 [14. 3D] R71 [3. 4E] T72 [7. 3E] T74 [7. 2E] T74 [7. 2E] T74 [7. 2E] U1 [9. 2C] U2 [10. 4D] U4 [11. 2C] U5 [10. 4E] U6 [13. 1C] U501 [12. 2B] U502 [13. 4C] Y1 [6. 5D]
С	R24 [14. 2C] R25 [14. 2D] R26 [13. 4C] R27 [9. 38] R28 [14. 3D] R29 [6. 1F] R30 [13. 2C] R31 [14. 3D] R32 [2. 2D] R33 [6. 2F] R34 [6. 2F] R35 [13. 2C] R36 [13. 4F] R37 [2. 5C] R38 [13. 4F] R39 [13. 5F] R40 [3. 3G] R41 [4. 3E] R42 [4. 2E] R43 [3. 4G] R44 [12. 3E] R45 [12. 3A] R46 [9. 4C] R47 [3. 4G] R48 [4. 2F] R49 [4. 2F] R50 [9. 38] R51 [9. 38] R51 [9. 38] R52 [9. 4C] R53 [9. 4C] R54 [14. 3C] R55 [14. 3C] R56 [6. 3C] R57 [6. 1C] R58 [6. 4E] R60 [6. 3E] R60 [6. 3F] R64 [6. 2F] R65 [6. 3F] R66 [6. 2F] R67 [86] R68 [12. 48] R69 [9. 2D] R70 [9. 2D] R71 [12. 48] R72 [3. 3G] R73 [3. 4C] R78 [3. 4E] R79 [9. 4C] R81 [9. 3E] R82 [9. 2E] R83 [9. 3E] R84 [9. 3E] R85 [9. 4E] R87 [9. 4C] R81 [9. 3E] R82 [9. 2E] R83 [9. 3E] R84 [9. 3E] R85 [9. 4E] R87 [9. 4C] R81 [9. 3E] R85 [9. 4E] R86 [9. 4E] R87 [9. 4C] R81 [9. 3E] R85 [9. 2E] R86 [9. 4E] R87 [9. 4C] R81 [9. 3E] R85 [9. 2E] R86 [9. 4E] R87 [9. 4C] R81 [9. 3E] R85 [9. 2E] R86 [9. 4E] R87 [9. 4C] R81 [9. 3E] R85 [9. 2E] R86 [9. 4E] R87 [9. 4E] R88 [9. 3E] R89 [9. 3E] R80 [9. 3H] R81 [9. 3E] R82 [9. 3E] R83 [12. 4D] R85 [12. 4B] R
	C697 [10.40] C732 [7.2E] C733 [7.2E] C736 [7.4E] C744 [7.3E] C751 [7.3E] C752 [7.3E] C752 [7.3E] C753 [7.4E] C753 [7.4E] C755 [7.4E] C756 [7.4E] C760 [7.3D] C761 [7.4D] C762 [7.3D] C763 [7.4E] C779 [7.4D] C783 [7.4D] C783 [7.4D] C783 [7.4D] C783 [7.4D] C784 [7.3D] C785 [7.4C] C790 [7.3C] C791 [7.2D] CN1 [2.3B] CN1 [8.3D] D1 [12.2D] D2 [13.4E] D3 [9.3G] G1 [2.3F] G1 [3.3D] G1 [6.4D 6.3D 6.1D] G1 [7.4F 7.2F] G1 [9.3D] G1 [10.2B 10.4B 10.3G] G1 [11.4D] L1 [12.2E] L2 [13.4F] LB1 [6.3A] LB2 [7.3D] G3 [7.4D] LB513 [7.4D] LB514 [7.4D] LB515 [7.4D] LB515 [7.4D] LB515 [7.4D] LB516 [7.4D] LB517 [7.4D] LB518 [7.2D] M3 [4.4D 4.2D 4.4B] M4 [4.5E 4.5B 4.4C] M502 [4.2H 4.5D] M503 [13.4E] D3 [9.2E 9.2E] O4 [9.2F] O5 [7.2B] O5 [7.2B] O6 [7.3G] O8 [7.3A] O501 [13.4E] C9 [9.3B] R14 [4.5C 14.4C] C1 [7.2D] C1 [14.5C 14.5C] MEC1 [14.5C 14.5C] MEC2 [14.4C 14.4C] C1 [7.2D] C3 [9.2E] C4 [11.2D] C5 [7.2B] C6 [7.3G] C7 [7.2B] C7
E	C93 [2, 16] C94 [2, 4H] C95 [2, 4H] C143 [6, 3B] C144 [6, 4B] C145 [6, 3B] C146 [6, 1B] C147 [6, 3B] C148 [6, 1B] C149 [6, 4B] C150 [6, 3B] C151 [6, 1C] C152 [6, 4C] C153 [6, 1C] C154 [6, 5C] C156 [6, 5C] C158 [13, 4F] CS01 [4, 3C] CS02 [5, 3E] CS03 [5, 4E] CS04 [5, 4D] CS05 [5, 3E] CS06 [5, 3D] CS07 [5, 3E] CS08 [5, 3C] CS09 [12, 2B] CS11 [12, 2B] CS11 [12, 2B] CS11 [12, 2B] CS12 [12, 2D] CS13 [12, 2B] CS14 [12, 3D] CS16 [12, 3D] CS16 [12, 3D] CS17 [8, 4B] CS22 [13, 4B] CS22 [13, 4B] CS22 [13, 4B] CS23 [5, 4D] CS24 [5, 4C] CS25 [5, 3D] CS27 [5, 3E] CS28 [12, 4C] CS29 [12, 4C] CS30 [13, 4B] CS31 [13, 4C] CS21 [2, 4C] CS31 [2, 2C] CS33 [2, 5D] CS33 [2, 5D] CS33 [2, 5D] CS34 [12, 2C] CS35 [2, 4D] CS55 [2, 4D] CS57 [2, 4C] CS58 [2, 3D] CS59 [2, 3D] CS69 [2, 2D] CS60 [5, 3E] CS6
А	Part