

V064-0A G73 7600GS DDR2

base on 8988 modify, for G73 chip  
remove DDR dram  
add DDR2 dram  
add RT9218 for FBVDDQ

PAGE  
SUMMARY:

8981 Ver : 00A modify P229-B01 Summary

- Page 11. Add Video in connect to mini-din 10 pin & remove J5.
- Page 12. Add DVI-I common choke.
- Page 13. Connect net MIOBD 2 , MIOBD 6 & MIOBD 7 to BUS.
- Page 15. Modify Power ,PWM change to ISL6549.
- Page 16. Add Video function.

8988 Ver : 00A modify 8981-100 Summary

- Page 02. Delete PCI-E connector
- Page 15. Change 5V power supply to BR02VDD & Add sequence
- Page 17,18,19,20. Add BR02 bradge circuit


8988 Ver : 00A BOM

- SKU000:MSI 602-8988-A10 MS-8988 00A NV43/VGA/DVI-I/VHT-10/256M DDR (Hynix 16\*16-4)
- SKU001:MSI 602-8988-A20 MS-8988 00A OPT:A NV43/VGA/DVI-I/VHT-10/128M DDR(Samsung 8\*16-3.6)


REVISION  
HISTORY:  
Initial Release

X1


REV	VARIANT	NVPN	ASSEMBLY
0	BASE	600-10229-BASE-SCH	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES
1	nv43divvgatv128m16x	600-10229-0002-101	ADD BOM IN NV43 GEN DVI-I/VGA/S-VIDEO 128MB
2	nv43divvgatv128m8x	600-10229-0003-101	ADD BOM IN NV43 GEN DVI-I/VGA/HDTV 128MB 8Mx16
3	43gdivvgatv128m8x	600-10229-0001-101	ADD BOM IN NV43 GL GEN DVI-I/VGA/HDTV 128MB
4	nv43divvgatv256m16x	600-10229-0004-101	ADD BOM IN NV43 GEN DVI-I/VGA/HDTV 256MB 16Mx16
5	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
6	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
7	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
8	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
9	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
10	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
11	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
12	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
13	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
14	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
15	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>





## A



## C



NET	DIFFPAIR	NET_SPACING_RULE
FBCCLK0	FBCCLK0	30MIL G20 30MIL
FBCCLK0*	FBCCLK0	30MIL G20 30MIL
FBCCLK1	FBCCLK1	30MIL G20 30MIL
FBCCLK1*	FBCCLK1	30MIL G20 30MIL
FBC_PLLVDD	12	10MIL
FBC_PLLAVDD	12	10MIL
FBC_VREF2	12	10MIL
FBCRAS*		10MIL
FBCQAS*		10MIL
FBCWE*		10MIL
FBCCKE		10MIL
FBCCS0*		10MIL
FBCDQ03_0		10MIL
FBCDQ05*_0		10MIL
FBCDQ06*_0		10MIL
FBCDQ12_0		10MIL
FBCDQ41_0		10MIL
FBCDQ45_2		10MIL
FBCAL_PD		10MIL
FBCAL_PU		10MIL
FBCAL_TERM		10MIL




**GND**

$V_{REF} = FBVDDQ \cdot R_{bot} / (R_{top} + R_{bot})$



$V_{REF} = 0.50 \text{ V}$ <b>DDR2:</b>	$5.6VDDQ$ $0.5V = 1.8V \cdot 1.0K / (1.0K + 1.0K)$
$V_{REF} = 0.70 \text{ V}$ <b>DDR3:</b>	$5.6VDDQ$ $0.8V = 1.8V \cdot 2.7K / (1.15K + 2.7K)$

PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE  
TO MEMORY










32..63

PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE  
TO MEMORY




0.31

PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE  
TO MEMORY




32..63





U7D		
BGA880_P10_33X33MM COMMON		
14/14_GND_		
AA12	GND	GND.R10
AA1	GND	GND.R23
AA21	GND	GND.R29
AA31	GND	GND.R4
AB27	GND	GND.L27
AB4	GND	GND.L6
AC10	GND	GND.M12
AC23	GND	GND.M2
AC29	GND	GND.M31
AC4	GND	GND.M15
AD1	GND	GND.M18
AD17	GND	GND.M29
AD31	GND	GND.M4
AE17	GND	GND.P15
AE17	GND	GND.P18
AE7	GND	GND.P27
AE4	GND	GND.P8
AF1	GND	GND.R13
AF28	GND	GND.R14
AF29	GND	GND.R15
AF5	GND	GND.R18
AF7	GND	GND.R19
AG10	GND	GND.R2
AG1	GND	GND.R20
AG14	GND	GND.R31
AG15	GND	GND.R16
AG2	GND	GND.R17
AG24	GND	GND.R24
AG24	GND	GND.R29
AG31	GND	GND.R4
AG8	GND	GND.R116
AH24	GND	GND.L117
AI1	GND	GND.L24
AI13	GND	GND.L29
AI16	GND	GND.L48
AI17	GND	GND.L13
AD20	GND	GND.V14
AD21	GND	GND.V15
AD26	GND	GND.V18
AD29	GND	GND.V19
AA6	GND	GND.V2
AA7	GND	GND.V20
AK2	GND	GND.V31
AK28	GND	GND.V15
AK31	GND	GND.V18
AL1	GND	GND.V27
AL14	GND	GND.V6
AL18	GND	GND.V15
AL22	GND	GND.V18
AL26	GND	GND.V29
AL3	GND	GND.V4
AL3	GND	GND.V10
AL6	GND	GND.V10
AM13	GND	GND.AG13
AM16	GND	
AM17	GND	
AM20	GND	
AM21	GND	
AM26	GND	
AM29	GND	
B12	GND	
B15	GND	
B18	GND	
B21	GND	
B28	GND	
B27	GND	
B3	GND	
B30	GND	
B6	GND	
B8	GND	
C2	GND	
C31	GND	
D13	GND	
D16	GND	
D17	GND	
D20	GND	
D23	GND	
D26	GND	
D29	GND	
D4	GND	
D7	GND	
E11	GND	
F14	GND	
F18	GND	
F2	GND	
F24	GND	
F26	GND	
F31	GND	
F8	GND	
G28	GND	
G29	GND	
G6	GND	
G7	GND	
H27	GND	
H6	GND	
J16	GND	
J17	GND	
J2	GND	
J31	GND	




NET_NAME	MIN_LINE_WIDTH	NET_SPACING_RULE	IMPEDANCE
QCA_SCL	12	10MIL	
QCA_SDA	12	10MIL	
QCAA_HVYNG	12	10MIL	
QCAA_VSYNG	12	10MIL	
QACA_NEE	12	10MIL	
QACA_GREEN	12	10MIL	US A111 B617 1.37 50 OHM 2%
QACA_BELL	12	10MIL	US A112 B616 1.37 50 OHM 2%
QACA_VDD	12	10MIL	US A112 B615 1.37 50 OHM 2%
QACA_VREF	12	10MIL	
QACA_RSET	12	10MIL	
<hr/>			
DACB_C_OUT	12	10MIL	
DACB_OVBE_OUT	12	10MIL	US B6 B641 1.37 50 OHM 2%
DACB_PSE_OUT	12	10MIL	US B6 B603 1.37 50 OHM 2%
DACB_VDD	12	10MIL	US B6 B633 1.37 50 OHM 2%
DACB_VREF	12	10MIL	
DACB_RSET	12	10MIL	
<hr/>			
DACC_HVYNG	12	10MIL	
DACC_VSYNG	12	10MIL	
DACC_NEE	12	10MIL	US A76 B623 1.37 50 OHM 2%
DACC_GREEN	12	10MIL	US A66 B627 1.37 50 OHM 2%
DACC_BELL	12	10MIL	US A66 B623 1.37 50 OHM 2%
DACC_VREF	12	10MIL	
DACC_VDD	12	10MIL	
DACC_RSET	12	10MIL	
VCOREFUSE	12	10MIL	
GCB_SDA	12	10MIL	
GCB_SCL	12	10MIL	
SEL_PROG_DEV	12	10MIL	
APB	12	10MIL	
AVB	12	10MIL	
DACA_HVYNG_BUF	12	10MIL	
DACA_VSYNG_BUF	12	10MIL	
CBV	12	10MIL	
DACC_HVYNG_BUF	12	10MIL	
DACC_VSYNG_BUF	12	10MIL	


The four circuit diagrams show the connection of DACs to a microcontroller. Each circuit includes a 5V supply, a 100kF capacitor (C767), a 33 ohm resistor (R630, R634, R628, R636), and a 5V regulator (U504C, U504D, U504B, U504A). The DACs are AD504C, AD504D, AD504B, and AD504A. The DAC outputs are connected to the microcontroller pins DAC1\_HSYNC\_BUF, DAC1\_VSYNC\_BUF, DAC2\_HSYNC\_BUF, and DAC2\_VSYNC\_BUF.

VGA  
DACA

DDC  
5V



Changed the FUSE to  
200mA





NET_NAME	NET_SPACING_RULE
DACA_R_F	20MIL
DACA_G_F	20MIL
DACA_B_F	20MIL
DACA_RED_C	20MIL
DACA_GREEN_C	20MIL
DACA_BLUE_C	20MIL
DACA_VSYNC_C	10MIL
DACA_HSYNC_C	10MIL



	MIN_LINE_WIDTH	VOLTAGE
5V_FUSED	16	5V
DDC_5V	16	5V
3V3	16	3.3V
GND	16	0V

EMI Reserve Cap.




- 12 ICA\_SDA\_C >> ICA\_SDA\_C
- 12 ICA\_SCL\_C >> ICA\_SCL\_C
- 12 DACA\_VSYNC\_C >> DACA\_VSYNC\_C
- 12 DACA\_HSYNC\_C >> DACA\_HSYNC\_C
- 12 DACA\_RED\_C >> DACA\_RED\_C
- 12 DACA\_GREEN\_C >> DACA\_GREEN\_C
- 12 DACA\_BLUE\_C >> DACA\_BLUE\_C

VGA/TV Out/HDTV  
DACB/C




NET_NAME	NET_SPACING_TYPE
DACC_R_F	20MIL
DACC_G_F	20MIL
DACC_B_F	20MIL
DACC_RED_C	20MIL
DACC_GREEN_C	20MIL
DACC_BLUE_C	20MIL
DACC_RED_SW	20MIL
DACC_GREEN_SW	20MIL
DACC_BLUE_SW	20MIL
YOUT	20MIL
YOUT_C	20MIL
DACC_VSYNC_C	10MIL
DACC_HSYNC_C	10MIL
YOUT_C	20MIL
YOUT_C	20MIL
YOUT_C	20MIL



## INTERNAL TMDS


## Hotplug Detection




If no diodes stuffed should I stuff this?

INTERNAL TMDS ..LINK  
C/D



NETNAME	DIFF PAIR NAME	SPACING RULE
---------	----------------	--------------




LINK A FULL UPS SHOULD BE PLACED AS CLOSE AS POSSIBLE TO GPU

	<b>Micro-Star International Co., LTD.</b>		
	<b>MS-V064</b>		
	Size Custom:	Document Number <b>Internal TMSD</b>	Rev 0A
	Date: Wednesday, March 01, 2006	Sheet 12 of	20

## STRAPS




XTAL, GPIO, ROM, ROM




NET	MIN_LIN_WIDTH	NET_SPACING_RULE
XTALIN		20MIL
XTALOUT		20MIL
PLLVD	12	10MIL
VID_PLLVD	12	10MIL
FAN_PWM		20MIL
FAN_PWM_B		20MIL
FAN_PWM_C		20MIL
THERMDC	10	20MIL
THERMDA	10	20MIL

## Power Supply II (ISL6549)




$$1V_2 = 0.8V \cdot (1 + R_t/R_b)$$

NVVDD = 1.35V @ upto 24A

1.2V~1.4V/24A(ambient)  
 $NVDD = 0.8V \cdot (1 + R_t/R_b)$   
 $NVDD = 0.8V \cdot (1 + 1.13k/1.8k) = 1.302V$



	Net	MIN_LINE_WIDTH	VOLTAGE
SVP	<b>Name</b>	16	3
NVIO2		16	3
REVIO2		16	3
PEXIO2		16	3
12V_PEX_FL	12V_PEX_FL_0	20	3.3V
	12V_PEX_FL_1	20	3.3V
	12V_PEX_FL_2	20	3.3V
	12V_PEX_FL_3	20	3.3V
	12V_PEX_FL_4	20	3.3V
	12V_PEX_FL_5	20	3.3V
	12V_PEX_FL_6	20	3.3V
	12V_PEX_FL_7	20	3.3V
	12V_PEX_FL_8	20	3.3V
	12V_PEX_FL_9	20	3.3V
	12V_PEX_FL_10	20	3.3V
	12V_PEX_FL_11	20	3.3V
	12V_PEX_FL_12	20	3.3V
	12V_PEX_FL_13	20	3.3V
	12V_PEX_FL_14	20	3.3V
	12V_PEX_FL_15	20	3.3V
	12V_PEX_FL_16	20	3.3V
	12V_PEX_FL_17	20	3.3V
	12V_PEX_FL_18	20	3.3V
	12V_PEX_FL_19	20	3.3V
	12V_PEX_FL_20	20	3.3V
	12V_PEX_FL_21	20	3.3V
	12V_PEX_FL_22	20	3.3V
	12V_PEX_FL_23	20	3.3V
	12V_PEX_FL_24	20	3.3V
	12V_PEX_FL_25	20	3.3V
	12V_PEX_FL_26	20	3.3V
	12V_PEX_FL_27	20	3.3V
	12V_PEX_FL_28	20	3.3V
	12V_PEX_FL_29	20	3.3V
	12V_PEX_FL_30	20	3.3V
	12V_PEX_FL_31	20	3.3V
	12V_PEX_FL_32	20	3.3V
	12V_PEX_FL_33	20	3.3V
	12V_PEX_FL_34	20	3.3V
	12V_PEX_FL_35	20	3.3V
	12V_PEX_FL_36	20	3.3V
	12V_PEX_FL_37	20	3.3V
	12V_PEX_FL_38	20	3.3V
	12V_PEX_FL_39	20	3.3V
	12V_PEX_FL_40	20	3.3V
	12V_PEX_FL_41	20	3.3V
	12V_PEX_FL_42	20	3.3V
	12V_PEX_FL_43	20	3.3V
	12V_PEX_FL_44	20	3.3V
	12V_PEX_FL_45	20	3.3V
	12V_PEX_FL_46	20	3.3V
	12V_PEX_FL_47	20	3.3V
	12V_PEX_FL_48	20	3.3V
	12V_PEX_FL_49	20	3.3V
	12V_PEX_FL_50	20	3.3V
	12V_PEX_FL_51	20	3.3V
	12V_PEX_FL_52	20	3.3V
	12V_PEX_FL_53	20	3.3V
	12V_PEX_FL_54	20	3.3V
	12V_PEX_FL_55	20	3.3V
	12V_PEX_FL_56	20	3.3V
	12V_PEX_FL_57	20	3.3V
	12V_PEX_FL_58	20	3.3V
	12V_PEX_FL_59	20	3.3V
	12V_PEX_FL_60	20	3.3V
	12V_PEX_FL_61	20	3.3V
	12V_PEX_FL_62	20	3.3V
	12V_PEX_FL_63	20	3.3V
	12V_PEX_FL_64	20	3.3V
	12V_PEX_FL_65	20	3.3V
	12V_PEX_FL_66	20	3.3V
	12V_PEX_FL_67	20	3.3V
	12V_PEX_FL_68	20	3.3V
	12V_PEX_FL_69	20	3.3V
	12V_PEX_FL_70	20	3.3V
	12V_PEX_FL_71	20	3.3V
	12V_PEX_FL_72	20	3.3V
	12V_PEX_FL_73	20	3.3V
	12V_PEX_FL_74	20	3.3V
	12V_PEX_FL_75	20	3.3V
	12V_PEX_FL_76	20	3.3V
	12V_PEX_FL_77	20	3.3V
	12V_PEX_FL_78	20	3.3V
	12V_PEX_FL_79	20	3.3V
	12V_PEX_FL_80	20	3.3V
	12V_PEX_FL_81	20	3.3V
	12V_PEX_FL_82	20	3.3V
	12V_PEX_FL_83	20	3.3V
	12V_PEX_FL_84	20	3.3V
	12V_PEX_FL_85	20	3.3V
	12V_PEX_FL_86	20	3.3V
	12V_PEX_FL_87	20	3.3V
	12V_PEX_FL_88	20	3.3V
	12V_PEX_FL_89	20	3.3V
	12V_PEX_FL_90	20	3.3V
	12V_PEX_FL_91	20	3.3V
	12V_PEX_FL_92	20	3.3V
	12V_PEX_FL_93	20	3.3V
	12V_PEX_FL_94	20	3.3V
	12V_PEX_FL_95	20	3.3V
	12V_PEX_FL_96	20	3.3V
	12V_PEX_FL_97	20	3.3V
	12V_PEX_FL_98	20	3.3V
	12V_PEX_FL_99	20	3.3V
	12V_PEX_FL_100	20	3.3V
	12V_PEX_FL_101	20	3.3V
	12V_PEX_FL_102	20	3.3V
	12V_PEX_FL_103	20	3.3V
	12V_PEX_FL_104	20	3.3V
	12V_PEX_FL_105	20	3.3V
	12V_PEX_FL_106	20	3.3V
	12V_PEX_FL_107	20	3.3V
	12V_PEX_FL_108	20	3.3V
	12V_PEX_FL_109	20	3.3V
	12V_PEX_FL_110	20	3.3V
	12V_PEX_FL_111	20	3.3V
	12V_PEX_FL_112	20	3.3V
	12V_PEX_FL_113	20	3.3V
	12V_PEX_FL_114	20	3.3V
	12V_PEX_FL_115	20	3.3V
	12V_PEX_FL_116	20	3.3V
	12V_PEX_FL_117	20	3.3V
	12V_PEX_FL_118	20	3.3V
	12V_PEX_FL_119	20	3.3V
	12V_PEX_FL_120	20	3.3V
	12V_PEX_FL_121	20	3.3V
	12V_PEX_FL_122	20	3.3V
	12V_PEX_FL_123	20	3.3V
	12V_PEX_FL_124	20	3.3V
	12V_PEX_FL_125	20	3.3V
	12V_PEX_FL_126	20	3.3V
	12V_PEX_FL_127	20	3.3V
	12V_PEX_FL_128	20	3.3V
	12V_PEX_FL_129	20	3.3V
	12V_PEX_FL_130	20	3.3V
	12V_PEX_FL_131	20	3.3V
	12V_PEX_FL_132	20	3.3V
	12V_PEX_FL_133	20	3.3V
	12V_PEX_FL_134	20	3.3V
	12V_PEX_FL_135	20	3.3V
	12V_PEX_FL_136	20	3.3V
	12V_PEX_FL_137	20	3.3V
	12V_PEX_FL_138	20	3.3V
	12V_PEX_FL_139	20	3.3V
	12V_PEX_FL_140	20	3.3V
	12V_PEX_FL_141	20	3.3V
	12V_PEX_FL_142	20	3.3V
	12V_PEX_FL_143	20	3.3V
	12V_PEX_FL_144	20	3.3V
	12V_PEX_FL_145	20	3.3V
	12V_PEX_FL_146	20	3.3V
	12V_PEX_FL_147	20	3.3V
	12V_PEX_FL_148	20	3.3V
	12V_PEX_FL_149	20	3.3V
	12V_PEX_FL_150	20	3.3V
	12V_PEX_FL_151	20	3.3V
	12V_PEX_FL_152	20	3.3V
	12V_PEX_FL_153	20	3.3V
	12V_PEX_FL_154	20	3.3V
	12V_PEX_FL_155	20	3.3V
	12V_PEX_FL_156	20	3.3V
	12V_PEX_FL_157	20	3.3V
	12V_PEX_FL_158	20	3.3V
	12V_PEX_FL_159	20	3.3V
	12V_PEX_FL_160	20	3.3V
	12V_PEX_FL_161	20	3.3V
	12V_PEX_FL_162	20	3.3V
	12V_PEX_FL_163	20	3.3V
	12V_PEX_FL_164	20	3.3V
	12V_PEX_FL_165	20	3.3V
	12V_PEX_FL_166	20	3.3V
	12V_PEX_FL_167	20	3.3V
	12V_PEX_FL_168	20	3.3V
	12V_PEX_FL_169	20	3.3V
	12V_PEX_FL_170	20	3.3V
	12V_PEX_FL_171	20	3.3V
	12V_PEX_FL_172	20	3.3V
	12V_PEX_FL_173	20	3.3V
	12V_PEX_FL_174	20	3.3V
	12V_PEX_FL_175	20	3.3V
	12V_PEX_FL_176	20	3.3V
	12V_PEX_FL_177	20	3.3V
	12V_PEX_FL_178	20	3.3V
	12V_PEX_FL_179	20	3.3V
	12V_PEX_FL_180	20	3.3V
	12V_PEX_FL_181	20	3.3V
	12V_PEX_FL_182	20	3.3V
	12V_PEX_FL_183	20	3.3V
	12V_PEX_FL_184	20	3.3V
	12V_PEX_FL_185	20	3.3V
	12V_PEX_FL_186	20	3.3V
	12V_PEX_FL_187	20	3.3V
	12V_PEX_FL_188	20	3.3V
	12V_PEX_FL_189	20	3.3V
	12V_PEX_FL_190	20	3.3V
	12V_PEX_FL_191	20	3.3V
	12V_PEX_FL_192	20	3.3V
	12V_PEX_FL_193	20	3.3V
	12V_PEX_FL_194	20	3.3V
	12V_PEX_FL_195	20	3.3V
	12V_PEX_FL_196	20	3.3V
	12V_PEX_FL_197	20	3.3V
	12V_PEX_FL_198	20	3.3V
	12V_PEX_FL_199	20	3.3V
	12V_PEX_FL_200	20	3.3V
	12V_PEX_FL_201	20	3.3V
	12V_PEX_FL_202	20	3.3V
	12V_PEX_FL_203	20	3.3V
	12V_PEX_FL_204	20	3.3V
	12V_PEX_FL_205	20	3.3V
	12V_PEX_FL_206	20	3.3V
	12V_PEX_FL_207	20	3.3V
	12V_PEX_FL_208	20	3.3V
	12V_PEX_FL_209	20	3.3V
	12V_PEX_FL_210	20	3.3V
	12V_PEX_FL_211	20	3.3V
	12V_PEX_FL_212	20	3.3V
	12V_PEX_FL_213	20	3.3V
	12V_PEX_FL_214	20	3.3V
	12V_PEX_FL_215	20	3.3V
	12V_PEX_FL_216	20	3.3V
	12V_PEX_FL_217	20	3.3V
	12V_PEX_FL_218	20	3.3V
	12V_PEX_FL_219	20	3.3V
	12V_PEX_FL_220	20	3.3V
	12V_PEX_FL_221	20	3.3V
	12V_PEX_FL_222	20	3.3V
	12V_PEX_FL_223	20	3.3V
	12V_PEX_FL_224	20	3.3V
	12V_PEX_FL_225	20	3.3V
	12V_PEX_FL_226	20	3.3V
	12V_PEX_FL_227	20	3.3V
	12V_PEX_FL_228	20	3.3V
	12V_PEX_FL_229	20	3.3V
	12V_PEX_FL_230	20	3.3V
	12V_PEX_FL_231	20	3.3V
	12V_PEX_FL_232	20	3.3V
	12V_PEX_FL_233	20	3.3V
	12V_PEX_FL_234	20	3.3V
	12V_PEX_FL_235	20	3.3V
	12V_PEX_FL_236	20	3.3V
	12V_PEX_FL_237	20	3.3V
	12V_PEX_FL_238	20	3.3V
	12V_PEX_FL_239	20	3.3V
	12V_PEX_FL_240	20	3.3V
	12V_PEX_FL_241	20	3.3V
	12V_PEX_FL_242	20	3.3V
	12V_PEX_FL_243	20	3.3V
	12V_PEX_FL_244	20	3.3V
	12V_PEX_FL_245	20	3.3V
	12V_PEX_FL_246	20	3.3V
	12V_PEX_FL_247	20	3.3V
	12V_PEX_FL_248	20	3.3V
	12V_PEX_FL_249	20	3.3V
	12V_PEX_FL_250	20	3.3V
	12V_PEX_FL_251	20	3.3V
	12V_PEX_FL_252	20	3.3V
	12V_PEX_FL_253	20	3.3V
	12V_PEX_FL_254	20	3.3V
	12V_PEX_FL_255	20	3.3V
	12V_PEX_FL_256	20	3.3V
	12V_PEX_FL_257	20	3.3V
	12V_PEX_FL_258	20	3.3V
	12V_PEX_FL_259	20	3.3V
	12V_PEX_FL_260	20	3.3V
	12V_PEX_FL_261	20	3.3V
	12V_PEX_FL_262	20	3.3V
	12V_PEX_FL_263	20	3.3V
	12V_PEX_FL_264	20	3.3V
	12V_PEX_FL_265	20	3.3V
	12V_PEX_FL_266	20	3.3V
	12V_PEX_FL_267	20	3.3V
	12V_PEX_FL_268	20	3.3V
	12V_PEX_FL_269	20	3.3V
	12V_PEX_FL_270	20	3.3V
	12V_PEX_FL_271	20	3.3V
	12V_PEX_FL_272	20	3.3V
	12V_PEX_FL_273	20	3.3V
	12V_PEX_FL_274	20	3.3V
	12V_PEX_FL_275	20	3.3V
	12V_PEX_FL_276	20	3.3V
	12V_PEX_FL_277	20	3.3V
	12V_PEX_FL_278	20	3.3V
	12V_PEX_FL_279	20	3.3V
	12V_PEX_FL_280	20	3.3V
	12V_PEX_FL_281	20	3.3V
	12V_PEX_FL_282	20	3.3V
	12V_PEX_FL_283	20	3.3V
	12V_PEX_FL_284	20	3.3V
	12V_PEX_FL_285	20	3.3V
	12V_PEX_FL_286	20	3.3V
	12V_PEX_FL_287	20	3.3V
	12V_PEX_FL_288	20	3.3V
	12V_PEX_FL_289	20	3.3V
	12V_PEX_FL_290	20	3.3V
	12V_PEX_FL_291	20	3.3V
	12V_PEX_FL_292	20	3.3V
	12V_PEX_FL_293	20	3.3V
	12V_PEX_FL_294	20	3.3V
	12V_PEX_FL_295	20	3.3V
	12V_PEX_FL_296	20	3.3V
	12V_PEX_FL_297	20	3.3V
	12V_PEX_FL_298	20	3.3V
	12V_PEX_FL_299	20	3.3V
	12V_PEX_FL_300	20	3.3V
	12V_PEX_FL_301	20	3.3V
	12V_PEX_FL_302	20	3.3V
	12V_PEX_FL_303	20	3.3V
	12V_PEX_FL_304	20	3.3V
	12V_PEX_FL_305	20	3.3V
	12V_PEX_FL_306	20	3.3V
	12V_PEX_FL_307	20	3.3V
	12V_PEX_FL_308	20	3.3V
	12V_PEX_FL_309	20	3.3V
	12V_PEX_FL_310	20	3.3V
	12V_PEX_FL_311	20	3.3V
	12V_PEX_FL_312	20	3.3V
	12V_PEX_FL_313	20	3.3V
	12V_PEX_FL_314	20	3.3V
	12V_PEX_FL_315	20	3.3V
	12V_P		



A2V5




$$V_{out} = V_{Ref} * (1 + R_{top}/R_{bot})$$



$$2.5V = 0.8V * (1 + (2.26K/1.05K))$$

FBVDDQ

$$V_{out} = V_{ref} * (1 + (R_{top}/R_{bot}))$$


$$1.8V = 0.8V * (1 + (200/160)) \quad (RT9218)$$

$$2.0V = 0.8V * (1 + (240/160)) \quad (RT9218)$$

$$V(3V3) = V(fb) * (1 + R_{top}/R_{bom})$$

$$3.333V = 2.5 * (1 + 1000/3000)$$



## Video In

NETNAME	MIN_LINE_WIDTH
VDDA	12MIL
VDDX	12MIL
VDDC	12MIL






## 2. AGP to BR02 Interface




### 3. BR02 PWR/GND/De-Coupling



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

4. BR02 JTAG / Straps / Misc.



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

## 5. BR02 PCI Express

