


P419-A00: MXM-I , G86M, 256/128MB, 64-bi t
32M16 or 16M16(4 pcs) DDR2
LVDS, DVI_A, TV_OUT, VGA, HDMI /HDCP

Table of Contents

Page 1: PAGE OVERVIEW
Page 2: PCI EXPRESS INTERFACE
Page 3: GPU MEMORY INTERFACE
Page 4: FRAME BUFFER PARTITION A
Page 5: MEMORY DECOUPLING CAPS
Page 6: DAC A/B/C
Page 7: LVDS(LINK A/B), TMDS(LINK C/D)
Page 8: MXM CONNECTOR
Page 9: GPIO, JTAG, TEMP SENSOR, SPDIF
Page 10: MIOB, VBIOS, HDCP ROM
Page 11: SPREAD SPECTURM, MIOA
Page 12: NVVDD POWER SUPPLY
Page 13: FBVDDQ POWER SUPPLY
Page 14: STRAPS
Page 15: FBVDDQ POWER SUPPLY
Page 16: STRAPS

SKU	VARIANT	NVPN	ASSEMBLY
B	BASE	600-10419-0000-000	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
1	SKU001	600-10419-0001-000	G86M 2/? 256MB(64bit) DDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA
2	SKU002	600-10419-0002-000	G86M 2/? 128MB(64bit) DDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA
3	SKU003	600-10419-0003-000	G86M 2/? 256MB(64bit) DDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA
4	SKU004	600-10419-0004-000	G86M 2/? 128MB(64bit) DDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA
5	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
6	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
7	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
8	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
9	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
10	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
11	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
12	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
13	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
14	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
15	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>

PAGE 2) PCI -EXPRESS




ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

1

F

PAGE 4) MEMORY PARTITION A



NET	MI_N_L1_NE_WIDTH	VOLTAGE
FBVREF1	16.00	0.9V
FBVREF2	16.00	0.9V
NET	DI_FPAI_R	IMPEDANCE
FBA_CLK0	1	100DFF
FBA_CLK0*	1	100DFF
FBA_CLK1	1	100DFF
FBA_CLK1*	1	100DFF
FBADQS0	1	100DFF
FBADQS0*	1	100DFF
FBADQS1	1	100DFF
FBADQS1*	1	100DFF
FBADQS2	1	100DFF
FBADQS2*	1	100DFF
FBADQS3	1	100DFF
FBADQS3*	1	100DFF
FBADQS4	1	100DFF
FBADQS4*	1	100DFF
FBADQS5	1	100DFF
FBADQS5*	1	100DFF
FBADQS6	1	100DFF
FBADQS6*	1	100DFF
FBADQS7	1	100DFF
FBADQS7*	1	100DFF
FBA_A<13_0>	2	50OHM
FBB_A<5_2>	2	50OHM
FBA_BA0	2	50OHM
FBA_BA1	2	50OHM
FBA_CKE	2	50OHM
FBA_BA2	2	50OHM
FBA_RAS*	2	50OHM
FBA_CAS*	2	50OHM
FBA_WE*	2	50OHM
FBA_CS0*	2	50OHM
FBA_CS1*	2	50OHM
FBAD<63_0>	2	50OHM
FBAD<7_0>	2	50OHM
FBA_DEBUG	2	50OHM
FBA_ODT	2	50OHM
FBA_ODT_GPU	2	50OHM

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA







NV_PN 600-10419-0001-000

ID p419 PAGE 4 OF 16
NAME Joe Kwon DATE 05-JUL-2006

ASSEMBLY BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO-STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL FRAME BUFFER PARTITION A

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

PAGE 5) Memory Decoupling Caps



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA






NV_PN 600-10419-0001-000

ID p419 PAGE 5 OF 16

NAME Joe Kwon DATE 05-JUL-2006

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

PAGE 6) DAC_A, DAC_B, DAC_C



ASSEMBLY	
PAGE DETAIL	DAC A/B


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVI DI A CORPORATI ON 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA			
NV_PN	600-10419-0001-000		
ID	6419	PAGE	6 OF 16
NAME	Joe Kwon	DATE	05-JUL-2006

PAGE 7) LVDS / TMDS Interface

Loading options for IFPAB outputs

- Option #1) IFPAB outputs to LVDS only
Option #2) IFPAB outputs to DVI-C only
Option #3) Controlled with GPIO9, IFPAB dynamically outputs to LVDS or DVI-C.



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA




NV_PN 600-10419-0001-000

ID p419 PAGE 7 OF 16
NAME Joe Kwon DATE 05-JUL-2006


ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY. COMMON & NO-STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	LVDS(LINK A/B); TMDS(LINK C/D)

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE, WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

PAGE 8) MXM CONNECTOR



PAGE 9) GPIO, JTAG, TEMP SENSOR, SPDIF



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA






ASSEMBLY BASE LEVEL GENERIC SCHEMATIC ONLY. COMMON & NO-STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL GPIO, JTAG, TEMP SENSOR, SPDIF

NV_PN 600-10419-0001-000

ID p419
NAME Joe Kwon
PAGE 9 OF 16
DATE 05-JUL-2006

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

PAGE 10) MI OB, VBI OS, HDCP BI OS



1



I 2C ADDRESS: 0xD4H

3



1	
2	
3	
4	
5	





1

1	
2	
3	
4	
5	

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

PAGE 14) STRAPS




REG: NV_STRAP_0

PCI_AD_SWAP	0:	REVERSED	DEFAULT
	1:	NORMAL	
SUB_VENDOR	0:	SYSTEM BIOS	DEFAULT
	1:	ADAPTER BIOS	
RAM_CFG_0	RAM_CFG[3:0]	Config	Definitions
	0000	16Mx16 DDR2	Elpi da
RAM_CFG_1	0001	16Mx16 DDR2	Samsung
	0010	16Mx16 DDR2	Infineon
RAM_CFG_2	0011	16Mx16 DDR2	Hynix
	0100	Reserved	
RAM_CFG_3	0101	32Mx16 DDR2	Samsung
	0110	32Mx16 DDR2	Infineon
	0111	32Mx16 DDR2	Hynix

PCI_DEV1D_0
PCI_DEV1D_1
PCI_DEV1D_2
PCI_DEV1D_3
PCI_DEV1D_4(USED FOR G9X)
PEX_PLL_EN_TERM100

REG: NV_STRAP_1

SLOT_CLOCK_CFG



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	600-10419-0001-000		
ID	p419	PAGE	14 OF 16
NAME	Joe Kwon	DATE	05-JUL-2006

A		B		C		D		E		F		G		H	
1	2	3	4	5	<div><div><div><div><div><div>Title:Basenet Report</div><div>Desi gn:p419</div><div>Date:Jul 21 11:21:19 2006</div></div></div><div><div>Base nets and synonyms for</div><div>p419_i i b.P419(ep419_i i b.p419(sch_1))</div><div>Base Si gnalLocation([Zone])[di r]]</div></div></div><div><div>AC_BATT*8.4B> 9.3F<</div><div>BXTALOUT6.4D</div><div>CLK_VDD11.2C</div><div>DACA_BLUE6.2H> 8.3A<</div><div>DACA_GREEN6.1H> 8.3A<</div><div>DACA_HSYNC6.1H> 8.3A<</div><div>DACA_RED6.1H> 8.3A<</div><div>DACA_RSET6.1C</div><div>DACA_VDD6.1C</div><div>DACA_VREF6.1C</div><div>DACA_VSYNC6.1H> 8.3A<</div><div>DACB_BLUE6.3F> 8.3A<</div><div>DACB_GREEN6.3F> 8.2A<</div><div>DACB_RED6.3F> 8.3A<</div><div>DACB_RSET6.3C</div><div>DACB_VDD6.3C</div><div>DACB_VREF6.3C</div><div>DVI_A_HPD8.2A> 9.3H<</div><div>DVI_B_HPD8.2A> 9.3H<</div><div>FBACLKO3.3G</div><div>FBACLK03.3H</div><div>FBACLK13.4G</div><div>FBACLK1*3.4H</div><div>FBACLK_CO3.3G</div><div>FBACLK_C13.4G</div><div>FBAD<0>3.1C 4.4B</div><div>FBAD<63..0>3.1B<> 4.4A<> 4.5F<></div><div>FBAD<1>3.1C 4.4B</div><div>FBAD<2>3.1C 4.4B</div><div>FBAD<3>3.1C 4.4B</div><div>FBAD<4>3.1C 4.4B</div><div>FBAD<5>3.1C 4.4B</div><div>FBAD<6>3.1C 4.4B</div><div>FBAD<7>3.1C 4.4B</div><div>FBAD<8>3.1C 4.4C</div><div>FBAD<9>3.1C 4.4C</div><div>FBAD<10>3.1C 4.4C</div><div>FBAD<11>3.1C 4.4C</div><div>FBAD<12>3.1C 4.4C</div><div>FBAD<13>3.1C 4.4C</div><div>FBAD<14>3.1C 4.4C</div><div>FBAD<15>3.1C 4.4C</div><div>FBAD<16>3.1C 4.4D</div><div>FBAD<17>3.1C 4.4D</div><div>FBAD<18>3.1C 4.4D</div><div>FBAD<19>3.2C 4.4D</div><div>FBAD<20>3.2C 4.4D</div><div>FBAD<21>3.2C 4.4D</div><div>FBAD<22>3.2C 4.4D</div><div>FBAD<23>3.2C 4.4D</div><div>FBAD<24>3.2C 4.4D</div><div>FBAD<25>3.2C 4.4D</div><div>FBAD<26>3.2C 4.4D</div><div>FBAD<27>3.2C 4.4D</div><div>FBAD<28>3.2C 4.4D</div><div>FBAD<29>3.2C 4.4D</div><div>FBAD<30>3.2C 4.4D</div><div>FBAD<31>3.2C 4.4D</div><div>FBAD<32>3.2C 4.4B</div><div>FBAD<33>3.2C 4.4B</div><div>FBAD<34>3.2C 4.4B</div><div>FBAD<35>3.2C 4.5B</div><div>FBAD<36>3.2C 4.5B</div><div>FBAD<37>3.2C 4.5B</div><div>FBAD<38>3.2C 4.5B</div><div>FBAD<39>3.2C 4.5B</div><div>FBAD<40>3.2C 4.4C</div><div>FBAD<41>3.2C 4.4C</div><div>FBAD<42>3.2C 4.4C</div><div>FBAD<43>3.2C 4.5C</div><div>FBAD<44>3.2C 4.5C</div><div>FBAD<45>3.2C 4.5C</div><div>FBAD<46>3.2C 4.5C</div><div>FBAD<47>3.2C 4.5C</div><div>FBAD<48>3.2C 4.4D</div><div>FBAD<49>3.3C 4.4D</div><div>FBAD<50>3.3C 4.4D</div><div>FBAD<51>3.3C 4.5D</div><div>FBAD<52>3.3C 4.5D</div><div>FBAD<53>3.3C 4.5D</div><div>FBAD<54>3.3C 4.5D</div><div>FBAD<55>3.3C 4.5D</div><div>FBAD<56>3.3C 4.4D</div><div>FBAD<57>3.3C 4.4D</div><div>FBAD<58>3.3C 4.4D</div><div>FBAD<59>3.3C 4.5D</div><div>FBAD<60>3.3C 4.5D</div><div>FBAD<61>3.3C 4.5D</div></div><div><div>FBAD<62>3.3C 4.5D</div><div>FBAD<63>3.3C 4.5D</div><div>FBADQM<0>3.3C 4.4B</div><div>FBADQM<7..0>3.3B> 4.4A<> 4.5F<></div><div>FBADQM<1>3.3C 4.4C</div><div>FBADQM<2>3.3C 4.4D</div><div>FBADQM<3>3.3C 4.4D</div><div>FBADQM<4>3.3C 4.5B</div><div>FBADQM<5>3.3C 4.5C</div><div>FBADQM<6>3.3C 4.5D</div><div>FBADQM<7>3.3C 4.5D</div><div>FBADQSO3.3C<> 4.4B 4.4F<></div><div>FBADQSO*3.4C<> 4.4B 4.4F<></div><div>FBADQS13.3C<> 4.4C 4.4F<></div><div>FBADQS1*3.4C<> 4.4C 4.4F<></div><div>FBADQS23.4C<> 4.4D 4.4F<></div><div>FBADQS2*3.4C<> 4.4D 4.4F<></div><div>FBADQS33.4C<> 4.4D 4.4F<></div><div>FBADQS3*3.4C<> 4.4D 4.4F<></div><div>FBADQS43.4C<> 4.4F<> 4.5B</div><div>FBADQS4*3.4C<> 4.4F<> 4.5B</div><div>FBADQS53.4C<> 4.4F<> 4.5C</div><div>FBADQS5*3.4C<> 4.4F<> 4.5C</div><div>FBADQS63.4C<> 4.4F<> 4.5D</div><div>FBADQS6*3.4C<> 4.4F<> 4.5D</div><div>FBADQS73.4C<> 4.4F<> 4.5D</div><div>FBADQS7*3.4C<> 4.4F<> 4.5D</div><div>FBADQS7*3.4C<> 4.4F<> 4.5D</div><div>FBA_A<0>3.3D 4.1A 4.1C 4.1E</div><div>4.1G</div><div>FBA_A<12..0>3.3E> 4.4F<</div><div>4.1A< 4.1C 4.1E 4.1G</div><div>FBA_A<13..0>4.1A< 4.1C 4.1E 4.1G</div><div>FBA_A<1>3.3D 4.1A 4.1C 4.1E</div><div>4.1G</div><div>FBA_A<2>3.3D 4.1A 4.1C</div><div>FBA_A<3>3.3D 4.1A 4.1C</div><div>FBA_A<4>3.3D 4.1A 4.1C</div><div>FBA_A<5>3.3D 4.1A 4.1C</div><div>FBA_A<6>3.3D 4.1A 4.1C 4.1E</div><div>4.1G</div><div>FBA_A<7>3.3D 4.1A 4.1C 4.1E</div><div>4.1G</div><div>FBA_A<8>3.3D 4.1A 4.1C 4.1E</div><div>4.1G</div><div>FBA_A<9>3.3D 4.1A 4.1C 4.1E</div><div>4.1G</div><div>FBA_A<10>3.3D 4.1A 4.1C 4.1E</div><div>4.2G</div><div>FBA_A<11>3.3D 4.1A 4.1C 4.1E</div><div>4.2G</div><div>FBA_A<12>3.3D 4.1A 4.1C 4.1E</div><div>4.2G</div><div>FBA_BA03.3E> 4.2A< 4.2C 4.2E</div><div>4.2G 4.4F<</div><div>FBA_BA13.3E> 4.2A< 4.2C 4.2E</div><div>4.2G 4.4F<</div><div>FBA_BA23.3E> 4.2A< 4.2C 4.2E</div><div>4.2G 4.4F<</div><div>FBA_CAS*3.3E> 4.1A< 4.1C 4.1E</div><div>4.1G 4.5F<</div><div>FBA_CKE3.3E> 4.2A< 4.2C 4.2E</div><div>4.2G 4.3G 4.4F<</div><div>FBA_CLK03.4E> 4.2A< 4.2C</div><div>4.4F<</div><div>FBA_CLK0*3.4E> 4.2A< 4.2C</div><div>4.4F<</div><div>FBA_CLK13.4E> 4.2E< 4.2G</div><div>4.4F<</div><div>FBA_CLK1*3.4E> 4.2E< 4.2G</div><div>4.4F<</div><div>FBA_CS0*3.3E> 4.1A< 4.1C 4.1E</div><div>4.1G 4.5F<</div><div>FBA_CS1*4.5F<</div><div>FBA_DEBUG3.4D</div><div>FBA_ODT3.3E> 4.2A< 4.2C 4.2E</div><div>4.2G< 4.5F<</div><div>FBA_RAS*3.3E> 4.1A< 4.1C 4.1E</div><div>4.1G 4.5F<</div><div>FBA_WE*3.3E> 4.1A< 4.1C 4.1E</div><div>4.1G 4.5F<</div><div>FBB_A<2>3.3D 4.1E 4.1G</div><div>FBB_A<5..2>3.3E> 4.1E< 4.1G</div><div>4.4F<</div><div>FBB_A<3>3.3D 4.1E 4.1G</div><div>FBB_A<4>3.3D 4.1E 4.1G</div><div>FBB_A<5>3.3D 4.1E 4.1G</div><div>FB_CAL_PD3.4D</div><div>FB_CAL_PU3.4D</div><div>FB_CAL_TERM3.4D</div><div>FB_BOOT13.4C</div><div>FB_BOOTC13.4D</div><div>FB_COMP13.5C</div></div><div><div>FB_COMP113.4C</div><div>FB_COMP213.4F</div><div>FB_DH13.3D</div><div>FB_DL13.4D</div><div>FB_FB13.4D</div><div>FB_FCM13.4C</div><div>FB_FSET13.4B</div><div>FB_I_SEN13.4C</div><div>FB_PHASE13.4D</div><div>FB_PLLAVDD3.4D</div><div>FB_PWRGOOD7.2A< 13.4A></div><div>FB_SNUBBER13.4E</div><div>FB_VCC7.1A< 13.4B></div><div>GPI00_DVI_A_HPD9.3D</div><div>GPI01_DVI_B_HPD9.3D</div><div>GPI02_BL_PWM8.4A< 9.3F></div><div>GPI03_PPEN8.3A< 9.3F></div><div>GPI03_PPEN_GPU9.3D</div><div>GPI04_BLEN8.3A< 9.3F></div><div>GPI04_BLEN_GPU9.3D</div><div>GPI05_NVVDDCTL09.3F> 12.4A<</div><div>GPI06_NVVDDCTL19.3F> 12.4A<</div><div>GPI08_THERM_ALERT*9.3D</div><div>GPI09_LVDS_SYS*7.2A< 9.3F></div><div>GPI012_AC_DET9.3D</div><div>I2CA_SCL6.1D</div><div>I2CA_SCL_R6.1H> 8.3A<</div><div>I2CA_SDA6.1D</div><div>I2CA_SDA_R6.1H<> 8.3A<></div><div>I2CB_SCL6.3D</div><div>I2CB_SCL_R6.3H> 8.2A<</div><div>I2CB_SDA6.3D</div><div>I2CB_SDA_R6.3H<> 8.2A<></div><div>I2CC_SCL9.3D</div><div>I2CC_SCL_R8.4A< 9.2A< 9.3H></div><div>11.2B<></div><div>I2CC_SDA9.3D</div><div>I2CC_SDA_R8.4A<> 9.2A<> 9.3H<></div><div>11.2B<></div><div>I2CH_SCL10.4C</div><div>I2CH_SDA10.4C</div><div>I2CS_SCL9.4C</div><div>I2CS_SDA9.4C</div><div>IFPABLLVDD7.2E</div><div>IFPABRSET7.2E</div><div>IFPABVPROBE7.2E</div><div>IFPAI_OVDD7.2E</div><div>IFPATXC7.2H> 8.4G<</div><div>IFPATXC*7.2H> 8.4G<</div><div>IFPATXDD7.2H> 8.4G<</div><div>IFPATXDD*7.2H> 8.4G<</div><div>IFPATXD17.2H> 8.4G<</div><div>IFPATXD1*7.2H> 8.4G<</div><div>IFPATXD27.2H> 8.4G<</div><div>IFPATXD2*7.2H> 8.4G<</div><div>IFPATXD37.2H> 8.4G<</div><div>IFPATXD3*7.2H> 8.4G<</div><div>IFPBTXC7.2H> 8.4G<</div><div>IFPBTXC*7.2H> 8.4G<</div><div>IFPBTXD47.3H> 8.3G<</div><div>IFPBTXD4*7.2H> 8.3G<</div><div>IFPBTXD57.3H> 8.4G<</div><div>IFPBTXD5*7.3H> 8.4G<</div><div>IFPBTXD67.3H> 8.4G<</div><div>IFPBTXD6*7.3H> 8.4G<</div><div>IFPBTXD77.3H> 8.4G<</div><div>IFPBTXD7*7.3H> 8.4G<</div><div>IFPCBRSET7.4E</div><div>IFPCPLLVD07.4E</div><div>IFPCTXC7.4H> 8.2G<</div><div>IFPCTXC*7.4H> 8.2G<</div><div>IFPCTXDD7.3H> 8.2G<</div><div>IFPCTXDD*7.3H> 8.2G<</div><div>IFPCTXD17.4H> 8.2G<</div><div>IFPCTXD1*7.4H> 8.2G<</div><div>IFPCTXD27.4H> 8.2G<</div><div>IFPCTXD2*7.4H> 8.2G<</div><div>IFPCVPROBE7.3E</div><div>IFPC_I_OVDD7.4E</div><div>JTAG_TCLK9.3C</div><div>JTAG_TCLK_C8.3G< 9.3A<</div><div>JTAG_TDI9.3C</div><div>JTAG_TDI_C8.3G> 9.3A<</div><div>JTAG_TDO9.3C</div><div>JTAG_TDO_C8.3G< 9.3A></div><div>JTAG_TMS9.3C</div><div>JTAG_TMS_C8.3G< 9.3A<</div><div>JTAG_TRST9.3C</div><div>JTAG_TRST_C8.3G< 9.3A<</div><div>LVDSI_OVDD_I_SOL7.2B</div><div>MIOB_CLKI_N10.2C</div><div>M_GPI0B_SLOWDOWN*9.2D</div><div>M_THERM_ALERT*9.2D</div><div>NVCTL0_R12.4C</div><div>NVCTL1_R12.4C</div><div>NVVDD2.4F 12.2F</div></div><div><div>NVVDDCTL012.4C</div><div>NVVDDCTL112.4C</div><div>NV_BOOT12.2C</div><div>NV_BOOTC12.2C</div><div>NV_COMP12.3B</div><div>NV_COMP212.3D</div><div>NV_DH12.2C</div><div>NV_DL12.2C</div><div>NV_FB12.4D</div><div>NV_FCCM12.2B</div><div>NV_FSET12.3B</div><div>NV_I_SEN12.2C</div><div>NV_PHASE12.2C</div><div>NV_PWRGOOD9.2F< 12.2A> 13.4A<</div><div>NV_SNUBBER12.3E</div><div>NV_VCC12.2B</div><div>PCI_DEVID310.1D> 14.2A> 14.2C</div><div>PCI_DEVID410.2D> 14.2A> 14.3C</div><div>PEXTV2_FB13.2C</div><div>PEX_CLK_CFG11.4E< 14.3A> 14.3C</div><div>PEX_PLL_DVDD2.4G</div><div>PEX_PLL_EN11.3E< 14.3A> 14.3C</div><div>PEX_RST2.2D</div><div>PEX_RX02.2E</div><div>PEX_RX0*2.2E</div><div>PEX_RX12.2E</div><div>PEX_RX1*2.2E</div><div>PEX_RX22.2E</div><div>PEX_RX2*2.2E</div><div>PEX_RX32.3E</div><div>PEX_RX3*2.3E</div><div>PEX_RX42.3E</div><div>PEX_RX4*2.3E</div><div>PEX_RX52.3E</div><div>PEX_RX5*2.3E</div><div>PEX_RX62.3E</div><div>PEX_RX6*2.3E</div><div>PEX_RX72.3E</div><div>PEX_RX7*2.3E</div><div>PEX_RX82.4E</div><div>PEX_RX8*2.4E</div><div>PEX_RX92.4E</div><div>PEX_RX9*2.4E</div><div>PEX_RX102.4E</div><div>PEX_RX10*2.4E</div><div>PEX_RX112.4E</div><div>PEX_RX11*2.4E</div><div>PEX_RX122.4E</div><div>PEX_RX12*2.4E</div><div>PEX_RX132.4E</div><div>PEX_RX13*2.5E</div><div>PEX_RX142.5E</div><div>PEX_RX14*2.5E</div><div>PEX_RX152.5E</div><div>PEX_RX15*2.5E</div><div>PEX_TSTCLK2.2E</div><div>PEX_TSTCLK*2.2E</div><div>PEX_TX02.2E</div><div>PEX_TX0*2.2E</div><div>PEX_TX0_C2.2C</div><div>PEX_TX0*2.2E</div><div>PEX_TX12.2E</div><div>PEX_TX1*2.2E</div><div>PEX_TX1_C2.2C</div><div>PEX_TX1_C*2.2C</div><div>PEX_TX22.2E</div><div>PEX_TX2*2.2E</div><div>PEX_TX2_C2.2C</div><div>PEX_TX2_C*2.2C</div><div>PEX_TX32.2E</div><div>PEX_TX3*2.2E</div><div>PEX_TX3_C2.2C</div><div>PEX_TX3_C*2.2C</div><div>PEX_TX42.3E</div><div>PEX_TX4*2.3E</div><div>PEX_TX4_C2.3C</div><div>PEX_TX4_C*2.3C</div><div>PEX_TX52.3E</div><div>PEX_TX5*2.3E</div><div>PEX_TX5_C2.3C</div><div>PEX_TX5_C*2.3C</div><div>PEX_TX62.3E</div><div>PEX_TX6*2.3E</div><div>PEX_TX6_C2.3C</div><div>PEX_TX6_C*2.3C</div><div>PEX_TX72.3E</div><div>PEX_TX7*2.3E</div><div>PEX_TX7_C2.3C</div><div>PEX_TX7_C*2.3C</div><div>PEX_TX82.3E</div><div>PEX_TX8*2.3E</div><div>PEX_TX8_C2.3C</div><div>PEX_TX8_C*2.3C</div><div>PEX_TX92.4E</div><div>PEX_TX9*2.4E</div></div><div><div>PEX_TX9_C2.4C</div><div>PEX_TX9_C*2.4C</div><div>PEX_TX102.4E</div><div>PEX_TX10*2.4E</div><div>PEX_TX10_C2.4C</div><div>PEX_TX10_C*2.4C</div><div>PEX_TX112.4E</div><div>PEX_TX11*2.4E</div><div>PEX_TX11_C2.4C</div><div>PEX_TX11_C*2.4C</div><div>PEX_TX122.4E</div><div>PEX_TX12*2.4E</div><div>PEX_TX12_C2.4C</div><div>PEX_TX12_C*2.4C</div><div>PEX_TX132.4E</div><div>PEX_TX13*2.4E</div><div>PEX_TX13_C2.4C</div><div>PEX_TX13_C*2.4C</div><div>PEX_TX142.5E</div><div>PEX_TX14*2.5E</div><div>PEX_TX14_C2.5C</div><div>PEX_TX14_C*2.5C</div><div>PEX_TX152.5E</div><div>PEX_TX15*2.5E</div><div>PEX_TX15_C2.5C</div><div>PEX_TX15_C*2.5C</div><div>PLLVD06.4C</div><div>PRSENT2_C2.5B</div><div>RAMCFG010.1D> 14.1C 14.2A></div><div>RAMCFG110.1D> 14.2A> 14.2C</div><div>RAMCFG210.1D> 14.2A> 14.2C</div><div>RAMCFG310.1D> 14.2A> 14.2C</div><div>REFCLK2.2E</div><div>REFCLK*2.2E</div><div>ROMCS*10.3C 10.3E</div><div>ROM_SCLK10.4C 10.4E</div><div>ROM_SI10.4C 10.4E</div><div>ROM_SO10.4C 10.4E</div><div>RUNPWROK7.5A< 8.4A> 11.2B<</div><div>12.3A< 13.2B<</div><div>RUNPWROK_I_N8.4B</div><div>SMB_CLK8.4A> 9.4B<</div><div>SMB_DAT8.4A<> 9.4B<></div><div>SNN_SV_CLAMP9.3D</div><div>SNN_A2_M14.2A</div><div>SNN_A2_M24.2C</div><div>SNN_A2_M34.2E</div><div>SNN_A2_M44.2G</div><div>SNN_BUFIRST*10.4C</div><div>SNN_DACB_CSYN06.3D</div><div>SNN_DACB_HSYN06.3D</div><div>SNN_DACB_VSYN06.3D</div><div>SNN_DVI_B_CLK8.3E</div><div>SNN_DVI_B_CLK*8.3E</div><div>SNN_DVI_B_TX08.2E</div><div>SNN_DVI_B_TX0*8.2E</div><div>SNN_DVI_B_TX18.2E</div><div>SNN_DVI_B_TX1*8.2E</div><div>SNN_DVI_B_TX28.2E</div><div>SNN_DVI_B_TX2*8.2E</div><div>SNN_E2_M14.2A</div><div>SNN_E2_M24.2C</div><div>SNN_E2_M34.2E</div><div>SNN_E2_M44.2G</div><div>SNN_FBA_A133.3D</div><div>SNN_FBA_A143.4D</div><div>SNN_FBA_A153.4D</div><div>SNN_FB_VREF3.5C</div><div>SNN_GPI079.3D</div><div>SNN_GPI0109.3D</div><div>SNN_GPI0119.3D</div><div>SNN_GPI0139.3D</div><div>SNN_GPI0149.4D</div><div>SNN_HDCP_ROM10.4D</div><div>SNN_I_GP18.3E</div><div>SNN_I_GP28.3E</div><div>SNN_I_GP1598.3E</div><div>SNN_I_GP1858.3E</div><div>SNN_I_GP1958.3E</div><div>SNN_I_GP1978.3E</div><div>SNN_I_GP_LVDS_UTX18.3E</div><div>SNN_I_GP_LVDS_UTX1*8.3E</div><div>SNN_MI_OAD<1>11.3E</div><div>SNN_MI_OAD<2>11.3E</div><div>SNN_MI_OAD<3>11.3E</div><div>SNN_MI_OAD<4>11.3E</div><div>SNN_MI_OAD<5>11.3E</div><div>SNN_MI_OAD<6>11.4E</div><div>SNN_MI_OAD<7>11.4E</div><div>SNN_MI_OAD<8>11.4E</div><div>SNN_MI_OAD<9>11.4E</div><div>SNN_MI_OAD<10>11.4E</div><div>SNN_MI_OBD<2>10.1C</div><div>SNN_MI_OBD<3>10.1C</div><div>SNN_MI_OBD<4>10.1C</div><div>SNN_MI_OBD<5>10.1C</div></div></div><div><div>SNN_MI_OBD<6>10.1C</div><div>SNN_MI_OB_CAL_PD_VD10.2A</div><div>DQ</div><div>SNN_MI_OB_CAL_PU_VD10.2A</div><div>DQ</div><div>SNN_MI_OB_CLKOUT10.2C</div><div>SNN_MI_OB_CLKOUT*10.2C</div><div>SNN_MI_OB_DE10.2C</div><div>SNN_MI_OB_HSYNC10.2C</div><div>SNN_MI_OB_VREF10.2A</div><div>SNN_MI_OB_VSYN010.2C</div><div>SNN_MOBI_LE_BI_T10.1C</div><div>SNN_MXM_1B38.3E</div><div>SNN_POK13.2B</div><div>SNN_R3_M14.2A</div><div>SNN_R3_M24.2C</div><div>SNN_R3_M34.2E</div><div>SNN_R3_M44.2G</div><div>SNN_R7_M14.2A</div><div>SNN_R7_M24.2C</div><div>SNN_R7_M34.2E</div><div>SNN_R7_M44.2G</div><div>SNN_R8_M14.2A</div><div>SNN_R8_M24.2C</div><div>SNN_R8_M34.2E</div><div>SNN_R8_M44.2G</div><div>SNN_ROM_TYPE_O10.1C</div><div>SNN_RSVD18.3E</div><div>SNN_RSVD28.3E</div><div>SNN_RSVD38.3E</div><div>SPDI_F8.4B> 9.3B></div><div>SPDI_F_MXM8.4C</div><div>SSFOUT6.4C< 11.2D></div><div>SS_OUT11.2C</div><div>SS_REF11.2C</div><div>SWAPRDY_A10.4C</div><div>TESTMODE10.4C</div><div>THERM9.3C</div><div>THERM*9.3C</div><div>THERM_ALERT*8.4A< 9.2</div></div></div>										

Title: Cref Part Report Design: p419 Date: Jul 21 11:21:19 2006		C93 [2. 1G] C94 [2. 4H] C95 [2. 4H] C143 [6. 3B] C144 [6. 4B] C145 [6. 3B] C146 [6. 1B] C147 [6. 3B] C148 [6. 1B] C149 [6. 4B] C150 [6. 3B] C151 [6. 1C] C152 [6. 4C] C153 [6. 1C] C154 [6. 4C] C155 [6. 5C] C156 [6. 5E] C158 [13. 4F] C501 [4. 3C] C502 [5. 3E] C503 [5. 4E] C504 [5. 4D] C505 [5. 4E] C506 [5. 3D] C507 [5. 3E] C508 [5. 3E] C509 [12. 2B] C511 [5. 4E] C512 [12. 2D] C513 [12. 3B] C514 [12. 3C] C515 [2. 2A] C516 [12. 3D] C518 [12. 2A] C519 [12. 2D] C520 [13. 4B] C521 [8. 4B] C522 [13. 4D] C523 [5. 4D] C524 [5. 4E] C525 [5. 3D] C527 [5. 3E] C528 [12. 4C] C529 [12. 4C] C530 [13. 4B] C531 [13. 4C] C532 [2. 5D] C533 [2. 5C] C534 [12. 2C] C535 [2. 5D] C537 [2. 5C] C540 [2. 4D] C542 [2. 4C] C543 [5. 2E] C544 [2. 4D] C548 [5. 2E] C549 [2. 4C] C550 [2. 4D] C551 [2. 4C] C552 [2. 4D] C553 [5. 2D] C554 [5. 2E] C555 [2. 4C] C556 [2. 4D] C557 [2. 4C] C558 [2. 3D] C559 [2. 3C] C561 [2. 3D] C563 [2. 3C] C564 [2. 3D] C571 [2. 3C] C575 [2. 3D] C579 [2. 3C] C582 [2. 3D] C586 [5. 2D] C587 [5. 2D] C592 [2. 3C] C595 [3. 5F] C597 [3. 5F] C600 [3. 5E] C601 [2. 2C] C603 [2. 2D] C620 [2. 2C] C622 [2. 2D] C627 [2. 2C] C643 [5. 3E] C648 [5. 3E] C675 [11. 4C] C678 [5. 3D] C679 [5. 3D] C680 [5. 3E] C685 [5. 3E] C691 [11. 2C] C692 [11. 2D] C693 [11. 2D] C695 [11. 2D]	C697 [10. 4D] C732 [7. 2E] C733 [7. 2E] C736 [7. 4E] C744 [7. 3E] C751 [7. 3E] C752 [7. 3E] C757 [7. 4E] C758 [7. 4E] C760 [7. 3D] C761 [7. 4D] C766 [7. 4E] C779 [7. 4D] C781 [7. 4D] C782 [7. 3D] C783 [7. 2E] C785 [7. 4D] C787 [7. 4C] C790 [7. 3C] C791 [7. 2D] CN1 [2. 3B] CN1 [8. 3D] D1 [12. 2D] D2 [13. 4E] D3 [9. 3G] D501 [9. 3H] G1 [2. 3F] G1 [3. 3D] G1 [6. 4D 6. 3D 6. 1D] G1 [7. 4F 7. 2F] G1 [9. 3D] G1 [10. 2B 10. 4B 10. 3G] G1 [11. 4D] L1 [12. 2E] L2 [13. 4F] LB1 [6. 3A] LB2 [7. 3D] LB3 [6. 1B] LB4 [6. 4B] LB501 [3. 4F] LB505 [2. 4H] LB508 [7. 4D] LB511 [7. 4D] LB512 [7. 2D] LB513 [7. 2D] M3 [4. 4D 4. 2D 4. 4B] M4 [4. 5E 4. 5B 4. 2F] M501 [4. 2B 4. 4E 4. 4C] M502 [4. 2H 4. 5D 4. 5C] MEC1 [14. 5C 14. 5C] MEC2 [14. 4C 14. 4C 14. 4C 14. 4C] O1 [7. 2B] O3 [9. 2E 9. 2E] O4 [9. 2F] O5 [7. 2B] O6 [7. 3C] O8 [7. 3A] O501 [13. 4E] O502 [12. 2D] O503 [13. 3E] O505 [12. 4C] O506 [12. 2D] O511 [7. 2C] O512 [7. 4C] O513 [7. 4B] O555 [12. 4C] R1 [11. 2C] R2 [11. 2D] R3 [6. 3F] R4 [3. 4E] R5 [6. 1F] R6 [7. 2A] R7 [3. 4E] R8 [9. 3B] R9 [6. 2F] R10 [9. 2B] R11 [13. 4D] R12 [9. 4B] R13 [9. 2B] R14 [11. 2C] R15 [9. 2D] R16 [7. 3B] R17 [9. 3B] R18 [9. 4B] R19 [9. 4B] R20 [7. 2C] R21 [10. 3E] R22 [9. 3B] R23 [10. 2C]	R24 [14. 2C] R25 [14. 2D] R26 [13. 4C] R27 [9. 3B] R28 [14. 3D] R29 [6. 1F] R30 [13. 2C] R31 [14. 3D] R32 [2. 2D] R33 [6. 2F] R34 [6. 2F] R35 [13. 2C] R36 [13. 4F] R37 [2. 5C] R38 [13. 4F] R39 [13. 5F] R40 [3. 3G] R41 [4. 3E] R42 [4. 2E] R43 [3. 4G] R44 [12. 3E] R45 [12. 3A] R46 [9. 4C] R47 [3. 4G] R48 [4. 2F] R49 [4. 2F] R50 [9. 3B] R51 [9. 3B] R52 [9. 4C] R53 [9. 4C] R54 [14. 3C] R55 [14. 3C] R56 [6. 3C] R57 [6. 1C] R58 [6. 4E] R59 [6. 1E] R60 [6. 3E] R61 [6. 1E] R62 [6. 2E] R63 [6. 3F] R64 [6. 4F] R65 [6. 3F] R66 [6. 2F] R67 [6. 3F] R68 [12. 4B] R69 [9. 2D] R70 [9. 2D] R71 [12. 4B] R72 [3. 3G] R73 [3. 4G] R74 [3. 3H] R76 [9. 4C] R78 [3. 4E] R79 [9. 4C] R81 [9. 3E] R82 [9. 2E] R83 [9. 3E] R84 [9. 3E] R85 [9. 2E] R86 [9. 4E] R87 [9. 4E] R88 [9. 4E] R90 [9. 4F] R91 [9. 4G] R92 [9. 3G] R94 [9. 3H] R96 [9. 3H] R501 [4. 2C] R503 [12. 2A] R504 [4. 3C] R505 [12. 2B] R506 [12. 2B] R507 [12. 2B] R508 [12. 3B] R509 [13. 4D] R510 [13. 4E] R511 [12. 3D] R512 [12. 2C] R513 [12. 2C] R514 [8. 4B] R515 [12. 4C] R516 [12. 4D] R517 [12. 4D] R518 [13. 4C] R520 [4. 3H] R521 [13. 3B] R522 [12. 3D] R523 [12. 4C] R524 [13. 4C] R526 [4. 3H] R527 [7. 2D] R528 [12. 4B] R529 [13. 4B] R530 [12. 5B] R533 [4. 2A] R535 [4. 3G]	R558 [12. 5B] R559 [14. 2D] R561 [8. 4C] R566 [7. 4E] R568 [7. 2E] R570 [9. 4G] R571 [9. 3H] R574 [10. 4C] R583 [11. 2E] R586 [10. 4C] R589 [10. 4D] R590 [14. 2D] R592 [14. 2C] R593 [14. 2C] R594 [10. 4C] R596 [14. 2C] R598 [14. 2D] R599 [14. 2D] R608 [7. 5C] R626 [14. 3D] RP1 [9. 3B 9. 3B 9. 3B 9. 3B] TP1 [3. 4E] TP2 [7. 3E] TP4 [7. 2E] U1 [9. 2C] U2 [10. 4D] U4 [11. 2C] U5 [10. 4E] U6 [13. 1C] U501 [12. 2B] U502 [13. 4C] Y1 [6. 5D]				
1		2		3		4		5	
ASSEMBLY		PAGE DETAIL		BASE LEVEL GENERIC ONLY, COMMON & NO-STUFF ASSEMBLY NOTES AND BOM NOT FINAL		NV_PN		600-10419-0001-000	
PAGE DETAIL		<edit here to insert page detail>				ID		p419	
						NAME		Joe Kwon	
						DATE		dd-mon-year	
16 OF 16									
16 OF 16									
16 OF 16									
16 OF 16									
16 OF 16									
16 OF 16									
16 OF 16									
16 OF 16									
16 OF 16									
16 OF 16									
16 OF 16									
16 OF 16									
16 OF 16									
16 OF 16									
16 OF 16									
16 OF 16									
16 OF 16									
16 OF 16									
16 OF 16									
16 OF 16									
16 OF 16									
16 OF 16									
16 OF 16									
16 OF 16									
16 OF 16									
16 OF 16									
16 OF 16									
16 OF 16									
16 OF 16									
16 OF 16									
16 OF 16									
16 OF 16									
16 OF 16									
16 OF 16									
16 OF 16									
16 OF 16									
16 OF 16									
16 OF 16									
16 OF 16									
16 OF 16									
16 OF 16									
16 OF 16									
16 OF 16									
16 OF 16									
16 OF 16									
16 OF 16									
16 OF 16									
16 OF 16									
16 OF 16									