

8

7

6


5


4


3


D


<











D

C

B

A

D

C

B

A

8

7

6




5

4

3

2

1



OMIT TABLE

U0600
ALCATRAZ
DISCRETE
FBGA
(14 OF 14)

66 61 12	Q093	DDR0_CA<0>	AP27	DDR0_CA0
66 61 12	Q093	DDR0_CA<1>	AR27	DDR0_CA1
66 61 12	Q093	DDR0_CA<2>	AT27	DDR0_CA2
66 61 12	Q093	DDR0_CA<3>	AR26	DDR0_CA3
66 61 12	Q093	DDR0_CA<4>	AT26	DDR0_CA4
66 61 12	Q093	DDR0_CA<5>	AR20	DDR0_CA5
66 61 12	Q093	DDR0_CA<6>	AT20	DDR0_CA6
66 61 12	Q093	DDR0_CA<7>	AT19	DDR0_CA7
66 61 12	Q093	DDR0_CA<8>	AR19	DDR0_CA8
66 61 12	Q093	DDR0_CA<9>	AP19	DDR0_CA9

66 61 12	Q093	DDR0_CKE<0>	AR24	DDR0_CKE0
66 61 12	Q093	DDR0_CKE<1>	AT24	DDR0_CKE1
66 61 12	Q093	DDR0_CSN<0>	AR25	DDR0_CSN0
66 61 12	Q093	DDR0_CSN<1>	AT25	DDR0_CSN1

66 61 12	Q093	DDR0_DM<0>	D11	DDR0_DM0
66 61 12	Q093	DDR0_DM<1>	D9	DDR0_DM1
66 61 12	Q093	DDR0_DM<2>	C15	DDR0_DM2
66 61 12	Q093	DDR0_DM<3>	D7	DDR0_DM3

66 61 12	Q093	DDR0_DQ<0>	B15	DDR0_DQ0
66 61 12	Q093	DDR0_DQ<1>	D14	DDR0_DQ1
66 61 12	Q093	DDR0_DQ<2>	B14	DDR0_DQ2
66 61 12	Q093	DDR0_DQ<3>	D13	DDR0_DQ3
66 61 12	Q093	DDR0_DQ<4>	B13	DDR0_DQ4
66 61 12	Q093	DDR0_DQ<5>	D12	DDR0_DQ5
66 61 12	Q093	DDR0_DQ<6>	C12	DDR0_DQ6
66 61 12	Q093	DDR0_DQ<7>	B12	DDR0_DQ7
66 61 12	Q093	DDR0_DQ<8>	C11	DDR0_DQ8
66 61 12	Q093	DDR0_DQ<9>	B11	DDR0_DQ9
66 61 12	Q093	DDR0_DQ<10>	D10	DDR0_DQ10
66 61 12	Q093	DDR0_DQ<11>	B10	DDR0_DQ11
66 61 12	Q093	DDR0_DQ<12>	B9	DDR0_DQ12
66 61 12	Q093	DDR0_DQ<13>	D8	DDR0_DQ13
66 61 12	Q093	DDR0_DQ<14>	C8	DDR0_DQ14
66 61 12	Q093	DDR0_DQ<15>	B8	DDR0_DQ15
66 61 12	Q093	DDR0_DQ<16>	D18	DDR0_DQ16
66 61 12	Q093	DDR0_DQ<17>	B18	DDR0_DQ17
66 61 12	Q093	DDR0_DQ<18>	D17	DDR0_DQ18
66 61 12	Q093	DDR0_DQ<19>	B17	DDR0_DQ19
66 61 12	Q093	DDR0_DQ<20>	D16	DDR0_DQ20
66 61 12	Q093	DDR0_DQ<21>	C16	DDR0_DQ21
66 61 12	Q093	DDR0_DQ<22>	B16	DDR0_DQ22
66 61 12	Q093	DDR0_DQ<23>	D15	DDR0_DQ23
66 61 12	Q093	DDR0_DQ<24>	C7	DDR0_DQ24
66 61 12	Q093	DDR0_DQ<25>	B7	DDR0_DQ25
66 61 12	Q093	DDR0_DQ<26>	D6	DDR0_DQ26
66 61 12	Q093	DDR0_DQ<27>	B6	DDR0_DQ27
66 61 12	Q093	DDR0_DQ<28>	D5	DDR0_DQ28
66 61 12	Q093	DDR0_DQ<29>	B5	DDR0_DQ29
66 61 12	Q093	DDR0_DQ<30>	D4	DDR0_DQ30
66 61 12	Q093	DDR0_DQ<31>	B4	DDR0_DQ31

66 61 12	Q093	DDR0_DQS_P<0>	A14	DDR0_PDQS0
66 61 12	Q093	DDR0_DQS_P<1>	A9	DDR0_PDQS1
66 61 12	Q093	DDR0_DQS_P<2>	A18	DDR0_PDQS2
66 61 12	Q093	DDR0_DQS_P<3>	A5	DDR0_PDQS3

66 61 12	Q093	DDR0_DQS_N<0>	A13	DDR0_NDQS0
66 61 12	Q093	DDR0_DQS_N<1>	A10	DDR0_NDQS1
66 61 12	Q093	DDR0_DQS_N<2>	A17	DDR0_NDQS2
66 61 12	Q093	DDR0_DQS_N<3>	A6	DDR0_NDQS3

66 61 12	Q093	DDR0_CK_P	AT22	DDR0_CK
66 61 12	Q093	DDR0_CK_N	AR22	DDR0_CKB

DDR1_CA0	L34	DDR1_CA<0>	Q093	12 61 66
DDR1_CA1	L35	DDR1_CA<1>	Q093	12 61 66
DDR1_CA2	L36	DDR1_CA<2>	Q093	12 61 66
DDR1_CA3	M35	DDR1_CA<3>	Q093	12 61 66
DDR1_CA4	M36	DDR1_CA<4>	Q093	12 61 66
DDR1_CA5	V35	DDR1_CA<5>	Q093	12 61 66
DDR1_CA6	V36	DDR1_CA<6>	Q093	12 61 66
DDR1_CA7	W36	DDR1_CA<7>	Q093	12 61 66
DDR1_CA8	W35	DDR1_CA<8>	Q093	12 61 66
DDR1_CA9	W34	DDR1_CA<9>	Q093	12 61 66

DDR1_CKE0	F35	DDR1_CKE<0>	Q093	12 61 66
DDR1_CKE1	F36	DDR1_CKE<1>	Q093	12 61 66
DDR1_CSN0	N35	DDR1_CSN<0>	Q093	12 61 66
DDR1_CSN1	N36	DDR1_CSN<1>	Q093	12 61 66

DDR1_DM0	P4	DDR1_DM<0>	Q093	12 61 66
DDR1_DM1	T4	DDR1_DM<1>	Q093	12 61 66
DDR1_DM2	K3	DDR1_DM<2>	Q093	12 61 66
DDR1_DM3	V4	DDR1_DM<3>	Q093	12 61 66

DDR1_DQ0	K2	DDR1_DQ<0>	Q093	12 61 66
DDR1_DQ1	L4	DDR1_DQ<1>	Q093	12 61 66
DDR1_DQ2	L2	DDR1_DQ<2>	Q093	12 61 66
DDR1_DQ3	M4	DDR1_DQ<3>	Q093	12 61 66
DDR1_DQ4	M2	DDR1_DQ<4>	Q093	12 61 66
DDR1_DQ5	N4	DDR1_DQ<5>	Q093	12 61 66
DDR1_DQ6	N3	DDR1_DQ<6>	Q093	12 61 66
DDR1_DQ7	N2	DDR1_DQ<7>	Q093	12 61 66
DDR1_DQ8	P3	DDR1_DQ<8>	Q093	12 61 66
DDR1_DQ9	P2	DDR1_DQ<9>	Q093	12 61 66
DDR1_DQ10	R4	DDR1_DQ<10>	Q093	12 61 66
DDR1_DQ11	R2	DDR1_DQ<11>	Q093	12 61 66
DDR1_DQ12	T2	DDR1_DQ<12>	Q093	12 61 66
DDR1_DQ13	U4	DDR1_DQ<13>	Q093	12 61 66
DDR1_DQ14	U3	DDR1_DQ<14>	Q093	12 61 66
DDR1_DQ15	U2	DDR1_DQ<15>	Q093	12 61 66
DDR1_DQ16	G4	DDR1_DQ<16>	Q093	12 61 66
DDR1_DQ17	G2	DDR1_DQ<17>	Q093	12 61 66
DDR1_DQ18	H4	DDR1_DQ<18>	Q093	12 61 66
DDR1_DQ19	H2	DDR1_DQ<19>	Q093	12 61 66
DDR1_DQ20	J4	DDR1_DQ<20>	Q093	12 61 66
DDR1_DQ21	J3	DDR1_DQ<21>	Q093	12 61 66
DDR1_DQ22	J2	DDR1_DQ<22>	Q093	12 61 66
DDR1_DQ23	K4	DDR1_DQ<23>	Q093	12 61 66
DDR1_DQ24	V3	DDR1_DQ<24>	Q093	12 61 66
DDR1_DQ25	V2	DDR1_DQ<25>	Q093	12 61 66
DDR1_DQ26	W4	DDR1_DQ<26>	Q093	12 61 66
DDR1_DQ27	W2	DDR1_DQ<27>	Q093	12 61 66
DDR1_DQ28	Y4	DDR1_DQ<28>	Q093	12 61 66
DDR1_DQ29	Y2	DDR1_DQ<29>	Q093	12 61 66
DDR1_DQ30	AA4	DDR1_DQ<30>	Q093	12 61 66
DDR1_DQ31	AA2	DDR1_DQ<31>	Q093	12 61 66

DDR1_PDQS0	L1	DDR1_DQS_P<0>	Q093	12 61 66
DDR1_PDQS1	T1	DDR1_DQS_P<1>	Q093	12 61 66
DDR1_PDQS2	G1	DDR1_DQS_P<2>	Q093	12 61 66
DDR1_PDQS3	Y1	DDR1_DQS_P<3>	Q093	12 61 66

DDR1_NDQS0	M1	DDR1_DQS_N<0>	Q093	12 61 66
DDR1_NDQS1	R1	DDR1_DQS_N<1>	Q093	12 61 66
DDR1_NDQS2	H1	DDR1_DQS_N<2>	Q093	12 61 66
DDR1_NDQS3	W1	DDR1_DQS_N<3>	Q093	12 61 66

DDR1_CK	T36	DDR1_CK_P	Q093	12 61 66
DDR1_CKB	T35	DDR1_CK_N	Q093	12 61 66

66 61 12	Q093	DDR0_VDD_CKE	AP23	DDR0_VDD_CKE
66 61 12	Q093	DDR1_VDD_CKE	R34	DDR1_VDD_CKE
66 61 12	Q093	DDR0_RREF_CA	AN22	DDR0_RREF_CA
66 61 12	Q093	DDR1_RREF_CA	T33	DDR1_RREF_CA
66 61 12	Q093	DDR0_RREF_DQ	F12	DDR0_RREF_DQ
66 61 12	Q093	DDR1_RREF_DQ	R6	DDR1_RREF_DQ
66 61 12	Q093	PPVREF_DDR0_CA_SOC	AP22	DDR0_VREF_CA
66 61 12	Q093	PPVREF_DDR1_CA_SOC	T34	DDR1_VREF_CA
66 61 12	Q093	PPVREF_DDR0_DQ_SOC	F13	DDR0_VREF_DQ
66 61 12	Q093	PPVREF_DDR1_DQ_SOC	P6	DDR1_VREF_DQ

(DDR IMPEDANCE CONTROL)

8


7


6


5


4


3






















HP JACK B2B CONNECTOR

J1800 MATCHES AUDIO_JACK_FLEX_3.0.0 1/9/13
MLB: 516S1084
FLEX: 516S1085




SHUNT FILTERS




MICROPHONE FLEX B2B CONNECTOR

J1810 MATCHES MIC_FLEX_2.0.0 1/7/13

MLB APN: 516S0899
FLEX APN: 516S0900




DMIC FILTERS



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
377S0077	377S0111	?		?

DZ1850, DZ1851



SPEAKER AMPLIFIER

APN: 353S3445
TURN ON TIME: 3.5MS
TURN ON DELAY: ?MS
75HZ +/- XXX%

Left Channel (L2) Circuit:

- Input: LEFT_CH_OUT_P, LEFT_CH_OUT_N
- Input Mute: AUD_SPKRAMP_MUTE_L
- Op-Amp: U2020 MAX98304D
- Gain: 6DB
- Output: SPKRAMP_L2_OUT_P, SPKRAMP_L2_OUT_N
- Capacitors: C2010, C2012, C2015, C2019, C2025, C2026

Right Channel (L1) Circuit:

- Input: LEFT_CH_OUT_P, LEFT_CH_OUT_N
- Input Mute: AUD_SPKRAMP_MUTE_L
- Op-Amp: U2040 MAX98304D
- Gain: 6DB
- Output: SPKRAMP_L1_OUT_P, SPKRAMP_L1_OUT_N
- Capacitors: C2050, C2051, C2052, C2055, C2059, C2045, C2046

GAIN	VDD	GND
12DB	NC	SHORT
9DB	NC	100K
6DB	SHORT	NC
3DB	100K	NC
0DB	NC	NC

SPEAKER AMPLIFIER

APN: 353S3445

TURN ON TIME: 3.5MS

TURN ON DELAY: ?MS

75HZ +/- XXX%

GAIN	VDD	GND
12DB	NC	SHORT
9DB	NC	100K
6DB	SHORT	NC
3DB	100K	NC
0DB	NC	NC

The schematic diagram illustrates a Speaker Amplifier circuit with two channels, L1 and L2. Each channel is powered by a PPBATT AUDIO source and includes a series of capacitors (C2010, C2012, C2015, C2019 for L2; C2050, C2051, C2052, C2055, C2059 for L1) and a MAX98304D integrated circuit. The L2 channel uses a MAX98304D L2 IN P and L2 IN N input, while the L1 channel uses a MAX98304 L1 IN P and L1 IN N input. Both channels feature a gain of 6DB and are connected to SPKRAMP L2 OUT P/N and SPKRAMP L1 OUT P/N respectively. The circuit also includes a mute control (AUD_SPKRAMP_MUTE_L) and a series of capacitors (C2025, C2026 for L2; C2045, C2046 for L1) for signal conditioning. The output of each channel is connected to a speaker (SPKRAMP L2 OUT P/N and SPKRAMP L1 OUT P/N) through a series of capacitors (C2000, C2001 for L2; C2002, C2003 for L1) and a resistor (R2020, R2040). The circuit is powered by a PPBATT AUDIO source and includes a series of capacitors (C2010, C2012, C2015, C2019 for L2; C2050, C2051, C2052, C2055, C2059 for L1) and a MAX98304D integrated circuit. The L2 channel uses a MAX98304D L2 IN P and L2 IN N input, while the L1 channel uses a MAX98304 L1 IN P and L1 IN N input. Both channels feature a gain of 6DB and are connected to SPKRAMP L2 OUT P/N and SPKRAMP L1 OUT P/N respectively. The circuit also includes a mute control (AUD_SPKRAMP_MUTE_L) and a series of capacitors (C2025, C2026 for L2; C2045, C2046 for L1) for signal conditioning. The output of each channel is connected to a speaker (SPKRAMP L2 OUT P/N and SPKRAMP L1 OUT P/N) through a series of capacitors (C2000, C2001 for L2; C2002, C2003 for L1) and a resistor (R2020, R2040).

SPEAKER AMPLIFIER

APN: 353S3445
TURN ON TIME: 3.5MS
TURN ON DELAY: ?MS
75HZ +/- XXX%

CRITICAL
C2025
0.015UF
1 2 65 MAX98304 L2_IN_P
10% 6.3V X5R 0201
CRITICAL
C2026
0.015UF
1 2 65 MAX98304 L2_IN_N
10% 6.3V X5R 0201
CRITICAL
C2045
0.015UF
1 2 65 MAX98304 L1_IN_P
10% 6.3V X5R 0201
CRITICAL
C2046
0.015UF
1 2 65 MAX98304 L1_IN_N
10% 6.3V X5R 0201
GAIN: 6DB
GAIN: 6DB

GAIN	VDD	GND
12DB	NC	SHORT
9DB	NC	100K
6DB	SHORT	NC
3DB	100K	NC
0DB	NC	NC

SPEAKER AMPLIFIER

APN: 353S3445
TURN ON TIME: 3.5MS
TURN ON DELAY: ?MS
75HZ +/- XXX%

CRITICAL
C2025
0.015UF
1 2 65 MAX98304 L2_IN_P
10% 6.3V X5R 0201
CRITICAL
C2026
0.015UF
1 2 65 MAX98304 L2_IN_N
10% 6.3V X5R 0201
CRITICAL
C2045
0.015UF
1 2 65 MAX98304 L1_IN_P
10% 6.3V X5R 0201
CRITICAL
C2046
0.015UF
1 2 65 MAX98304 L1_IN_N
10% 6.3V X5R 0201
GAIN: 6DB
GAIN: 6DB

GAIN	VDD	GND
12DB	NC	SHORT
9DB	NC	100K
6DB	SHORT	NC
3DB	100K	NC
0DB	NC	NC

SPEAKER AMPLIFIER

APN: 353S3445
TURN ON TIME: 3.5MS
TURN ON DELAY: ?MS
75HZ +/- XXX%

CRITICAL
C2025
0.015UF
10%
6.3V
X5R
0201

CRITICAL
C2026
0.015UF
10%
6.3V
X5R
0201

CRITICAL
C2045
0.015UF
10%
6.3V
X5R
0201

CRITICAL
C2046
0.015UF
10%
6.3V
X5R
0201

MAX98304 L2 IN P
MAX98304 L2 IN N
MAX98304 L1 IN P
MAX98304 L1 IN N

MAX98304D
WLF
OUT+ A2
OUT- A1
SHDN* C1
GAIN B3
PGND B1

MAX983X4 L2_GAIN
MAX983X4 L1_GAIN

GAIN: 6DB

SPKRAMP_L2_OUT_P
SPKRAMP_L2_OUT_N
SPKRAMP_L1_OUT_P
SPKRAMP_L1_OUT_N

MIN LINE WIDTH=0.50MM
MIN NECK WIDTH=0.20MM

PPBATT_AUDIO
PPBATT_AUDIO

EXTRA BULK

C2010 10UF 20% 16V X5R-CERM 0402-4
C2012 10UF 20% 16V X5R-CERM 0402-4
C2015 0.1UF 10% 16V CERM-X5R 0201
C2019 8.2PF 1% 16V NP0-COG-CERM 01005
C2050 22UF 20% 6.3V X5R-CERM-1 603
C2051 22UF 20% 6.3V X5R-CERM-1 603
C2052 10UF 20% 16V X5R-CERM 0402-4
C2055 0.1UF 10% 16V CERM-X5R 0201
C2059 8.2PF 1% 16V NP0-COG-CERM 01005
C2001 15PF 1% 16V NP0-COG-CERM 01005
C2002 15PF 1% 16V NP0-COG-CERM 01005
C2003 15PF 1% 16V NP0-COG-CERM 01005

R2020 0.00 0% 1/32W RF 01005
R2040 0.00 0% 1/32W RF 01005

GAIN	VDD	GND
12DB	NC	SHORT
9DB	NC	100K
6DB	SHORT	NC
3DB	100K	NC
0DB	NC	NC

SPEAKER AMPLIFIER

APN: 353S3445
TURN ON TIME: 3.5MS
TURN ON DELAY: ?MS
75HZ +/- XXX%

Left Channel (MAX98304 L2)

Inputs: LEFT_CH_OUT_P, LEFT_CH_OUT_N, AUD_SPKRAMP_MUTE_L

Output: SPKRAMP_L2_OUT_P, SPKRAMP_L2_OUT_N

Gain: 6DB

Right Channel (MAX98304 L1)

Inputs: LEFT_CH_OUT_P, LEFT_CH_OUT_N, AUD_SPKRAMP_MUTE_L


Output: SPKRAMP_L1_OUT_P, SPKRAMP_L1_OUT_N


Gain: 6DB

GAIN	VDD	GND
12DB	NC	SHORT
9DB	NC	100K
6DB	SHORT	NC
3DB	100K	NC
0DB	NC	NC

Component List:

- U2020, U2040: MAX98304D WLF
- C2010, C2012, C2015, C2019, C2050, C2051, C2052, C2055, C2059: 10UF, 0.1UF, 8.2PF
- C2025, C2026, C2045, C2046: 0.015UF
- C2000, C2001, C2002, C2003: 15PF
- R2020, R2040: 0.00, 1/32W



















FRONT CAMERA CONNECTOR


J65 CAMERA CONNECTOR

APN:MLB 516S0876
APN:FLEX 516S0869

CRITICAL
J2700
503548-1820
F-ST-SH







D

C


B



C

B

BASEBAND PMU (1 OF 2)




BASEBAND PMU (2 OF 2)

CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.




BOARD_ID	REVISION
0.7V	PROTO1
0.9V	PROTO2
1.1V	EVT1
1.3V	EVT2
1.5V	DVT
1.7V	PVT

BB GPIO_29	PRODUCT_ID
1 (1.8V)	JXX
0 (NC, PD)	NXX

PA_ID	MAV VER
0.1V	8.7
0.3V	8.6
0.5V	8.5
1.1V	7.7
1.3V	7.6
1.5V	7.5



PA THERMISTOR REMOVED TO MATCH N41, AP SECTION
NEEDS ITS OWN THERMISTOR PLACED NEAR THE PA'S.



BASEBAND (1 OF 2)

CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST

D

D

C




C

B

B

A


A



CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSE ONLY - NOT A CHANGE REQUEST

BASEBAND (2 OF 2)


CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.



RF TRANSCEIVER (1 OF 2)


CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.

PRX TRANSCEIVER RF AND IQ PORTS




SWAPPED B1/4 AND B7 PRX INPUTS

DRX TRANSCEIVER RF AND IQ PORTS




B7 DIFF PAIR NET NAME TO BE UPDATED

TRANSCEIVER GROUND CONNECTIONS



TRANSCEIVER PHASE CONTROL, TX RF & IQ PORTS




CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.





TRANSCEIVER TX AND RX MATCHING NETWORKS

TX MATCHING NETWORKS




RX MATCHING NETWORKS



SAW BANK


CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.

HB TX SAW BANK + B13/B17/B20 DP6T SWITCH AND MATCHING




BAND	V3=V2	V1
B3 TX	HIGH	X
B4 TX	LOW	X
B13 RX	HIGH	HIGH
B17 RX	HIGH	LOW
B20 RX	LOW	HIGH

LB TX SAW BANK



BAND 1/4 PAD


CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.



BAND	PA POWER MODE	PA_BS	PA_ON	B1	B4	PA_R1
=====	=====	=====	=====	=====	=====	=====
POWER DOWN	X	0	0			0
STANDBY	X	X	0			X
B4	HPM	0	1			0
B4	LPM	0	1			1
B1	HPM	1	1			0
B1	LPM	1	1			1

BAND 2/3 PAD


CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.



BAND	PA	POWER	MODE	PA	BS	PA	ON	B2	B3	PA	R1
=====	=====	=====	=====	=====	=====	=====	=====	=====	=====	=====	=====
POWER DOWN		X		0		0				0	
STANDBY		X		X		0				X	
B3		HPM		0		1				0	
B3		LPM		0		1				1	
B2		HPM		1		1				0	
B2		LPM		1		1				1	

BAND 20/7 PAD


CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.



BAND	PA	POWER	MODE	PA	ON	B20	PA	R1
=====	=====	=====	=====	=====	=====	=====	=====	=====
POWER DOWN		LPM		0			0	
STANDBY		X		0			X	
B20		HPM		1			0	
B20		LPM		1			1	

BAND 5/8 PAD


CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.



BAND	PA	POWER	MODE	PA	BS	PA	ON	B5	B8	PA	R1
=====	=====	=====	=====	=====	=====	=====	=====	=====	=====	=====	=====
POWER DOWN		X		0		0		0		0	
STANDBY		X		X		0		X			
B5		HPM		0		1		0			
B5		LPM		0		1		1			
B8		HPM		1		1		0			
B8		LPM		1		1		1			

BAND 13/17 PAD


CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.



BAND	PA POWER MODE	PA BS	PA ON B13 B17	PA R1
=====	=====	=====	=====	=====
POWER DOWN	X	0	0	0
STANDBY	X	X	0	X
B17	HPM	0	1	0
B17	LPM	0	1	1
B13	HPM	1	1	0
B13	LPM	1	1	1

PA DC/DC CONVERTER

CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.



CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.


D



B


A


RX DIVERSITY




NEED TO UPDATE

BAND	DRX_ASM_V4	DRX_ASM_V3	DRX_ASM_V2	DRX_ASM_V1
B1/B4	LOW	LOW	LOW	LOW
B2/25	LOW	HIGH	LOW	LOW
B3	HIGH	LOW	LOW	LOW
B5/6/18	LOW	LOW	HIGH	LOW
B8	LOW	LOW	LOW	HIGH
B13/17	LOW	HIGH	HIGH	HIGH
B20	LOW	HIGH	HIGH	LOW
OFF	LOW	LOW	HIGH	HIGH
SWITCH IS TERMINATED IN ALL OTHER POSSIBLE STATES				





PROX SENSOR



PCB: ENSURE ACSHIELD PLANE UNDER
U3200, NO GND PLANE NEAR PROX_CIN NETS..

D




C


C


B


B


A












CUMULUS C1 (CSP) IN MASTER-SLAVE CONFIG



MASTER CUMULUS

SLAVE CUMULUS




PINOUT MATCHES GRAPE_FLEX_DRIVE_ALT 0.1.0 1/8/13

PINOUT MATCHES GRAPE_FLEX_SENSE_ALT 0.1.0 1/8/13




EDP CONNECTOR SUPPORT




EDP CONNECTOR


PINOUT MATCHES DISPLAY_EDP_FLEX 1.0.0 1/7/13



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
155S0644	155S0823	?		RDAR://PROBLEM/11282371

FL7500,L1920







MOSFET	FDMC6676BZ
CHANNEL	P-TYPE
RDS(ON)	27 MOHM @-4.5V
IMAX	6.9 A
VGS MAX	+/- 25V

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
128S0339	128S0279	?	C8140,C8141	RDAR1//PROBLEM/8967213

C8137 0201 OKAY IF GRAPE HAS EXT FET





PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
10780150	10780208	?		RDAR: // PROBLEM/8380367

R8321, R8322, R8323, R8324, R8325, R8326

D

C

B

A



D


C

B

A

THROTTLER





8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

D

C

B

A

8	7	6	5	4	3	
---	---	---	---	---	---	--

WIFI

UART2	JTAG WLAN TMS TX BLANK	FUNC TEST-TRUE	46.64
UART2	TP JTAG WLAN TCK	FUNC TEST-TRUE	46.64
UART2	JTAG WLAN TDI OSCAR A	FUNC TEST-TRUE	46.64
UART2	JTAG WLAN TDO OSCAR B	FUNC TEST-TRUE	46.64
UART2	TP JTAG WLAN TRST L	FUNC TEST-TRUE	46.64
UART2	JTAG WLAN SCK	FUNC TEST-TRUE	46.64
UART2	UART2 SOC2WLAN TX R	FUNC TEST-TRUE	46.64
UART2	UART2 WLAN2SOC TX R	FUNC TEST-TRUE	46.64
UART2	UART BB2WLAN LTE COEX R	FUNC TEST-TRUE	46.64
UART2	UART WLAN2BB LTE COEX R	FUNC TEST-TRUE	46.64
UART2	=PP3V3 S2R WIFI PA	FUNC TEST-TRUE	46.62

TP	JTAG_CUMULUS_M_TCK	52	64
TP	JTAG_CUMULUS_M_TDI	52	64
TP	JTAG_CUMULUS_M_TMS	52	64
TP	JTAG_CUMULUS_M_TDO	52	64
DISPLAY	SYNC	4	52
CUMULUS	MS_CK	52	64
CUMULUS	MS_SD	52	64

60	HSIC1 SOC2WLAN HOST RDY R	FUNC_TEST=TRUE	46 64
61	HSIC1 WLAN2SOC DEVICE RDY	FUNC_TEST=TRUE	5 46 64
62	HSIC1 WLAN2SOC REMOTE WAKE	FUNC_TEST=TRUE	5 46 64

PP9480 1 HSIC1 WLAN DATA PLACE_NEAR=U0600.A27:3MM 4 46 61 64

D

C

BASEBAND

B

NO TEST DUE TO LAYOUT

I2C3 TP AT ALS FILTER SIDE

1300	I2C3_SCL_V18	NO TEST=TRUE	13 22 64
1301	I2C3_SDA_V18	NO TEST=TRUE	13 22 64
1302	MAX98304_L1_IN_N	NO TEST=TRUE	18 65
1303	MAX98304_L1_IN_P	NO TEST=TRUE	18 65
1304	MAX98304_R1_IN_N	NO TEST=TRUE	17 65
1305	MAX98304_R1_IN_P	NO TEST=TRUE	17 65
1306	MAX98304_L2_IN_N	NO TEST=TRUE	18 65
1307	MAX98304_L2_IN_P	NO TEST=TRUE	17 65
1308	MAX98304_R2_IN_N	NO TEST=TRUE	17 65
1309	MAX98304_R2_IN_P	NO TEST=TRUE	17 65
1310	GPIO_BTN_HOME_CONN_R_L	NO TEST=TRUE	50

NO TEST ON PROX

PROX	AD7149	CIN5	NO TEST=TRUE
PROX	AD7149	CIN7	NO TEST=TRUE
PROX	AD7149	CIN9	NO TEST=TRUE
PROX	AD7149	CIN7_FILT	NO TEST=TRUE
PROX	AD7149	CIN9_FILT	NO TEST=TRUE
PROX	AD7149	CIN7_CONN	NO TEST=TRUE
PROX	AD7149	CIN9_CONN	NO TEST=TRUE
PROX	AD7149	ACSHIELD_CONN	NO TEST=TRUE
PROX	AD7149	BIAS	NO TEST=TRUE
ACSHIELD	SB		NO TEST=TRUE
ACSH	SB		NO TEST=TRUE
PROX	AD7149	GPIO	NO TEST=TRUE

MLB CONSTRAINTS

BOARD LAYERS	BOARD AREAS	BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, BOTTOM	NO_TYPE, BGA	MM	16.5

PHYSICAL CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	TOP, BOTTOM	Y	0.105 MM	0.105 MM	0 MM	0 MM	0 MM
DEFAULT		Y	0.053 MM	0.053 MM	0 MM	0 MM	0 MM

ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9

45 OHM SINGLE-ENDED PHYSICAL RULES

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.110 MM	0 MM		
45_OHM_SE	ISL5	Y	0.055 MM	0.055 MM	0 MM		
45_OHM_SE	ISL7	Y	0.058 MM	0.058 MM	0 MM		
45_OHM_SE	ISL9	Y	0.052 MM	0.052 MM	0 MM		
45_OHM_SE	*	N	0.110 MM	0.110 MM	0 MM		

90 OHM DIFFERENTIAL PAIR PHYSICAL RULES

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	TOP, BOTTOM	Y	0.081 MM	0.081 MM	0 MM	0.100 MM	0.100 MM
90_OHM_DIFF	ISL5	Y	0.052 MM	0.052 MM	0 MM	0.130 MM	0.130 MM
90_OHM_DIFF	ISL7	Y	0.052 MM	0.052 MM	0 MM	0.110 MM	0.110 MM
90_OHM_DIFF	ISL9	Y	0.049 MM	0.049 MM	0 MM	0.150 MM	0.150 MM
90_OHM_DIFF	*	N	0.081 MM	0.081 MM	0 MM	0.100 MM	0.100 MM

50 OHM RF SINGLE-ENDED PHYSICAL RULES

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_RF	TOP	Y	0.240 MM	0.089 MM	40 MM		
50_OHM_RF	ISL3	Y	0.062 MM	0.062 MM	0 MM		
50_OHM_RF	ISL4	Y	0.065 MM	0.046 MM	40 MM		
50_OHM_RF	ISL7	Y	0.065 MM	0.046 MM	40 MM		
50_OHM_RF	BOTTOM	Y	0.240 MM	0.089 MM	0 MM		
50_OHM_RF	*	N	0.240 MM	0.240 MM	0 MM		

(NOTE: TOP LAYER REF L3, CLEAR L2, NECK REF ADJACENT)

(NOTE: L3 LAYER REF L1 AND L4, CLEAR L2)

(NOTE: L4 LAYER REF L2 AND L5, CLEAR L3, NECK REF ADJACENT)

(NOTE: L7 LAYER REF L5 AND L8, CLEAR L6, NECK REF ADJACENT)

(NOTE: BOT LAYER REF L8, CLEAR L9, NECK REF ADJACENT)

100 OHM RF DIFFERENTIAL PAIR PHYSICAL RULES

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_RF	TOP	Y	0.072 MM	0.072 MM	0 MM	0.140 MM	0.140 MM
100_OHM_RF	ISL4	Y	0.056 MM	0.044 MM	20 MM	0.130 MM	0.160 MM
100_OHM_RF	ISL7	Y	0.056 MM	0.044 MM	20 MM	0.130 MM	0.160 MM
100_OHM_RF	*	N	0.072 MM	0.072 MM	0 MM	0.140 MM	0.140 MM

(NOTE: REF ADJACENT)

(NOTE: L4 LAYER REF L3 AND L6, CLEAR L5, NECK REF ADJACENT)

(NOTE: L7 LAYER REF L5 AND L8, CLEAR L6, NECK REF ADJACENT)

DRAM SINGLE-ENDED PHYSICAL RULES

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DRAM_SE	ISL5, ISL7, ISL9	Y	0.050 MM	0.050 MM	0 MM		
DRAM_SE	*	N	0.050 MM	0.050 MM	0 MM		

(NOTE: L5 46 OHMS. L7 48 OHMS, L9 45 OHMS)

DRAM DIFFERENTIAL PAIR PHYSICAL RULES

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DRAM_DIFF	ISL5, ISL7, ISL9	Y	0.051 MM	0.051 MM	0 MM	0.100 MM	0.100 MM
DRAM_DIFF	*	N	0.051 MM	0.051 MM	0 MM	0.100 MM	0.100 MM

(NOTE: L5 89 OHMS. L7 91 OHMS, L9 86 OHMS)

GRAPE PHYSICAL CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
GRAPE_SE	TOP, BOTTOM	Y	0.1 MM	0.06 MM	5 MM	0 MM	0 MM
GRAPE_SE		Y	0.1 MM	0.06 MM	5 MM	0 MM	0 MM

ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9

TCF VERSION (USING SPACING RULE)

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TCF_VERSION	*	0.020 MM	?

0.020 - 12/17/2012

TCF_VERSION NC_USB_ID, ASSIGNING RULE TO NC NET

SPACING CONSTRAINTS

DEFAULT SPACING RULES

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.08 MM	?

REGULAR SPACING RULES

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.2:1_SPACING	*	0.060 MM	?
1.5:1_SPACING	*	0.075 MM	?
2:1_SPACING	*	0.100 MM	?
2.4:1_SPACING	*	0.120 MM	?
3:1_SPACING	*	0.150 MM	?
4:1_SPACING	*	0.200 MM	?
5:1_SPACING	*	0.250 MM	?

POWER/GND SPACING RULES

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	*	*	1.5:1_SPACING
PWR	*	*	3:1_SPACING

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
GND	*	GND
PP_PWR	*	PWR_PMU

POWER

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
GND	*	Y	0.2MM	0.06 MM	10.0 MM		
PWR_OP1MM	*	Y	0.10MM	0.10 MM	3.0 MM		
PWR_OP2MM	*	Y	0.2MM	0.15 MM	3.0 MM		
PWR_OP25MM	*	Y	0.25MM	0.15 MM	3.0 MM		
PWR_OP3MM	*	Y	0.3MM	0.20 MM	3.0 MM		
PWR_OP4MM	*	Y	0.4MM	0.20 MM	3.0 MM		
PWR_OP5MM	*	Y	0.5MM	0.20 MM	3.0 MM		
PWR_PMU	*	Y	0.6MM	0.20 MM	3.0 MM		
PWR_OP75MM	*	Y	0.75MM	0.20 MM	3.0 MM		
PWR_1MM	*	Y	1.0MM	0.20 MM	3.0 MM		
PWR_1P2MM	*	Y	1.2MM	0.20 MM	3.0 MM		
PWR_2MM	*	Y	2.0MM	0.20 MM	3.0 MM		
PWR_10MM	*	Y	10.0MM	0.20 MM	3.0 MM		
PWR_15MM	*	Y	15.0MM	0.20 MM	3.0 MM		
PWR_RF	*	Y	0.2MM	0.1 MM	3.0 MM		

MISC PHYSICAL RULES

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPEAKER	*	Y	0.3 MM	0.06 MM	15 MM	0.10 MM	0.10 MM
AUDIO_DIFF	*	Y	0.1 MM	0.09 MM	3 MM	0.10 MM	0.10 MM
LED	*	Y	0.1 MM	0.09 MM	3 MM	0.08 MM	0.08 MM
TEMP_SENSE	*	Y	0.1 MM	0.06 MM	35 MM	0.08 MM	0.08 MM
PWR_SENSE	*	Y	0.1 MM	0.09 MM	10 MM	0.08 MM	0.08 MM
RF_DIFF	*	Y	0.06 MM	0.06 MM	3 MM	0.06 MM	0.06 MM

MISC

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK	*	*	3:1_SPACING
ANLG	*	*	3:1_SPACING

MAX_LINE_WIDTH=1 MM
GND GND GND

D

CB

A


6666


6


666

D

CB







RF			RF			
NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
RF_50S	*	50_OHM_RF	100_RF	*	*	100_RF_CLEAR_SPACING
NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET	50_RF	*	*	50_RF_SPACING
RF_100D	*	100_OHM_RF	50_RF_CLEAR	*	*	50_RF_CLEAR_SPACING
			RF_60	*	*	1.2:1_SPACING

VOLTAGE		NET_TYPE		
		PHYSICAL	SPACING	
4.7V		MAX_LINE_WIDTH=1 MM PWR_RP	PWR_RP	PP BATT VCC 2G FEM 40
3.8V		MAX_LINE_WIDTH=1 MM PWR_RP	PWR_RP	PP PA 34 35 36 37 38 39 40
1.8V		MIN_NECK_WIDTH=0.06 MM MAX_LINE_WIDTH=1 MM PWR_0P1MM	PWR_RP	PP LVS1 26 28
1.3V		MAX_LINE_WIDTH=1 MM PWR_RP	PWR_RP	PP RF1 1V3 DRX FE 31
4.7V	UNDEFINED	MAX_LINE_WIDTH=1 MM PWR_RP	PWR_RP	PP VREG 31
2.05V		MAX_LINE_WIDTH=1 MM PWR_RP	PWR_RP	PP RF2 2V05 DRX_BB 31
4.7V		MAX_LINE_WIDTH=1 MM PWR_RP	PWR_RP	PP BATT VCC_PA CDCDC
1.8V		MIN_NECK_WIDTH=0.06 MM MAX_LINE_WIDTH=1 MM PWR_0P1MM	PWR_RP	PP LD01 26 60
1.8V		MAX_LINE_WIDTH=1 MM PWR_0P1MM	PWR_RP	PP LD02 XO HS 1V8 26 28
1.8V		MAX_LINE_WIDTH=1 MM PWR_0P1MM	PWR_RP	PP LD03 AMUX 1V8 26 27 28
3.3V		MAX_LINE_WIDTH=1 MM PWR_0P1MM	PWR_RP	PP LD04 VDDA 3V3 26 28
2.5V		MIN_NECK_WIDTH=0.06 MM MAX_LINE_WIDTH=1 MM PWR_0P1MM	PWR_RP	PP LDO5 GPS LNA 2V5 26 42
1.8V		MAXIMUM_NECK_LENGTH=5 MM MIN_NECK_WIDTH=0.15 MM MAX_LINE_WIDTH=1 MM PWR_0P1MM	PWR_RP	PP LD06 RUITM 1V8 26 28 44 60
1.8V		MIN_NECK_WIDTH=0.15 MM MAX_LINE_WIDTH=1 MM PWR_0P1MM	PWR_RP	PP LD06 RUITM 1V8 FILT 44
1.8V		MAX_LINE_WIDTH=1 MM PWR_0P5MM	PWR_RP	PP LD07 DAC 1V8 26 28
1.2V		MAXIMUM_NECK_LENGTH=9 MM MAX_LINE_WIDTH=1 MM PWR_0P1MM	PWR_RP	PP LD08 VDDPX 1V2 26 28
1.05V		MAX_LINE_WIDTH=1 MM PWR_0P75MM	PWR_RP	PP LD09 PLL 1V05 26 28
1.05V		MAX_LINE_WIDTH=1 MM PWR_0P75MM	PWR_RP	PP LD010 ADSP 1V05 26 28
1.05V		MAX_LINE_WIDTH=1 MM PWR_0P75MM	PWR_RP	PP LD011 MSPD FW 1V05 26 28
1.05V		MAX_LINE_WIDTH=1 MM PWR_0P75MM	PWR_RP	PP LD012 MSPD SW 1V05 26 28
2.95V		MAX_LINE_WIDTH=1 MM PWR_0P1MM	PWR_RP	PP LD013 VDDPX 2V95 26 28
2.65V		MAXIMUM_NECK_LENGTH=4 MM MAX_LINE_WIDTH=1 MM PWR_0P1MM	PWR_RP	PP LDO14 2V65 26 33 40 41
1.05V		MAX_LINE_WIDTH=1 MM PWR_RP	PWR_RP	PP VSW S1 26
1.05V		MAX_LINE_WIDTH=1 MM PWR_0P1MM	PWR_RP	PP SMPS1 MSMC 1V05 26 60
1.3V		MAX_LINE_WIDTH=1 MM PWR_RP	PWR_RP	PP VSW S2 26
1.3V		MAX_LINE_WIDTH=1 MM PWR_RP	PWR_RP	PP SMPS2 RF1 1V3 26 31 60
1.8V		MAX_LINE_WIDTH=1 MM PWR_RP	PWR_RP	PP VSW S3 26
1.8V		MAX_LINE_WIDTH=1 MM PWR_RP	PWR_RP	PP RF1 1V8 DIG 26
1.8V		MAX_LINE_WIDTH=1 MM PWR_RP	PWR_RP	PP SMPS3 MSME 1V8 FILT 31
2.05V		MAX_LINE_WIDTH=1 MM PWR_RP	PWR_RP	PP VSW S4 26
2.05V		MAX_LINE_WIDTH=1 MM PWR_RP	PWR_RP	PP SMPS4 RF2 2V05 26 31 60
1.05V		MAX_LINE_WIDTH=1 MM PWR_RP	PWR_RP	PP VSW S5 26
1.05V		MAX_LINE_WIDTH=1 MM PWR_RP	PWR_RP	PP SMPS5 DSP 1V05 26 60
4.7V		MAX_LINE_WIDTH=1 MM PWR_RP	PWR_RP	PP BATT VCC_PA CDCDC_IN2

		NET_TYPE		
		PHYSICAL	SPACING	
RF50		45_OHM_SF	RF_60	50_HSIC_CAL 28
RF50		RF_50S	50_RF_CLEAR	50_XCVR B13 B17 B20_TX 30 33
RF50		RF_50S	50_RF	50_XCVR 2G LB_TX 30 40
RF50		RF_50S	50_RF_CLEAR	50_XCVR B8_TX 30 33
RF50		RF_50S	50_RF_CLEAR	50_XCVR B5 B18_TX 30 33
RF50		RF_50S	50_RF_CLEAR	50_XCVR B2 B25_TX 30 32
RF50		RF_50S	50_RF	50_XCVR 2G HB_TX 30 40
RF50		RF_50S	50_RF_CLEAR	50_XCVR B3 B4_TX 30 32
RF50		RF_50S	50_RF_CLEAR	50_XCVR B1_TX 30 32
RF50		RF_50S	50_RF	50_PDET_IN 30
RF50		RF_50S	50_RF_CLEAR	50_PDET_PAD_OUT 30
RF50		RF_50S	50_RF_CLEAR	50_PDET_PAD_IN 30 40
RF50		RF_50S	50_RF_CLEAR	50_B1_TX_SAW_IN 32 33
RF50		RF_50S	50_RF_CLEAR	50_B3_B4_TX_SAW_IN 32 33
RF50		RF_50S	50_RF_CLEAR	50_B2_B25_TX_SAW_IN 32 33
RF50		RF_50S	50_RF_CLEAR	50_B1_TX_SAW_OUT 33 34
RF50		RF_50S	50_RF_CLEAR	50_B2_TX_SAW_OUT 33 35
RF50		RF_50S	50_RF_CLEAR	50_B3_TX_SAW_OUT 33 35
RF50		RF_50S	50_RF_CLEAR	50_B4_TX_SAW_OUT 33 34
RF50		RF_50S	50_RF_CLEAR	50_B5_TX_SAW_OUT 33 37
RF50		RF_50S	50_RF_CLEAR	50_B8_TX_SAW_OUT 33 37
RF50		RF_50S	50_RF_CLEAR	50_B13_TX_SAW_OUT 33 38
RF50		RF_50S	50_RF_CLEAR	50_B17_TX_SAW_OUT 33 38
RF50		RF_50S	50_RF_CLEAR	50_B20_TX_SAW_OUT 33 36
RF50		RF_50S	50_RF_CLEAR	50_PCS_RX
RF50		RF_50S	50_RF	50_PCS_RX_MATCH
RF50		RF_50S	50_RF_CLEAR	50_DCS_RX
RF50		RF_50S	50_RF_CLEAR	50_DCS_RX_MATCH

		NET_TYPE		
		PHYSICAL	SPACING	
RF50S	RF 50S	50 RF CLEAR	50 B1 TX PAD IN	34
RF50S	RF 50S	50 RF CLEAR	50 B4 TX PAD IN	34
RF50S	RF 50S	50 RF CLEAR	50 B1 B4 DPLX ANT	34
RF50S	RF 50S	50 RF CLEAR	50 B1 B4 ANT	34 40
RF50S	RF 50S	50 RF CLEAR	50 B1 B4_ANT PHASESHIFT	34
RF50S	RF 50S	50 RF CLEAR	50 B2 TX PAD IN	35
RF50S	RF 50S	50 RF CLEAR	50 B3 TX PAD IN	35
RF50S	RF 50S	50 RF CLEAR	50 B2 DUPLX RX	32 35
RF50S	RF 50S	50 RF CLEAR	50 B3 DUPLX RX	32 35
RF50S	RF 50S	50 RF CLEAR	50 B2 DPLX ANT	35
RF50S	RF 50S	50 RF CLEAR	50 B3 DPLX ANT	35
RF50S	RF 50S	50 RF CLEAR	50 B2 ANT	35 40
RF50S	RF 50S	50 RF CLEAR	50 B3 ANT	35 40
RF50S	RF 50S	50 RF CLEAR	50 B2 RX BALUN	32
RF50S	RF 50S	50 RF CLEAR	50 B3 RX BALUN	32
RF50S	RF 50S	50 RF CLEAR	50 B2 ANT PHASESHIFT	35
RF50S	RF 50S	50 RF CLEAR	50 B3_ANT PHASESHIFT	35
RF50S	RF 50S	50 RF CLEAR	50 B20 TX PAD IN	36
RF50S	RF 50S	50 RF CLEAR	50 B20 DPLX ANT	36
RF50S	RF 50S	50 RF CLEAR	50 B20 ANT	36 40
RF50S	RF 50S	50 RF CLEAR	50 B20_ANT PHASESHIFT	
RF50S	RF 50S	50 RF CLEAR	50 B5 TX PAD IN	37
RF50S	RF 50S	50 RF CLEAR	50 B8 TX PAD IN	37
RF50S	RF 50S	50 RF CLEAR	50 B5 DPLX ANT	37
RF50S	RF 50S	50 RF CLEAR	50 B8 DPLX ANT	37
RF50S	RF 50S	50 RF CLEAR	50 B5 ANT	37 40
RF50S	RF 50S	50 RF CLEAR	50 B8 ANT	37 40
RF50S	RF 50S	50 RF CLEAR	50 B5 ANT PHASESHIFT	
RF50S	RF 50S	50 RF CLEAR	50 B8 ANT PHASESHIFT	37
RF50S	RF 50S	50 RF CLEAR	50 B7 ANT	36 40
RF50S	RF 50S	50 RF CLEAR	50 B7 BALUN IN RX	
RF50S	RF 50S	50 RF CLEAR	50 B7 DPLX ANT	36
RF50S	RF 50S	50 RF CLEAR	50 B7 DUPLX RX	32 36
RF50S	RF 50S	50 RF CLEAR	50 B7 TX PAD IN	36
RF50S	RF 50S	50 RF CLEAR	50 B7 TX SAW IN	36
RF50S	RF 50S	50 RF CLEAR	50 B7 TX SAW OUT	36
RF50S	RF 50S	50 RF CLEAR	50 XCVR B7 TX	30 36
RF50S	RF 50S	50 RF CLEAR	50 B13 TX PAD IN	38
RF50S	RF 50S	50 RF CLEAR	50 B17 TX PAD IN	38
RF50S	RF 50S	50 RF CLEAR	50 B13 DPLX ANT	38
RF50S	RF 50S	50 RF CLEAR	50 B17 DPLX ANT	38
RF50S	RF 50S	50 RF CLEAR	50 B13 LPF IN	38
RF50S	RF 50S	50 RF CLEAR	50 B13 ANT	38 40
RF50S	RF 50S	50 RF CLEAR	50 B17 ANT	38 40
RF50S	RF 50S	50 RF CLEAR	50 B13 ANT PHASESHIFT	
RF50S	RF 50S	50 RF CLEAR	50 B17 ANT PHASESHIFT	38
RF50S	RF 50S	50 RF CLEAR	50 XCVR 2G LB TX MATCH	
RF50S	RF 50S	50 RF CLEAR	50 XCVR 2G HB TX MATCH	40
RF50S	RF 50S	50 RF CLEAR	50 2G LB PA IN	40
RF50S	RF 50S	50 RF CLEAR	50 2G HB PA IN	40
RF50S	RF 50S	50 RF CLEAR	50 PRI ANT ASM	40
RF50S	RF 50S	50 RF CLEAR	50 DRX ANT TEST	41 43
RF50S	RF 50S	50 RF CLEAR	50 DRX ANT PHASESHIFT	43
RF50S	RF 50S	50 RF CLEAR	50 DRX ANT FEED	43
RF50S	RF 50S	50 RF CLEAR	50 COUPLER TERM	
RF50S	RF 50S	50 RF CLEAR	50 DIVERSITY SWITCH MATCH	41
RF50S	RF 50S	50 RF CLEAR	50 GPS INA OUT	41 42
RF50S	RF 50S	50 RF CLEAR	50 GPS ANT COAX	42
RF50S	RF 50S	50 RF CLEAR	50 GPS ANT MATCH	
RF50S	RF 50S	50 RF CLEAR	50 GPS ANT TEST	
RF50S	RF 50S	50 RF CLEAR	50 GPS INA IN	42
RF50S	RF 50S	50 RF CLEAR	50 PRI-ANT COUPLER	
RF50S	RF 50S	50 RF CLEAR	50 PRI-ANT PHASE	
RF50S	RF 50S	50 RF CLEAR	50 PRI ANT TEST	
RF50S	RF 50S	50 RF CLEAR	50 PRI ANT TEST IN	
RF50S	RF 50S	50 RF CLEAR	50 PRI ANT COAX	40 43
RF50S	RF 50S	50 RF CLEAR	50 ANT2 TERM	
RF50S	RF 50S	50 RF CLEAR	50 DRX ANT TERM	
		RF 60	2G_FEM_S0	29 40
RF60S		RF 60	2G_FEM_S1	25 29 40
RF60S		RF 60	2G_FEM_S2	29 33 40
RF60S		RF 60	2G_FEM_S3	29 33 40
RF60S		RF 60	2G_FEM_S4	25 29 40
RF60S		RF 60	2G_FEM_S5	29 40
RF60S		RF 60	2G_FEM_S6	29 40
RF60S		RF 60	BB_PDM	29 39
RF60S		RF 60	BB_PDM_FILT	39
RF60S		RF 60	DCDC_ADJ	39
RF60S		RF 60	PA_R1	29 34 35 36 37 38

		NET_TYPE		
	PHYSICAL	SPACING		
FE22		RF 60	WTR_GP_DATA0	29 30
FE23		RF 60	WTR_GP_DATA1	29 30
FE24		RF 60	BB_ERROR_FLAG	25 29
FE25		RF 60	PA_ON_B1_B4	29 34
FE26		RF 60	PA_ON_B2_B3	29 35
FE27		RF 60	PA_ON_B5_B8	29 37
FE28		RF 60	PA_ON_B7_B20	29 36
FE29		RF 60	PA_ON_B13_B17	29 38
FE30		RF 60	PA_BS	29 34 35 36
FE31		RF 60	LAT_SW1_CTL	27 28
FE32		RF 60	PS_HOLD	27 29
FE33		RF 60	WTR_RF_ON	25 29 30
FE34		RF 60	WTR_RX_ON	25 29 30
FE35		RF 60	DCDC_MODE	29 39
FE36		RF 60	DCDC_ENABLE	
FE37		RF 60	DRX_ASM_V1	29 41
FE38		RF 60	DRX_ASM_V2	29 41
FE39		RF 60	DRX_ASM_V3	29 41
FE40		RF 60	DRX_ASM_V4	29 41
FE41		RF 60	19P2M_CLK_EN	27 28
FE42		RF 60	PMIC_RESOUT_L	25 27 28
FE43		RF 60	PMIC_SSBI	25 27 28

		NET_TYPE		
		PHYSICAL	SPACING	
RF_DIFF	RF_DIFF	RF_60	TX_BB_O_P	29 30
RF_DIFF	RF_DIFF	RF_60	TX_BB_O_N	29 30
RF_DIFF	RF_DIFF	RF_60	DRX_BB_O_P	29 30
RF_DIFF	RF_DIFF	RF_60	DRX_BB_O_N	29 30
RF_DIFF	RF_DIFF	RF_60	GPS_BB_O_P	29 30
RF_DIFF	RF_DIFF	RF_60	GPS_BB_O_N	29 30
RF_DIFF	RF_DIFF	RF_60	PRX_BB_O_P	29 30
RF_DIFF	RF_DIFF	RF_60	PRX_BB_O_N	29 30
RF_DIFF	RF_DIFF	RF_60	DRX_BB_I_P	29 30
RF_DIFF	RF_DIFF	RF_60	DRX_BB_I_N	29 30
RF_DIFF	RF_DIFF	RF_60	GPS_BB_I_P	29 30
RF_DIFF	RF_DIFF	RF_60	GPS_BB_I_N	29 30
RF_DIFF	RF_DIFF	RF_60	PRX_BB_I_P	29 30
RF_DIFF	RF_DIFF	RF_60	PRX_BB_I_N	29 30
RF_DIFF	RF_DIFF	RF_60	TX_BB_I_P	29 30
RF_DIFF	RF_DIFF	RF_60	TX_BB_I_N	29 30
RF_DIFF	RF_100D	100_RF	100_XCVR_B13_B17_B20_PRX_P	30 33
RF_DIFF	RF_100D	100_RF	100_XCVR_B13_B17_B20_PRX_N	30 33
RF_DIFF	RF_100D	100_RF	100_XCVR_B8_PRX_P	30 32
RF_DIFF	RF_100D	100_RF	100_XCVR_B8_PRX_N	30 32
RF_DIFF	RF_100D	100_RF	100_XCVR_B5_B18_PRX_P	30 32
RF_DIFF	RF_100D	100_RF	100_XCVR_B5_B18_PRX_N	30 32
RF_DIFF	RF_100D	100_RF	100_XCVR_B2_B25_PRX_P	30 32
RF_DIFF	RF_100D	100_RF	100_XCVR_B2_B25_PRX_N	30 32
RF_DIFF	RF_100D	100_RF	100_XCVR_B3_PRX_P	30 32
RF_DIFF	RF_100D	100_RF	100_XCVR_B3_PRX_N	30 32
RF_DIFF	RF_100D	100_RF	100_XCVR_DCS_PCS_PRX_P	
RF_DIFF	RF_100D	100_RF	100_XCVR_DCS_PCS_PRX_N	
RF_DIFF	RF_100D	100_RF	100_XCVR_B1_B4_PRX_P	30 32
RF_DIFF	RF_100D	100_RF	100_XCVR_B1_B4_PRX_N	30 32
RF_DIFF	RF_100D	100_RF	100_XCVR_B8_B20_DRX_P	30 41
RF_DIFF	RF_100D	100_RF	100_XCVR_B8_B20_DRX_N	30 41
RF_DIFF	RF_100D	100_RF	100_XCVR_B5_B18_B13_B17_DRX_P	30 41
RF_DIFF	RF_100D	100_RF	100_XCVR_B5_B18_B13_B17_DRX_N	30 41
RF_DIFF	RF_100D	100_RF	100_XCVR_B2_B25_B3_DRX_P	30 41
RF_DIFF	RF_100D	100_RF	100_XCVR_B2_B25_B3_DRX_N	30 41
RF_DIFF	RF_100D	100_RF	100_XCVR_B1_B4_DRX_P	30 41
RF_DIFF	RF_100D	100_RF	100_XCVR_B1_B4_DRX_N	30 41
RF_DIFF	RF_100D	100_RF	100_XCVR_GPS_RX_P	30 41
RF_DIFF	RF_100D	100_RF	100_XCVR_GPS_RX_N	30 41
RF_DIFF	RF_100D	100_RF	100_B13_DUPLEX_RX_P	33 38
RF_DIFF	RF_100D	100_RF	100_B13_DUPLEX_RX_N	33 38
RF_DIFF	RF_100D	100_RF	100_B17_DUPLEX_RX_P	33 38
RF_DIFF	RF_100D	100_RF	100_B17_DUPLEX_RX_N	33 38
RF_DIFF	RF_100D	100_RF	100_B20_DUPLEX_RX_P	33 36
RF_DIFF	RF_100D	100_RF	100_B20_DUPLEX_RX_N	33 36
RF_DIFF	RF_100D	100_RF	100_DCS_PCS_RX_FILTER_P	
RF_DIFF	RF_100D	100_RF	100_DCS_PCS_RX_FILTER_N	
RF_DIFF	RF_100D	100_RF	100_B1_B4_DUPLEX_RX_P	32 34
RF_DIFF	RF_100D	100_RF	100_B1_B4_DUPLEX_RX_N	32 34
RF_DIFF	RF_100D	100_RF	100_B8_DUPLEX_RX_P	32 37
RF_DIFF	RF_100D	100_RF	100_B8_DUPLEX_RX_N	32 37
RF_DIFF	RF_100D	100_RF	100_B5_B18_DUPLEX_RX_P	32 37
RF_DIFF	RF_100D	100_RF	100_B5_B18_DUPLEX_RX_N	32 37
RF_DIFF	RF_100D	100_RF	100_B7_PRX_BALUN_OUT_P	32
RF_DIFF	RF_100D	100_RF	100_B7_PRX_BALUN_OUT_N	32
RF_DIFF	RF_100D	100_RF	100_B7_PRX_MATCH_P	32
RF_DIFF	RF_100D	100_RF	100_B7_PRX_MATCH_N	32
RF_DIFF	RF_100D	100_RF	100_XCVR_B7_PRX_P	30 32
RF_DIFF	RF_100D	100_RF	100_XCVR_B7_PRX_N	30 32
		RF_CLK	SLEEP_CLK_32K	25 27 28
		RF_CLK	19P2M_WTR	27 30
		RF_CLK	19P2M_MDM	25 27 28

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
50_RF_SPACING	TOP, BOTTOM	0.178 MM	?	GND	50_RF	*	50_RF_CLEAR_SPACING
50_RF_SPACING	ISL3	0.130 MM	?	GND	50_RF_CLEAR	*	50_RF_CLEAR_SPACING
50_RF_SPACING	*	0.092 MM	?	GND	100_RF	*	100_RF_CLEAR_SPACING
50_RF_CLEAR_SPACING	TOP, BOTTOM	0.178 MM	?	GND	RF_60	*	1.2:1_SPACING
50_RF_CLEAR_SPACING	ISL3	0.130 MM	?	GND	PWR_RF	*	1.2:1_SPACING
50_RF_CLEAR_SPACING	*	0.138 MM	?	PWR_RF	PWR_RF	*	1.2:1_SPACING
100_RF_CLEAR_SPACING	TOP, BOTTOM	0.143 MM	?	RF_CLK	*	*	3:1_SPACING
100_RF_CLEAR_SPACING	*	0.118 MM	?	RF_CLK	GND	*	1.2:1_SPACING

```
NC PMU OUT 32K CLK GPS  — PMU OUT 32K CLK GPS  IN 57
MAKE_BASE=TRUE 64
```

