


PG142-B00
DP + DP + DP + HDMI/DP

TABLE OF CONTENTS





Page	Description
1	Table of Contents
2	Block Diagram
3	PCI Express
4	PCIe GEN4 RC TERMINATIONS
5	MEMORY: GPU_FB_AB
6	MEMORY: FBA[31:0]
7	MEMORY: FBA[63:32]
8	MEMORY: FBB[31:0]
9	MEMORY: FBB[63:32]
10	MEMORY: GPU_FB_CD
11	MEMORY: FBC[31:0]
12	MEMORY: FBC[63:32]
13	MEMORY: FBD[31:0]
14	MEMORY: FBD[63:32]
15	GPU PWR & GND 1
16	GPU PWR & GND 2
17	GPU PWR & GND 3 (XVDD)
18	GPU DECOUPLING FBVDDQ
19	GPU DECOUPLING NVVDD
20	GPU DECOUPLING NVVDD
21	IO: IFPAB FRU ROM
22	IO: IFPF DP
23	IO: IFPE DP
24	IO: IFPD DP
25	IO: IFPC HDMI





Page	Description
26	MISC1: ROM,XTAL,STRAPS
27	MISC2: JTAG,GPIO,ADC,12C,FL,STEERO
28	TURBO_Virtual Monitor
29	TURBO_FRU ROM
30	TURBO_FAN_FreqDiv2
31	Input Power Balancing Switcher
32	PS_RDT3_12V & 3V3_A Switc
33	PS_INPUTS_FILTERING
34	PS_PEX_12V,PEX_3V3 AND A
35	PS_STEERING, UPB, HOT UNP
36	SEQ_5V, 1V8, 3V3_SEQ
37	SEQ_NVVDD, PEX, FBVDDQ EN
38	SEQ_MISC
39	SEQ_VOLTAGE MONITOR
40	FAN & LED
41	PS_OVRM_PWR_SENSE
42	MECH
43	NVVDD_10 controller(MP2888)
44	NVVDD_10 DR-MOS(CSD95481)
45	FBVDDQ_2 controller(UP9529Q
46	FBVDDQ_2 DR-MOS(303151)
47	5V(RT7296/MP1475)
48	PEX_VDD(GS9216TQ-R)
49	1V8(TPS51396/SYV728RAC)
50	PS_Power Flow


Page	Description
51	FAN & LED





































FBVDDQ







UNDER GPU

STRAP1	STRAP2	STRAP3	NAME/TYPE[1]	
L	L	L	00000	RAM2TO3:RAM2TO3:ROM:Y000
L	L	M	00000	RAM2TO3:RAM2TO3:ROM:Y001
L	M	L	00000	RAM2TO3:RAM2TO3:ROM:Y002
M	M	L	00000	RAM2TO3:RAM2TO3:ROM:Y003
END				

H: High: Tied to 1.8V
M: Medium: Tied to 0.9V
L: Low: Tied to 0V

ROM_001	ROM_01	ROM_02,3	NAME/TYPE/PLT/POWER	1:ENABLE/0:DISABLE
M	M	M	00111	PLT:00111:ENABLE
M	M	M	00000	PLT:00000:ENABLE


DEF:001,2


STRAP1	STRAP2	STRAP3	SRAM_A01_A08	DEV01_A01	P001_A01	V001_A01
M	M	M	1	1	1	1
M	M	L	1	1	1	0
M	L	M	1	1	0	1
M	L	L	1	1	0	0
L	M	M	1	0	1	1
L	M	M	1	0	1	0
L	M	L	1	0	0	1
L	L	M	1	0	0	0
M	M	M	0	1	1	1
M	M	L	0	1	1	0
M	L	M	0	1	0	1
M	L	L	0	1	0	0
L	M	M	0	0	1	1
L	M	L	0	0	1	0
L	L	M	0	0	0	1
L	L	L	0	0	0	0


H: High: Tied to 1.8V
M: Medium: Tied to 0.9V
L: Low: Tied to 0V

1:SRAM_A01_A08:ENABLE
0:SRAM_A01_A08:DISABLE
1:DEV01_A01:ENABLE
0:DEV01_A01:DISABLE

1:P001_A01:POWER
0:P001_A01:NOPOWER
1:V001_A01:ENABLE
0:V001_A01:DISABLE









<Variant Name>


Title : Virtual Monitor		
Engineer: Water		
Size A4	Project Name CG142PL	Rev 1.00
Date: Monday, September 14, 2020	Sheet 28 of 31	



<Variant Name>


Title : FRU ROM			
Engineer: Water			
Size	Project Name		Rev
A	CG142PL		1.00








AND GATE LOGIC			
GPI01	GPI029	SWITCH	VOUT
0	0	0	12V
0	1	0	12V
1	0	0	12V
1	1	1	3V3A


Page34: PEX_INPUT & FILTERING, PEX_3V3, 3V3_AUX









Page37: SEQ:NVVDD, PEX, FBVDDQ ENABLE



Variant Name:	
Title : SEQ_NVVDD, PEX, FBVDDQ EN	
Engineer: Water	
Item	Project Name
Custom	CG142PL
Date	Monday, September 14, 2020
Sheet	27 of 31





MODE PIN STATUS	MULTIPLEXER OPERATION
LOW	DEVICE A
TRI-STATE(FLOATING)	STAND-ALONE
HIGH	DEVICE B

ENABLE PIN STATUS	MULTIPLEXER OPERATION
LOW	FULLY FUNCTIONAL
TRI-STATE(FLOATING)	LIMITED FUNCTION
HIGH	STANDBY

The diagram illustrates a power distribution system for a mechanical system, organized into three main functional areas: Power Test Point, IO, and GPU.

Power Test Point: This section shows the power distribution for testing. It includes a main power line (V1000) connected to a power source (P1000) and a power switch (SW1000). The power is then distributed to various test points (T1000, T2000, T3000, T4000, T5000, T6000, T7000, T8000, T9000, T10000) through a series of power lines and switches.



IO (Input/Output): This section shows the power distribution for the IO components. It includes a main power line (V1000) connected to a power source (P1000) and a power switch (SW1000). The power is then distributed to various IO components (I1000, I2000, I3000, I4000, I5000, I6000, I7000, I8000, I9000, I10000) through a series of power lines and switches.



GPU (Graphics Processing Unit): This section shows the power distribution for the GPU components. It includes a main power line (V1000) connected to a power source (P1000) and a power switch (SW1000). The power is then distributed to various GPU components (G1000, G2000, G3000, G4000, G5000, G6000, G7000, G8000, G9000, G10000) through a series of power lines and switches.


Others: This section shows the power distribution for other components. It includes a main power line (V1000) connected to a power source (P1000) and a power switch (SW1000). The power is then distributed to various other components (O1000, O2000, O3000, O4000, O5000, O6000, O7000, O8000, O9000, O10000) through a series of power lines and switches.


Title Block: The title block is located in the bottom right corner of the diagram. It contains the following information:

Title : MECH	
Engineer: Water	
Rev	Project Name
CG142PL	
Rev	Rev
Rev	Rev















Title : FBVDDQ_2 controller(UP9529Q)			
Engineer: Water			
Size	Project Name	Rev	
CG142PL		1.00	
Date: Monday, September 11, 2023			





--Variant Name:

Title : 5V(RT7296/MP1475)		
Engineer: Water		
Size A3	Project Name CG142PL	Rev 1.00



<Variant Name>

Title : 1V8(TPS51396/SYV728RAC)		
Engineer: Water		
Size	Project Name	Rev
B	CG142PL	1.00
Date: Monday, September 14, 2020	Sheet 09 of 51	

