



PCI-EXPRESS EDGE CONNECTOR

**Table 1: Connection for JTAG**

Production (No JTAG)	Install R1, R2 & Don't Install TSW1	
Internal Use Only	Install TSW1 & Don't Install R1 or R2	
	JTAG	TSW1 Switch #1, 2, 3, 4, 5 and 6 closed (ON) #8 AND #7 open
	NO JTAG	TSW1 Switch #1, 2, 3, 4, 5 and 6 open #8 & #7 closed (ON)

TSW1, R1 & R2 are located on the bottom side of the board close to PCIE connector.



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
72007 Advanced Micro Devices
 This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario




Date: Thursday, March 20, 2008


Sheet 1 of 21


008	Rev 12
-----	--------


Title	RH RV620 - PCI-E Edge Connector
-------	---------------------------------

Doc No.	105-B408xx-00C
---------	----------------

















The schematic diagram illustrates the Core Power Delay circuit. It features two 12V input buses, +12V_BUS and +12V_BUS, which are connected through resistors ER1593 (2R2) and ER1594 (0R) to a network of capacitors (EC3, EC1800, EC1800, EC116, EC117, EC301, EC143, EC1688, EC1690, EC1691) and resistors (ER1592, ER1618, ER6, ER8, ER9, ER15, ER14, ER16). The circuit includes two APM2512 TO-252 MOSFETs (EQ28, EQ31) and a 2N7002 MOSFET (EQ106). The circuit is powered by +12V_BUS, +3.3V_BUS, and +1.1V. The output is labeled 'Core Power Delay'.




$$V_{out} = 1.25V * [1 + (ER305/ER304)]$$



PIN BASED STRAPS





Pull-Down Resistors are for BU until built-in pull-downs are verified.



RV620: R71, R72 MUST BE INSTALLED. MR70, MR73, MR74, MR75 _MUST_ BE INSTALLED 0 OHM.

RV610: INSTALL MR58
RV620: INSTALL R58

 Overlap pads to save space and to prevent assembly of both resistors.



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
72007 Advanced Micro Devices

This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario




Date: Thursday, March 20, 2008	Rev 12
Sheet 13 of 21	

Title		Doc No.	
RH RV620 - STRAPS AND CROSSFIRE		105-B408xx-00C	


ROM CONFIG PIN STRAPS

GPIO(9,13:11) - Config[3..0] IF BIOS, ROM_EN=1 (default) (GPIO_22)	if BIOS, ROM_EN = 0, then Config[2:0] defines the primary memory aperture size. (Config 3 = don't care).
tmel - AT725F102A (512 kbit) 0100	x000 128MB
AT725F102A (1 Mbit) 0011	x001 256MB
ST Microelectronics- M25P05A (512 kbit) 0100	x010 64MB
M25P10A (1 Mbit) 0101	x011 32MB
M25P20 (2 Mbit) 0101	x100 512MB
Chinghis (formerly PMC) -	x101 1GB
Pm25LV512 (512 kbit) 0100	x110 2GB
Pm25LV010 (1 Mbit) 0101	x111 4GB

PLEASE CONTACT AMD FOR ALL QUALIFIED ROM DEVICES.



AMD INTERNAL STRAPS - BUO



PSYNC - VGA DISABLE : 1 for disable (set to 0 for normal operation)

GPIO(0) - TX_PWRS_ENB (Transmitter Power Savings Enable)
0: 50% Tx output swing for mobile mode
1: full Tx output swing (Default setting for Desktop)

GPI0(1) - TX_DEEMPH_EN (Transmitter De-emphasis Enable) ATI PCIE FEATURE II





0: Tx de-emphasis disabled for mobile mode

1: Tx de-emphasis enabled (Default setting for Desktop)


GPIO(4) - DEBUG_ACCESS (ATI Internal Use Only - Reserved (Default: 0))
GPIO(5) - ATI Internal Use Only - Reserved (Default: 0)
GPIO(6) - ATI Internal Use Only - Reserved (Default: 0)



Place close to Connector
Pseudo differential RGB signals should be routed from the ASIC to the display connector without switching reference plane or running over split plane
Resistors are footprint options for the inductors. Footprints should be overlapped. (R1024-26)



SYNC and DDC should be routed from the ASIC to the display connector without switching reference plane or running over split plane





**DPB TO OVERLAP
WITH VGA
CONNECTOR**

NOTE VGA CONNECTOR IS PLACED LOW ON
BRACKET TO FIT IN PCI IO WINDOW

DAC_1-CRT







CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
10207 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario



Date: Thursday, March 20, 2008	Rev 12
Sheet 18 of 21	

Title RH RV620 - THERMAL MANAGEMENT	Doc No. 105-B408xx-00C
-------------------------------------	------------------------

DVI/VGA SCREWS

ASSY-SCREW1

SCREW
JACKPOST, HEX, 3/16 AF, 4-40 INT/EXT
ASSY

ASSY-SCREW3

SCREW
JACKPOST, HEX, 3/16 AF, 4-40 INT/EXT
ASSY

ASSY-SCREW4

SCREW
JACKPOST, HEX, 3/16 AF, 4-40 INT/EXT
ASSY

ASSY-SCREW5

SCREW
SCREW, PAN HD, PHILLIPS, 4-40 X 3/16L

ASSY-SCREW2

SCREW
ASSY
JACKPOST, HEX, 3/16 AF, 4-40 INT/EXT

ASSY1

BRACKET
8020046300G

BRACKET, TOP TAB
DVI, VGA, DIN

ASSY2

BRACKET
8020044300G

BRACKET, TOP TAB
DVI, DVI, DIN

SK1



FM1
SW_FB









FM2
SW_FB

FM3
SW_FB

FM4
SW_FB

FM5
SW_FB

FM6
SW_FB



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
©2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Title RH RV620 - MECHANICAL

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario



Date: Thursday, March 20, 2008

Rev 12

Sheet 19 of 21

Doc No. 105-B408xx-00C



RH PCIE RV670 512MB GDDR4 DUAL DL-DVI-I VO FH


105-B408xx-00C

Thursday, March 20, 2008

NOTE: This schematic represents the PCB, it does not represent any specific SKU.
For Stuffing options (component values, DNI , ? please consult the product specific BOM.
Please contact AMD representative to obtain latest BOM closest to the application desired.

Rev 12

[illegible]



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
7200 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario



Date: Thursday, March 20, 2008

Rev 12

Sheet 21 of 21

Doc No. 105-B408xx-00C

Title RH RV620 - BLOCK DIAGRAM