

P1041-B01 GF104

GF104-300, 768MB/1536MB, GDDR5 192b 32M/64Mx32
DVI-I-DL, DVI-I-DL/DP, mHDMI

Table of Contents:

- Page 1: Title
- Page 2: Block Diagram
- Page 3: PCI Express
- Page 4: GPU Partition A/B
- Page 5: FBA Partition 31..0
- Page 6: FBA Partition 63..32
- Page 7: FBB Partition 31..0
- Page 8: FBB Partition 63..32
- Page 9: GPU Partition C/D
- Page 10: FBC Partition 31..0
- Page 11: FBC Partition 63..32
- Page 12: FBD Partition 31..0
- Page 13: FBD Partition 63..32
- Page 14: FB Net Properties(delete)
- Page 15: GPU PWR and GND
- Page 16: GPU Decoupling
- Page 17: Blank
- Page 18: DACA (South)
- Page 19: DACB (Mid)
- Page 20: IFPAB DVI-DL (South)
- Page 21: IFPEF DVI-DL (Mid)
- Page 22: IFPEF DP (Mid)
- Page 23: IFPC mHDMI (North)
- Page 24: Multi-use IO (MIO) Interface
- Page 25: Misc: Fan, Thermal, JTAG, GPIO
- Page 26: Misc: ROM, HDCP, XTAL, Straps
- Page 27: PS: 5V, PEX_VDD
- Page 28: PS: FBVDD/Q
- Page 29: PS: NVVDD Controller
- Page 30: PS: NVVDD Phase 1-2
- Page 31: PS: NVVDD Phase 3-4
- Page 32: PS: Inputs, Shutdown, IFP
- Page 33: Mechanical: Bracket/Thermal Solution
- Page 34: Blank

變更記錄

- P3 , C55 change to 1206 10u
P4~P14 , add 跳頁&‘<>’符號
P14,刪除所有網絡線
P17 , add 6262 IC
P25,刪除原公版U2 & J501. 把I2CC接到6262IC
P27,接PS1_1V05_FB到6262,U4 foot_print 改為十字的
P28,改U8的FB接法，換L6為L04-22A8011-L65
P29 , core部份PWM換UP6213+6284 , OFS電壓開關抬50mV 。
頻率def400KHz , 開關抬到600KHz.
P30-31 , 加driver IC 6284 ; 去掉3顆input 電容 ; 同時增加6個
LED燈 , 增加CP1~CP12 ; 為精簡線路 , 刪除L mos端與
DRVL 0OHm電阻 , 刪除CSP , CSN 0Ω電阻 ; 更換MOS
& 電感 ; power前4相由PEX6_F1提供 , 后2相由PEX6_F2
提供 ; 電容部份保留公版。
P32,去除input 端12V 的LB電感
P33,加防彎條mec100 , 加6個十字光學點 , 加NVVDD , FBVDD
&pex_vdd的測試點, 增加阻抗條

REV	VARIANT	NVPN	ASSEMBLY
B	BASE	600-11041-BASE-000	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
1	SKU0000	600-11041-0000-300	P1041 GF104-300 768MB GDDR5 32Mx32 DVI-I+HDMI Frame Buffer
2	SKU0010	600-11041-0010-300	P1041 GF104-300 1536MB GDDR5 32Mx32 DVI-I+HDMI Frame Buffer
3	QS1	600-11041-0000-QS1	P1041 GF104-300 768MB GDDR5 32Mx32 Frame Buffer DVI-I+HDMI
4	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
5	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
6	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
7	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
8	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
9	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
10	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
11	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
12	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
13	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
14	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
15	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA

NV_PN

600-11041-BASE-000

PCB REV

P1041-B01

BOM REV


A

PAGE

DATE

12-MAY-2010





ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


ASSEMBLY PAGE DETAIL

BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO STORY ASSEMBLY NOTES AND BOM NOT FINAL

Block Diagram

NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	600-11041-BASE-000		
PCB REV	P1041-B01	PAGE	
BOM REV	A	DATE	12-MAY-2010

NET	NV_CRITICAL	NV_IMPEDANCE	DIFFPAIR
1	1	1	1
2	1	1	1
3	1	1	1
4	1	1	1
5	1	1	1
6	1	1	1
7	1	1	1
8	1	1	1
9	1	1	1
10	1	1	1
11	1	1	1
12	1	1	1
13	1	1	1
14	1	1	1
15	1	1	1
16	1	1	1
17	1	1	1
18	1	1	1
19	1	1	1
20	1	1	1
21	1	1	1
22	1	1	1
23	1	1	1
24	1	1	1
25	1	1	1
26	1	1	1
27	1	1	1
28	1	1	1
29	1	1	1
30	1	1	1
31	1	1	1
32	1	1	1
33	1	1	1
34	1	1	1
35	1	1	1
36	1	1	1
37	1	1	1
38	1	1	1
39	1	1	1
40	1	1	1
41	1	1	1
42	1	1	1
43	1	1	1
44	1	1	1
45	1	1	1
46	1	1	1
47	1	1	1
48	1	1	1
49	1	1	1
50	1	1	1
51	1	1	1
52	1	1	1
53	1	1	1
54	1	1	1
55	1	1	1
56	1	1	1
57	1	1	1
58	1	1	1
59	1	1	1
60	1	1	1
61	1	1	1
62	1	1	1
63	1	1	1
64	1	1	1
65	1	1	1
66	1	1	1
67	1	1	1
68	1	1	1
69	1	1	1
70	1	1	1
71	1	1	1
72	1	1	1
73	1	1	1
74	1	1	1
75	1	1	1
76	1	1	1
77	1	1	1
78	1	1	1
79	1	1	1
80	1	1	1
81	1	1	1
82	1	1	1
83	1	1	1
84	1	1	1
85	1	1	1
86	1	1	1
87	1	1	1
88	1	1	1
89	1	1	1
90	1	1	1
91	1	1	1
92	1	1	1
93	1	1	1
94	1	1	1
95	1	1	1
96	1	1	1
97	1	1	1
98	1	1	1
99	1	1	1
100	1	1	1



NET	VOLTAGE	MAX_CURRENT	MIN_WIDTH
12V	12V	5.5A	24MIL
3V3	3.3V	3.0A	20MIL
GND	0V	8.5A	16MIL

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA






NV_PN	600-11041-BASE-000		
PCB REV	P1041-B01	PAGE	
BOM REV	A	DATE	12-MAY-2010


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.



GDDR5 CMD Mapping		
Cmd	0..31	32..63
Cmd0	CAS*	
Cmd1	OE*	
Cmd2	RS*	
Cmd3	REF	
Cmd4	AL_A0	
Cmd5	AL_A10	
Cmd6	AL_A11	
Cmd7	AB*	
Cmd8	AL_A0	
Cmd9	WE*	
Cmd10	AL_A0	
Cmd11	AL_A0	
Cmd12	AL_A0	
Cmd13	AL_A0	
Cmd14	AL_A0	
Cmd15	CS*	
Cmd16		CAS*
Cmd17		OE*
Cmd18		RS*
Cmd19		REF
Cmd20		AL_A0
Cmd21		AL_A10
Cmd22		AL_A11
Cmd23		AB*
Cmd24		AL_A0
Cmd25		WE*
Cmd26		AL_A0
Cmd27		AL_A0
Cmd28		AL_A0
Cmd29		AL_A0
Cmd30		AL_A0
Cmd31		CS*





** Vref switching options:
- external Vref should be POR for Vref0
- potential for update





GDDR5 CMD Mapping			
CMD	0..31	32..63	
CM00	CAS*		
CM01	OE*		
CM02	REF*		
CM03	REF*		
CM04	AL_A0		
CM05	AL_A16		
CM06	AL0_RFU		
CM07	AB*		
CM08	AL_A11		
CM09	AL_A0		
CM10	WE*		
CM11	AL_BA1		
CM12	AL_BA2		
CM13	AL_BA0		
CM14	AL_BA3		
CM15	CS*		
CM16			
CM17	CM0*		
CM18	REF*		
CM19	REF*		
CM20	AL_A0		
CM21	AL_A16		
CM22	AL0_RFU		
CM23	AB*		
CM24	AL_A11		
CM25	AL_A0		
CM26	WE*		
CM27	AL_BA1		
CM28	AL_BA2		
CM29	AL_BA0		
CM30	AL_BA3		
CM31	CS*		

** Vref switching options:
- internal Vref should be POR for Vref0
- potential for update



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA



NV_PN 600-11041-BASE-000

PCB REV P104T-B01

BOM REV A


PAGE

DATE 12-MAY-2010



GDDR5 CMD Mapping		
CMD	0..31	32..63
CM00	CAP	
CM01	CST	
CM02	RS*	
CM03	MAP	
CM04	AL_A0	
CM05	AL_A10	
CM06	AL_A20	
CM07	AB	
CM08	AL_A11	
CM09	AL_A8	
CM10	WE*	
CM11	AL_BA1	
CM12	AL_BA2	
CM13	AL_BA3	
CM14	AL_BA3	
CM15	CS*	
CM16		CAP*
CM17		CST*
CM18		RS*
CM19		MAP
CM20		AL_A0
CM21		AL_A10
CM22		AL_A20
CM23		AB
CM24		AL_A11
CM25		AL_A8
CM26		WE*
CM27		AL_BA1
CM28		AL_BA2
CM29		AL_BA3
CM30		AL_BA3
CM31		CS*








** Vref switching options:
external Vref should be POR for Vref0
potential for update



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY. COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	FBC Partition 31..0

NVIDIA CORPORATION	
2701 SAN TOMAS EXPRESSWAY	
SANTA CLARA, CA 95050, USA	
INV_PN	600-11041-BASE-000
PCB REV	P104T-B01
BOM REV	A
PAGE	12
DATE	12-MAY-2010



ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO _STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	FBC Partition 63.32

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA





NV_PN	600-11041-BASE-000		
PCB REV	P1041-B01	PAGE	
BOM REV	A	DATE	12-MAY-2010

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE STANDARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLETATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.





GDORs CMD Mapping		
CMD		32..63
CMD0	CMD7	
CMD1	CMD8	
CMD2	CMD9	
CMD3	CMD10	
CMD4	A1_A8	
CMD5	A1_A10	
CMD6	A12_RFU	
CMD7	AS*	
CMD8	AL_A11	
CMD9	A2_BA1	
CMD10	A2_BA3	
CMD11	CP*	
CMD12		
CMD13		
CMD14		
CMD15		
CMD16		
CMD17		
CMD18		
CMD19		
CMD20		
CMD21		
CMD22		
CMD23		
CMD24		
CMD25		
CMD26		
CMD27		
CMD28		
CMD29		
CMD30		
CMD31		

Fbd D<0>
Fbd D<1>
Fbd D<2>
Fbd D<3>
Fbd D<4>
Fbd D<5>
Fbd D<6>
Fbd D<7>
Fbd D<8>
Fbd D<9>
Fbd D<10>
Fbd D<11>
Fbd D<12>
Fbd D<13>
Fbd D<14>
Fbd D<15>
Fbd D<16>
Fbd D<17>
Fbd D<18>
Fbd D<19>
Fbd D<20>
Fbd D<21>
Fbd D<22>
Fbd D<23>
Fbd D<24>
Fbd D<25>
Fbd D<26>
Fbd D<27>
Fbd D<28>
Fbd D<29>
Fbd D<30>
Fbd D<31>

Fbd D<0>
Fbd D<1>
Fbd D<2>
Fbd D<3>
Fbd D<4>
Fbd D<5>
Fbd D<6>
Fbd D<7>
Fbd D<8>
Fbd D<9>
Fbd D<10>
Fbd D<11>
Fbd D<12>
Fbd D<13>
Fbd D<14>
Fbd D<15>
Fbd D<16>
Fbd D<17>
Fbd D<18>
Fbd D<19>
Fbd D<20>
Fbd D<21>
Fbd D<22>
Fbd D<23>
Fbd D<24>
Fbd D<25>
Fbd D<26>
Fbd D<27>
Fbd D<28>
Fbd D<29>
Fbd D<30>
Fbd D<31>



** Vref switching options:
- Internal Vref should be POR for VrefD
- potential for update




NVIDIA CORPORATION	
2701 SAN TOMAS EXPRESSWAY	
SANTA CLARA, CA 95050, USA	
INV_PN	600-11041-BASE-000
PCB REV	P104T-B01
BOCM REV	A
PAGE	12
DATE	12-MAY-2010

GDORs CMD Mapping

GDOR	0..31	32..63
CM00	CAS*	
CM01	CAS*	
CM02	RST*	
CM03	RST*	
CM04	AL_A0	
CM05	AL_A10	
CM06	AL_A10P1	
CM07	AB*	
CM08	AL_A11	
CM09	AT_A0	
CM10	WE*	
CM11	AL_BA1	
CM12	AL_BA2	
CM13	AL_BA3	
CM14	AL_BA3	
CM15	CD*	
CM16	CD*	
CM17	CD*	
CM18	RST*	
CM19	RST*	
CM20	AL_A0	
CM21	AL_A10	
CM22	AL_A10P1	
CM23	AB*	
CM24	AL_A11	
CM25	AT_A0	
CM26	WE*	
CM27	AL_BA1	
CM28	AL_BA2	
CM29	AL_BA3	
CM30	AL_BA3	
CM31	CD*	

** Vref switching options:
- internal Vref should be POR for VrefD
- potential for update

Fbd_D<32>
Fbd_D<33>
Fbd_D<34>
Fbd_D<35>
Fbd_D<36>
Fbd_D<37>
Fbd_D<38>
Fbd_D<39>
Fbd_D<40>
Fbd_D<41>
Fbd_D<42>
Fbd_D<43>
Fbd_D<44>
Fbd_D<45>
Fbd_D<46>
Fbd_D<47>
Fbd_D<48>
Fbd_D<49>
Fbd_D<50>
Fbd_D<51>
Fbd_D<52>
Fbd_D<53>
Fbd_D<54>
Fbd_D<55>
Fbd_D<56>
Fbd_D<57>
Fbd_D<58>
Fbd_D<59>
Fbd_D<60>
Fbd_D<61>
Fbd_D<62>
Fbd_D<63>



M2D

M0A_0170_FBD0_140X120

COMMON

NORMAL

FBD_D<48>

FBD_D<49>

FBD_D<50>

FBD_D<51>

FBD_D<52>

FBD_D<53>

FBD_D<54>

FBD_D<55>

FBD_D<56>

FBD_D<57>

FBD_D<58>

FBD_D<59>

FBD_D<60>

FBD_D<61>

FBD_D<62>

FBD_D<63>

FBD_D<64>

FBD_D<65>

FBD_D<66>

FBD_D<67>

FBD_D<68>

FBD_D<69>

FBD_D<70>

FBD_D<71>

FBD_D<72>

FBD_D<73>

FBD_D<74>

FBD_D<75>

FBD_D<76>

FBD_D<77>

FBD_D<78>

FBD_D<79>

FBD_D<80>

FBD_D<81>

FBD_D<82>

FBD_D<83>

FBD_D<84>

FBD_D<85>

FBD_D<86>

FBD_D<87>

FBD_D<88>

FBD_D<89>

FBD_D<90>

FBD_D<91>

FBD_D<92>

FBD_D<93>

FBD_D<94>

FBD_D<95>

FBD_D<96>

FBD_D<97>

FBD_D<98>

FBD_D<99>

FBD_D<100>

FBD_D<101>

FBD_D<102>

FBD_D<103>

FBD_D<104>

FBD_D<105>

FBD_D<106>

FBD_D<107>

FBD_D<108>

FBD_D<109>

FBD_D<110>

FBD_D<111>

FBD_D<112>

FBD_D<113>

FBD_D<114>

FBD_D<115>

FBD_D<116>

FBD_D<117>

FBD_D<118>

FBD_D<119>

FBD_D<120>

FBD_D<121>

FBD_D<122>

FBD_D<123>

FBD_D<124>

FBD_D<125>

FBD_D<126>

FBD_D<127>

FBD_D<128>

FBD_D<129>

FBD_D<130>

FBD_D<131>

FBD_D<132>

FBD_D<133>

FBD_D<134>

FBD_D<135>

FBD_D<136>

FBD_D<137>

FBD_D<138>

FBD_D<139>

FBD_D<140>

FBD_D<141>

FBD_D<142>

FBD_D<143>

FBD_D<144>

FBD_D<145>

FBD_D<146>

FBD_D<147>

FBD_D<148>

FBD_D<149>

FBD_D<150>

FBD_D<151>

FBD_D<152>

FBD_D<153>

FBD_D<154>

FBD_D<155>

FBD_D<156>

FBD_D<157>

FBD_D<158>

FBD_D<159>

FBD_D<160>

FBD_D<161>

FBD_D<162>

FBD_D<163>

FBD_D<164>

FBD_D<165>

FBD_D<166>

FBD_D<167>

FBD_D<168>

FBD_D<169>

FBD_D<170>

FBD_D<171>

FBD_D<172>

FBD_D<173>

FBD_D<174>

FBD_D<175>

FBD_D<176>

FBD_D<177>

FBD_D<178>

FBD_D<179>

FBD_D<180>

FBD_D<181>

FBD_D<182>

FBD_D<183>

FBD_D<184>

FBD_D<185>

FBD_D<186>

FBD_D<187>

FBD_D<188>

FBD_D<189>

FBD_D<190>

FBD_D<191>

FBD_D<192>

FBD_D<193>

FBD_D<194>

FBD_D<195>

FBD_D<196>

FBD_D<197>

FBD_D<198>

FBD_D<199>

FBD_D<200>

FBD_D<201>

FBD_D<202>

FBD_D<203>

FBD_D<204>

FBD_D<205>

FBD_D<206>

FBD_D<207>

FBD_D<208>

FBD_D<209>

FBD_D<210>

FBD_D<211>

FBD_D<212>

FBD_D<213>

FBD_D<214>

FBD_D<215>

FBD_D<216>

FBD_D<217>

FBD_D<218>

FBD_D<219>

FBD_D<220>

FBD_D<221>

FBD_D<222>

FBD_D<223>

FBD_D<224>

FBD_D<225>

FBD_D<226>

FBD_D<227>

FBD_D<228>

FBD_D<229>

FBD_D<230>

FBD_D<231>

FBD_D<232>

FBD_D<233>

FBD_D<234>

FBD_D<235>

FBD_D<236>

FBD_D<237>

FBD_D<238>

FBD_D<239>

FBD_D<240>

FBD_D<241>

FBD_D<242>

FBD_D<243>

FBD_D<244>

FBD_D<245>

FBD_D<246>

FBD_D<247>

FBD_D<248>

FBD_D<249>

FBD_D<250>

FBD_D<251>

FBD_D<252>

FBD_D<253>

FBD_D<254>

FBD_D<255>

FBD_D<256>

FBD_D<257>

FBD_D<258>

FBD_D<259>

FBD_D<260>

FBD_D<261>

FBD_D<262>

FBD_D<263>

FBD_D<264>

FBD_D<265>

FBD_D<266>

FBD_D<267>

FBD_D<268>

FBD_D<269>

FBD_D<270>

FBD_D<271>

FBD_D<272>

FBD_D<273>

FBD_D<274>

FBD_D<275>

FBD_D<276>

FBD_D<277>

FBD_D<278>

FBD_D<279>

FBD_D<280>

FBD_D<281>

FBD_D<282>

FBD_D<283>

FBD_D<284>

FBD_D<285>

FBD_D<286>

FBD_D<287>

FBD_D<288>

FBD_D<289>

FBD_D<290>

FBD_D<291>

FBD_D<292>

FBD_D<293>

FBD_D<294>

FBD_D<295>

FBD_D<296>

FBD_D<297>

FBD_D<298>

FBD_D<299>

FBD_D<300>

FBD_D<301>

FBD_D<302>

FBD_D<303>

FBD_D<304>

FBD_D<305>

FBD_D<306>

FBD_D<307>

FBD_D<308>

FBD_D<309>

FBD_D<310>

FBD_D<311>

FBD_D<312>

FBD_D<313>

FBD_D<314>

FBD_D<315>

MSIS-RMA
吳婷
20100816

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO-STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	FB Net Properties

NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	600-11041-BASE-000		
PCB REV	P1041-B01	PAGE	
BOM REV	A	DATE	12-MAY-2010







NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA


NV_PN 600-11041-BASE-000

PCB REV P1041-B01


BOM REV A

PAGE
DATE 12-MAY-2010ASSEMBLY
PAGE DETAIL
BASE LEVEL GENERIC SCHEMATIC ONLY. COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
GPU Decoupling


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VARIATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.




COMMON DAC_VDD FOR DAC A/B



DACA NET RULES

NET	NV_CRITICAL	NV_IMPEDANCE
18.20	DACA_RED_DVI	1
18.20	DACA_GREEN_DVI	1
18.20	DACA_BLUE_DVI	1
18.20	DACA_HS_DVI	2
18.20	DACA_VS_DVI	2





	NET	NV_CRITICAL	NV_IMPORTANCE
15:21	IN	DACS_RED_OH	1
15:21	IN	DACS_GREEN_OH	1
15:21	IN	DACS_BLUE_OH	1
15:21	IN	DACS_VS_OH	2
15:21	IN	DACS_HS_OH	2


ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	DACB (Mid)


NV_PN	600-11041-BASE-000
-------	--------------------

PCB REV	P1041-B01
---------	-----------

BOM REV	A	DATE	12-MAY-2010
---------	---	------	-------------

A horizontal number line with several tick marks. A vertical line segment is drawn from the second tick mark to the right, labeled 'H'.



NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	600-11041-BASE-000		
PCB REV	P1041-B01	PAGE	
BOM REV	A	DATE	12-MAY-2010

A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	S	T	U	V	W	X	Y	Z
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---




ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VARIATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.





2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA

NV_PN	600-11041-BASE-000		
PCB REV	P1041-B01	PAGE	
BOM REV	A	DATE	12-MAY-2010



* MIOVDDQ now common to 3V3 on the substrate

MIO NET RULES

NET NV_CRITICAL NV_IMPEDANCE DIFFPAIR

NET VOLTAGE MIN_WIDTH

15.24 0.0 0.0 0.0

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO STUFF ASSEMBLY NOTES AND BOM NOT FINAL

PAGE DETAIL Multi-use IO (MIO) Interface

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA




NV_PN 600-11041-BASE-000

PCB REV P104T-B01

BOM REV A

PAGE DATE 12-MAY-2010



Page26: Misc: ROM, HDCP, XTAL, Straps

STRAP0	USER_BIT [3..0]	0000 => 5K PD
STRAP1	3GIO_PADCFG_LUT_ADR	0000 =>5K PD 0000 Desktop
STRAP2	PCI_DEVID [3..0]	0010 For 0x0E22 => 15K PD 0100 For 0x0E24 => 25K PD
ROM_SI	RAMCFG[0]	32Mx32 256 bit Samsung for SKU 0 1st memory 0011 PD 20K 32Mx32 256 bit Hynix for SKU 10 2nd memory 0010 PD 10K
	RAMCFG[1]	
	RAMCFG[2]	32Mx32 192 bit Samsung for SKU 0 1st memory 1011 PD 20K 32Mx32 192 bit Hynix for SKU 0 2nd memory 1010 PD 10K
	RAMCFG[3]	
ROM_SO	VGA_DEVICE	1
	SMB_ALT_ADDR	0
	FB[0]_BAR_SIZE	0
ROM_SCLK	XCLK_417	0
	PEX_PLL_EN_TERM100	1 ENABLED
	SLOT_CLK_CFG	1 ENABLE
	SUB_VENDOR	1 Dedicated BIOS
	PCI_DEVID_EXT	0 0xC


	GND	3V3
5k	0000	1000
10k	0001	1001
15k	0010	1010
20k	0011	1011
25k	0100	1100
30k	0101	1101
35k	0110	1110
45k	0111	1111



CFG[3..0] Config	Width	Vendor
0000	Reserved	
0001	32Mx32 256-bit Qimonda	
0010	32Mx32 256-bit Hynix	
0011	32Mx32 256-bit Samsung	
0100	Reserved	
0101	64Mx32 256-bit Qimonda	
0110	64Mx32 256-bit Hynix	
0111	64Mx32 256-bit Samsung	
1000	Reserved	
1001	32Mx32 192-bit Qimonda	
1010	32Mx32 192-bit Hynix	
1011	32Mx32 192-bit Samsung	
1100	Reserved	
1101	64Mx32 192-bit Qimonda	
1110	64Mx32 192-bit Hynix	
1111	64Mx32 192-bit Samsung	

MISC NET RULES


NET	NV_CRITICAL	NV_IMPEDANCE
-----	-------------	--------------

	MULTI_STRAP_REF1_GND	MULTI_STRAP_REF0_GND
BINARY PRODUCTION	45.2k 1% TO GND	NC
BINARY BRINGUP	NC	NC
MULTI-LEVEL	45.2k 1% TO GND	45.2k 1% TO GND






A	B	C	D	E	F	G	H
---	---	---	---	---	---	---	---

NVIDIA CORPORATION 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA			
NV_PN		600-11041-BASE-000	
PCB REV	P1041-B01	PAGE	
BOM REV	A	DATE	12-MAY-2010










PCB REV	P1041-B01
---------	-----------

BOM REV	A	DATE	12-MAY-2010
---------	---	------	-------------

	H
--	---




STUFF IN PLACE OF
820UF OUTPUT CAPS
FOR AN OEM THERMAL
SOLUTION

NVIDIA CORPORATION 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA			
NV_PN		600-11041-BASE-000	
PCB REV	P1041-B01	PAGE	
BOM REV	A	DATE	12-MAY-2010


1nd: 041-0147-000
2nd: 042-0087-000

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOW OR UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

PEX 3V3 INPUT - 10W




PEX_12V INPUT - 66W




PEX6 INPUT 1 - 2x3 PCIE CON 75W

MUST BE ATTACHED AND POWERED TO START BOARD




PEX6 INPUT 1 - 2x3 PCIE CON 75W

MUST BE ATTACHED AND POWERED TO START BOARD




THERM OVERT SHUTDOWN LATCH



Brackets:


Bracket with DVI_DP_mHDMI : 151-10001-0355-071






Bracket Screw



Cooler/GPU Stiffener



remove mec1



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	600-11041-BASE-000		
PCB REV	P1041-B01	PAGE	
BOB REV	A	DATE	12-MAY-2010

MSIS-RMA
吳婷
20100816

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO-STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	Blank

<