
P561: G98, DDR2 MEMORY 32MX16/16Mx16/64MX16 V116-30 **REV HISTORY** Page 1: P561 Overview Page 2: PCI Express Interface History 10 96/09/27 page 08 add AV_OUT Page 3: Frame Buffer Interface page 13 change Q1, Q2 to TO252 Page 4: Memory 1st Bank 0..31 page 14 add FBVDDQ-LDO block, change U2 footprint 96/09/28 page 07 change J4 footprint Page 5: Memory 1st Bank 32..63 page 12 add J7 (co-lay J6) page 13 add R572 for RT9259A, R570 footprint change to 0805, Page 6: DACA, Slim DB15 Connector change L11, C11, C12, C31 footprint Page 7: DACC,2x6 Header page 14 remove PWM block add D20, D21, C211, C212, C213, C214 Page 8: VIDEO CONNECTORS: MiniDIN 96/10/01 page 14 add R210, R211 Page 9: TMDS Interface page 09 add R75~R88, R63~R69, L15~L21 for DVI (EMI_solution) 96/10/02 page 12 add FAN Control Function Page 10: HDAUDIO, IFPE, HDMI 96/10/03 page 09 and netname (Between common Choke and DVI connector) 96/10/05 page 12 cnage Y501 (4 pin to 2 pin) Page 11: Straps, Mechanical Parts Page 12: XTAL, GPIO, BIOS, FAN, JTAG, HDCP, SPDIF History 20 Page 13: Power Supply I: NVVDD, PLLVDD 96/10/03 page 14 remove FBVDDQ-LDO block, add FBVDDQ-PWM function change L15 footprint as CHK4417C_3R3S01, change C35 footprint Page 14: Power Supply II: F3V3, 5V, DDC5V, FBVDDQ 96/10/05 page 12 cahnge Y501 (4pin to 2 pin) Page 15: Basenet Report 96/10/09 page 11 add FM1~~ FM6 for Fiducial Point add U301~~U306 for EMI Page 16: Cref Part page 13 add C309 for EMI page 14 add C301~~C308, C310~~C312 for EMI 96/10/10 page 13 add L30 96/10/11 page 13 remove L10 96/10/16 Page 10: Add HDMI solution. add J8, Q11,Q12, L31~L38, D11~D14, C110~C123, C131~C138, R201~R208, R211~R219, R331~R338 600-10561-xxxx-100 600-10561-0000-100 600-10561-0001-100 BASE LEVEL GENERIC SCHEMATIC ONLY COMMON A NO. STUFF ASSEMBLY NOTES AND BOM NOT BY P561: G98-300, 64 BIT DDR2 16Mx16 MEMORY, VGA+DVH+Dout P561: G98-300, 64 BIT DDR2 32Mx16 MEMORY, VGA+DVH+Dout P561: G98:300, 64 BIT DDR2:32MX16 MEMORY, VGA+DVI+HDOUT P561: G98:300, 64 BIT DDR2:32MX16 MEMORY, VGA+DVI+HDOUT <UNDEFINED: «UNDEFINED» «UNDEFINED» «UNDEFINED» NVIDIA CORPORATION 2701 SAN TOMAS EXPRESS


600-10561-xxxx-100 D


NV PN


PAGE DETAIL


THE STATE OF THE S
































ROM_SO	XCLX,277	
	STRAP_CAL_PU_GND0(RSIQ)=NDSTUFF	
PRODUCTIONEINARY MODE	STRAP_CAL_PU_GND1 (RS11) = 40K	
	•	
SIGNAL	FUNCTION	
1		
STRAPE	RAMOFGE	
STRAP(I)	RAMCFG[1]	
STRAPS	RAMORED	
ROM SOLK	PGI DEVIDEI	

STRAP SETTINGS FOR HYNIX 32Mx16 DDR2 500MHz (MULTI LEVEL) R511= 40K. R512=40K


3/Q,F	GND	PIN(SIGNAL)	FUNCTION
25K	5K 5K 25K 25K 45K	STRAPIQ STRAPIQ STRAPIQ ROM_SUK ROM_SI ROM_SI	USSIPLA SOLD PROCESSAT AND PROCESSAT AND PROCESSAT AND PROCESSAT AND PROCESSAT AND AND PROCESSAT AND AND PROCESSAT AND

STRAP SETTINGS FOR HYNIX 32Mx16 DDR2 500MHz (BRINGUP BINARY) R511= NO STUFF, R512=NO STUFF

3/Q,F	GND	PIN(SIGNAL)	FUNCTION
	SK SK	STRAPJQ STRAPJQ	SCHO, PADOTIC, LILT, ADRIEL SCHO PADOTIC LILT ADRIEL
	SK SK	STRAPDI ROM SOLK	3GIQ PADCEG LET ADROL 3GIQ PADCEG LET ADROL
SK SK	un.	ROM SO	SUBVENCOR SULVENCOR
SK.		HOMESO	KLK/III

STRAP SETTINGS FOR HYNIX 32Mx16 DDR2 500MHz (PRODUCTION BINARY) R511= 40K, R512= NO STUFF

3/Q,F	GND	PIN(SIGNAL)	FUNCTION
5K		STRAPIO	RANCEQU
SK SK		STRAP[1]	RMCFQ1
SK		STRAPE	RANCEQU
	SK	ROM_SOLK	PCI, DEVICES
	SK	ROM_SI	PO DEVE EXT
5K		ROM SO	NDK 277



MEC7

MEC5


MEC6

MEC4


V/////


MEC_SCREW_HEX_JACK COMMON

MEC3




							IA CORPORATION ITOMAS EXPRESSWAY	
				BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES A	NDBOM NOT FINAL	SANTA CI	ARA, CA 96050, USA	
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE	RENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCU	MENTS OR INFORMATION (TOGETHER AND SEPARATELY, MATERIALS) ARE BEIN		štraps, Mechanical Parts		NV_PN	600-10561-xxxx-100 D	
		RESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIA				ID		PAGE
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIE	S OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR	A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE US	AGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.			NAME		DATE 31-AUG-2007
A	В	С	D	E	F	G	н	





Power Supply II: 5V, DDC5V, F3V3, FBVDDQ



alac Aug 15 1:38:59 2:007 ase nets and syncryms for	5.28 5.2C FBA_CMD<20> 3.3C 3.3F 4.2B 4 .2C 5.28 5.2C	FBA_DOS-ds 3.48 4.10 4.4D FBA_DOS-ds 3.48 5.10 5.4B FBA_DOS-ds 3.48 5.10 5.4B	PEX_RX8* 2.3C 2.4Ac PEX_RX8 2.3C 2.5Ac PEX_RX8* 2.3C 2.5Ac	P81_LD0_DR_FB 13.4C P81_NVVD0_BOOT 13.3D P81_NVVD0_CP 13.4D	SNN_IZCE_SDA 12.2E SNN_IFPC_AUX 10.2C SNN_IFPC_AUX* 10.2C		
661_lib.P561 (@p661_lib.p661(ach_1)) ase Signal Location([Zorw][dir])	FBA_CMD<21> 33C 33G 42B 42C 52B 52C	FBA_DQS<6> 3.48.5.1G.5.4D FBA_DQS<7> 3.48.5.1G.5.4D	PEX_RX8 2.3C 2.5Ac PEX_RX8* 2.3C 2.5Ac	PS1_NVVDD_DR 13.4E PS1_NVVDD_FB 13.4D	SNN_IFPC_L0 10.2C SNN_IFPC_L0* 10.2C		
13.1F	FBA_CMD<22> 3.3C 3.3G 4.2B 4.2C	FBA_DQSN<0> 3.4B 4.1G 4.4B	PEX_RX7 2:3C 2:5Ac PEX_RX7 2:3C 2:5Ac	PS1_NVVDD_LG 13.4D	SNN_IFPC_L1 10.2C SNN_IFPC_L1* 10.2C		
14.1G	FBA_CMD<23> 3.3C 3.4F 4.2B 4 .2C 5.2B 5.2C	FBA_DQSN<7.0> 3.4A⇔ 4.1Q< 4.4A ⇔ 5.1Q< 5.4A<	PEX_RX8 2.4C 2.5Ac	PS1_NVVDD_LG_D 13.4E PS1_NVVDD_PHASE 13.3E	SNN_IFPC_L2 10.2C		
LF 14.1G 14.1G	FBA_CMD<24> 3.3C 3.4F 4.2B 4.2C FBA_CMD<25> 3.3C 3.4G 4.1B 4.1C	FBA_DQSN<1> 3.4B 4.1G 4.4B FBA_DQSN<2> 3.4B 4.1G 4.4D	PEX_RX8* 2.4C 2.5Ac PEX_RX9 2.4C 2.5Ac	PS1_NVVDD_RC 13.4F PS1_NVVDD_RC_FB 13.4D	SNN_IFPC_L2* 10.2C SNN_IFPC_L3 10.2C		
14.1G 13.1F F 13.1F	FBA_CMD<255 3.3C 3.4G 4.1B 4.1C 5.1B 5.1C	FBA_DQSN<2> 3.48.4.1G.4.4D FBA_DQSN<2> 3.48.4.1G.4.4D	PEX_RX0	PS1_NVVDD_RC_FB 13.4D PS1_NVVDD_RC_IN 13.4F	SNN_FPC_LS* 10.2C		
	FBA_CMD<27> 3.3C 3.4G 4.2B 4.2C	FBA_DQSN<4> 3.48 5.1G 5.48	PEX_RX10 2.4C 2.5Ac	PS1_NVVDD_UG 13.3D	SNN_IFPC_RSET 10.2A		
92_R 14.2C : 13.3C	5.28 5.2C FBA_D<0> 3.18 4.3B	FBA_DQSN<5> 3.48 5.1G 5.4B FBA_DQSN<6> 3.48 5.1G 5.4D	PEX_RX10° 2.4C 2.5Ac PEX_RX11 2.4C 2.5Ac	PS1_NVVDD_UGR 13.3E PS1_PVCCS_DRV 13.3D	SNN_IFPE_AUX 10.9C SNN_IFPE_AUX* 10.9C		
BLUE 6.4C	FBA_D<32.0> 4.3A<>	FBA_DQSN<7> 3.4B 5.1G 5.4D	PEX_RX11* 2.4C 2.5A<	P81_VCC5 13.3C	SNN_IFPE_L0 10.3C		
BLUE_F 6.4G> 9.3G< GREEN 6.4C	3.1A ⇔ 4.1G < 5.3A ⇔ FBA D + 63.0 > 3.1A ⇔ 4.1G < 5.3A ⇔	FBA_PLIAVDD 3.5C FBA_VREF_A 5.3C 5.3E	PEX_RX12	PS2_12V_EN 14.4A PS2_FBV0D_BOOT 14.3D	SNN_IFPE_L0* 10.9C SNN_IFPE_L1 10.9C		
GREEN_F 6.3G> 9.3G<	FBA_D<1> 3.18.4.38	FBA_VREF_B 4:3C 4:3E	PEX_RX13 2.5A< 2.5C	PS2_FBVDD_CP 14.4D	SNN_JFPE_L1* 10.9C		
HSYNC 6.9C HSYNC_B 6.2D	FBA_D-2> 3.18.4.38 FBA_D-3> 3.18.4.38	FBVDDQ 14.1G FB_CAL_PD_VDDQ 3.4C	PEX_RX13* 2.5Ac 2.5C PEX_RX14 2.5Ac 2.5C	PS2_FBV0D_FB 14.3D PS2_FBV0D_LG 14.3D	SNN_IFPE_L2 10.9C SNN_IFPE_L2* 10.9C		
_HSYNC_C	FBA_Doto 3.18 4.38	FB_CAL_PU_GND 3.4C	PEX_RX14* 2.5Ax 2.5C	PS2_FBVDD_PHASE 14:3D 14:3E 14:3F	SNN_IFPE_L3 10.3C		
URED 6.4C URED_F 6.3G> 0.3G<	FBA_D-d> 3.18 4.38 FBA_D-d> 3.18 4.38	FB_CAL_TERM_GND 3.4C FB_VREF 3.5B	PEX_RX15	PS2_FBV0D_RC 14.3F PS2_FBV0D_RC_FB 14.4D	SNN_IFPE_LS* 10.9C SNN_IFPE_RSET 10.9A		
RSET 638	FBA_D<7> 3.184.38	GND_SENSE 2.4F	PEX_SMCLK 2.1C	PS2_FBVDD_RC_IN 14.4F	SNN_NC01 10.1G		
_VREF 6.3B _VSYNC 6.3C	FBA_D-d> 3.18 4.48 FBA_D-d> 3.18 4.48	GPU_PLLVDD 12.1G<12.4C GPU_TESTMODE 12.9E	PEX_SMDAT 2.1C PEX_TSTCLK 2.2A<	PS2_FBVDD_UG 14:3D	SNN_NC02 10.1G		
_VSYNC	FBA_D<0> 3.18 4.48 FBA_D<10> 3.18 4.48	GPU_TESTMODE 12:3E HDA_BCLK 10:4C	PEX_TSTCLK 2.2A< PEX_TSTCLK* 2.2A<	PS2_FBV0D_UGR 14.9E PS2_FS_DIS 14.9C	SNN_NC03 10.1G SNN_NC04 10.1G		
LVSYSNC_B 6:3D	FBA_D<11> 3.1B 4.4B	HDA_RST 10.4C	PEX_TSTCLK_OUT 2.5F	PS2_FS_DIS 14.9C PS2_LDO_DR_FB 14.9C	SNN_PEX_WAKE* 2.2C		
_BLUE 8.4D _COUT 8.4F	FBA_Dc12> 3.18.4.4B FBA_Dc13> 3.18.4.4B	HDA_SDI 10.4C HDA_SDO 10.4C	PEX_TSTCLK_OUT* 2.5F PEX_TX0	PS2_NVVDD_EN 14.4A PS2_PVCC3_DRV 14.3D	SNN_PE_PRSNT2_A 2.1B SNN_PE_PRSNT2_B 2.2B		
_CVBS_OUT 8:3F 8:4G	FBA_D<14> 3.18.4.48	HDA_SYNC 10.4C	PEX_TX0* 2.2A< 2.2E	PS2_VC05 14.9C	SNN_PE_PRSNT2_C 2.38		
_GREEN 8.4D _PB_OUT 8.4F	FBA_D<15> 3.28 4.48 FBA_D<16> 3.28 4.3D	I2CA_SCL	PEX_TX1	ROM_CS* 12.3E 12.3F ROM_SCLK 11.1Ac 11.1Ac 12.2F>	SNN_PE_RSVD2 2.2B SNN_PE_RSVD3 2.2B		
_RED 8:3D	FBA_D<17> 3.28 4.30	12CA_SDA 6.2D⇔ 12.1E⇔	PEX_TX2 2:2A<:2:2E	12.2F> 12.2F>	SNN_PE_RSVD4 2.2B		
_RSET 8.3B VREF 8.3B	FBA_D<18> 3.28 4.30 FBA_D<19> 3.28 4.30	I2CA_SDA_C 6.2G> 9.3G< I2CB_SCL 7.1D< 12.1E>	PEX_TX2* 2.2Ac.2.2E PEX_TX3 2.2Ac.2.3E	ROM_SI 11.1A< 11.1A< 12.3F> 12.3F> 12.3F>	SNN_PE_RSVD5 228 SNN_PE_RSVD6 238		
_VREF 8.3B :_BLUE 7.4C 7.4E	FBA D<20> 3.28 4.3D	12CB_SCL 7.1D< 12.1E> 12CB_SCL_C 7.1F	PEX_TX3 2.2A<2.3E PEX_TX3* 2.2A<2.3E	ROM SO 11.1Ac 11.1Ac 12.3F>	SNN PE RSVD7 24R		
BLUE_F 7.4F	FBA_D-21> 3.28 4.30	I2CB_SDA 72De 12.1Ee	PEX_TX3* 2.2Ac 2.3E PEX_TX4 2.2Ac 2.3E	12.3F> 12.3F>	SNN_PE_RSVD8 2.4B		
C_GREEN 7.4C.7.4E C_GREEN_F 7.4F	FBA_D-22> 3.28.4.30 FBA_D-23> 3.28.4.30	12CB_SDA_C 7.2F 12CH_SCL 12.3E> 12.3F<	PEX_TX4* 2.2A<2.3E PEX_TX5 2.2A<2.3E	SNN_3V3AUX 2.1B SNN_ATXD3 9.2E	SNN_RFU_AE9 2:2E SNN_RFU_AG9 2:5F		
CC_HSYNC 7.9C	FBA_D-24> 3.28 4.4D	12CH_SDA 12.3E⇔ 12.3F⇔	PEX_TX5* 2.2A< 2.3E	SNN_ATXD3* 9.2E	SNN_RFU_C15 12:3C		
CC_HSYNC_B 7.2D CC_HSYNC_C 7.2F	FBA_D<25> 3.28 4.4D FBA_D<28> 3.28 4.4D	12CS_SCL 2.1E⇔ 12.2C⇔ 12CS_SDA 2.1E⇔ 12.2C⇔	PEX_TX8 2:2Ac 2:3E PEX_TX8 2:2Ac 2:3E	SNN_A_IDO 6.4H SNN_A_ID2 6.4G	SNN_RFU_D15 12.9C SNN_RFU_F6 12.3E		
CC_RED 7.4C 7.4E	FBA_D-27> 3.28 4.4D	IFPAB_HPD_C 9.9G	PEX_TX7 2:2A<:2:3E	SNN_BTXC 9.3E	SNN_RFU_J5 12:3E		
C_RED_F 7.4F C_RSET 7.98	FBA_D-28> 3.28 4.4D FBA_D-29> 3.28 4.4D	IFPAB_IOVDD 2.1G< 2.3C IFPAB_IOVDD_IN 2.2G< 2.3B	PEX_TX7* 2.2A< 2.3E PEX_TX8 2.3A< 2.4E	SNN_BTXC* 9.3E SNN_BTXD7 9.3E	SNN_RFU_122 3.9C SNN_RFU_122 3.9C		
CC_VREF 7:38	FBA_D<30> 3.28 4.4D	IFPAB_IOVDD_IN_EN 9.4B	PEX_TX8* 2.3A< 2.4E	SNN BTXD7* 9.3E	SNN_TV_NC1 8.4G SNN_TV_NC2 8.4G		
C_VSYNC 7.9C	FBA_D<31> 3.28 4.4D FBA_D<32> 3.28 5.38	IFPAB_PLLVDD 2.1G< 9.2C IFPAB_RSET 9.2C	PEX_TX9 2.3A<2.4E PEX_TX9* 2.3A<2.4E	SNN_BUFRST* 12.3E SNN_DACB_CSYNC 8.3C	SNN_TV_NC2 8.4G SPDIF 12.1G<12.3C		
CC_VSYNC_B 7.3D CC_VSYNC_C 7.3F	FBA_D<33> 3.28 5.38	IFPA_TXC 9.1G< 9.3E 9.3G	PEX_TX10 2.3A< 2.4E	SNN_FBA1_NC_A2 4.3B	SPDIF_IN 12.1G< 12.3A 12.3A		
C_5V 14.1G HPD 9.3E> 12.2E<	FBA_D-34+ 3.28.5.38 FBA_D-35+ 3.28.5.38	FPA_TXC* 9.1G<9.3E9.3G FPA_TXD0 9.1G<9.2E9.2G	PEX_TX10* 2.3A<2.4E PEX_TX11 2.3A<2.4E	SNN_FBA1_NC_E2 4.3B SNN_FBA1_NC_R3 4.2B	SPDIF_IN_C 12.4A SPDIF_IN_G 12.4B		
LHPD_F 9.3F	FBA_D<36> 3.285.38	IFPA_TXD0* 9.1G< 9.2E 9.2G	PEX_TX11* 2.3A< 2.4E	SNN_FBA1_NC_R7 42B	SPDIF_IN_G_C 12.4A		
A_CLK0 3.90>3.90 4.10< 4.2Ac 4.2Cc 4.5Bc	FBA_D<37> 3.28.5.38 FBA_D<38> 3.28.5.38	FPA_TXD1 9.1G<9.2E 9.2G FPA_TXD1* 9.1G<9.2E 9.2G	PEX_TX12	SNN_FBA1_NC_R8 4.2B SNN_FBA2_NC_A2 4.3C	SPDIF_T_GND 12.4B STRAP0 11.1Ac 11.1Ac 12.9C>		
_CLK0" 3.3D 3.4Ds 4.1G<	FBA_D<39> 3.28 5.38	IFPA_TXD2 9.1G< 9.2E 9.2G	PEX_TX13	SNN_FBA2_NC_E2 4.3C	STRAP1 11.1A< 11.1A< 12.3C>		
4.2Ac 4.2Cc 4.5Bc	FBA_D+40> 3.28 5.48	IFPA_TXD2* 9.1G< 9.2E 9.2G	PEX_TX13* 2.3A<2.5E	SNN_FBA2_NC_R3 42C	STRAP2 11.1Ac 11.1Ac 12.3C>		
A_CLK1	FBA_Do41> 3.28.5.48 FBA_Do42> 3.28.5.48	IFPB_TXD4 9.1G< 9.2G 9.3E IFPB_TXD4* 9.1G< 9.2E 9.2G	PEX_TX14 2.3A<2.5E PEX_TX14* 2.3A<2.5E	SNN_FBA2_NC_R7 4.2C SNN_FBA2_NC_R8 4.2C	STRAP_CAL_PU_GND0 12:3C STRAP_CAL_PU_GND1 12:3C		
A_CLK1* 3:3D 3:4D> 5:1G<	FBA_D+43> 3.28 5.48	IFPB_TXD5 9.1G< 9.2G 9.3E	PEX_TX15 2:3A< 2:5E	SNN_FBA3_NC_A2 5.3B	THERMDA 12.1C		
52A-52C-55B- CLK C0 45B	FBA_Do44> 3.2B 5.4B FBA_Do45> 3.3B 5.4B	IFP8_TXD5* 9.1G< 9.2G 9.3E IFP8_TXD6 9.1G< 9.2G 9.3E	PEX_TX15* 2.3A<2.5E PEX_TXX0 2.2C.2.3A<	SNN_FBA3_NC_E2 5.9B SNN_FBA3_NC_R3 5.2B	THERMDC 12.1C XTALIN 12.1G< 12.4C		
A_CLK_C1 5.5B	FBA_D+46> 3.38 5.48	IFPB_TXD6* 9.1G< 9.2G 9.3E	PEX_TXX0* 2.2C 2.3A<	SNN_FBA3_NC_R7 52B	XTALIN_B 12.1Ge		
_CMD-d> 32C 32F 42B 42C _CMD-d27.0> 3.2D> 4.1Ac 4.1Gc	FBA_D<47> 3.38.5.48 FBA_D<48> 3.38.5.3D	JTAG_TCLK 2:1E-o 12:1A-o 12:1A-o	PEX_TXX1 2.2C.2.3Ac PEX_TXX1* 2.2C.2.3Ac	SNN_FBA3_NC_R8 52B SNN_FBA4_NC_A2 53C	XTALIN_T 12:1Gc XTALOUT 12:1Gc 12:4E		
5.1Ac	FBA_D+49> 3.38 5.3D	JTAG_TCLK_PEX 2:1C	PEX_TXX2 2.2C.2.3Ac	SNN_FBA4_NC_E2 5.3C	XTALOUTBUFF 12.4E		
_CMD<1> 32C 32F 4.1B 4.1C	FBA_D-60> 3.38.5.3D	JTAG_TDI 2.1E-o 12.2A-o	PEX_TXX2* 2.2C 2.3A<	SNN_FBA4_NC_R3 52C	XTALOUT_B 12.1Gc		
5.18.5.1C CMD<2> 3.2C.3.2G.4.1B.4.1C	FBA_D-51> 3.38.5.3D FBA_D-52> 3.38.5.3D	12.2Ac> JTAQ_TDIO_PEX 2.1C	PEX_TXX3	SNN_FBA4_NC_R7 5.2C SNN_FBA4_NC_R8 5.2C	XTALOUT_T 12.1G< XTALSSIN 12.4C		
CMD-3> 3.2C 3.2G 4.1B 4.1C	FBA_D-53> 3.38 5.3D	JTAG_TDO 2.1E-> 12.2A->	PEX_TXX4 2.3A<2.3C	SNN_FBA_CMD7 3:3C			
5.18.5.1C CMD-6> 3.2C.3.2F.5.2B 5.2C	FBA_D-d4+ 3.38 5.3D FBA_D-d5+ 3.38 5.3D	JTAG_TDO_PEX 2.1C	PEX_TXX5* 2.3A<2.9C PEX_TXX5 2.3A<2.3C	SNN_FBA_CMD26 3.3C SNN_FBA_CMD28 3.3C			
CMD-6> 32C 32F 52B 52C	FBA_D<56> 3.38.5.4D	JTAG_TMS 2.1E-o 12.1A-o	PEX_TXX5* 2.3A< 2.3C	SNN_GPIO0 12.2E			
2MDeb> 32G 33C 52B 52C 2MDeb> 32G 33C 4.1B 4.1C	FBA_D-67> 3.38.5.4D FBA_D-68> 3.38.5.4D	12.1Aco JTAG TMS PEX 2.1C	PEX_TXX8 2.3A<2.3C PEX_TXX8* 2.3C2.4A<	SNN_GPI02 12.2E SNN_GPI03 12.2E			
5.18.5.1C	FBA_D-59> 3.38 5.4D	JTAG_TRST* 2.1Eco 12.2Aco	PEX_TXX7 2.3C 2.4Ac	SNN_GPIO4 12.2E			
2MD-9> 3.2F 3.3C 4.1B 4.1C	FBA_D-60> 3.38.5.4D	12.2Aco JTAG_TRST_PEX* 2.1C	PEX_TXX7* 2.3C 2.4A<	SNN_GPI05 12.2E			
5.18.5.1C MD<10> 3.3C.3.3F.4.2B 4.2C	FBA_D-61> 3.38.5.4D FBA_D-62> 3.38.5.4D	JTAG_TRST_PEX* 2.1C NV/DD 13.1F	PEX_TXX8	SNN_GPI06 12.2E SNN_GPI07 12.2E			
5.2B 5.2C	FBA_D-63> 3.38 5.4D	NVVDD_SENSE 2.4F	PEX_TXX9 2.4A<2.4C	SNN_GPI08 12.2E			
MD<15 33C 33D 42B 4 2C 52B 52C	FBA_DEBUG 3.1G<3.4C FBA_DOM<0> 3.38.4.38	PEX_PLLDVDD 2.5F PEX_PRSNT 2.1B	PEX_TXX00* 2.4Ac 2.4C PEX_TXX10 2.4Ac 2.4C	SNN_GPI00 12.2E SNN_GPI010 12.2E			
CMD<12> 3.3C 3.3D 4.2B 4.2C	FBA_DQMc7.0> 3.3A> 4.1Gc 4.4Ac	PEX_REFCLK 2.2C 2.5A<	PEX_TXX10* 2.4A< 2.4C	SNN_GPI011 12.2E			
528 52C CMD<13> 32G 3.3C 5.18 5.1C	5.4Ac FBA DOMc1> 3.3B 4.4B	PEX_REFCLIX* 2.2C 2.5Ac PEX_RST* 2.2D> 2.4Dc	PEX_TXX11 2.4Ac 2.4C PEX_TXX11* 2.4Ac 2.4C	SNN_GPI012 12.2E SNN_GPI013 12.2E			
CMD<14> 33C 33G 42B 42C	FBA_DQM<2> 3.38 4.3D	PEX_RST_R 9.4A	PEX_TXX12	SNN_GPI014 12.2E			
5.28 5.2C	FBA_DQM<3> 3.38 4.4D	PEX_RSVD 2.5F	PEX_TXX12* 2.4A< 2.4C	SNN_GPI015 12.2E			
_CMD<15> 3.3C 3.3F 4.1B 4.1C 5.1B 5.1C	FBA_DQM<4> 3.38 5.38 FBA_DQM<5> 3.38 5.4B	PEX_RX0 2.2C.2.4Ac PEX_RX0* 2.2C.2.4Ac	PEX_TXX13 2.4Ac 2.5C PEX_TXX13* 2.4Ac 2.5C	SNN_GPI016 12.2E SNN_GPI017 12.2E			
_CMD<16> 3.3C 3.3F 4.2B 4.2C	FBA_DQM+6> 3.38 5.3D	PEX_RX1 2.2C 2.4A<	PEX_TXX14 2.4A<2.5C	SNN_GPI018 12.2E			
52852C CMD-475 33C33G428 42C	FBA_DQMx7> 3.38 5.4D FBA_DQSx0> 3.48 4.1G 4.4B	PEX_RX1* 2.2C 2.4Ac PEX_RX2 2.2C 2.4Ac	PEX_TXX14* 2.4Ac 2.5C PEX_TXX15 2.4Ac 2.5C	SNN_GPI019 12.2E SNN_I2CC_SCL 12.1E			
CMD<17> 33C 33G 42B 42C 52B 52C	FBA_DQS<7.0> 3.4A<>4.1G<4.4A<>	PEX_RX2* 2.2C 2.4A<	PEX_TXX15* 2.4A< 2.5C	SNN_I2CC_SDA 12.1E			
CMD<18> 3.3C 3.3G 4.2B 4.2C	5.1G< 5.4A<	PEX_RX3 2.9C 2.4A<	PS1_3V3_EN 13.4A	SNN_I2CD_SCL 12.1E			
						NVIDIA CORPORATION	
						2701 SAN TOMAS EXPRESSWAY	
				CHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL		SANTA CLARA, CA 95050, USA	
			PAGE DETAIL <edit do<="" here="" insert="" page="" td="" to=""><td></td><td></td><td>NV_PN 600-10561-xxxx-100 D</td><td></td></edit>			NV_PN 600-10561-xxxx-100 D	
A DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENC (NOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY ST	IE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS ANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSE	OR INFORMATION (TOGETHER AND SEPARATELY, MATERIALS) ARE BEING PROVIDE D, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTH	ED 'AS IS'. THE MATERIALS MAY ERWISE, AND EXPRESSLY DISCLAIMS ALL			ID PAGE	
ARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF	DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PAR	TICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRAD	E PRACTICE, OR INDUSTRY STANDARDS.	_			31-AUG-2007
A	В	C	D	E	F	G H	

