


PCI-EXPRESS EDGE CONNECTOR



Power Sequence Circuit to ensure SMPS_EN is released after +12V_BUS and +3.3V_BUS are both in regulation.
Pull-up may or may not be required on SMPS_EN signal depending on SMPS design.

Node 1 When +12V ramps above min Vbe, SMPS_EN will be helt low

Node 2 When +3.3V gets close to regulation, one of the two conditions of releasing SMPS_EN is active

Target ~ 900mV when +3.3 at min regulation (worse case)
Typical trigger when +3.3V ramps above 2.2V (650mV)

Node 3 When +12V gets close to regulation, one of the two conditions of releasing SMPS_EN is active

Target ~ 1.25V when +12 at min regulation (worse case)
Typical trigger when +12V ramps above 10V (1.1V)



CAP, CERAMIC 100NF 10% 10V X5R EIA(0402)


>>> PERST#_buf [2]

C39 100nF

U5 NC7SZ08P5X_NL

R RST






ATI Technologies Inc.

1 Commerce Valley Drive East
Manthum, Orlain
(905) 882-2600

Tale
MS-V050 RV515 TSOP
Size
Doubler Friday, December 19, 2005
Sheet 2 of 19




ATI Technologies Inc.

1 Commerce Valley Drive East Markham, Ontario Canada, L3T 7X6 (905) 882-2600


MS-V050 RV515 TSOP

Document Number 105-A67700-00A





MS-V050 RV515 TSOP 105-A67700-00A

RV530 MEMORY CHANNELS A and B











CORE REGULATOR +VDDC




VDDC=0.8 * [1 + (ER1686 / ER5)]












CHANNEL A: RANK 0 128/256MB DDR1





CHANNEL B: RANK 0 128/256MB DDR1


















The 7-pin MiniDIN footprint allows one of the two MiniDINs:

- 7-pin Svideo/Composite MiniDIN P/N 6071001500G
- 4-pin Svideo MiniDIN P/N 6070001000G

7 pin N56-07F0021-F02

9 pin N56-09F0031-F02





















ATI Technologies Inc. 1 Commerce Valley Drive East Markham, Ontario Canada, L3T 7X6 (905) 882-2600

