



RTC32K\_CK



01 Index	BB	
02 Block Diagram	H-W	32 CAMERA IF
03 I2C ID Overvi		33 Flash LED
04 Change Notice		34 FingerPrint
05 BB POWER P		35 SENSORS
06_BB_POWER_P		36 SIM/SD IF
07_BB_POWER_I	O	<del>_</del>
08_BB_1		37_Testpoint/Shielding/GND
09_BB_2		38_Sub PCB IF / USB IF
10_BB_3		
11_BB_4		
12_BB_AUXADC_		
13_POWER_MT63		
14_POWER_MT63		
15 POWER MT63		
16_POWER_MT63	- W	
17_POWER_MT63		
18_POWER_MT63		NO PARTY THEORY
19_POWER_MT63	- 201	00
20_POWER_MT63	- A. A.	
21_POWER_MT63	360_Charger	
22_POWER_EXT		
23 Memory UFS	LPDDR4X	
24_POWER_MT63	359_AUDIO	
25_SPK		
26_Receiver		
<b>27_MIC</b>		
28_Earphone		
29_Battery/Sidekey	y	
30_Charger_V600		
31_LCD/CTP IF		

```
RF
39. Customer RFI
                              65.GPS
40.RF Block
                              66.NFC PN553
41.RF Transceiver MT6190 Power
42.RF Transceiver MT6190
43.RF interface
44.APT/ET Module 1
45.APT/ET_Module_2
46.FBRX_SWITCH
47.LTE LB TRX
48.LTE MHB TRX
49.MMBPA_ENDC
50.N41 TRX
51.N77/78/79 TRX
52.RF_LMH_PRX
53.RF LMH DRX
54.N78/79 RX and MIMO
55.Antenna_0_PRX_LB+MIMO_MHB
56.Antenna 1 PRX UHBCB+N41
57.Antenna_2_DRX_UHBCB+N41
58.Antenna_6_MIMO_UHBCB+N41
59.Antenna_7_MIMO_UHBCB+N41
60.Antenna 5 DRX LMHB
61.Sar sensor SX9338IULTRT
62.WCN IC Power GND
63.WCN RF0 ANT3
64.WCN RF1 ANT4
```

#### 02\_Block\_Diagram



Title	002_Block_Diagra	m	REV: V1
DOCUMENT NO.:	98812_1_12M13_2021031	7_2112	Size D
DEPARTMENT:	ВВ	DESIGNER:	liufenglei

# 03\_I2C\_ID\_Overview

I2C	AP, SCP, SSPM	Function	I2C/I3C Spec.	I2C Slave Address (7-bit mode)
I2C-0		30.2	I2C	. 1. The Control of t
		M Sensor	Til.	MMC5603NJL I2C address: 0x0C (Read:0x61 Write:0x60)
100.4	SCP	ALS+PS Sensor	I2C	AK09918C 0x46 I2C address: 0x46 (Read:0x19 Write:0x18)
I2C-1	SCP	Market Miles		W. Alexander
I2C-2	AP	Main CAM **M	I2C	Hi1336: I2C address :0x1A (Read:0x41 Write:0x40) ; OV13B: I2C address :0x6C (Read:0x6D Write:0x6C) ;
120-2			120	IMX258 I2C address: 0x50 (Read:0x21 Write:0x20)
				S5K3L6 I2C address: 0x50 (Read:0x21 Write:0x20)
I2C-3	AP	NFC	I2C	
		SAR		A96T346DFP I2C Address 0x20 (Read:0x41 Write:0x40)
I2C-4	AP	Front Camera	I2C	S5K4H7 I2C Address : (Read:0x5B Write:0x5A) Hi846 I2C Address; (Read:0x41 Write:0x40) GC8054 2C Address; (Read:0x6F Write:0x6F Write
		Macro 2 M CAM		GC2375 I2C Address (Read:0X2F Write:0X2E) OV02A10 I2C Address (Read:0x7B Write:0x7A)
I2C-5	AP	MT6360	I2C	MT6360 PD's I2C address: 0X4E (Read:0x9D Write:0x9C) MT6360 PMIC's I2C address: 0x1A (Read:0x35 Write:0x34) MT6360 PMU's I2C address: 0x34 (Read:0x69 Write:0x68) MT6360 LDO's I2C address:0x64 (Read:0xC9 Write:0xC8)
		Smart PA		AW88264CSR Speaker AMP 12C Address: 0x34(Read:0x69 Write:0x68)
I2C-6	AP	LCM Gate Driver	I2C	SM5109_I2C address:0X3E (Read:0x7D Write:0x7C)
		LCM BACKLINGHT	17.70	AW99703 I2C address:0x36 (Read:0x6D Write:0x6C)
I2C-7	AP		I2C	TBD
I2C-8	AP	Death OM CAM	I2C	OV02B1B I2C address: (Read:0x78 Write:0x79)
120-0	Ai	Depth 2 M CAM	K Short	GC2375B I2C address: (Read:0x2F Write:0x2E)
I2C-9	AP	W. 100 100 100 100 100 100 100 100 100 10	I2C	Water Control of the


Note: I2C Spec. : Standard mode (100 kbps) and Fast mode (400 kbps), Fast mode Plus (1 Mbps) and High-speed mode (3.4 Mbps)




# 10\_BB\_POWER\_PDN | Missing | Missing

VSRAM\_GPU





#### 12\_BB\_POWER\_IO



Title	012_BB_POWER	_10		REV:	V10
DOCUMENT NO.	98812_1_12M13_202103	17_2112		Size	D
DEPARTMENT:	вв	DESIGNE	R: II	ufengle	el
	VING	T/E	C	2	3/
Date: Wed	nesday March 17 2021	Sheet	7	of	57

13\_BB\_1 UFS ) [22] UFS\_REFCK <<---32K B33 UFS\_TX0N [22] UFS\_TX0N <<---D32 UFS\_TX1P [22] UFS\_TX1P ((-[22] UFS\_TX1N <<-E29 UFS\_RX0P [22] UFS RXOP >>-D30 UFS\_RX0N [22] UFS\_RX0N >> SRCLKEN B30 UFS\_RX1N [22] UFS\_RX1N >>-[22] UFS\_RST\_N <<---PMU\_IF PWRAP\_SPI0\_CK AA32 ->> PWRAP SPI0 CK [15] Schematic design notice: PWRAP\_SPI0\_MO Y32 >>> PWRAP\_SPI0\_MO [15] Note 13-1: The load cap. have to be placed as close to REFP ball as possible. Note 13-2: "PWRAP\_SPI0\_CSN" and "AUD\_DAT\_MOS0"I pin features in trapping pin to enable JTAG. AUD\_DAT\_MISO1 AA34\_ AUD\_DAT\_MISO1 [23] AUD\_DAT\_MISO2 Y34 × MTK Revie:AUD DAT MISO2后继应该也不会使用。可以PMIC PWRAP\_SPI0\_CSN AUD\_DAT\_MOSIO AP JTAG IO JTAG AUD\_NLE\_MOSI1 AC32 →>> AUD\_NLE\_MOSI1 [23] H (Default) L (Default) N/A N/A AUD\_CLK\_MOSI AD34 AUD\_DAT\_MOSIO [8,23] (by external PU) SPI0+EINT8 AUD\_DAT\_MOSIO [8,23] →>> PWRAP\_SPI0\_CSN [8,15] AUD\_DAT\_MOSI1 AC34 AUD\_DAT\_MOSI1 [23] L (by external PD) EINT16/EINT17/EINT18/EINT19/EINT20 EINT21/EINT22/I2C7 ->> AUD\_SYNC\_MOSI [23] L H (by external PD) (by external PU) SCP VREQ VAO W TP1310 TP1311 12x15MIL 12x15MIL AUX IN SPMI Note 13-3: "AUD\_NLE\_MOSI1" features in trapping pin to enable JTAG over USB 2.0 port. [28] BAT\_ID >> SPMI\_M\_SDA Y30 [12] FLED\_NTC >> SPMI\_P\_SCL AA30\_ AUD\_NLE\_MOSI1 USB JTAG [12] AUX\_IN3\_NTC >> SPMI\_P\_SDA AA31 USB 2.0 [12] AUX\_IN2\_NTC >> [12] AUX\_IN1\_NTC >> DP/DM output JTAG [12] AUX\_INO\_NTC >>-AP GOOD Note 13-4: "AUD\_SYNC\_MOSI" and "AUD\_NLE\_MOSI0" pin features in trapping pin to booting (eMMC/UFS/SPI NOR). AUD\_SYNC\_MOSI | AUD\_NLE\_MOSI0 REF POWER | TEST MODE | H (by external PU) Corner ball PLLs Test Pin Note: 13-1 (by external PU) H H (by external PU) (by external PU) Note 13-5: "AUD\_DAT\_MOSI1" and "AUD\_DAT\_MOSI2" pin features in trapping pin to enable DDR. Note: SPMI P SCL for DDR 1266Mbps/3733Mbps Co-load, L' = 4266Mbps, H(by external PU)' = 3733Mbps AUD DAT MOSI1 AUD DAT MOSI2 SPMI P SCL DDR Note 13-6: "AUD\_DAT\_MISO1" is trapping pin to select VEMC Voltage. AUD\_DAT\_MISO1 VEMC Voltage (by external PU) H (by external PU) (by external PU) VEMC=2.5V L (Default) H (by external PU) (by external PU) L (Default) R1365 NF\_12K;5%;0201 [8] SPMI\_P\_SCL (<-R1366 12K;5%;0201 R1367 NF\_12K;5%;0201


Title 013\_BB\_1\_ADC/CLK REV: VI0

DCCUMENT NO: 98812\_1\_12M13\_20210317\_2112 Size D


DEPARTMENT: BB DESIGNER: Indrendel


Date: Wednesday, March 17, 2021 Sheet 8 of 57

#### 14\_BB\_2




Title	014_BB_2_MIPI		ŀ	EV: V	10
DOCUMENT NO.:	98812_1_12M13_2021031	7_2112		Size I	D
DEPARTMENT:	вв	DESIGNE	R: Ilu	rfenglei	
	ING	1/-	C	2	/
Date: Wedne	eday, March 17, 2021	Sheet	9	of	57












Schematic design notice of "16\_BB\_4\_Interface" page:

Note 16-1: R4001 please select 60.4 ohm (1%) resistor

Title	016_BB_4_EMI		REV: V10
DOCUMENT NO.:	98812_1_12M13_2021031	7_2112	Size D
DEPARTMENT:	ВВ	DESIGNER:	liufenglei
	VING:	117	

# 17\_BB\_AUXADC\_Thermal




 Title
 017\_BB\_AUXADC\_Thermal
 REV: V10

 DOCUMENT NO.:
 98812\_1\_12M13\_20210317\_2112
 Size D

 DEPARTIMENT:
 BB
 DESIGNER:
 lufenglel


#### 20\_POWER\_MT6365-Buck



				1
Circuit Type	BUCK Name (Application name)	Output Voltage Range(V)	<b>BOOT Defalut</b>	lout max(mA)
	VPROC1 (DVDD_GPU)	0.40~1.19 (6.25mV/step)	ON(0.75)	4800
	VPROC2 (DVDD_PROC_L)	0.40~1.19 (6.25mV/step)	ON(0.75)	4800
	VGP11+12 (DVDD_PROC_B	0.40~1.19 ) (6.25mV/step)	ON(0.75)	4800*2
	VCORE (DVDD_CORE)	0.40~1.3 (6.25mV/step)	ON(0.75)	4800
Buck	VMODEM (VRF09_PMU)	0.50~1.10 (6.25mV/step)	OFF	4800
	VPU (VDIGRF_PMU)	0.40~1.19 (12.5.mV/step)	ON(0.7)	2400
	VS1 (VS1_PMU)	1.86~2.20 (12.5.mV/step)	ON(2.0)	2200
	VS2 (VS2_PMU)	1.20~1.50 (12.5.mV/step)	ON(1.35)	2500
AV A	VPA (VPA_PMU)	0.50~3.40 (50mV/step)	OFF	1000


Title 020_POWER_M	Γ6365_Bu	ck R	V: V	10
DOCUMENT NO.: 98812_1_12M13_20210	317_2112	Si	ze C	)
DEPARTMENT: BB	DESIGNER	: liuf	englei	
MINING	TE	6	Z	
Date: Wednesday, March 17, 2021	Sheet	13	of	57

### 21\_POWER\_MT6365-LDO




LDO Name	Output Voltage(V)	BOOT Defalut	lout max(mA)	Expected use
VEF28	2.80	OFF(2.8)	200	RFFE
VUSB	3.07	ON(3.07)	200	USB
VAUX18	1.84	ON(1.84)	50	AUXADC
VXO22	2.24	ON(2.24)	25	рсхо
VRFCK	1.4@boot 1.6@work	ON(1.4)	10	DCXO
VBIF28	2.80	OFF(2.8)	50	Battery Interface
VRTC	2.80	ON(2.8)	2	RTC
DVDD18_DIG	1.80	ON(1.8)	10	PMIC Digital
VSIM1	1.7/1.8/1.86/2.76/3.0/3	OFF(1.86)	200	SIM
VSIM2	1.7/1.8/1.86/2.76/3.0/3	1 OFF(1.86)	200	SIM
VCN33_1	3.3/3.4/3.5/3.6	OFF(3.3)	800	Connectivity
VCN33_2	3.3/3.4/3.5/3.6	OFF(3.3)	800	Connectivity
VEMC	2.55/2.9/3.0/3.3	ON(3.0)	800	eMMC/UFS
VIO28	2.8/2.9/3.0/3.1/3.2/3.3	OFF(2.8)	200	IO&Sensor
VIBR	2.7/2.8/3/3.3	OFF(2.8)	200	Vibrator
VEFUSE	1.80	OFF(1.8)	300	EFUSE
VAUD18	1.80	ON(1.8)	300	Audio
VCAMIO	1.80	OFF(1.8)	300	Camera IO
VM18	1.80	ON(1.8)	300	DRAM
VRF18	1.80	OFF(1.8)	450	RF
VIO18	1.80	ON(1.8)	600	IO&Sensor
VCN18	1.80	OFF(1.8)	1200	Connectivity
VUFS	1.86	ON(1.86)	1200	eMMC/UFS
VBBCK	1.24	ON(1.24)	10	DCXO
VA09	0.85	ON(0.85)	300	DIGRF SRAM (VRF0P85 MEM PML
VA12	1.2	ON(1.2)	300	AP Analog Module
VCN13	1.3	OFF(1.3)	350	Connectivity
VSRAM_PROC1	0.60~1.2 (6.25mV/step)	ON(0.85)	600	CPUB SRAM
VSRAM_PROC2	0.60-4.2	ON(0.85)	600	CPUL SRAM
/SRAM_OTHER	0.60~1.2	ON(0.75)	600	OTHERS SRAM
VSRAM_MD	(6.25mV/step) 0.60~1.2 (6.25mV/step)	ON(0.85)	600	GPU SRAM
VRF12	1.2	ON(1.2)	800	AP Analog Module


Title	021_POWER_MT	6365_LD0	) RE	v: v	10
DOCUMENT NO.:	98812_1_12M13_202103	17_2112	St	ze C	)
DEPARTMENT:	ВВ	DESIGNER	liufe	englei	
	ING	TE	9	2	
Date: Wedne	erlay March 17 2021	Sheet	14	ď	57




# 23\_POWER\_MT6365\_Clock



Route XTAL1/ XTAL2/ AVDD18\_AUXADC/ AUXADC\_VIN/ AVSS18\_AUXADC with 3mils width traces and well GND shielding.













# 26\_POWER\_MT6360\_BUCK\_LDO



Circuit Type	Name	Output Voltage Range(V)	BOOT Defalut	lout max(mA)	Expected use
	BUCK1	0.3~1.3 (5mV/step)	ON(1.125)	3000	VDRAM1
Buck	BUCK2	0.3~1.3 (5mV/step)	ON(0.75)	3000	VSRAM_CORE+ADSI
	LDO1	1.8/2/2.1/2.5/2.7/ 2.8/2.9/3/3.1/3.3	OFF(1.8)	150	Fingerprint
	LDO2	1.8/2/2.1/2.5/2.7/ 2.8/2.9/3/3.1/3.3	OFF(1.8)	200	CAM AVDD
	LDO3	1.8/2.9/3/3.3	OFF(3.0)	200	SD Card
LDO	LDO5	2.9/3/3.3	OFF(3.0)	800	SD Card
	LDO6	0.75	ON(0.75)	300	EMI_VMDDR
	LDO7	0.6	ON(0.6)	600	EMI_VDDQ

Title	026_POWER_MT6	360_LDO_	BUCK
DOCUMENT NO.:	98812_1_12M13_2021031	7_2112	Size D
DEPARTMENT:	ВВ	DESIGNER:	liufenglei
	ING	11=0	
Date: Wednes	day, March 17, 2021	Sheet 19	of 57

# 27\_POWER\_MT6360\_General



Note 27-1: UVLO\_SEL pin is define difference UVLO power configuration. The power configuration is used to Ruvlosel (R2706) to select


Note 27-2: HW\_TRAPPING is define difference power configuration. The power configuration is used to Rhw\_trapping (R2709&R2704) to select.

REG_PMU0x04[7:5]:	RL	VLO_SEL Range(Ω)	
HW_SYSUV_SEL[2:0]	Min	Тур	Max
000 (2.8V)	Short to	VDDA	
001 (2.9V)	936K	1.8M	
010 (3.0V)	234K	430K	663K
011 (3.1V)	58K	100K	165K
100 (3.2V)	14K	28K	41K
101~111 (3.3V)		7.5K	10K

REG_PMU0x99[2:0]: HW_TRAPPING[2:0]	Rhw_tr	rapping Rai	nge(Ω)	BUCK1	BUCK2	LDO6	LDO7
HW_TRAPPING[2:0]	Min	Тур	Max	Booki	Books	2500	2501
000	Sh	ort to VI	DDA	0.725V	1.125V	0.75V	0.6V
001	936K	1.8M		0.725V	1.125V	x	1.8V
010 (Default)	234K	430K	663K	1.125V	0.725V	0.75V	0.6V
011	58K	100K	165K	1.125V	0.725V	X	1.8V
100	14K	28K	41K	0.725V	1.225V	X	X
101	3.8K	7.5K	10K	1.225V	0.725V	X	x
110	0.96K	1.6K	2.4K	0.725V	1.125V	X	X
111		422	603	0.725V	0.725V	X	X


Title	027_POWER_MT6	360_Ger	er <del>til</del>	<b>y</b> : V1	0
DOCUMENT NO.:	98812_1_12M13_2021031	7_2112	Siz	e D	
DEPARTMENT:	ВВ	DESIGNER: liufenglei			
	ING	1/=	9	Z	
Date: Wedne	eday March 17 2021	Sheet	20	of	57

# 28\_POWER\_MT6360\_Charger



Title	028_POWER_MT6	360_Cha	ger:	V10
DOCUMENT NO.:	98812_1_12M13_2021031	7_2112	Size	D
DEPARTMENT:	BB	DESIGNER:	liufeng	lei
	ING	117		6
Date: Wedner	aday, March 17, 2021	Sheet 2	21 of	

#### 44\_Memory\_UFS\_LPDDR4X



Schematic design notice of "44\_Memory\_UFS\_LPDDR4X" page.

Note 44-1: Please refer to power supply related page select LDO7\_VOUT / BUCK1\_LX output voltage properly for LPDDR4X


Note 44-2: DRAM ZQx resistor = 240ohm (1%) that must be connected to VDDQ,

Note 44-3: Please refer to uMCP vendor's datasheet or MTK common design notice to get the recommendation bypass cap. value for VCC/VCCQ/VDDI power domains of UFS.


Note 44-4: VDD2 VDDQ decoupling cap: closed to DRAM ball. For other cap for PMIC [>10uF, at PMIC page]: please also refer to MMD and layout guide for placement.


Title	044_Memory_UFS	_LPDD	R4K	EV: V	110
DOCUMENT NO.:	98812_1_12M13_2021031	7_2112	s	ize I	D
DEPARTMENT:	ВВ	DESIGNE	R: liu	fenglei	ı
	ING	7/5	C	2	-/
Date: Wedne	seday March 17 2021	Sheet	22	ď	57


## 61\_POWER\_MT6365\_AUDIO



Title	061_PERI_6365_A	UDIO_PM	II ČÝIF	:V10
DOCUMENT NO.:	98812_1_12M13_2021031	7_2112	Size	D
DEPARTMENT:	BB	DESIGNER:	liufengl	ei
	ING	11=	9	9
Date: Wednes	day, March 17, 2021	Sheet 2	3 of	









# 069\_Earphone L6905,L6906,L6910 上磁珠803340000181 debug Note: 69-1 FOR NA TMOS **Earphone DL** TO CODEC 23 AU\_REFN Schematic design notice of "62\_PERI\_AUDIO\_IO" page. Note 69-1: Part # of BEAD6202, BEAD6203, BEAD6204 and BEAD6205 needs changed to "BLM18BD102SN1" for high THD performance (-90dB) but this BOM change will results in FM RSSI 10dB degraded . Note 69-2: Reserved Cap C6910 for CS/RS test, please double check multi-key function when used Note 4-3:

Note 4-5: Please select R6231 with 0402 size


#### **Earphone Microphone**










# 072\_LCD/CTP IF Main LCM VIO189 LCD\_VIO18\_PMU Main LCM [9,29] LCM\_RST [29] LCM\_AVEE [9] DSI\_TE <<---[10] LCD\_ID1 《— Customer P/N\_change! 50v 耐压需求 LCD-BACKLIGHT **LCM Gate Drive** SM5109/OCP2130 LCM Gate Driver I2C address: 0X3E (Write:0x7C, Read:0x7D) [13,14,15,17,19,21,24,25,29,30,31,57] VSYS Rating : 50V **Reserve for ESD** 072\_LCD/CTP IF













Note 82-6: DO NOT share Sensor hub i2C to other non-SCP device


Note 82-7: Interrupt pin of MEMS sensor must be assign to ball EINT[12:0]







































































Title 82_NFC		REV: V1	0
DOCUMENT NO.: Design Name		Size D	
DEPARTMENT: WINGTECH-SH	DESIGNER:	liufenglei	
MING	1/=0	2/	
Date: Wednesday, March 17, 2021	Sheet 57	of of	57