
PP1V24_S0
R0830
1K
GPIO_PSIM_ESIM_L
OMIT_TABLE
5%
1/32W
R0823
GPIO_BOARD_REV3
R0822
GPIO_BOARD_REV2
R0821
GPIO_BOARD_REV1
R0820
GPIO_BOARD_REV0
OUT
NC_GPIO_BOARD_ID4
NC_GPIO_BOARD_ID3
R0813
GPIO_BOARD_ID2
R0812
GPIO_BOARD_ID1
GPIO_BOARD_ID0
On probe point
R0803
1M
IO_AP_BOOT_CONFIG3
R0802
SPI0_AP_FROM_NAND_MISO_BOOT_CONFIG2
R0801
SPI0_AP_TO_NAND_MOSI_BOOT_CONFIG1
R0800
SPI0_AP_TO_NAND_SCLK_BOOT_CONFIG0

Title
鑫智造图纸

Size	Number	Revision
A4		

Date: 2024/8/14
Sheet of
File: E:\CYX\原理图\项目6 15 美\0.SchDoc
Drawn By:


PP_VDD_MAIN
C0907 C0908 C0900 C0901 C0902 C0903 C0904 C0905 C0906
220PF
5%
25V
DOTARA UF
R0900 R0901 R0902 R0903 R0904 R0905 R0906 R0907 R0908
R0911 R0912 R0913
0
0%
1/32W
NADD MICRO UF
R0920_MIC R0921_MIC R0922_MIC R0960_MIC R0924_MIC R0925_MIC R0926_MIC R0927_MIC R0928_MIC R0929_MIC
R0930_MIC R0931_MIC R0932_MIC R0933_MIC R0934_MIC R0935_MIC R0936_MIC R0937_MIC R0938_MIC R0939_MIC
R0940_MIC R0941_MIC R0942_MIC R0943_MIC R0944_MIC R0945_MIC
R0951_MIC R0952_MIC R0953_MIC R0954_MIC R0955_MIC R0956_MIC R0957_MIC R0958_MIC R0959_MIC
R0968_MIC R0970_MIC R0971_MIC R0972_MIC R0973_MIC
NADD MINI UF
R0920_MIN R0921_MIN R0922_MIN R0923_MIN R0924_MIN R0925_MIN R0926_MIN R0928_MIN R0929_MIN R0940_MIN
R0930_MIN R0931_MIN R0932_MIN R0933_MIN R0934_MIN R0935_MIN R0936_MIN R0937_MIN R0938_MIN R0939_MIN R0941_MIN
R0931 R0932 R0933 R0934 R0936 R0937 R0938 R0939 R0941 R0948 R0949 R0923
R0957 R0958 R0952 R0953 R0954 R0956 R0942 R0943 R0944 R0945 R0946 R0947
R0960 R0961 R0962 R0963 R0968
R0964 R0965 R0966 R0967 R0969
FIDUCIALS
FD0900 FD0901 FD0902 FD0903 FD0904 FD0905
FD0906 FD0907 FD0908 FD0909 FD0910 FD0911
FID
SHIELDS & CLIP
SM
CLIP_AP_NORTHWEST
SH_AP_MID_E
SH_AP_LOWER_EP
SH_AP_NCAPS_E
SH_AP_UPPER_E
STANDOFFS
SB0901
STDOFF-2.56OD1.4ID-H1.158-SM
SB0902
STDOFF-2.56OD1.4ID-H1.048-SM

Title
鑫智造图纸

Size
A4

Number

Revision

Date: 2024/8/14

Sheet of

File: E:\CYX\原理图\项目6 15 美\01.SchDoc

Drawn By:


1
2
3
4
A
B
C
D
D
U1000
SOC : Misc
COLL-6G
CSP
SYM 1 OF 22
IN
GPIO_BOARD_ID0
AF63
IN
GPIO_BOARD_ID1
AD65
IN
GPIO_BOARD_ID2
AE66
IN
NC_GPIO_BOARD_ID3
AE64
IN
NC_GPIO_BOARD_ID4
AD64
BOARD_ID0
BOARD_ID1
BOARD_ID2
BOARD_ID3
BOARD_ID4
BOARD ID
IO_AP_BOOT_CONFIG3
AE63
UNTRUSTED_BOOTCONFIG
IN
IO_SOC_FROM_PMU_ACE_FORCE_DFU
D43
OUT
IO_SOC_DFU_STATUS
BJ64
FDRCE_DFU
DFU_STATUS
DFU
R1000
27K
PP1V24_S0
5%
1/32W
SOC_UID_MODE_L
M66
UID_MODE_L
UID
MSG_AP_TO_GENLOCK_0
D32
MSG_AP_TO_GENLOCK_1
C32
MSG_AP_TO_GENLOCK_2
B32
FPWM0
FPWM1
FPWM2
FPWM
NC_DEV_PAD_MTR_TD_B
CV63
NC_DEV_PAD_MTR_TD_BS
CT63
NC_DEV_PAD_MTR_TD_E
CY66
NC_DEV_PAD_MTR_TD_ES
DA63
NC_DEV_PAD_MTR_TD_ESD
DA52
MTR_TD_B
MTR_TD_BS
MTR_TD_E
MTR_TD_ES
MTR_TD_ESD
MTR
THROTTLE_TRIGGER0_L
THROTTLE_TRIGGER1_L
THROTTLE_TRIGGER2_L
THROTTLE_TRIGGER3_L
THROTTLE_TRIGGER4_L
THROTTLERS
SOCHDT1
SWD_TCK_OUT2
SWD_TMS3
SWD_TMS4
SWD_TMS5
MISC
TST_CLKOUT
ANALOGMUX_OUT_POS
ANALOGMUX_OUT_NEG
CFSB
CFSB_XTAL
HOLD_RESET
TESTMODE
DDR0_RREF
DDR0_ZQ
DDR1_RREF
DDR2_RREF
DDR3_RREF
DDRM
LPS_IN_RESET_L
XTAL
XI0
XO0
BJ63
IO_AP_FROM_BPIC_WARN1_L
IN
BH64
IO_AP_FROM_PMU_UVWARN1_L
IN
BH65
IO_AP_PROM_PMU_UVWARN0_L
IN
BF64
IO_AP_FROM_PMU_FRE_SHDN_L
IN
BF63
IO_AOP_FROM_BPIC_WARN2_L
IN
THROTTLE_TRIGGER[0:4]:
These need an internal pull-up enabled on SoC
AU64
IO_SOC_TO_PMU_SOCHOT_RESET_L
OUT
BP63
SWD_AP_TO_NANY_SWCLK
OUT
BM64
SWD_AP_BI_NAND_SWDIO
BI
BM65
SWD_AP_BI_UNB_SWDIO
BI
BP64
SWD_AP_BI_BB_SWDIO
BI
Clocked by SWD_TCK_OUT2
BK65
CLK_AP_TO_PMU_TST_CLKOUT
OUT
H65
AMUX_SOC_TO_PMU_AMUX_OUT_POS
OUT
DD7
AMUX_SOC_TO_PMU_AMUX_OUT_NEG
OUT
CV4
IO_PMU_TO_NANY_ACTIVE_READY
IN
DC8
IO_ACN_TO_AP_XTAL_CFSB
IN
E40
GND
D38
GND
PP0V5_VDDOL_S1
R1010
49.9
1%
1/32W
R1011
240
1%
1/32W
R1012
49.9
1%
1/32W
R1013
49.9
1%
1/32W
R1014
49.9
1%
1/32W
CM4
ANALOG_DDR0_RREF
CH2
ANALOG_DDR0_ZQ0
CN63
ANALOG_DDR1_RREF
E10
ANALOG_DDR2_RREF
E63
ANALOG_DDR3_RREF
CN2
IO_PMU_TO_SYSTEM_RESET_L
IN
DE10
CLK_AP_XTAL_24N_IN
DE8
CLK_AP_XTAL_A4N_OUT
R1021
499
1%
1/32W
CLK_AP_XTAL_24M_OUT_R
Y1000
24MHZ-30PPM-9.5PF-60OHM
C1020
12PF
5%
16V
C1021
12PF
5%
16V
SOG_STAL_AOP
XW1000
SHORT-20L-0.05MM-SM
OMIT
NO_XNET_CONNECTION
ROOM=SOC_XTAL
CLK_AP_TO_NAND_24M
OUT
R1001
33.2
1%
1/32W
U1000
SOC: NAND + ATC
COIL-6G
CSP
SYM 2 OF 22
NAND - IOS
USB-C PORT0
CLK_AP_TO_NAND_24M_R
BD64
OUT
IO_AOP_TO_NAND_RESET_L
BD65
OUT
IO_AP_TO_NAND_BOOT_FROM_HOST_FW
BD63
NAND_SYS_CLK
SSD_RESET_L
SSD_BFH
ATCPHY0_TXD_P
ATCPHY0_TXD_N
ATCPHY0_RXD_P
ATCPHY0_RXD_N
ATCPHY1_TXD_P
ATCPHY1_TXD_N
ATCPHY1_RXD_P
ATCPHY1_RXD_N
ATC0_USB_ED_P
ATC0_USB_ED_N
ATCPHY0_AUX_P
ATCPHY0_AUX_N
ATCPHY0_RCAL_POS
ATCPHY0_RCAL_NEG
ATO0_USB_RESREF
B23
85_E85_TX1_CONN_P
A23
85_E85_TX1_CONN_N
B23
85_E85_RX1_CONN_P
A23
85_E85_RX1_CONN_N
C21
85_E85_TX2_CONN_P
D21
85_E85_TX2_CONN_N
B19
85_E85_RX2_CONN_P
A19
85_E85_RX2_CONN_N
A10
90_ATC0_USB_PARROT_BI_AP_P
BI
B10
90_ATC0_USB_PARROT_BI_AP_N
BI
B16
AP_AUX_P
A16
AP_AUX_N
C1000
10PF
5%
16V
R1003
200
1%
1/32W
C17
ANALOG_SOC_ATCPHY0_RCAL_POS
D17
ANALOG_SOC_ATCPHY0_RCAL_NEG
R1002
200
1%
1/32W
B12
ANALOG_SOC_ATC0_USB_RESREF

Title

Size
A4

Number

Revision

Date: 2024/8/14

Sheet of

File: E:\CYX\原理图\项目6 15 美\1.SchDoc

Drawn By:

SOC: PCIe


PP1V24_S0
R1102
27K
5%
1/32W
U1000
COLL-6G
CSP
SYM 3 OF 22
PCIE_GP0_AP_BI_XLAN_CLKREQ_L
AB64
GP_PCIE_CLKREQ0_L
90_PCIE_GP0_AP_FROM_WLAN_C_RX_P
DE21
90_PCIE_GP0_AP_FROM_WLAN_C_RX_N
DE19
GP_PCIE_RX0_P
GP_PCIE_RX0_N
90_PCIE_GP0_AP_TO_WLAN_C_TX_P
DO17
90_PCIE_GP0_AP_TO_WLAN_C_TX_N
DC17
GP_PCIE_TX0_P
GP_PCIE_TX0_N
PCIE_GP0_AP_TO_WLAN_PERST_L
P63
GP_PCIE_PERST0_L
LINK0
ST_PCIE_CLKREQ0_L
BB65
PP1V24_S0
R1100
27K
5%
1/32W
PCIE_STO_AP_BI_NAND_CLKREQ_L
OUT
ST_PCIE_RX0_P
ST_PCIE_RX0_N
DE16
90_PCIE_ST0_AP_FROM_NAND_C_RX_P
IN
DE14
90_PCIE_ST0_AP_FROM_NAND_C_RX_N
IN
RX CAPS LIVE OFF-PAGE
ST_PCIE_TX0_P
ST_PCIE_TX0_N
DD12
90_PCIE_ST0_AP_TO_NAND_C_TX_P
OUT
DC12
90_PCIE_ST0_AP_TO_NAND_C_TX_N
OUT
ST_PCIE_CLKREQ0_L
BB64
PCIE_ST0_AP_TO_NAND_PERST_L
OUT
R1101
47K
5%
1/32W
PCIE GEN4 - ST LINK 0
PP1V24_S0
R1103
27K
5%
1/32W
PCIE_GP1_AP_BI_BB_CLKREQ_L
T64
GP_PCIE_CLKREQ1_L
GP_PCIE_CLKREQ2_L
T63
PCIE_GP2_AP_CLKREQ_L
90_PCIE_GP1_AP_FROM_BB_RX_P
DE27
90_PCIE_GP1_AP_FROM_BB_RX_N
DE25
GP_PCIE_RX1_P
GP_PCIE_RX1_N
LINK1
LINK2
GP_PCIE_RX2_P
GP_PCIE_RX2_N
DE32
NC_DEV_PCIE_GP2_AP_RX_P
DE30
NC_DEV_PCIE_GP2_AP_RX_N
90_PCIE_GP1_AP_TO_BB_C_TX_P
DO23
90_PCIE_GP1_AP_TO_BB_C_TX_N
DC23
GP_PCIE_TX1_P
GP_PCIE_TX1_N
GP_PCIE_TX2_P
GP_PCIE_TX2_N
DD29
NC_DEV_PCIE_GP2_AP_TX_P
DC29
NC_DEV_PCIE_GP2_AP_TX_N
PCIE_GPI_AP_TO_BB_PERST_L
P65
GP_PCIE_PERST1_L
GP_PCIE_PERST2_L
T65
NC_DEV_PCIE_GP2_AP_PERST_L
PCIE GEN2 - LINK 2
ANALOG_PCIE_RCAL_POS
DA25
PCIE_RCAL_P
R1140
200
1%
1/32W
ANALOG_PCIE_RCAL_NEG
DA23
PCIE_RCAL_N
C1140
10PF
5%
16V
GP_PCIE_REF_CLK0_P
DB21
90_PCIE_GP0_AP_TO_WLAN_REFCLK_P
GP_PCIE_REF_CLK0_N
DB19
90_PCIE_GP0_AP_TO_WLAN_REFCLK_N
GP_PCIE_REF_CLK1_P
DB27
90_PCIE_GP1_AP_TO_BB_REFCLK_P
GP_PCIE_REF_CLK1_N
DB25
90_PCIE_GP1_AP_TO_BB_REFCLK_N
GP_PCIE_REF_CLK2_P
DB32
NC_DEV_PCIE_GP2_AP_REFCLK_P
GP_PCIE_REF_CLK2_N
DB30
NC_DEV_PCIE_GP2_AP_REFCLK_N
ST_PCIE_REF_CLK0_P
DB14
90_PCIE_STO_AP_TO_NAND_REFCLK_P
OUT
ST_PCIE_REF_CLK0_N
DB16
90_PCIE_STO_AP_TO_NAND_REFCLK_N
OUT

Title
鑫智造图纸

Size A4
Number
Revision
Date: 2024/8/14
Sheet of
File: E:\CYX\原理图\项目6 15 美\2.SchDoc
Drawn By:

SOC: ISP


U1000
COLL-6G
CSP
SYM 4 OF 22
MIPI-C
I2C
GPIO
LPDP-RX
ISP_SPMI
SENSOR CLK
IN 90_LPDP_ISP_FROM_FCAM_RX_D0_P DD42 LPDPRX_RX_D0_P
IN 90_LPDP_ISP_FROM_FCAM_RX_D0_N DC42 LPDPRX_RX_D0_N
IN 90_LPDP_ISP_FROM_FCAM_RX_D1_P DE43 LPDPRX_RX_D1_P
IN 90_LPDP_ISP_FROM_FCAM_RX_D1_N DD43 LPDPRX_RX_D1_N
IN 90_LPDP_ISP_FROM_TELE_RX_D0_P DD45 LPDPRX_RX_D2_P
IN 90_LPDP_ISP_FROM_TELE_RX_D0_N DC45 LPDPRX_RX_D2_N
IN 90_LPDP_ISP_FROM_SWIDE_RX_D2_N DC49 LPDPRX_RX_D3_P
IN 90_LPDP_ISP_FROM_SWIDE_RX_D2_P DD49 LPDPRX_RX_D3_N
IN 90_LPDP_ISP_FROM_SWIDE_RX_D0_N DD51 LPDPRX_RX_D4_P
IN 90_LPDP_ISP_FROM_SWIDE_RX_D0_P DE51 LPDPRX_RX_D4_N
IN 90_LPDP_ISP_FROM_SWIDE_RX_D1_N DC53 LPDPRX_RX_D5_P
IN 90_LPDP_ISP_FROM_SWIDE_RX_D1_P DD53 LPDPRX_RX_D5_N
IN 90_LPDP_ISP_FROM_TELE_RX_D1_N DD55 LPDPRX_RX_D6_P
IN 90_LPDP_ISP_FROM_TELE_RX_D1_P DE55 LPDPRX_RX_D6_N
IN 90_LPDP_ISP_FROM_TELE_RX_D2_N DC56 LPDPRX_RX_D7_P
IN 90_LPDP_ISP_FROM_TELE_RX_D2_P DD56 LPDPRX_RX_D7_N
IN 90_LPDP_ISP_FROM_TELE_RX_D3_N DD58 LPDPRX_RX_D8_P
IN 90_LPDP_ISP_FROM_TELE_RX_D3_P DE58 LPDPRX_RX_D8_N
IN 90_LPDP_ISP_FROM_WIDE_RX_D0_P DD61 LPDPRX_RX_D9_P
IN 90_LPDP_ISP_FROM_WIDE_RX_D0_N DE61 LPDPRX_RX_D9_N
IN 90_LPDP_ISP_FROM_WIDE_RX_D1_N DC62 LPDPRX_RX_D10_P
IN 90_LPDP_ISP_FROM_WIDE_RX_D1_P DD62 LPDPRX_RX_D10_N
IN 90_LPDP_ISP_FROM_RDEPTH_RX_D0_P DD63 LPDPRX_RX_D11_P
IN 90_LPDP_ISP_FROM_RDEPTH_RX_D0_N DE63 LPDPRX_RX_D11_N
ANALOG_LPDP_ISP_RX0_RCAL_POS DE47 LPDPRX0_RCAL_POS
ANALOG_LPDP_ISP_RX0_RCAL_NEG DD47 LPDPRX0_RCAL_NEG
ANALOG_LPDP_ISP_RX1_RCAL_POS DD60 LPDPRX1_RCAL_POS
ANALOG_LPDP_ISP_RX1_RCAL_NEG DC60 LPDPRX1_RCAL_NEG
R1200 200 1% 1/32W
C1200 10PF 5% 16V
R1210 200 1% 1/32W
C1210 10PF 5% 16V
BI NC_LPDP_ISP_AUX_RX_D0P DA42 LPDPRX_AUX_D0_P
BI NC_LPDP_ISP_AUX_RX_D1P DB43 LPDPRX_AUX_D1_P
BI NC_LPDP_ISP_AUX_RX_D2P DA45 LPDPRX_AUX_D2_P
BI NC_LPDP_ISP_AUX_RX_D3P DB47 LPDPRX_AUX_D3_P
BI NC_LPDP_ISP_AUX_RX_D4P DA49 LPDPRX_AUX_D4_P
BI NC_LPDP_ISP_AUX_RX_D5P DB51 LPDPRX_AUX_D5_P
BI NC_LPDP_ISP_AUX_RX_D6P DB55 LPDPRX_AUX_D6_P
BI NC_LPDP_ISP_AUX_RX_D7P DA53 LPDPRX_AUX_D7_P
BI NC_LPDP_ISP_AUX_RX_D8P DA56 LPDPRX_AUX_D8_P
BI NC_LPDP_ISP_AUX_RX_D9P DB58 LPDPRX_AUX_D9_P
BI NC_LPDP_ISP_AUX_RX_D10P DA60 LPDPRX_AUX_D10_P
BI NC_LPDP_ISP_AUX_RX_D11P DB61 LPDPRX_AUX_D11_P
MIPIC0_CLK_P DB38 90_MIPI_ISP_FROM_IRCAM_CLK_P IN
MIPIC0_CLK_N DA38 90_MIPI_ISP_FROM_IRCAM_CLK_N IN
MIPIC0_DATA0_P DD38 90_MIPI_ISP_FROM_IRCAM_D0_P IN
MIPIC0_DATA0_N DE38 90_MIPI_ISP_FROM_IRCAM_D0_N IN
MIPIC0_DATA1_P DD35 90_MIPI_ISP_FROM_IRCAM_D1_P IN
MIPIC0_DATA1_N DE36 90_MIPI_ISP_FROM_IRCAM_D1_N IN
MIPIC0_REXT DA36 ANALOG_MIPI_ISP_REXT
R1250 200 1% 1/32W
ISP_I2C0_SCL BY63 NC_I2C0_ISP_SCL
ISP_I2C0_SDA CA55 NC_I2C0_ISP_SDA
ISP_I2C1_SCL CA64 NC_I2C1_ISP_SCL
ISP_I2C1_SDA CA63 NC_I2C1_ISP_SDA
PP (dev board only)
ISP_GPIO_0 AT65 GPIO_ISP_TO_CAM_PMU1_CAM_PMU2_RESET_L OUT
ISP_GPIO_1 AT64 NC_ISP_GPIO_1
ISP_GPIO_2 AT63 GPIO_ISP_TO_GENLOCK_LS_DIR
ISP_GPIO_3 AP65 GPIO_ISP_CAMS_TO_STROBE_ACE_FLASH_TRIG IN
SENSOR0_CLK C40 CLK_ISP_TO_CAM_PMU1_24M_R
R1240 33.2 1% 1/32W
CLK_ISP_TO_CAM_PMU1_24M OUT
SENSOR1_CLK C38 CLK_ISP_TO_CAM_PMU2_24M_R
R1260 33.2 1% 1/32W
CLK_ISP_TO_CAM_PMU2_24M OUT

Title		
鑫智造图纸		
Size A4	Number	Revision
Date: 2024/8/14		Sheet of
File: E:\CYX\原理图\项目6 15 美\3.SchDoc		Drawn By:

POS: DISPLAY


U1000
COLL-6G
CSP
SYM 5 OF 22
MIPI-D
LPDP-TX
ISP_SPMI
DWI
DISP
NC_90_MIPID_CLK_P B60 MIPID_CLKP
NC_90_MIPID_CLK_N A60 MIPID_CLKN
NC_90_MIPID_D0_P B62 MIPID_DATAP0
NC_90_MIPID_D0_N A62 MIPID_DATAN0
NC_90_MIPID_D1_P A61 MIPID_DATAP1
NC_90_MIPID_D1_N B61 MIPID_DATAN1
NC_90_MIPID_D2_P A58 MIPID_DATAP2
NC_90_MIPID_D2_N B58 MIPID_DATAN2
NC_90_MIPID_D3_P A56 MIPID_DATAP3
NC_90_MIPID_D3_N B56 MIPID_DATAN3
ANALOG_MIPI_AP_REXT E56 MIPID_REXT
90_LPDP_AP_TO_DISP_TX_D0_P B43 LPDPTX_D0_P
90_LPDP_AP_TO_DISP_TX_D0_N A43 LPDPTX_D0_N
90_LPDP_AP_TO_DISP_TX_D2_P A45 LPDPTX_D1_P
90_LPDP_AP_TO_DISP_TX_D2_N B45 LPDPTX_D1_N
90_LPDP_AP_TO_DISP_TX_D1_P B47 LPDPTX_D2_P
90_LPDP_AP_TO_DISP_TX_D1_N A47 LPDPTX_D2_N
NC_90_LPDP_AP_TX_D3_P A49 LPDPTX_D3_P
NC_90_LPDP_AP_TX_D3_N B49 LPDPTX_D3_N
90_LPDP_AP_TO_DISP_AUX_P A51 LPDPTX_AUX_P
90_LPDP_AP_TO_DISP_AUX_N B51 LPDPTX_AUX_N
ANALOG_LPDP_AP_TX_RCAL_POS B53 LPDPTX_RCAL_POS
ANALOG_LPDP_AP_TX_RCAL_NEG A53 LPDPTX_RCAL_NEG
R1300 200 1% 1/32W
R1301 200 1% 1/32W
C1300 10PF 5% 16V
1
2
ISP_SPMI0_SCLK CF63 SPMI_ISP_TO_CAM_PMU1_CLK OUT
ISP_SPMI0_SDATA CF64 SPMI_ISP_BI_CAM_PMU1_DATA BI
ISP_SPMI1_SCLK DD5 SPMI_ISP_TO_CAM_PMU2_CLK OUT
ISP_SPMI1_SDATA DE5 SPMI_ISP_BI_CAM_PMU2_DATA BI
DWI_CLK A40 NC_SOC_DWI_CLK
DWI_DO B40 NC_SOC_DWI_DATA
DISP_TOUCH_BSYNC0 D42 NC_SOC_DISP_TOUCH_BSYNC0
DISP_TOUCH_BSYNC1 D40 NC_SOC_DISP_TOUCH_BSYNC1
DISP_TOUCH_EB E32 NC_SOC_DISP_TOUCH_EB
DISP_TE H3 IO_AOP_TO_DISPLAY_ALS_XSYNC
DISP_LINK_PWR_DWN F4 IO_AOP_DPMIC_TO_DISPLAY_PANICB_L
DISP_HPD K2 ALPDP_AP_FROM_DISPLAY_HPD
DISP_I2C_SCL CB65 NC_SOC_DISP_I2C_SCL
DISP_I2C_SDA CB84 NC_SOC_DISP_I2C_SDA
DISP_POL A32 NC_SOC_DISP_POL
DISP_EXT_HPD E43 NC_SOC_DISP_EXT_HPD

Title		
Size A4	Number	Revision
Date: 2024/8/14		Sheet of
File: E:\CYX\原理图\项目6 15 美\4.SchDoc		Drawn By:


U1000
COLL-6G
CSP
SYM 7 OF 22
IN
UART0_AP_FROM_ACE_DEBUG_RXD
F62
UART0_RXD
OUT
UART0_AP_TO_ACE_DEBUG_TXD
E62
UART0_TXD
NC_UART1_AP_CTS_L
A30
UART1_CTSN
NC_UART1_AP_RTS_L
D30
UART1_RTSN
NC_UART1_AP_RXD
C30
UART1_RXD
NC_UART1_AP_TXD
A29
UART1_TXD
NC_UART2_AP_CTS_L
B29
UART2_CTSN
NC_UART2_AP_RTS_L
E29
UART2_RTSN
NC_UART2_AP_RXD
D29
UART2_RXD
NC_UART2_AP_TXD
C29
UART2_TXD
NC_UART3_AP_CTS_L
AM64
UART3_CTSN
NC_UART3_AP_RTS_L
AK63
UART3_RTSN
NC_UART3_AP_RXD
AK64
UART3_RXD
NC_UART3_AP_TXD
AK65
UART3_TXD
NC_GPIO_SWD_AP_BI_BONGO_SWDIO
AH64
UART4_RXD
NC_GPIO_SWD_AP_BI_BONGO_SWCLK
AH65
UART4_TXD
I2C
UART
I2S
SPI
IN
SPI0_AP_FROM_NAND_MISO_BOOT_CONFIG2
DB7
SPI0_MISO
IN
SPI0_AP_TO_NAND_MOSI_BOOT_CONFIG1
DC7
SPI0_MOSI
OUT
SPI0_AP_TO_NAND_SCLK_BOOT_CONFIG0
R1400
0.00
0%
1/32W
SPI0_AP_TO_NAND_SCLK_R
DE6
SPI0_SCLK
NC_SPI1_AP_FROM_BONGO_MISO
CD63
SPI1_MISO
NC_SPI1_AP_TO_BONGO_MOSI
CD64
SPI1_MOSI
NC_SPI1_AP_TO_BONGO_SCLK_R
CD65
SPI1_SCLK
NC_SPI1_AP_TO_BONGO_CS_L
CF65
SPI1_SSIN
NC_SPI2_MISO_AP
BV64
SPI2_MISO
NC_SPI2_MOSI_AP
BV65
SPI2_MOSI
NC_SPI2_SCLK_AP
R1402
0.00
0%
1/32W
NC_SPI2_SCLK_AP
BY64
SPI2_SCLK
NC_SPI2_CS_L_AP
BY65
SPI2_SSIN
IN
SPI3_AP_FROM_CODEC_MISO
BT63
SPI3_MISO
OUT
SPI3_AP_TO_CODEC_MOSI
BT64
SPI3_MOSI
OUT
SPI3_AP_TO_CODEC_SCLK
R1403
0.00
0%
1/32W
SPI3_AP_TO_CODEC_SCLK_R
BP65
SPI3_SCLK
OUT
SPI3_AP_TO_CODEC_CS_L
BT65
SPI3_SSIN
I2C0_SCL
C34
NC_I2C0_AP_SCL
I2C0_SDA
B34
NC_I2C0_AP_SDA
I2C1_SCL
C38
NC_I2C1_AP_SCL
I2C1_SDA
A36
NC_I2C1_AP_SDA
I2C2_SCL
E36
I2C2_AP_SCL
OUT
I2C2_SDA
D36
I2C2_AP_SDA
BI
I2C3_SCL
B38
I2C3_AP_SCL
OUT
I2C3_SDA
A38
I2C3_AP_SDA
BI
I2C4_SCL
A34
NC_I2C4_AP_SCL
I2C4_SDA
D34
NC_I2C4_AP_SDA
I2S0_DIN
CY4
I2S0_AP_FROM_CODEC_ASP3_DIN
IN
I2S0_DOUT
CY3
I2S0_AP_TO_CODEC_ASP3_DOUT
OUT
I2S0_BCLK
CV2
I2S0_AP_FROM_CODEC_ASP3_BCLK
IN
I2S0_LRCK
CY2
I2S0_AP_FROM_CODEC_ASP3_LRCLK
IN
I2S0_MCK
DA5
I2S0_AP_TO_SPKRAMP_TOP_MCLK_R
R1410
33.2
1%
1/32W
I2S0_AP_TO_SPKRAMP_TOP_MCLK
OUT
I2S1_DIN
DA2
I2S1_AP_FROM_CODEC_ASP4_DIN
IN
I2S1_DOUT
DB4
I2S1_AP_TO_CODEC_ASP4_DOUT
OUT
I2S1_BCLK
DA3
I2S1_AP_FROM_CODEC_ASP4_BCLK
IN
I2S1_LRCK
DA6
I2S1_AP_FROM_CODEC_ASP4_LRCLK
IN
I2S1_MCK
DA4
NC_I2S1_AP_MCLK
I2S2_DIN
DC3
NC_I2S2_AP_FROM_BONGO_DIN
IN
I2S2_DOUT
DD3
NC_I2S2_AP_TO_BONGO_DOUT
OUT
I2S2_BCLK
DB2
NC_I2S2_AP_FROM_BONGO_BCLK
IN
I2S2_LRCK
DC4
NC_I2S2_AP_FROM_BONGO_LRCLK
IN
I2S2_MCK
DA7
NC_I2S2_AP_MCLK
I2S3_DIN
DB5
NC_I2S3_AP_DIN
I2S3_DOUT
DE4
NC_I2S3_AP_DOUT
I2S3_BCLK
DC5
NC_I2S3_AP_BCLK
I2S3_LRCK
DD4
NC_I2S3_AP_LRCK
I2S3_MCK
DC6
NC_GPIO_AP_TO_BONGO_FW_UPDATA
U1000
COLL-6G
CSP
SYM 8 OF 22
IN
IO_PMU_TO_SEP_DOUBLE_CLICK_DET
CK63
SGPIO0
NC_SOC_SEQURE_GPIO1
CK64
SGPIO1
NC_SOC_SEQURE_GPIO2
CM65
SGPIO2
OUT
I2C0_S_SCL
CK65
SI2C0_SCL
BI
I2C0_S_SDA
CH64
SI2C0_SDA
SEP_STCRAGE_WP
CH65
NC_TP_SOC_SEP_STORAGE_WP
1
2
3
4
A
B
C
D

Title
鑫智造图纸

Size	Number	Revision
A4		

Date: 2024/8/14
Sheet of
File: E:\CYX\原理图\项目6 15 美\5.SchDoc
Drawn By:


1
2
3
4
A
B
C
D
SOC: AP GPIO
U1000
SICILY-6G-1ZNM-M
CSP
SYM 7 OF 23
TMMU72B0-CA
GPIO
GPIO_BOARD_REV3 AF64 GPIO[0]
GPIO_BOARD_REV2 AF65 GPIO[1]
GPIO_BOARD_REV1 AY63 GPIO[2]
GPIO_BOARD_REV0 AY64 GPIO[3]
GPIO_PSIN_FSIN_L AV64 GPIO[4]
NC_SPARE_AP_GPIO5 AV63 GPIO[5]
GPIO_AP_BI_ACE_SWDIO BK63 GPIO[6]
GPIO_AP_TO_ACE_SWCLK BK64 GPIO[7]
GPIO_AP_FROM_DISPLAY_PANEL_ID AB65 GPIO[8]
GPIO_AP_FROM_BT_AUDIO_SYNC Y64 GPIO[9]
GPIO_AP_FROM_ACE_DFU_BOOTED_L Y65 GPIO[10]
GPIO_AP_TO_BB_COREDUMP V64 GPIO[11]
GPIO_AP_SOC_DC_CANARY2 V66 GPIO[12]
GPIO_AP_INTERPOSER_CANARY6 AB63 GPIO[13]
NC_SPARE_AP_GPIO14 Y63 GPIO[14]
GPIO_AP_INTERPOSER_CANARY4 P64 GPIO[15]
GPIO[16] M64 GPIO_AP_FROM_CODEC_INT_L
GPIO[17] K65 GPIO_AP_TO_AMUX_PMU_SYNC
GPIO[18] K63 NC_SPARE_AP_GPIO18
GPIO[19] M63 GPIO_AP_INTERPOSER_CANARY5
GPIO[20] K64 GPIO_AP_SOC_DC_CANARY4
GPIO[21] D47 GPIO_WLAN_TO_AP_TIME_SYNC_1V2
GPIO[22] E47 GPIO_AP_INTERPOSER_CANARY7
GPIO[23] D45 GPIO_AP_SOC_DC_CANARY3
GPIO[24] N65 GPIO_AP_TO_SPKRAMP_TOP_RESET_L
GPIO[25] N64 GPIO_AP_INTERPOSER_CANARY8
SOC: SMC
U1000
COLL-6G
CSP
SYM 11 OF 22
I2C
OUT SPMI_A0_NUB_TO_ACE_CLK K3 SMC_I2CM0_SCL
BI SPMI_A0_NUB_BI_ACE_DATA M3 SMC_I2CM0_SDA
OUT I2C1_SMC_SCL N3 SMC_I2CM1_SCL
BI I2C1_SMC_SDA N2 SMC_I2CM1_SDA
OUT I2C2_SMC_SCL M4 SMC_I2CM2_SCL
BI I2C2_SMC_SDA M2 SMC_I2CM2_SDA
SUPPCRTB UART
ALT FUNC1
SUPPCRTB UART
ALT FUNC1
R1581 1M 5% 1/32W
R1582 1M 5% 1/32W
1
2
U1000
COLL-6G
CSP
SYM 11 OF 22
SPMI
SWD
DOCK
SCMO
CLOCK
JTAG
DEBUG_USB
MISO
OUT SPMI0_UNB_TO_PMU_CLK
R1504 1% 2 1 1/32W 33.2
SPMI0_UNB_TO_PMU_CLK_R BT3 NUB_SPMI0_SCLK
OUT SPMI1_NUB_TO_BPIC_WLCHGR_CLK
R1510 2 1 33.2 1% 1/32W
BI SPMI0_UNB_BI_PMU_DATA BD1 NUB_SPMI0_SDATA
SPMI1_NUB_TO_BPIC_WLCHGR_CLK_R BT4 NUB_SPMI1_SCLK
BI SPMI_NUB_BI_BPIC_WLCHGR_DATA BB1 NUB_SPMI1_SDATA
OUT SWD_NUB_TO_PMU_TOUCH_SWCLK AV3 NUB_SWD_TCK_OUT0
OUT SWD_UNB_TO_WLCHGR_SWCLK_R AY4 NUB_SWD_TCK_OUT1
BI SWD_NUB_BI_PMU_SWDIO AM2 NUB_SWD_TMS0
BI SWD_NUB_BI_TOUCH_SWDIO AH2 NUB_SWD_TMS1
SWD_NUB_BI_WLCHGR_SWD_R AK2 NUB_SWD_TMS2
IN IO_NUB_FROM_ACE_DOCK_CONNECT CK3 NUB_DOCK_CONNECT
OUT SOC_NUB_DBGWRAP_TEST AF2 NUB_DOCK_ATTENTION
GPIO_NUB_FROM_BB_RESET_DETECT_L AY1 NUB_SCM_IO(0)
GPIO_NUB_TO_BB_FORCE_PWM BP3 NUB_SCM_IO(1)
NC_GPIO_NUB_TO_BONG0_ESOC AT2 NUB_SCM_IO(2)
NC_GPIO_NUB_FROM_BONG0_INT_L BM3 NUB_SCM_IO(3)
GPIO_NUB_TO_BBPMI_DEBUG_EN BK2 NUB_SCM_IO(4)
GPIO_DO_TO_NUB_GSM_TXDURST_IND BM4 NUB_SCM_IO(5)
NC_GPIO_NUB_GPIO6_TO_GPIO8_BBHPDL_IN BJ2 NUB_SCM_IO(6)
NC_DEV_NUB_GPIO7 BH2 NUB_SCM_IO(7)
GPIO_NUB_FROM_PCEPTH_B2B_DETECT BB2 NUB_SCM_IO(8)
NC_BONG0_ALIVE_L AU2 NUB_SCM_IO(9)
GPIO_NUB_TO_ALS_COEX BK4 NUB_SCM_IO(10)
NC_DEV_NUB_GPIO11 BK3 NUB_SCM_IO(11)
NC_DEV_NUB_GPIO12 AY2 NUB_SCM_IO(12)
NC_DEV_NUB_GPIO13 BJ3 NUB_SCM_IO(13)
NC_SWD_NUB_BI_BONG0_SWDIO BH4 NUB_SCM_IO(14)
NC_NUB_GPIO15 BH3 NUB_SCM_IO(15)
NC_DEV_SOC_NUB_CLK_OUT0 AP2 NUB_CLK_OUT0
NUB_CLK_OUT1 AF3 NUB_CLK_OUT1
IN SWD_SOC_FROM_ACE_SWCLK CH3 JTAG_TCK
BI SWD_SOC_BI_ACE_SWDIO CF2 JTAG_TMS
GND CD3 JTAG_SEL
NC_DEV_JTAG_TDI CF3 JTAG_TDI
NC_DEV_JTAG_TDO CF4 JTAG_TDO
NC_DEV_JTAG_TRST_L CD2 JTAG_TRSTN
BI 90_EUSB_DBG_PARROT_BI_AP_N BD4 DBG_USB_ED_N
BI 90_EUSB_DBG_PARROT_BI_AP_P BD3 DBG_USB_ED_P
R1550 200 2 1 0% 1/32W
BB4 DBG_USB_RESREF
PP1V24_S2 CH4 CBG_PROBE_VALO
IN IO_PMU_TO_SYSTEM_RESET_L CB3 COLD_RESETN
IN IO_PMU_TO_SYSTEM_RESET_L CB2 CFSB_ACN
IN CLK_PMU_TO_AOP_32K CA4 RT_CLK32768
OUT IO_SOC_TO_PMU_WDOG_RESET CB4 WDOG
OUT IO_AON_TO_AP_XTAL_CFSB CM2 ACN_SLEEP1_RESETN
PP1V24_S2
R1501 0 1 2 0% 1/32W
AP64 KIS_DFU_SELECT
R1502 0 0% 1/32W 1 2
NC_TP_SOC_KIS_TO_PMU_REQUEST_DFU AU3 KIS_TO_PMU_REQUEST_DFU
NC_TP_SOC_KIS_TO_PMU_RESET AK4 KIS_TO_PMU_RESET
DIE_CORNER_DC_SE DC54 GPIO_AP_SOC_DC_CANARY2
DIE_CORNER_DC_NW C7 GPIO_AP_SOC_DC_CANARY3
DIE_CORNER_DC_SW CT4 GPIO_AP_SOC_DC_CANARY4
DSG_BSYNC0 H2 IO_AOP_TO_TOUCH_BSYNC0
DSG_BSYNC1 F2 IO_AOP_TO_TOUCH_ALS_BSYNC1
DSG_EB K4 IO_AP_FROM_BPIC_TOUCH_COEX
DSG_PROXBDLED E2 NC_IO_SOC_TO_DISPLAY_PROX_SYNC
MTP_SPI0_MOSOI CA3 SPI0_MTP_TO_TOUCH_MOSI
MTP_SPI0_MISO BY2 SPI0_MTP_FROM_TOUCH_MISO
MTP_SPI0_SCLK CA2 SPI0_MTP_TO_TOUCH_SCLK_R
R1500 0 1 2 0% 1/32W
SPI0_MTP_TO_TOUCH_SCLK
MTP_I2C0_SCL BY3 NC_I2C0_MTP_SCL
MTP_I2C0_SDA BV2 NC_I2C0_MTP_SDA
MTP_FUNC0 BM2 GPIO_MTP_FROM_TOUCH_INT0_L
MTP_FUNC1 BT2 IO_TOUCH_TO_MANY_SCAN_ACTIVE
MTP_FUNC2 BV4 GPIO_MTP_FROM_TOUCH_INT1_L
MTP_FUNC3 BP2 GPIO_MTP_TO_TOUCH_RESET_L
MTP_FUNC4 BV3 SPI0_MTP_TO_TOUCH_CS_L
MIC_DISABLE_L C3 NC_DEV_AP_MIC_DISABLE_L
MIC_DISABLE_WARN_L F3 NC_DEV_AP_MIC_DISABLE_NARN_L

Title	鑫智造图纸		
Size A4	Number		Revision
Date:	2024/8/14	Sheet of	
File:	E:\CYX\原理图\项目6 15 美\6.SchDoc	Drawn By:	


SOC : AOP
U1000
COLL-6G
CSP
SYM 9 OF 22
I2C
SPI
SCM
I2S
OUT I2C0_AOP_SCL P3 AOP_I2CM0_SCL
BI I2C0_AOP_SDA P2 AOP_I2CM0_SDA
OUT I2C1_AOP_SCL P4 AOP_I2CM1_SCL
BI I2C1_AOP_SDA T4 AOP_I2CM1_SDA
OUT I2C2_AOP_SCL_SEQ T3 AOP_I2CM2_SCL
BI I2C2_AOP_SDA T2 AOP_I2CM2_SDA
OUT I2C3_AOP_SCL V2 AOP_I2CM3_SCL
BI I2C3_AOP_SDA V3 AOP_I2CM3_SDA
IN SPI0_AOP_FROM_IMU_UWB_MISO Y3 AOP_SPI0_MISO
OUT SPI0_AOP_TO_IMU_UWB_MOSI Y2 AOP_SPI0_MOSI
SPI0_AOP_TO_IMU_UWB_SCLK_R Y4 AOP_SPI0_SCLK
IN SPI1_AOP_FROM_GNSS_MISO AB2 AOP_SPI1_MISO
OUT SPI1_AOP_TO_GNSS_MOSI AD3 AOP_SPI1_MOSI
SPI1_AOP_TO_GNSS_SCLK_R AB3 AOP_SPI1_SCLK
IN I2S0_AOP_FROM_CODEC_ASP1_DIN AM3 AOP_I2S0_DIN
OUT I2S0_AOP_TO_CODEC_ASP1_DOUT AF4 AOP_I2S0_DOUT
IN I2S0_AOP_FROM_CODEC_ASP1_BCLK AE4 AOP_I2S0_BCLK
IN I2S0_AOP_FROM_CODEC_ASP1_LRCLK AH3 AOP_I2S0_LRCK
I2S0_AOP_TO_CODEC_MCLK1_R AU4 AOP_I2S0_MCK
SUPPORTS PDM
ALT FUNC1
I2S1_AOP_FROM_AMPS_CODEC_ASP2_DIN AT3 AOP_I2S1_DIN
I2S1_AOP_TO_AMPS_CODEC_ASP2_DOUT AK3 AOP_I2S1_DOUT
I2S1_AOP_AMPS_FROM_CODEC_ASP2_BCLK_R AM4 AOP_I2S1_BCLK
I2S1_AOP_AMPS_FROM_CODEC_ASP2_LRCLK_R AP3 AOP_I2S1_LRCK
I2S1_AOP_TO_SPKRAMP_BOT_ARCANP_MCLK AT4 AOP_I2S1_MCK
SUPPORTS PDM
ALT FUNC1
BI SPMI1_COEX_AOP_BI_BB_WLAN_UWB_DATA AE3 AOP_SPMI1_SDATA
SPMI1_COEX_AOP_TO_BB_WLAN_UWB_CLK_R AE2 AOP_SPMI1_SCLK
SUPPORTS UART
ALT FUNC1
BI SPMI0_HEB_AOP_BI_BB_WLAN_NFC_CWB_DATA AB4 AOP_SPMI0_SDATA
SPMI0_HEB_AOP_TO_BB_WLAN_NFC_CWB_CLK_R AD2 AOP_SPMI0_SCLK
SUPPORTS UART
ALT FUNC1
GPIO_AOP_TO_BB_GNSS_TIME_MARK D7 AOP_UART2_RXD
GPIO_AOP_FROM_NFC_P_IRQ A7 AOP_UART2_TXD
AOP_SCM_IO[0] E7 GPIO_SCM_AOP_FROM_INU_DATARADY
AOP_SCM_IO[1] C6 GPIO_SCM_AOP_TO_IMU_SPI_CS_L
AOP_SCM_IO[2] B6 GPIO_SCM_AOP_FROM_COMPASS_INT
AOP_SCM_IO[3] D6 GPIO_SCM_AOP_BI_PROX_INT_L
AOP_SCM_IO[4] E6 GPIO_SCM_AOP_FROM_ALS_INT_L
AOP_SCM_IO[5] A6 GPIO_AOP_TO_CODEC_RESET_L
AOP_SCM_IO[6] B5 GPIO_AOP_TO_UWB_TIME_SYNC_L
AOP_SCM_IO[7] C5 GPIO_AOP_TO_UWB_COREDUMP_TRIGGER
AOP_SCM_IO[8] A5 GPIO_AOP_TO_NFC_IRCNMAN_EN
AOP_SCM_IO[9] E5 GPIO_AOP_TO_GNSS_CS
AOP_SCM_IO[10] C4 GPIO_SCM_AOP_TO_UWB_SPI_CS_L
AOP_SCM_IO[11] E4 GPIO_SCM_AOP_FROM_UWB_INT
AOP_SCM_IO[12] D4 GPIO_AOP_FROM_GNSS_HOST_REQ
AOP_SCM_IO[13] B3 GPIO_SCM_AOP_FROM_MAGUARI_INT_L
AOP_SCM_IO[14] A4 GPIO_AOP_TO_GNSS_ENABLE
AOP_SCM_IO[15] E3 GPIO_AOP_FROM_BARO_INT_L
OUT SPI0_AOP_TO_IMU_UWB_SCLK
R1601 33.2 1 2 1% 1/32W
OUT API1_AOP_TO_GNSS_SCLK
R1602 33.2 1 2 1% 1/32W
OUT I2S0_AOP_TO_CODEC_MCLK1
R1603 33.2 1 2 1% 1/32W
IN I2S1_AOP_FROM_AMPS_CODEC_ASP2_DIN
OUT I2S1_AOP_TO_AMPS_CODEC_ASP2_DOUT
IN I2S1_AOP_AMPS_FROM_CODEC_ASP2_BCLK
R1627 100 1 2 1% 1/32W
IN I2S1_AOP_AMPS_FROM_CODEC_ASP2_LRCLK
R1626 100 1 2 1% 1/32W
OUT I2S1_AOP_TO_SPKRAMP_BOT_ARCAMP_MCLK
OUT SPMI1_COEX_AOP_TO_BB_WLAN_UWB_CLK
R1623 33.2 1 2 1% 1/32W
OUT SPMI0_HEB_AOP_TO_BB_WLAN_NFC_UWB_CLK
R1622 33.2 1 2 1% 1/32W
R1625 1M 5% 1/32W 1 2
R1624 165K 1% 1/32W 1 2
R1621 1M 5% 1/32W 1 2
R1620 165K 1% 1/32W 1 2

See Redar radar://problem/68309718


R1606 0.00 2 1 1% 1/32W
I2S1_AOP_FROM_AMPS_CODEC_ASP2_DIN
I2S1_AOP_FROM_AMPS_CODEC_ASP2_DIN
R1607 0.00 1 2 1% 1/32W
I2S1_AOP_TO_AMPS_CODEC_ASP2_DOUT
I2S1_AOP_TO_AMPS_CODEC_ASP2_DOUT
R1604 0.00 1 2 1% 1/32W
I2S1_AOP_AMPS_FROM_CODEC_ASP2_BCLK
I2S1_AOP_AMPS_FROM_CODEC_ASP2_BCLK_R
R1605 0.00 1 2 1% 1/32W
I2S1_AOP_AMPS_FROM_CODEC_ASP2_LRCLK
I2S1_AOP_AMPS_FROM_CODEC_ASP2_LRCLK_R
R1608 0.00 1 2 1% 1/32W
I2S1_AOP_DO_SPKRAMP_BOT_ARCAMP_MCLK
I2S1_AOP_DO_SPKRAMP_BOT_ARCAMP_MCLK

Title 鑫智造图纸		
Size A4	Number	Revision
Date: 2024/8/14		Sheet of
File: E:\CYX\原理图\项目6 15 美\7.SchDoc		Drawn By:


OCELOT
PP1V8_S0
C1700
2.2UF
20%
6.3V
1
2
U1700
A1
VCC
STOCT
NLCSP-1
IN
I2C0_S_SCL
A2
SCL
BI
I2C0_S_SDA
B1
SDA
335S00487
CRITICAL
VSS
VIO
C2
PP1V24_S0
NC
A3
NC
VIO=1: 1.2V I2C
NC
C1
NC
VIO=0: 1.2V I2C
B2
B3
C3

Title
鑫智造图纸

Size	Number	Revision
A4		

Date: 2024/8/14 Sheet of
File: E:\CYX\原理图\项目6 15 美\8.SchDoc Drawn By:


U1000
COLL-6G
CSP
SYM 12 OF 22
CPU/GPU
PP_CPU_PCORE_S0
AU52 AU57 AW59 BA48 BC46 BC59 BE48 BE57 BG46 BG50 BG54 BG59 BJ44 BJ48 BJ52 BJ57 BL41 BL46 BL50 BN39 BN44 BN48 BR37 BU35 BU52 BW37 CA35 CA52 CC37 CE35 CE52 CG37 CG41 CG46 CG50
VDD_PCPU
BL37 VDD_PCPU_ABSMIN
NC_ANALOG_PCPU_ABSMIN
CG35 VDD_PCPU_SENSE
ANALOG_PCPU_SENSE_P
OUT
PP_CPU_ECORE_S0
AU26 AU31 AU35 AU39 AW24 AW28 AW33 AW37 BA31 BA35 BA39 BE31 BG28 BJ26 BJ31 BJ35
VDD_ECPU
BG31 VDD_ECPU_SENSE
ANALOG_ECPU_SENSE_SE
G15 G20 G24 G37 J18 J22 J26 J31 J35 J48 J52 L15 L24 L33 L50 N13 N26 N31 N35 N39 N44 R28 R37 R54 U26 U31 U35 U39 U44 W15 W24 W33 W41 W50 AA13 AA18 AA22 AA26 AA31 AA35 AA39 AA44 AA48 AA52 AC20 AC28 AC37 AC46 AC54
VDD_GPU
VDD_GPU_SENSE
AE26 ANALOG_GPU_SENSE_P
C1802 2.2UF 20% 6.3V
C1803 2.2UF 20% 6.3V
C1801 2.2UF 20% 6.3V
C1806 22UF 20% 4V
C1807 22UF 20% 4V
C1804 2.2UF 20% 6.3V
C1805 2.2UF 20% 6.3V
C1815 2.2UF 20% 6.3V
C1816 2.2UF 20% 6.3V
C1817 2.2UF 20% 6.3V
C1818 2.2UF 20% 6.3V
C1801 22UF 20% 4V
C1896 22UF 20% 4V
C1895 22UF 20% 4V
C1899 2.2UF 20% 6.3V
C1891 14UF 20% 4V
C1892 11UF 20% 4V
C1898 20UF 20% 6.3V
C1897 2.2UF 20% 6.3V
C1839 4.3UF 20% 6.3V
C1840 4UF 20% 6.3V
C1841 4UF 20% 4V
C1831 4.3UF 20% 4V
C1832 4.3UF 20% 4V
C1833 16UF 20% 4V
C1833 20UF 20% 6.3V
C1834 22UF 20% 4V
C1835 22UF 20% 4V
C1836 22UF 20% 4V
C1837 22UF 20% 4V
C1838 20UF 20% 6.3V
C1838 16UF 20% 4V
SOC: SRAM
U1000
COLL-6G
CSP
SYM 14 OF 22
SRAM
PP_CPU_SRAM_S0
AR57 AU37 BA26 BA57 BC24 BC28 BE26 BL28 BL33 BL54 BL59 BN26 BN31 BN35 BN52 BN57 BR28 BR33 BR54 BR59 BU31 BU57 CJ35 CJ39 CJ48
VDD_CPU_SRAM
BW26 VDD_CPU_SRAM_SENSE
ANALOG_CPU_SRAM_SENSE_SE
L20 L28 L37 L46 R15 R33 R41 W20 W28 W37 W46 AC15 AC24 AC33 AC50
VDD_SRAM_GPU_S1
VDD_SRAM_SOC_S1
L41 AE24 AE35 AE44 AE52 AG11 AG20 AJ26 AJ31 AJ35 AJ39 AJ44 AJ48 AJ52 AJ57 AL15 AN26 AN35 AN44 AN52 AN57 AR11 AR20 AR24 AW15 AW41 BC20 BG15 BL20 BN11 BN24 BR15 BW20 CC18 CC24 CC54 CE31 CJ22 CL28 CN18 CN39 CR46 CR54
PP_SRAM_S1
C1819 4UF 20% 6.3V
C1820 4UF 20% 6.3V
C1820 2.2UF 20% 6.3V
C1819 2.2UF 20% 6.3V
C1810 2.2UF 20% 6.3V
C1809 2.2UF 20% 6.3V
C1813 20UF 20% 6.3V
C1812 20UF 20% 6.3V
C1808 20UF 20% 6.3V
C1811 20UF 20% 6.3V
PP_SEAQM_S1
C1872 2.2UF 20% 6.3V
C1873 20UF 20% 6.3V
C1874 20UF 20% 6.3V
C1875 20UF 20% 6.3V
PP_SOC_S1
C1860 2.2UF 20% 6.3V
C1861 2.2UF 20% 6.3V
C1862 20UF 20% 6.3V
C1863 20UF 20% 6.3V
C1864 20UF 20% 6.3V
C1865 20UF 20% 6.3V
C1866 22UF 20% 4V
SOC: SOC
U1000
COLL-6G
CSP
SYM 13 OF 22
SOC
J39 L52 AC13 AE31 AE39 AE57 AG24 AG28 AG33 AG37 AG41 AG46 AG50 AG54 AL24 AL28 AL33 AL37 AL41 AL46 AL50 AL54 AN31 AN39 AN48 AR28 AR33 AR37 AR41 AR46 AR50 AR54 AU22 AU44 AW20 AW46 BA22 BA44 BE13 BE18 BE22 BG11 BG20 BG24 BJ13 BJ18 BJ22 BL11 BL15
VDD_SOC_S1
BL24 BN13 BN22 BR11 BR20 BR24 BU13 BU18 BU22 BW15 BW24 BW28 BW54 CA18 CA22 CA26 CA31 CA57 CC20 CC28 CC33 CE22 CE26 CE57 CG24 CG28 CG33 CJ26 CJ31 CJ52 CL20 CL24 CL33 CL37 CN22 CN26 CN31 CN35 CR20 CR24 CR37 CR41
CDD_SOC_SENSE
BN20 ANALOG_SOC_SENSE_P
OUT
A B C D
1 2 3 4

Title
鑫智造图纸

Size	Number	Revision
A4		

Date: 2024/8/14
Sheet of
File: E:\CYX\原理图\项目6 15 美\9.SchDoc
Drawn By:

SOC: FIXED


U1000
COLL-6G
CSP
SYM 17 OF 22
E55
AR59
CY63
DB8
VDD_FIXED_S1
CW37
VDD_FIXED_MIPIC_PLL_S1
G54
VDD_FIXED_MIPID_S1
D56
VDD_FIXED_MIPID_PLL_S1
E58
VDD_FIXED_MIPID_SOC_S1
L9
VDD_FIXED_USB_S1
G39
G41
VDD_FIXED_LPDP_TX_S1
CU41
CU44
CU48
CU50
VDD_FIXED_LPDP_RX_S1
CR28
CR33
CU31
VDD_FIXED_PCIE_S1
J9
J13
L11
VDD_FIXED_CIO_S1
CW22
VDD_FIXED_PCIE_REFBUF_S1
BJ39
AW31
BL31
VDD_FIXED_ECPU_S1
AC41
VDD_FIXED_PLL_GPU_S1
CN3
CT65
D12
E62
VDD_FIXED_PLL_DDR0_S1
VDD_FIXED_PLL_DDR1_S1
VDD_FIXED_PLL_DDR2_S1
VDD_FIXED_PLL_DDR3_S1
BW33
VDD_FIXED_PLL_SOC_S1
AW48
VDD_FIXED_PLL_ANE_S1
CU35
AE46
VDD_FIXED_PLL_DCS0_S1
VDD_FIXED_PLL_DCS1_S1
DA12
VDD_FIXED_XTAL_S1
CU24
F64
VDD_FIXED_AMUXNEG_S1
VDD_FIXED_AMUXPOS_S1
PP0V805_SOC_FIXED_S1
GND
PP0V78_SOC_FIXED_S1
PP0V805_SOC_FIXED_PCIE_REFBUF
VOLTAGE=0.8
PP0V85_VDD_FIXED_XTAL_S1
C1901 2.2UF 20% 6.3V
C1907 220PF 5% 25V
C1908 220PF 5% 25V
C1909 220PF 5% 25V
C1920 0.1UF 20% 6.3V
C1910 0.1UF 20% 6.3V
C1913 2.2UF 20% 6.3V
C1912 0.1UF 20% 6.3V
C1911 0.1UF 20% 6.3V
C1916 4UF 20% 4V
C1918 0.1UF 20% 6.3V
C1917 0.1UF 20% 6.3V
C1922 4UF 20% 4V
C1921 0.1UF 20% 6.3V
C1950 2.2UF 20% 6.3V
C1951 220PF 5% 25V
C1952 220PF 5% 25V
C1953 220PF 5% 25V
R1940 0 0% 1/32W
C1940 0.1UF 20% 6.3V
C1941 0.1UF 20% 6.3V
C1942 0.1UF 20% 6.3V
C1970 2.2UF 20% 6.3V
C1990 0.1UF 20% 6.3V
C1991 2.2UF 20% 6.3V
C1902 0.1UF 20% 6.3V
R1980 10 1% 1/32W
C1980 4UF 20% 4V
C1960 0.1UF 20% 6.3V

Title
鑫智造图纸

Size	Number	Revision
A4		

Date: 2024/8/14
File: E:\CYX\原理图\项目6 15 美\10.SchDoc
Sheet of
Drawn By:



1
2
3
4
A
B
C
D
SOC: AOP/AVE/ISP/USB
U1000
COLL-6G
CSP
BYM 15 OF 22
LOW/AVE/DISP
PLACE AF SOC BALLS
PP0V7_VDD_LOW_S2
R2005
10
1%
1/32W
C2005
0.47UF
20%
6.3V
R2004
49.9
1%
1/32W
C2004
4UF
20%
4V
C2020
0.1UF
20%
6.3V
C2000
2.2UF
20%
6.3V
C2001
2.2UF
20%
6.3V
C2003
0.47UF
20%
6.3V
C2003
0.1UF
20%
6.3V
BW11
CA13
CC11
CC15
CE13
CE18
CG15
CJ13
CL15
CN13
CR15
VDD_LOW_S2
CC9
VDD_LOW_USB_DEBUG_S2
PP0V7_VDD_LOW_FLPPLL_S2
CG18
VDD_LOW_FLPPLL_S2
PP0V7_VDD_LOW_ULPPLL_S2
CR22
VDD_LOW_ULPPLL_S2
CL18
VDD_LOW_VID_PLL_S2
PP_AVE_S1
C2027
22UF
20%
4V
C2026
20UF
20%
6.3V
C2025
20UF
20%
6.3V
C2024
20UF
20%
6.3V
CJ44
CL41
CL46
CL50
CL54
CN44
CN48
CN52
CR50
VDD_AVE_S1
AE18
AE22
AG15
AJ9
AJ13
AJ18
AJ22
AL11
AL20
AN9
AN13
AN18
AN22
AR15
AU13
AU18
AW11
BA13
BA18
BC11
BC15
VDD_DISP_S1
AN24
VDD_DISP_SENSE
ANALOG_DISP_SENSE_SE
OUT
C2033
20UF
20%
6.3V
C2031
20UF
20%
6.3V
C2030
20UF
20%
6.3V
C2035
2.2UF
20%
6.3V
PP_DISP_S1
C2036
2.2UF
20%
6.3V
C2037
2.2UF
20%
6.3V
C2034
20UF
20%
6.3V
SOC: DDR
U1000
ELLIS-6G-1ZNM-M
CSP
SYM 17 OF 23
DDR
PP0V5_VDDQL_S1
C2093
4UF
20%
6.3V
C2092
4UF
20%
6.3V
C2091
4UF
20%
6.3V
C2090
4UF
20%
6.3V
PLACE CAPS ON SOC CORNERS
BK1
BP1
BV1
CE9
CP1
CV1
CW9
DB1
VDDQL_DDR0_S1
BK66
BP66
BV66
CG59
CP66
CV66
CW59
DA66
VDDQL_DDR1_S1
D1
H1
M1
N9
AE9
AF1
AK1
AP1
VDDQL_DDR2_S1
D66
F66
J59
K66
AA59
AF66
AK66
AP66
VDDQL_DDR3_S1
VDDQL_DDR3_S2
VDDQL_DDR3_S3
VDDQL_DDR3_S4
C63
VDDQL_SENSE
ANALOG_VDDQL_SENSE_SE
OUT
C2085
2.2UF
20%
6.3V
C2088
4UF
20%
6.3V
C2087
4UF
20%
6.3V
C2086
4UF
20%
6.3V
C2085
4UF
20%
6.3V
PP_DCS_S1
CG9
CW11
VDD_DCS_DDR0_S1
CG57
CW57
VDD_DCS_DDR1_S1
N11
AE11
VDD_DCS_DDR2_S1
J57
AA57
VDD_DCS_DDR3_S1
E61
VDD_DCS_SENSE
ANALOG_DCS_SENSE_SE
OUT
BF1
BF2
CA1
CD1
CH1
CM1
CT2
DB3
VDD2_DDR0_S2
BF65
BF66
BJ65
CA66
CD66
CH66
CM66
CN65
CV65
DA65
DB64
VDD2_DDR1_S2
D3
P1
V1
AB1
AE1
AV1
AV2
VDD2_DDR2_S2
D64
N66
T66
Y66
AD66
AU65
AY65
VDD2_DDR3_S2
PP1V1_VDD2H_DDR_S2
C2080
4UF
20%
6.3V
C2081
4UF
20%
6.3V
C2082
4UF
20%
6.3V
C2083
4UF
20%
6.3V
C2084
20UF
20%
6.3V
C2180
0.22UF
10%
6.3V
PLACE CAPS ON SOC CORNERS
BH1
DC2
VDD1_DDR0_S2
BJ66
DC65
VDD1_DDR1_S2
C2
AU1
VDD1_DDR2_S2
C65
AU66
VDD1_DDR3_S2
PP1V8_S2
C2096
0.22UF
10%
6.3V
C2097
0.22UF
10%
6.3V
C2098
0.22UF
10%
6.3V
C2099
0.22UF
10%
6.3V
PLACE CAPS ON SOC CORNERS
CG11
CU13
VDD_AMP1_DDR0_S2
CG54
CU54
VDD_AMP1_DDR1_S2
U13
AE13
VDD_AMP1_DDR2_S2
L54
W54
VDD_AMP1_DDR0_S2
D61
VDD_AMPH_SENSE
ANALOG_AMPH_SENSE_SE
OUT
PP1V1_AMPH_S2
C2070
2.2UF
20%
6.3V
C2071
2.2UF
20%
6.3V
C2072
2.2UF
20%
6.3V
C2073
0.22UF
10%
6.3V
C2074
0.47UF
20%
6.3V
C2075
0.47UF
20%
6.3V
PLACE CAPS ON SOC CORNERS

Title		
鑫智造图纸		
Size	Number	Revision
A4		
Date:	2024/8/14	Sheet of
File:	E:\CYX\原理图\项目6 15 美\11.SchDoc	Drawn By:

SOC : VDD12


U1000
COLL-6G
CSP
SYM 18 OF 22
VDD12
A12 VDD12_USB
BB3 VDD12_USB_DEBUG_S2
BL39 VDD12_PLL_PCPU
AR31 VDD12_PLL_ECPU
AE41 VDD12_PLL_GPU
DA10 VDD12_XTAL_S1
DA17 VDD12_AMUXNEG_S2
H64 VDD12_AMUXPOS_S2
CU37 VDD12_MIPIC
G59 VDD12_MIPID_S1
BJ37 VDD12_TSADC_CPU0_S2
AR35 VDD12_TSADC_CPU1_S2
CW18 VDD12_TSADC_SOC0
AU9 VDDIO12_AOP_1_S2
BA9 VDDIO12_AOP_1_S2
BE9 VDDIO12_AOP_1_S2
BJ9 VDDIO12_AOP_2_S2
BN9 VDDIO12_AOP_2_S2
BU9 VDDIO12_AOP_2_S2
CA9 VDDIO12_AOP_3_S2
BU26 VDD12_PLL_SOC_S1
CN4 VDD12_PLL_DDR0
CT64 VDD12_PLL_DDR1
E12 VDD12_PLL_DDR2
D63 VDD12_PLL_DDR3
AU50 VDD12_PLL0_ANE
AU48 VDD12_PLL1_ANE
CU39 VDD12_PLL_DCS0_S1
AE48 VDD12_PLL_DCS1_S1
CN20 VDD12_VID_PLL_S2
VDDIO12_GRP0 CU18
VDDIO12_GRP0 CW15
VDDIO12_GRP1 BN59
VDDIO12_GRP1 CC59
VDDIO12_GRP2 AC59
VDDIO12_GRP2 AG59
VDDIO12_GRP2 AL59
VDDIO12_GRP3 G46
VDDIO12_GRP3 G50
VDDIO12_GRP4 G28
VDDIO12_GRP4 G33
VDD12_PCIE CW26
VDD12_PCIE CW31
VDD12_PCIE CW33
VDD12_LPDP_TX_S1 J41
VDD12_LPDP_TX_S1 J44
VDD12_LPDP_RX CW41
VDD12_LPDP_RX CW46
VDD12_LPDP_RX CW50
VDD12_LPDP_RX CW54
VDDA_EFUSE1 AC57
VDDA_EFUSE2 CJ24
VDDA_EFUSE3 U15
VDD12_FMON CL26
VDD12_PCIE_REFBUF CU26
VDD12_FLPPLL_S2 CU22
VDD12_FLPPLL_S2 CJ18
VDD12_ADC_SOC_S1 AE50
VDD12_CIO_S1 G11
VDD12_CIO_S1 G13
VDD12_HSCDFT0 F65
VDD12_HSCDFT1 CW20
VDDA_TD CY64
PP1V24_S1
C2135 0.1UF 20% 6.3V
PP1V24_S2
C2100 0.1UF 20% 6.3V
XW2130 SHORT-20L-0.05MM-SM
PP1V2_SOC_S0
PP1V2_SOC_FILT
TO_ANE
C2126 2.2UF 20% 6.3V
C2127 0.1UF 20% 6.3V
C2128 0.1UF 20% 6.3V
FL2150
PP1V24_S1
C2146 4UF 20% 4V
C2103 0.1UF 20% 6.3V
PP1V2_S1_XTAL
PP1V24_S2
PP1V24_S0
GND
C2198 2.2UF 20% 6.3V
C2199 0.1UF 20% 6.3V
PP1V24_S2
PP1V24_S0
PP1V24_S2
C2123 2.2UF 20% 6.3V
C2124 0.1UF 20% 6.3V
PP1V24_S1
C2163 2.2UF 20% 6.3V
C2164 0.1UF 20% 6.3V
PP1V2_SOC_S0
C2102 2.2UF 20% 6.3V
C2105 0.1UF 20% 6.3V
C2107 0.1UF 20% 6.3V
C2101 0.1UF 20% 6.3V
PP1V2_SOC_FILT
C2108 0.1UF 20% 6.3V
PP1V24_S1
PP1V2_SOC_VDD12_FLPPLL_S2_FILT
C2109 0.1UF 20% 6.3V
C2137 2.2UF 20% 6.3V
PP1V2_IO_GRP0
XW2100 SHORT-12L-0.1MM-SM
C2104 2.2UF 20% 6.3V
PP1V2_IO_GRP1
XW2101 SHORT-12L-0.1MM-SM
C2145 2.2UF 20% 6.3V
PP1V2_IO_GRP2
XW2102 SHORT-12L-0.1MM-SM
C2160 2.2UF 20% 6.3V
PP1V2_IO_GRP3
XW2103 SHORT-12L-0.1MM-SM
PP1V24_S0
PP1V2_IO_GRP4
XW2104 SHORT-12L-0.1MM-SM
C2147 2.2UF 20% 6.3V
PP1V2_SOC_S0
C2155 0.1UF 20% 6.3V
C2150 4UF 20% 4V
PP1V24_S1
C2151 2.2UF 20% 6.3V
C2152 0.1UF 20% 6.3V
C2153 0.1UF 20% 6.3V
PP1V24_S0
C2131 0.01UF 10% 6.3V
C2132 0.1UF 20% 6.3V
C2133 4UF 20% 4V
C2134 0.1UF 20% 6.3V
PP1V2_VDD12_FMON
R2160 49.9
PP1V24_S0
PP1V2_VDD12_PCIE_REFBUF
R2162 0
PP1V2_SOC_S0
C2195 0.1UF 20% 6.3V
C2136 2.2UF 20% 6.3V
R2161 49.9
PP1V24_S2
R2163 10
PP1V24_S2
C2170 0.47UF 20% 6.3V
C2138 4UF 20% 6.3V
PP1V24_S1
PP1V24_S1
C2171 2.2UF 20% 6.3V
C2172 0.1UF 20% 6.3V
PP1V24_S0
C2173 2.2UF 20% 6.3V
C2174 0.1UF 20% 6.3V
NC_DEV_SOC_VDDA_TD
A B C D

Title		
鑫智造图纸		
Size A4	Number	Revision
Date: 2024/8/14		Sheet of
File: E:\CYX\原理图\项目6 15 美\12.SchDoc		Drawn By:


U1000
COLL-6G
CSP
SYM 19 OF 22
GND
DE1
DE66
A1
A68
VSS_1
VSS_2
VSS_3
VSS_4
VSS
U1000
COLL-6G
CSP
SYM 20 OF 22
U1000
COLL-6G
CSP
SYM 21 OF 22
U1000
COLL-6G
CSP
SYM 22 OF 22
VSS_DDR_SENSE
VSS_GPU_SENSE
VSS_PCPU_SENSE
VSS_SOC_SENSE
D60
AE28
CJ33
BN18
ANALOG_DDR_SENSE_SE
ANALOG_GPU_SENSE_N
ANALOG_PCPU_SENSE_N
ANALOG_SOC_SENSE_N
1
2
3
4
A
B
C
D

Title
鑫智造图纸

Size A4
Number
Revision

Date: 2024/8/14
Sheet of
File: E:\CYX\原理图\项目6 15 美\13.SchDoc
Drawn By:

1 2 3 4

A B C D


PP1V8 S2
1
2
C2300
0.1UF
20%
6.3V
A1
U2300
VCC
M34C32-F
WLCSP
I2C1 SMC SCL
B1
SCL
SDA
B2
I2C1 SMC SDA
VSS
A2

Title		
Size A4	Number	Revision
Date:	2024/8/14	Sheet of
File:	E:\CYX\原理图\项目6 15 美\13.1.SchDoc	Drawn By:


PP1V24_S0
R2440
2.2K
5%
1/32W
R2441
2.2K
5%
1/32W
I2C2_AP_SCL
I2C2_AP_SDA
MAKE_BASE=TRUE
I2C2_AP_SCL
I2C2_AP_SDA
OUT
BI
AP I2C3
PP1V24_S0
R2490
4.7K
1%
1/32W
R2491
4.7K
1%
1/32W
I2C3_AP_SDA
I2C3_AP_SCL
U2490
LSF0101
X2SON
VBIAS
SDAA
SDAB
SCLA
SCLB
GND
PP1V24_S2
C2490
0.1UF
5%
6.3V
I2C3_AP_SDA_1V8_R
R2494
0.00
5%
1/32W
PP1V8_S2
R2495
2.2K
5%
1/32W
R2496
2.2K
5%
1/32W
I2C3_AP_SDA_1V8
I2C3_AP_SCL_1V8
AP I2C4 (UNUSED)
NC_I2C4_AP_SCL
NC_I2C4_AP_SDA
SI2C0
PP1V24_S0
R2410
4.7K
1%
1/32W
R2411
4.7K
1%
1/32W
I2C0_S_SCL
I2C0_S_SDA
OUT
BI
ISP I2C0 (Unused)
NC_I2C0_ISP_SCL
NC_I2C0_ISP_SDA
ISP I2C1 (Unused)
NC_I2C1_ISP_SCL
NC_I2C1_ISP_SDA

Title
鑫智造图纸

Size
A4

Number

Revision

Date: 2024/8/14
Sheet of
File: E:\CYX\原理图\项目6 15 美\14.SchDoc
Drawn By:


1
2
3
4
A
B
C
D
AOP I2C0
PP1V24 S2
R2520
1.5K
1%
1/32W
R2521
1.5K
1%
1/32W
I2C0 AOP SDA
I2C0 AOP SCL
I2C0 AOP SDA
I2C0 AOP SCL
I2C0 AOP SDA
OUT
I2C0 AOP SCL
BI
AOP I2C1
PP1V24 S2
R2530
2.2K
5%
1/32W
R2531
2.2K
5%
1/32W
I2C0 AOP SCL
I2C0 AOP SDA
I2C1 AOP SCL
OUT
I2C1 AOP SDA
BI
I2C1 AOP SCL
OUT
I2C1 AOP SDA
BI
AOP I2C2
PP1V24 S2
R2540
1.2K
1%
1/32W
R2541
1.2K
1%
1/32W
I2C2 AOP SCL SEQ
I2C2 AOP SDA
I2C2_AOP_SCL_SEQ
OUT
I2C2 AOP SDA
BI
I2C2_AOP_SCL_SEQ
OUT
I2C2 AOP SDA
BI
I2C2 AOP SCL SEQ
OUT
I2C2 AOP SDA
BI
AOP I2C3
PP1V24 S2
R2580
2.2K
5%
1/32W
R2581
2.2K
5%
1/32W
I2C3 AOP SDA
I2C3 AOP SCL
I2C3 AOP SDA
I2C3 AOP SCL
SMC I2C1
PP1V24 S2
R2560
2.2K
5%
1/32W
R2561
2.2K
5%
1/32W
I2C0 SMC SCL
I2C0 SMC SDA
I2C0_SMC_SCL
OUT
I2C0 SMC SDA
BI
SMC I2C2
PP1V24 S2
R2570
10K
5%
1/32W
R2571
10K
5%
1/32W
I2C2 SMC SDA
I2C2 SMC SCL
I2C2_SMC_SDA
OUT
I2C2 SMC SCL
BI
MTP I2C0 (Unused)
NC I2C0 MTP SCL
NC I2C0 MTP SDA
NC I2C0 MTP SCL
NC I2C0 MTP SDA

Title
鑫智造图纸

Size	Number	Revision
A4		

Date: 2024/8/14
Sheet of
File: E:\CYX\原理图\项目6 15 美\15.SchDoc
Drawn By:


C2800 1 2 0.22UF
10% 6.3V
90 PCIE ST0 AP FROM NAND C RX P
90 PCIE ST0 AP FEOM NAND C RX N
90 PCIE ST0 AP FROM NAND RX P
90_PCIE_ST0_AP_FROM_NAND_RX_N
IN
IN
C2801 1 2 0.22UF
10% 6.3V
90 PCIE GP1 AP FROM BB RX P
90 PCIE GP1 AP FROM BB RX N
90 PCIE GP1 AP FROM BB RX P
90 PCIE GP1 AP FROM BB RX N
C2810 1 2 0.1UF
20% 6.3V
90 PCIE GP0 AP FROM WLAN RX P
90 PCIE GP0 AP FROM WLAN RX N
90 PCIE GP0 AP FROM WLAN C RX P
90_PCIE_GP0_AP_FROM_WLAN_C_RX_N
C2811 1 2 0.1UF
20% 6.3V
C2822 1 2 0.22UF
10% 6.3V
90 PCIE GP1 AP TO BB C TX P
90 PCIE GP1 AP TO BB C TX N
90 PCIE GP1 AP TO BB TX P
90_PCIE_GP1_AP_TO_BB_TX_N
C2823 1 2 0.22UF
10% 6.3V
C2812 1 2 0.1UF
20% 6.3V
90 PCIE GP0 AP TO WLAN C TX P
90 PCIE GP0 AP TO WLAN C TX N
90 PCIE GP0 AP TO WLAN TX P
90_PCIE_GP0_AP_TO_WLAN_TX_N
C2813 1 2 0.1UF
20% 6.3V
C2802 1 2 0.22UF
10% 6.3V
90 PCIE ST0 AP TO NAND C TX P
90 PCIE ST0 AP TO NAND C TX N
90 PCIE ST0 AP TO NAND TX P
90_PCIE_ST0_AP_TO_NAND_TX_N
C2803 1 2 0.22UF
10% 6.3V
SWD NUB TO WLCHGR SWCLK R
R2700
0
2 1
0%
1/32W
SWD NUB TO WLCHGR SWCLK R
SWD NUB TO WLCHGR SWCLK
SWD NUB TO WLCHGR SWCLK
R2701
0
2 1
0%
1/32W
SWD NUB BI WLCHGR SWD R
SWD NUB TO WLCHGR SWCLK R
SWD NUB BI WLCHGR SWD
SWD NUB BI WLCHGR SWD

Title
鑫智造图纸

Size
A4

Number

Revision

Date: 2024/8/14
Sheet of
File: E:\CYX\原理图\项目6 15 美\15.1.SchDoc
Drawn By:


1
2
3
4
A
B
C
D
PP625_NAND_S0
I_VCC = 1150mA MAX (1us PEAK POWER)
C3013 10UF 20% 10V
C3030 10UF 20% 10V
C3019 10UF 20% 10V
C3021 10UF 20% 10V
C3049 2.2UF 20% 6.3V
C3050 2.2UF 20% 6.3V
C3051 2.2UF 20% 6.3V
C3052 2.2UF 20% 6.3V
C3054 330PF 10% 16V
C3037 220PF 5% 16V
C3038 47PF 5% 16V
C3039 22PF 5% 16V
I_VDDIO1 (@ 1.2V) = 72mA MAX
PP1V24_S0
C3041 2.2UF 20% 6.3V
C3024 2.2UF 20% 6.3V
C3026 2.2UF 20% 6.3V
C3010 0.1UF 20% 6.3V
C3055 220PF 5% 25V
FL3025 10-OHM-1.1A
PP_NAND_VDDIO1_F
C3057 47PF 5% 16V
C3058 22PF 5% 16V
C3025 2.2UF 20% 6.3V
R3063 5% 1/32W
PP_NAND_VDDIO1_R
C3063 2.2UF 20% 6.3V
I_VDDIO2 (@ 1.2V) = 384mA MAX
PP1V24_IO
C3031 20UF 20% 6.3V
C3032 16UF 20% 4V
C3029 20UF 20% 6.3V
C3043 2.2UF 20% 6.3V
C3044 20PF 20% 6.3V
C3031 15UF 20% 6.3V
C3032 15UF 20% 6.3V
C3029 15UF 20% 6.3V
C3060 330PF 10% 16V
C3012 220PF 5% 25V
C3015 47PF 5% 16V
C3017 22PF 5% 16V
I_VDD = 700mA MAX
PP0V83_NAND_S0
C3048 15UF 20% 6.3V
C3048 16UF 20% 4V
C3002 20UF 20% 6.3V
C3005 10UF 20% 10V
C3000 15UF 20% 6.3V
C3022 15UF 20% 4V
C3001 2.2UF 20% 6.3V
C3027 2.2UF 20% 6.3V
C3040 2.2UF 20% 6.3V
C3046 2.2UF 20% 6.3V
PP0V83_NAND_PLL
FL3023 10-OHM-1.1A
C3023 2.2UF 20% 6.3V
C3006 0.1UF 20% 6.3V
NC_DEV_NAND_MINI_VPP
GND
C3070 0.1UF 20% 6.3V
C3071 0.1UF 20% 6.3V
C3072 0.1UF 20% 6.3V
C3073 0.1UF 20% 6.3V
C3007 330PF 10% 6.3V
C3003 220PF 20% 6.3V
C3008 47PF 5% 16V
C3004 22PF 5% 16V
C3074 0.1UF 20% 6.3V
C3075 0.1UF 20% 6.3V
C3076 0.1UF 20% 6.3V
C3074 0.22UF 10% 6.3V
C3075 0.22UF 10% 6.3V
C3076 0.22UF 10% 6.3V
C3077 0.22UF 10% 6.3V
C3077 0.22UF
U3000
THGBY8G9A15LFAN BGA SYM 1 OF 4
E4 E12 F4 F12 T4 T12 U4 U12 VCC
(VCC)
G5 G11 H5 H11 P5 P11 R5 R11 VDDIO_1
P9 P10 PCIE_AVDD_H
N6 AVDD1X_PLL
(VCCQ_IO)
G12 G4 H4 H12 K4 M12 P4 P12 R4 R12 VDDIO_2_L_ANI
K12 L4 L12 M4 VDDIO_2_DP
(VCCQ_ANI)
J7 J9 K7 K9 M7 M9 N7 N9 VDD
P7 R7 R9 PCIE_VDD
M6 VDD_PLL
(VDD)
E11 VPP
H6
VSS
B5 B6 B7 B8 B9 B10 B11 C4 C12 D3 D13 E3 E13 F3 F5 F11 F13 G3 G13 H3 H7 H8 H13 J3 J4 J5 J8 J11 J12 J13 K3 K8 K13 L3 L7 L8 L9 L13 M3 M8 M13 N3 N5 N8 N12 N13 P3 P8 P13 R3 R6 R8 R10 R13 T3 T5 T7 T9 T11 U3 U5 U7 U9 U11 U13 V4 V5 V6 V7 V8 V9 V10 V11 V12
(VSS)
U3000
THGBY8G9A15LFAN BGA SYM 4 OF 4
VSS/DUMMY
A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 B1 B2 B3 B4 B12 B13 B14 B15 C1 C2 C3 C13 C14 C15 D1 D2 D14 D15 E1 E2 E14 E15 F1 F2 F14 F15 G1 G2 G14 G15 H1 H2 H14 H15 J1 J2 J14 J15 K1 K2 K14 K15 L1 L2 L14 L15 M1 M2 M14 M15 N1 N2 N14
N15 P1 P2 P14 P15 R1 R2 R14 R15 T1 T2 T14 T15 U1 U2 U14 U15 V1 V2 V3 V13 V14 V15 W1 W2 W3 W4 W5 W6 W7 W8 W9 W10 W11 W12 W13 W14 W15 Y1 Y2 Y3 Y4 Y5 Y6 Y7 Y8 Y9 Y10 Y12 Y13 Y14 Y15 AA1 AA2 AA3 AA4 AA5 AA6 AA7 AA8 AA9 AA10 AA11 AA12 AA13 AA14 AA15
U3000
THGBY8G9A15LFAN BGA SYM 3 OF 4
C5 C6 C7 C8 C9 D4 D5 D6 D7 D8 D9 D10 D11 D12 RFU_2
Y11 NC
C10 C11 RFU_2
H10 J10 K60 K10 L5 L6 L10 L11 M10 RFU

Title

Size: A4
Number
Revision

Date: 2024/8/14
Sheet of
File: E:\CYX\原理图\项目6 15 美\16.SchDoc
Drawn By:



U3000
THGBY8G9A15LFAN
BGA
SYM 2 OF 4
IN
CLK AP TO NAND 24M
N11
CLK_IN
IN
IO AP TO NAND RESET L
J6
RESET*
GND
F7
TRST*
(INT PD)
IN
90 PCIE ST0 AP TO NAND REFCLK P
T6
PCIE_REFCLK_P
IN
90 PCIE ST0 AP TO NAND REFCLK N
U6
PCIE_REFCLK_N
BI
PCIE ST0 AP BI NAND CLKREQ L
P6
PCIE_CLKREQ*
IN
90 PCIE ST0 AP TO NAND TX P
U8
PCIE_RX0_P
IN
90 PCIE ST0 AP TO NAND TX N
T8
PCIE_RX0_N
OUT
90 PCIE ST0 AP FROM NAND RX P
U10
PCIE_TX0_P
OUT
90 PCIE ST0 AP FROM NAND RX N
T10
PCIE_TX0_N
IN
PCIE ST0 AP TO NAND PERST L
F10
EXT_NCE/PERST*
ANALOG NAND PCIE RESREF
N10
EXT_NCE/PERST*
C3020
10PF
5%
16V
R3004
200
0.1%
1/32W
K5
ZQ_1
M11
ZQ_0
Keep ZQ trace DCR < 200mOhm
ANALOG NAND ZQ 1
ANALOG NAND ZQ 0
R3000
300
1%
1/32W
R3001
300
1%
1/32W
1
2
(INT PU)
EXT_D0/BOOT0
G8
GPIO PMU TO NAND LOW BATT BOOT L
IN
(INT PD)
EXT_D1/BOOT1
H9
IO AP TO NAND BOOT FROM MOSI FW
IN
EXT_D2/BOOT2/SPINAND_SCLK
F8
SPI0 AP TO NAND SCLK BOOT CONFIG0
IN
EXT_D3/SPINAND_MISO/SWD_UID0
E8
SPI0 AP FROM NAND MISO BOOT CONFIG2
OUT
EXEXT_D4/SPI_CS
G9
GND
EXT_D3/SPINAND_MISO/SWD_UID1
E9
SPI0 AP TO NAND MOSI BOOT CONFIG1
IN
EXT_D6/BOOT3
F9
GND
(INT PU)
EXT_D7/SPF*
G10
IO PMU TO MANY SYSTEM ALIVE
IN
EXT_DQS/BCM*
E10
NC DEV NAND MINI BCM L
(INT PU)
(INT PU)
EXT_NRE/JTAG_TMS
E6
SWD AP BI NAND SWDIO
BI
(INT PU)
EXT_NWE/JTAG_TCK
F6
SWD AP TO MANY SWCLK
IN
(INT PU)
EXT_RNB/JTAG_TDO
G6
GND
EXT_CLE/JTAG_TDI
G7
NC DEV NAND MINI JTAG TDI
EXT_ALE/JTAG_SEL
E7
GND
DROOP*
N4
NC_DEV_NAND_DROOP_L
WP*
E5
PP1V24_S0
ANI0_VREF
K11
ANALOG NAND ANI0 VREF
ANI1_VREF
M5
ANALOG NAND ANI1 VREF

Title
鑫智造图纸

Size A4
Number
Revision

Date: 2024/8/14
Sheet of
File: E:\CYX\原理图\项目6 15 美\16.1.SchDoc
Drawn By:


1
2
3
4
A
B
C
D
U3000
HN3T0CT8CAX354
BGA
SYM 1 OF 4
PP2V625_NAND_S0
E4 E12 F4 F12 T4 T12 U4 U12
VCC
(VCC)
PP1V24_S0
G5 G11 H5 H11 P5 P11 R5 R11
VDDIO_1
PP_NAND_VDDIO1_F
P9 P10
PCIE_AVDD_H
PP_NAND_VDDIO1_R
N6
AVDD1X_PLL
(VCCQ_IO)
G12 G4 H4 H12 K4 M12 P4 P12 R4 R12
VDDIO_2_L_ANI
K12 L4 L12 M4
VDDIO_2_DP
(VCCQ_ANI)
PP0V83_NAND_S0
J7 J9 K7 K9 M7 M9 N7 N9
VDD
P7 R7 R9
PCIE_VDD
PP0V83_NAND_PLL
M6
VDD_PLL
(VDD)
NC_DEV_NAND_MINI_VPP
E11
VPP
GND
H6
VQPS
VSS
(VSS)
B5 B6 B7 B8 B9 B10 B11 C4 C12 D3 D13 E3 E13 F3 F5 F11 F13 G3 G13 H3 H7 H13 J3 J4 J5 J8 J11 J12 J13 K3 K8 K13 L3 L7 L8 L9 L13 M3 M8 M13 N3 N5 N8 N12 N13 P3 P8 P13 R3 R6 R8 R10 R13 T3 T5 T7 T9 T11 U3 U5 U7 U9 U11 U13 V4 V5 V6 V7 V8 V9 V10 V11 V12
U3000
HN3T0CT8CAX354
BGA
SYM 4 OF 4
VSS/DUMMY
A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 B1 B2 B3 B4 B12 B13 B14 B15 C1 C2 C3 C13 C14 C15 D1 D2 D14 D15 E1 E2 E14 E15 F1 F2 F14 F15 G1 G2 G14 G15 H1 H2 H14 H15 J1 J2 J14 J15 K1 K2 K14 K15 L1 L2 L14 L15 M1 M2 M14 M15 N1 N2 N14
N15 P1 P2 P14 P15 R1 R2 R14 R15 T1 T2 T14 T15 U1 U2 U14 U15 V1 V2 V3 V13 V14 V15 W1 W2 W3 W4 W5 W6 W7 W8 W9 W10 W11 W12 W13 W14 W15 Y1 Y2 Y3 Y4 Y5 Y6 Y7 Y8 Y9 Y10 Y12 Y13 Y14 Y15 AA1 AA2 AA3 AA4 AA5 AA6 AA7 AA8 AA9 AA10 AA11 AA12 AA13 AA14 AA15
U3000
HN3T0CT8CAX354
BGA
SYM 3 OF 4
C5 C6 C7 C8 C9 D4 D5 D6 D7 D8 D9 D10 D11 D12
RFU_2
NC Y11
RFU_2 C10
RFU_2 C11
RFU H10 J10 K60 K10 L5 L6 L10 L11 M10
U3000
HN3T0CT8CAX354
BGA
SYM 2 OF 4
IN CLK_AP_TO_NAND_24M N11 CLK_IN
IN IO_AP_TO_NAND_RESET_L J6 RESET*
GND F7 TRST* (INT PD)
IN 90_PCIE_ST0_AP_TO_NAND_REFCLK_P T6 PCIE_REFCLK_P
IN 90_PCIE_ST0_AP_TO_NAND_REFCLK_N U6 PCIE_REFCLK_N
BI PCIE_ST0_AP_BI_NAND_CLKREQ_L P6 PCIE_CLKREQ*
IN 90_PCIE_ST0_AP_TO_NAND_TX_P U8 PCIE_RX0_P
IN 90_PCIE_ST0_AP_TO_NAND_TX_N T8 PCIE_RX0_N
OUT 90_PCIE_ST0_AP_FROM_NAND_RX_P U10 PCIE_TX0_P
OUT 90_PCIE_ST0_AP_FROM_NAND_RX_N T10 PCIE_TX0_N
IN PCIE_ST0_AP_TO_NAND_PERST_L F10 EXT_NCE/PERST*
ANALOG_NAND_PCIE_RESREF N10 EXT_NCE/PERST*
ANALOG_NAND_ZQ_1 K5 ZQ_1
ANALOG_NAND_ZQ_0 M11 ZQ_0
(INT PU) EXT_D0/BOOT0 G8 GPIO_PMU_TO_NAND_LOW_BATT_BOOT_L IN
(INT PD) EXT_D1/BOOT1 H9 IO_AP_TO_NAND_BOOT_FROM_MOSI_FW IN
EXT_D2/BOOT2/SPINAND_SCLK F8 SPI0_AP_TO_NAND_SCLK_BOOT_CONFIG0 IN
EXT_D3/SPINAND_MISO/SWD_UID0 E8 SPI0_AP_FROM_NAND_MISO_BOOT_CONFIG2 OUT
EXEXT_D4/SPI_CS G9 GND
EXT_D3/SPINAND_MISO/SWD_UID1 E9 SPI0_AP_TO_NAND_MOSI_BOOT_CONFIG1 IN
EXT_D6/BOOT3 F9 GND
(INT PU) EXT_D7/SPF* G10 IO_PMU_TO_MANY_SYSTEM_ALIVE IN
EXT_DQS/BCM* E10 NC_DEV_NAND_MINI_BCM_L
(INT PU)
(INT PU)
EXT_NRE/JTAG_TMS E6 SWD_AP_BI_NAND_SWDIO BI
(INT PU) EXT_NWE/JTAG_TCK F6 SWD_AP_TO_MANY_SWCLK IN
(INT PU) EXT_RNB/JTAG_TDO G6 GND
EXT_CLE/JTAG_TDI G7 NC_DEV_NAND_MINI_JTAG_TDI
EXT_ALE/JTAG_SEL E7 GND
DROOP* N4 NC_DEV_NAND_DROOP_L
WP* E5 PP1V24_S0
ANI0_VREF K11 ANALOG_NAND_ANI0_VREF
ANI1_VREF M5 ANALOG_NAND_ANI1_VREF

Title 鑫智造图纸		
Size A4	Number	Revision
Date: 2024/8/14		Sheet of
File: E:\CYX\原理图\项目6 15 美\16.2.SchDoc		Drawn By:


OUTPUTS
OUTPUTS
U3300
TMMY88B0-BPH
WLCSP
SYM 1 OF 6
BUCK4_LX
BUCK4_LX
BUCK4_FB
BUCK4_VSS_FB
BUCK5_LX
BUCK5_LX
BUCK5_FB
BUCK5_VSS_FB
BUCK6_LX
BUCK6_LX
BUCK6_FB
BUCK6_VSS_FB
BUCK7_LX
BUCK7_LX
BUCK7_FB
BUCK7_VSS_FB
BUCK8_LX
BUCK8_LX
BUCK8_FB
BUCK8_VSS_FB
BUCK9_LX
BUCK9_LX
BUCK9_FB
BUCK9_VSS_FB
BUCK0_LX_PH0
BUCK0_LX_PH2
BUCK0_LX_PH3
BUCK0_LX_PH4
BUCK0_LX_PH5
BUCK0_FB
BUCK0_VSS_FB
BUCK1_LX_PH0
BUCK1_LX_PH1
BUCK1_FB
BUCK1_VSS_FB
BUCK2_LX_PH0
BUCK2_LX_PH2
BUCK2_LX_PH3
BUCK2_FB
BUCK2_VSS_FB
BUCK3_LX
BUCK3_FB
BUCK3_VSS_FB
BUCK4 2.9A MAX
BUCK5 2.5A MAX
BUCK6 2.8A MAX
BUCK7 2.2A MAX
BUCK8 2.5A MAX
BUCK9 0.6A MAX
BUCK1 1.38A MAX
BUCK2 7A MAX
BUCK3 2A MAX
PP1V1_VDD2H_DDR_S2
PP_AVE_S1
PP1V24_S4
PP_SRAM_S1
PP_DISP_S1
PP1VX_DISPLAY_S2
PP_CPU_PCORE_S0
PP_GPU_S0
PP_SOC_S1
PP1V8_S4
VOLTAGE=0.76
VOLTAGE=0.769
VOLTAGE=0.76
VOLTAGE=1.1
VOLTAGE=0.725
(DEFAULT)
(0.400V~0.950V)
(0.400V~1.150V)
L3340 0.47UH-3.7A-0.034OHM
L3350 0.47UH-3.7A-0.034OHM
L3360 0.47UH-20%-4.0A-0.05OHM
L3370 0.47UH-20%-4.0A-0.05OHM
L3380 0.47UH-20%-4.0A-0.05OHM
L3390 1UH-20%-1.55A-0.063OMH
L3300 1UH-20%-3.6A-0.062OHM
L3301 152S01395
L3302 152S01395
L3310 152S01395
L3320 1UH-20%-3.6A-0.062OHM
L3321 152S01395
L3330 0.47UH-20%-4.0A-0.05OHM
XW3340
XW3350
XW3360
XW3370
XW3380
XW3390
XW3301
XW3310
XW3312
XW3320
XW3330
SHORT-20L-0.05MM-SM
OMIT
PACK_OPTION=MLB
DIDT=TRUE
ANALOG_FB_BUCK4
ANALOG_FB_BUCK5
ANALOG_FB_BUCK6
ANALOG_FB_BUCK7
ANALOG_FB_BUCK8
ANALOG_FB_BUCK9
ANALOG_FB_BUCK0
ANALOG_FB_BUCK1
ANALOG_FB_BUCK2
ANALOG_FB_BUCK3
D3Y BUCK0 CAPS
D3Y BUCK0 INDUCTORS
D3Y BUCK9 CAPS
UPPER COIL IN1
UPPER COIL OUT
LOWER COIL IN2
LOWER COIL OUT

Title
鑫智造图纸

Size	Number	Revision
A4		

Date: 2024/8/14
File: E:\CYX\原理图\项目6 15 美\17.SchDoc
Sheet of
Drawn By:


INPUTS
U3300
BAKU-STUDY
WLCSP
SYM 2 OF 6
OUTPUTS
PP_VDD_MAIN
PLACE IN VICINITY OF PMU FOR BULK CAP
C3404 15UF 20% 6.3V
C3405 15UF 20% 6.3V
C3406 15UF 20% 6.3V
C3407 15UF 20% 6.3V
C3475 220PF 5% 25V
C3476 220PF 5% 25V
C3479 220PF 5% 25V
C3478 220PF 5% 25V
C3488 2.2UF 20% 6.3V
C3481 2.2UF 20% 6.3V
C3482 220PF 5% 25V
C3483 330PF 10% 16V
C3484 2.2UF 20% 6.3V
C3485 330PF 10% 16V
C3486 330PF 10% 16V
C3487 220PF 5% 25V
VSS_BUCK3
VDD_BUCK9_3
VSS_BUCK13_9
VDD_BUCK13_10_4
VSS_BUCK10
VDD_BUCK3_10_4
VSS_BUCK5_4
VDD_BUCK5
VSS_BUCK0
VDD_BUCK11_7_0
VSS_BUCK11
VSS_BUCK7
VSS_BUCK2
VDD_BUCK8_2_1
VSS_BUCK1
VSS_BUCK8_2_1
VSS_BUCK8_6
VDD_BUCK6_3
TOP SIDE BUCK INPUT
RIGHT SIDE BUCK INPUT
BOT SIDE BUCK INPUT
BUCK10_LX_PH0
BUCK10_LX_PH2
BUCK10_FB
BUCK10_VSS_FB
BUCK11_LX_PH0
BUCK11_LX_PH2
BUCK11_FB
BUCK11_VSS_FB
BUCK12_LX
BUCK12_FB
BUCK12_VSS_FB
BUCK13_LX
BUCK13_FB
BUCK13_VSS_FB
L3400 1UH-20%-3.0A-0.06OHM
L3401 0.22UH-20%-5.8A-0.04OHM
XW3400 SHORT-20L-0.05MM-SM
L3410 1UH-20%-3.6A-0.62OHM
L3411 0.22UH-20%-5.8A-0.04OHM
XW3410 SHORT-20L-0.05MM-SM
L3420 0.47UH-20%-4.0A-0.05OHM
XW3420 SHORT-20L-0.05MM-SM
L3430 0.47UH-20%-4.0A-0.05OHM
XW3430 SHORT-20L-0.05MM-SM
OMIT
LX_BUCK10_P0
LX_BUCK10_P2
ANALOG_FB_BUCK10
LX_BUCK11_P0
LX_BUCK11_P2
ANALOG_FB_BUCK11
LX_BUCK12
ANALOG_FB_BUCK12
LX_BUCK13
ANALOG_FB_BUCK13
PP_CPU_SRAM_S0
PP_CPU_ECORE_S0
PP0V9_S2
PP_DCS_S1
VOLTAGE=0.850
VOLTAGE=0.725
VOLTAGE=0.940
(0.600V - 1.195V)
D3Y BUCK10 CAPS
D3Y NUCK11_CAPS
D3Y NUCK11_INDUCTORS
D3Y NUCK12 CAPS
D3Y NUCK13 CAPS
BUCK10 5.5A MAX
BUCK11 5.5A MAX
BUCK12 2.7A MAX
BUCK13 2.5A MAX
DIDT-TURE

Title
鑫智造图纸

Size	Number	Revision
A4		

Date: 2024/8/14 Sheet of
File: E:\CYX\原理图\项目6 15 美\18.SchDoc Drawn By:


INPUTS
LDO & Switch
U3300
BAKU-STUDY
WLCSP
SYM 3 OF 6
GROUP1
GROUP 2
GROUP 3
GROUP 4
GROUP 5
GROUP6
PP_VDD_BOOST
PP_VDD_MAIN
PP1V8_S4
PP1V24_S4
PP0V9_S2
PLAVE AT LDO11/LDO12 INPUT
VDD_BOOST_LDO
VDD_BOOST
VDD_LDO2
VDD_LDO6
VDD_LDO7
VDD_LDO10
VDD_LDO13
VDD_MAIN_LDO
VDD_LDO15
VIN_SW0
VIN_SW1
VDD_LDO3
VDD_LDO8
VDD_LDO14
VDD_LDO16
VIN_SW2
VIN_SW3
VIN_SW4
VIN_SW5
VDD_LDO4
VDD_LDO11
VDD_LDO12
VDD_LDO17
VLDO1
VLDO5
VMBX
VCP_OUT
VLDO2
VLDO6
VLDO7
VLDO10
VLDO13
VLDO9
VLDOINT
VLDO15
VOUT_SW0
VOUT_SW1
VLDO3
VLDO8
VLDO14
VLDO16
VOUT_SW2
VOUT_SW3
VOUT_SW4
VOUT_SW5
VLDO4
VLDO11
VLDO12
VLDO17
ANALOG_PMU_VMBX_ALWAYS
ANALOG_PMU_VPCMP_ALWAYS
PP1V8_AUDIO_VA_S2_R
OMIT
XW3520
SHORT-20L-0.05MM-SM
XW3580
SHORT-10L-0.1MM-SM
PP3V3_S2
PP2V625_NAND_S0
VOLTAGE=2.625
PP1V8_AUDIO_VA_S2
PP3V0_PROX_S2
PP3V0_S2
PP3V0_REAR_LS_S0
PP3V15_TOUCH_DISPLAY_S2
PP1V8_ALWAYS
PP1V5_ALWAYS
PPVAR_BARO_S2
PP1V8_S2
PP1V8_S0
BUCK3_SW0
BUCK3_SW1
PLACE NEAR U3300 G4 (star route from PMU to Arrow)
PP1V0_UWB_ANA_S4
PP1V2_SOC_S0
PP1V0_S4
PP1V2_TOUCH_VDDCORE_S2
PP1V1_AMPH_S2
PP1V24_NFC_S2
PP1V24_S2
PP1V24_S0
PP1V24_S1
BUCK6_SW2
BUCK6_SW3
BUCK6_SW4
BUCK6_SW5
PP0V7_VDD_LOW_S2
PP0V5_VDDOL_S1
PP0V85_SOC_FIXED_S1
PP0V83_NAND_S0
VOLTAGE=0.800
C3504 4UF 20% 6.3V
C3504 2.2UF 20% 6.3V
C3505 2.2UF 20% 6.3V
C3506 0.1UF 20% 10V
C3507 0.1UF 20% 10V
C3510 13UF 20% 6.3V
(1) PP3V0_S2
C3520 16UF 20% 4V
C3520 4.3UF 20% 4V
C3524 4.3UF 20% 4V
(2) PP1V8_AUDIO_VA_S2
C3581 10UF 20% 10V
(6) PP3V0_PROX_S2
C3570 4UF 20% 6.3V
(7) PP3V0_S2
C3515 4UF 20% 6.3V
(10) PP3V0_REAR_LS
C3546 4UF 20% 6.3V
(13) PP3V15_TOUCH_DISPLAY_S2
C3521 0.1UF 20% 6.3V
C3590 2.2UF 20% 6.3V
(9) PP1V8_ALWAYS
C3509 15UF 20% 6.3V
C3508 2.2UF 20% 6.3V
C3503 220PF 20% 25V
PP1V5_ALWAYS
C3566 13UF 20% 6.3V
(15) PPVAR_BARO_S2
C3523 2.2UF 20% 6.3V
C3501 0.22UF 10% 6.3V
C3580 16UF 20% 4V
(8)PP1V0_S4
C3555 16UF 20% 4V
(14) PP1V2_TOUCH_VDDCORE_S2
C3530 16UF 20% 6.3V
C3530 20UF 20% 4V
C3530 10UF 20% 10V
C3531 10UF 20% 10V
(3) PP1V2_SOC
C3580 16UF 20% 4V
(8) PP1V0_S4
C3555 16UF 20% 4V
(14) PP1V2_TOUCH_VDDCORE_S1
C3567 20UF 20% 6.3V
C3567 10UF 20% 10V
C3569 10UF 20% 10V
(15) PP1V1_AMPH_S2
C3568 2.2UF 20% 6.3V
(15) PP1V2_NFC_S2
C3522 2.2UF 20% 6.3V
C3540 16UF 20% 10V
C3540 20UF 20% 6.3V
C3540 10UF 20% 10V
C3541 4UF 20% 6.3V
(4) PP0V7_VDD_LOW_S2
C3525 16UF 20% 4V
C3525 10UF 20% 10V
C3526 10UF 20% 10V
(11) PP0V5_VDDOL_S1
C3535 20UF 20% 6.3V
C3535 16UF 20% 4V
(12) PP0V805_SOC_FIXED_S1
PP0V5_VDDOL_S1
C3527 4.3UF 20% 4V

Title 鑫智造图纸		
Size A4	Number	Revision
Date:	2024/8/14	Sheet of
File:	E:\CYX\原理图\项目6 15 美\19.SchDoc	Drawn By:


PP1V24_S4
C3640
0.1UF
20%
6.3V
1
2
U3300
OMIT_TABLE
BAKU-STUDY
WLCAP
SYM 4 OF 8
1V2LOGIC
INPUT POWER
T6
VDDIO1V2
THROTTLERS
UNWARN*
N13
IO_AP_FROM_PMU_UVWARN0_L
THROTTLE0*
N10
IO_AP_FROM_PMU_PRE_SHDN_L
OUT
THROTTLE1*
N9
IO_AP_FROM_PMU_UNWARN1_L
OUT
IN
IO_SOC_TO_PMU_WDOG_RESET
K13
RESET_IN1
IN
IO_PMU_FROM_ACE_RESET
L12
RESET_IN2
IN
IO_SOC_TO_PMU_SOCHOT_RESET_L
M11
RESET_IN3
NC_DEV_PMU_SHDN_1V8
K15
SHDN
NC_DEV_PMU_CRASH_L_1V8
N12
CRASH*
IO_PMU_TO_WLCHGR_RESET_RC_L
N11
FAULT_OUT*
OUT
IO_PMU_TO_WLCHGR_RESET_L
C3650
0.01UF
10%
6.3V
R3650
100K
5%
1/32w
OUT
IO_PMU_TO_SYSTEM_RESET_L
M12
RESET*
OUT
IO_PMU_TO_MANY_ACTIVE_READY
L15
ACTIVE_READY
OUT
IO_PMU_TO_MANY_SYSTEM_ALIVE
N8
SYS_ALIVE
BUTTONS
BUTTON1
L13
IO_BUTTON_VOL_DOWN_L_1V8
IN
BUTTON2
L14
IO_BUTTON_SIDE_L_1V8
BUTTON3
M13
IO_BUTTON_VOL_UP_L_1V8
IN
BUTTON4
M15
IO_BUTTON_RINGER_A_1V8
IN
DBLCLICK_DET
P15
IO_PMU_TO_SEP_DOUBLE_CLICK_DET
SYSTEM INTERFACE
OUT
IO_PMU_TO_ACE_DFU_EN
M9
FORCE_DFU
OUT
CLK_PMU_TO_AOP_32K
M7
SLEEP_DFU
OUT
CLK_PMU_TO_TOUCH_DISPLAY_32K
N7
OUT_32K
IN
IO_TOUCH_TO_MANY_SCAN_ACTIVE
M10
FORCE_SYNC
NC_DEV_PMU_LDO1_EN_1V8
M8
LDO1_EN
NC_DEV_PMU_LDO13_EN_1V8
L7
LDO13_EN
HOLD CAPABLE
GPIO1
N15
GPIO_PMU_TO_NAND_LOW_BATT_BOOT_L
GPIO2
R15
GPIO_S4_PMU_TO_SPKRAMP_BOT_RESET_L
GPIO4
P14
IO_BUTTON_SIDE_L_1V8
GPIO5
P13
GPIO_S4_PMU_NFC_TO_ARCAMP_TRIG_1V8
GPIO6
P12
GPIO_PMU_FROM_BB_PCIE_HOST_WAKE_L
GPIO3
T15
NC_IO_BONGO_SEC_RESET_PMU
HOLD & SEQUENCE CAPABLE
GPIO7
P11
GPIO_SEQ_S4_PMU_TO_UWB_RESET_L
GPIO8
P10
GPIO_SEQ_S4_PMU_TO_WLAN_REG_ON
GPIO19
U13
GPIO_SEQ_PMU_TO_DISPLAY_RESET_L
GPIO20
T11
CLK_GPIO_S4_PMU_TO_WLAN_UWB_GNSS_32K
SEQUENCE CAPABLE
GPIO9
P9
GPIO_SEQ_PMU_TO_WLCHGR_EN_SYS
GPIO10
R9
NC_CLK_GPIO_S2_PMU_TO_BONGO_32K
GPIO11
R10
GPIO_PMU_FROM_CHARGER_VBUS_DET_INT_L_1V8
GPIO12
R11
NC_GPIO_SEQ_PMU_TO_BONGO_RESET_L_1V8
GPIO13
R12
GPIO_S4_PMU_NFC_TO_ARCAMP_RESET_L_1V8
GPIO14
R13
GPIO_SEQ_PMU_TO_BBPMU_RESET_L
GPIO15
T14
GPIO_SEQ_PMU_TO_BOOST_BYPASS_L_1V8
GPIO16
U15
GPIO_PMU_FROM_WLAN_HOST_WAKE
GPIO17
T13
I2C2_AOP_SCL_SEQ
GPIO18
T12
GPIO_SEQ_PMU_TO_BPIC_RESET_L_BOOST_EN_1V8
GPIO21
T10
GPIO_SEQ_PMU_TO_NFC_RST_L
GPIO22
T9
CLK_GPIO_S2_PMU_TO_ALS_32K_1V8
GPIO23
T8
CLK_GPIO_PMU_TO_BPIC_WLCHGR_32K_1V8
GPIO24
U8
GPIO_SEQ_PMU_TO_DPMIC_PANICB_L
GPIO25
U9
GPIO_SEQ_PMU_TO_BPIC_EN_1V8
AMUX
AMUX_SOC_TO_PMU_AMUX_OUT_POS
F9
AMUX_A0
GPIO_AP_TO_AMUX_PMU_SYNC
E7
AMUX_A1
AMUX_PMU_TO_ADC_IN
E8
AMUX_A2
GND
E9
AMUX_A3
AMUX_RCAM_PVDD
E13
AMUX_A4
IO_AOP_TO_TOUCH_ALS_BSYNC1
D10
AMUX_A5
GND
E11
AMUX_A6
GND
E10
AMUX_A7
OUT
AMUX_PMU_AY
H9
AMUX_AY
AMUX_SOC_TO_PMU_AMUX_OUT_NEG
F8
AMUX_B0
AMUX_PMU_FROM_DISPLAY
F10
AMUX_B1
AMUX_DIV_STROBE_BOOST_OUT
G7
AMUX_B2
AMUX_PMU_FROM_CAM_PMU
G10
AMUX_B3
GPIO_CAM_PMU1_FROM_REGULUS_INT_1V8
G9
AMUX_B4
IO_AOP_TO_DISPLAY_ALS_XSYNC
G13
AMUX_B5
CLK_AP_TO_PMU_TST_CLKOUT
G8
AMUX_B6
CLK_GPIO_S4_PMU_TO_WLAN_UWB_GNSS_32K
G11
AMUX_B7
OUT
AMUX_PMU_BY
H12
AMUX_BY
BI
SPMI0_NUB_BI_PMU_DATA
P7
SPMI_SDATA
IN
SPMI0_NUB_TO_PMU_CLK
P8
SPMI_SCLK
C3600
22PF
5%
16V
1
2
SPMI
SGPIO
VDD_SGPIO
J7
PP1V8_ALWAYS
SGPIO_SDATA
R7
GND
SGPIO_SCLK
T7
GND
SGPIO_READY_REQ
R8
GND
SCRASH*
U7
GND
IN
SWD_NUB_TO_PMU_TOUCH_SWCLK
K7
DFT_CTRL1
BI
SWD_NUB_BI_PMU_SWDIO
L8
SWD_TMS
SWD
DFT
DFT_CTRL0
K8
GND
VSS_DFT_2
J13
GND
VPP
T2
GND
SLM
IN
IO_SLM_BUTTON_SIDE_L_1V8
J15
SLM_BTN2IN
SLM_BTN2OUT
J14
IO_BUTTON_SIDE_1_1V8
PU_SCL
K14
I2C2_SMC_CHARGER_TO_GG_SCL_1V8
SLM_SCL
K15
I2C2_SMC_CHARGER_TO_GG_SCL_1V8_CONN
SLM_SDA
H15
I2C2_SMC_CHARGER_BI_GG_SDA_1V8
PMU_SLM_VBIAS_ALWAYS
H14
SLM_VBIAS
C3601
0.1UF
20%
6.3V
1
2

Title		
鑫智造图纸		
Size A4	Number	Revision
Date: 2024/8/14		Sheet of
File: E:\CYX\原理图\项目6 15 美\20.SchDoc		Drawn By:


BATTERY CURRENT SENSE FILTER
IN
ANALOG_PMU_IBATT_VCC_SENSE_R_N
R3700
1K
1%
1/32W
C3700
0.22UF
10%
6.3V
ANALOG_PMU_IBATT_VCC_SENSE_N
IN
ANALOG_PMU_IBATT_VCC_SENSE_R_P
R3701
1.00K
1%
1/32W
ANALOG_PMU_IBATT_VCC_SENSE_P
GND
IN
ANALOG_PMU_BATT_VCC_SENSE
R3702
9.53K
1%
1/32W
ANALOG_PMU_BATT_VCC_SENSE_FILT
AMUX_PMU_TO_ADC_IN
C3701
0.1UF
20%
6.3V
BATTERY VOLTAGE SENSE FILTER
CLK_PMU_XTAL1_XIN_32K
CLK_PMU_XTAL2_XOUT_32K
Y3700
32.768KHZ-20PPM-12.5PF
C3702
22PF
2%
16V
C3703
22PF
2%
16V
VSS_PMU_XTAL
GND
SHORT-20L-0.05MM-5M
XW3700
OMIT
PMU_32KHZ_XTAL
U3300
BAKU-STUDY
WLCSP
SYM 5 OF 6
ROOM=PMU
J11 IBAT
J10 VBAT
E14 BRICK_ID1
E12 BRICK_ID2
H11 ADC_IN
ADC
NTC
E1 XIN
D1 XOUT
E2 VSS
L11 NXTAL_MEMS
32KHZ OSCILLATOR
REFERENCES
TDEV1 F11 NTC_FOREHEAD_P
TDEV2 F12 NTC_RADIO_BB_P
TDEV3 F13 NTC_RADIO_PA_P
TDEV4 F14 NTC_AP_P
TDEV5 G12 NTC_BATTERY_P
TCAL E15 ANALOG_PMU_TCAL
VREF_ADC H10 ANALOG_PMU_VREF_ADC
VREF K11 ANALOG_PMU_VREF
VSS_REF J12 ANALOG_PMU_VSS_REF
C3704
2.2UF
20%
6.3V
C3705
0.1UF
20%
6.3V
R3703
3.92K
0.1%
1/32W
ANALOG_PMU_VSS_VREF_ADC
SHORT-20L-0.05MM-5M
XW3701
OMIT
SHORT-20L-0.05MM-5M
XW3702
CNIT
U3300
BAKU-STUDY
WLCBP
SYM 6 OF 6
PP_VDD_MAIN
5mA (MAX)
E4 VDD_MAIN
E16 VDD_MAIN
K9 VDD_MAIN1
U3 VDD_MAIN
U16 VDD_MAIN
OMIT
XW3703
SHORT-20L-0.05MM-5M
ANALOG_PMU_VDD_MAIN_SNS
K10 VDD_ANA_SNS
PP1V5_ALWAYS
C3 VDD_ANA
C7 VDD_ANA
C11 VDD_ANA
C15 VDD_ANA
C17 VDD_ANA
G17 VDD_ANA
H7 VDD_ANA
L9 VDD_ANA
L17 VDD_ANA
N5 VDD_ANA
R17 VDD_ANA
U10 VDD_ANA
V3 VDD_ANA
V7 VDD_ANA
V13 VDD_ANA
V17 VDD_ANA
D16 VDD_DIG
E5 VDD_DIG
J8 VDD_DIG
M14 VDD_DIG
R14 VDD_DIG
T5 VDD_DIG
U1 VSS
U5 VSS
U17 VSS
V1 VSS
V5 VSS
V8 VSS
V9 VSS
V10 VSS
V11 VSS
V12 VSS
V15 VSS
V16 VSS
V18 VSS
W14 VSS
VSS A16
VSS B10
VSS B16
VSS B17
VSS C1
VSS C5
VSS C8
VSS C9
VSS C10
VSS C13
VSS C16
VSS D3
VSS D5
VSS D7
VSS D11
VSS D13
VSS D15
VSS D17
VSS E6
VSS E17
VSS F7
VSS F15
VSS F16
VSS F17
VSS F18
VSS G14
VSS G15
VSS H8
VSS H13
VSS H17
VSS J16
VSS J17
VSS K12
VSS K16
VSS K17
VSS L16
VSS M6
VSS M17
VSS N6
VSS N17
VSS P6
VSS P16
VSS P17
VSS P18
VSS R6
VSS R16
VSS T1
VSS T3
VSS T4

Title
鑫智造图纸

Size A4
Number
Revision

Date: 2024/8/14
Sheet of
File: E:\CYX\原理图\项目6 15 美\21.SchDoc
Drawn By:


GPIO_PMU_TO_NAND_LOW_BATT_BOOT_L
GPIO_S4_PMU_TO_SPKRAMP_BOT_RESET_L
OUT
NC_IO_BONGO_SEC_RESET_PMU
IO_BUTTON_SIDE_L_1V8
GPIO_S4_PMU_NFC_TO_ARCAMP_TRIG_1V8
IN
GPIO_PMU_FROM_BB_PCIE_HOST_WAKE_L
GPIO_SEQ_S4_PMU_TO_UWB_RESET_L
IN
GPIO_SEQ_S4_PMU_TO_WLAN_REG_ON
OUT
GPIO_SEQ_PMU_TO_WLCHGR_EN_SYS
OUT
NC_CLK_GPIO_S2_PMU_TO_BONGO_32K
OUT
GPIO_PMU_FROM_CHARGER_VBUS_DET_INT_L_1V8
OUT
NC_GPIO_SEQ_PMU_TO_BONGO_RESET1_L_1V8
GPIO_S4_PMU_NFC_TO_ARCAMP_RESET_L_1V8
IN
GPIO_SEQ_PMU_TO_BBPMU_RESET_L
GPIO_SEQ_PMU_TO_BOOST_BYPASS_L_1V8
OUT
GPIO_PMU_FROM_WLAN_HOST_WAKE
OUT
I2C2_AOP_SCL_SEQ
OUT
GPIO_SEQ_PMU_TO_BPIC_RESET_L_BOOST_EN_1V8
IN
1
2
R3800
200K
1%
1/32W
1
2
R3801
200K
1%
1/32W

Title

Size
A4

Number

Revision

Date: 2024/8/14

Sheet of

File: E:\CYX\原理图\项目6 15 美\21.1.SchDoc

Drawn By:


INPUTS
OUTPUTS
U4000
D2834B0P1O1EVKC
WLCSP
338S00946
CRITICAL
PP_VBUS1_E85
C4001 2.2UF 20% 25V
C4009 2.2UF 20% 25V
C4001 4.7UF 20% 25V
C4002 220PF 5% 25V
C4003 220PF 5% 25V
C4008 330PF 10% 25V
C4080 0.47UF 20% 25V
A11 VBUS1
B11 VBUS1
C11 VBUS1
D9 VBUS1
D10 VBUS1
D11 VBUS1
VOLTAGE = 20.0
PP_CHARGER_VMID1
C4004 2.2UF 20% 25V
C4010 2.2UF 20% 25V
C4010 4.7UF 20% 25V
C4022 220PF 5% 25V
C4023 220PF 5% 25V
A9 VMID1
A10 VMID1
B10 VMID1
C9 VMID1
C10 VMID1
VOLTAGE = 20.0
PP_CHARGER_VMID2
C4011 4.7UF 20% 25V
C4012 4.7UF 20% 25V
C4024 220PF 5% 25V
C4025 220PF 5% 25V
C4026 470PF 2% 25V
E9 VMID2
E10 VMID2
F1 VMID2
F9 VMID2
F10 VMID2
G1 VMID2
G9 VMID2
G10 VMID2
H1 VMID2
H10 VMID2
J1 VMID2
J9 VMID2
J10 VMID2
IN ANALOG_FB_WLCHGR_TO_CHARGER
E2 BST_FB
PP_VBUS2_WLCHGR
C4005 4.7UF 20% 25V
C4006 220PF 5% 25V
C4007 220PF 5% 25V
C4014 0.47UF 20% 25V
C4013 470PF 2% 25V
E11 VBUS2
F11 VBUS2
G11 VBUS2
H11 VBUS2
J11 VBUS2
NC_CHARGER_AUX1
D8 AUX1
IN I2C2_SMC_SCL
BI I2C2_SMC_SDA
A3 SCL0
B3 SDA0
A2 SCL1
B2 SDA1
PP1V8_S2
R4000 2.2K 5% 1/32W
R4001 2.2K 5% 1/32W
OUT I2C2_SMC_CHARGER_TO_GG_SCL_1V8
BI I2C2_SMC_CHARGER_BI_GG_SDA_1V8
IN IO_PMU_TO_MANY_SYSTEM_ALIVE
IN IO_ACE_TO_CHARGER_VBUS1_VALID_L_HV
OUT GPIO_PMU_FROM_CHARGER_VBUS_DET_INT_L_1V8
NC_IO_RUBICON_BUCK_ON
C2 SYB_ALIVE
D3 B1VLD*
F2 INT*
C3 BUCK_CN
IN IO_CHARGER_FROM_WLCHGR_BST_EN
IN IO_CHARGER_FROM_WLCHGR_BST_FPWM
IN IO_CHARGER_FROM_BPIC_CHOKE_L
D2 BST_EN
B1 BST_FPWM
A4 BST_C4S*
R4008 100K 5% 1/32W
NTC_CHARGER_P
E1 NTC
NC A1 NC
A5 PGND
A6 PGND
B6 PGND
C6 PGND
H5 PGND
H6 PGND
J4 PGND
J5 PGND
J6 PGND
C8 BT1
CHARGER_BOOT1
C4041 0.1UF 20% 10V
L4001 1UH-20%-4.7A-0.04OHM
L4001 1UH-20%-4.7A-0.255OHM
A7 SW1
A8 SW1
B7 SW1
B8 SW1
B9 SW1
LX1_CHARGER
C4030 220PF 5% 25V
PP_VDD_SNS_BPIC
C4090 15UF 20% 6.3V
C4091 15UF 20% 6.3V
C4092 15UF 20% 6.3V
G8 BT2
CHARGER_BOOT2
C4040 0.1UF 20% 10V
L4002 1UH-20%-4.7A-0.0255OHM
H7 SW2
H8 SW2
H9 SW2
J7 SW2
J8 SW2
LX2_CHARGER
C4031 220PF 5% 25V
C4045 220PF 5% 25V
C4042 220PF 5% 25V
C4043 330PF 10% 16V
G2 BT3
CHARGER_BOOT3
C4044 0.1UF 20% 10V
L4000 1UH-20%-4.7A-0.0255OHM
H2 SW3
H3 SW3
H4 SW3
J2 SW3
J3 SW3
LX3_CHARGER
C4032 220PF 5% 25V
B4 VDDP
B5 VDDP
PP_VDD_MAIN
C4093 15UF 20% 6.3V
C4 VDDS
D4 VDDS_N
ANALOG_CHARGER_VDDS_SENSE_P IN
ANALOG_CHARGER_VDDS_SENSE_N IN
C1 RSP
D1 RSN
ANALOG_BPIC_TO_CHARGER_ISNS_OUT_P IN
ANALOG_BPIC_TO_CHARGER_ISNS_OUT_N IN
C7 PVDD
F3 PVDD
F7 PVDD
F8 AVDD
PP3V3_CHARGER_PVDD_LDO_INTERNAL
VOLTAGE = 6.3
PP3V3_CHARGER_AVDD_LDO_INTERNAL
C4063 2.2UF 20% 10V
C4064 4.7UF 20% 10V
C5 AGND
D5 AGND
D6 AGND
D7 AGND
E3 AGND
E4 AGND
E5 AGND
E6 AGND
E7 AGND
E8 AGND
F4 AGND
F5 AGND
F6 AGND
G3 AGND
G4 AGND
G5 AGND
G6 AGND
G7 AGND

Title
鑫智造图纸

Size	Number	Revision
A4		

Date: 2024/8/14 Sheet of

File: E:\CYX\原理图\项目6 15 美\22.SchDoc Drawn By:


U4200
CS37L10A-B1
MLCSP
SYM 1 OF 2
PP_BATT_VCC_DPIC
VOLTAGE=4.5
VDD_BATT
ANALOG_PMU_IBATT_VCC_SENSE_R_N
ANALOG_PMU_IBATT_VCC_SENSE_R_P
OMIT
XW4200
SHORT-20L-0.05MM-SM
OMIT
XW4201
SHORT-20L-0.05MM-SM
ANALOG_BATT_VCELL_POS_CONN
ANALOG_BATT_VCELL_NEG_CONN
ANALOG_BPIC_TO_CHARGER_ISNS_OUT_P
ANALOG_BPIC_TO_CHARGER_ISNS_OUT_N
VCELLP
VCELLN
ISNS_OUTP
ISNS_OUTN
PP_VDD_SNS_BPIC
VDD_SNS
C4253 220PF 5% 25V
C4254 220PF 5% 25V
C4210 2.2UF 10% 6.3V
C4211 2.2UF 10% 6.3V
C4212 2.2UF 20% 6.3V
C4213 2.2UF 20% 6.3V
C4214 2.2UF 20% 6.3V
C4205 0.22UF 10% 6.3V
C4220 15UF 20% 6.3V
C4221 15UF 20% 6.3V
C4222 15UF 20% 6.3V
C4223 15UF 20% 6.3V
C4224 15UF 20% 6.3V
C4225 15UF 20% 6.3V
C4226 15UF 20% 6.3V
C4233 15UF 20% 6.3V
C4234 15UF 20% 6.3V
C4235 15UF 20% 6.3V
C4201 0.22UF 10% 6.3V
CX1_BST_BPIC
LX1_BPIC
L4201 0.1UH-20%-9.4A-0.022OHM
CFBST1
BST1_SW
C4202 0.22UF 10% 6.3V
CX2_BST_BPIC
LX2_BPIC
L4202 0.1UH-20%-9.4A-0.022OHM
CFBST2
BST2_SW
C4203 0.22UF 10% 6.3V
CX3_BST_BPIC
LX3_BPIC
L4203 0.1UH-20%-9.4A-0.022OHM
CFBST3
BST3_SW
C4204 0.22UF 10% 6.3V
CX4_BST_BPIC
LX4_BPIC
L4204 0.1UH-20%-9.4A-0.022OHM
CFBST4
BST4_SW
C4200 0.1UF 20% 6.3V
ANALOG_VCM_ISNS_BPIC
ANALOG_VREF_ISNS_BPIC
VCM_ISNS
VREF_SNS
BPIC REPLACEMENT RESISTOR
R4200 0 0% 0.6W
PP_BATT_VCC_BPIC
PP_VDD_MAIN
C4250 2.2UF 20% 6.3V
CX_DRV_BPIC
CDRV
VMAIN
PP_VDD_MAIN
C4206 0.22UF 10% 6.3V
C4207 0.22UF 10% 6.3V
C4208 0.22UF 10% 6.3V
C4209 0.22UF 10% 6.3V
C4251 220PF 5% 25V
C4252 220PF 5% 25V
C4215 2.2UF 20% 6.3V
C4216 2.2UF 20% 6.3V
C4217 2.2UF 20% 6.3V
C4218 2.2UF 20% 6.3V
C4227 15UF 20% 6.3V
C4240 15UF 20% 6.3V
C4241 15UF 20% 6.3V
C4242 15UF 20% 6.3V
OMIT
XW4203
SHORT-20L-0.05MM-SM
C4243 15UF 20% 6.3V
OMIT
XW4204
SHORT-20L-0.05MM-SM
VMAIN_SNSP
VMAIN_SNSN
ANALOG_VMAIN_SENSE_BPIC_POS
ANALOG_VMAIN_SENSE_BPIC_NEG
CFDRVP
CFDRVN
CX_DRVP_BPIC
CX_DRVN_BPIC
C4219 2.2UF 20% 6.3V
GND_P
GND_P1
GND_P2
GND_P3
GND_P4
GND_SUB
U4200
CS37L10A-B1
WLCSP
SYM 2 OF 2
PP1V24_S4
PP1V8_S2
VD_IN
VD_EXT_RDY
VDD_DEBUG
VDD_A
PP_BPIC_VDD_A
C4230 0.22UF 10% 6.3V
GND_A
AGND_BPIC
XW4230
SHORT-10L-0.25MM-SM
OMIT
VDD_D
PP_BPIC_VDD_D
C4231 2.2UF 20% 6.3V
GND_D
GPIO_SEQ_PMU_TO_BPIC_EN_1V8
PWR_EN1
PWR_EN2
GPIO_SEQ_PMU_TO_BPIC_RESET_L_BOOST_EN_1V8
IO_CHARGER_FROM_BPIC_CHOKE_L
RESET*
CHONE*
SPMI1_NUB_TO_BPIC_WLCHGR_CLK
SPMI1_NUB_BI_BPIC_DATA_R
SPMI_CLK
SPMI_DATA
IO_AP_FROM_BPIC_WARN1_L
IO_AOP_FROM_BPIC_WARN2_L
IO_AP_FROM_BPIC_TOUCH_COEX
NC_GPIO4_BPIC
NC_GPIO5P_BPIC
GPIO1
GPIO2
GPIO3
GPIO4
GPIO5P
VREF1_FILTP
VREF1_FILTP_BPIC
C4232 0.22UF 10% 6.3V
VREF1_FILTN
VREF1_FILTN_BPIC
NC_DEBUG1_BPIC
NC_DEBUG2_BPIC
NC_DEBUG3_BPIC
NC_DEBUG4_BPIC
DEBUG1
DEBUG2
DEBUG3
DEBUG4
CLK_GPIO_PMU_TO_BPIC_WLCHGR_32K_1V8
NC_CLKO_BPIC
CLKI
CLKO
AGND_BPIC
CLKI_LBK_EN
XTAL_EN
XTI
XTO
SPMI1_NUB_BI_BPIC_WLCHGR_DATA
OMIT
XW4205
SHORT-20L-0.05MM-SM
SPMI1_NUB_BI_BPIC_DATA_R
IN
OUT
BI

Title		
鑫智造图纸		
Size	Number	Revision
A4		
Date: 2024/8/14		Sheet of
File: E:\CYX\原理图\项目6 15 美\24.SchDoc		Drawn By:


PP VDD MAIN
C4390
15UF
20%
6.3V
CRITICAL
L4300
0.47UH-20%-4.0A-0.05OHM
LX SYS BOOST
CRITICAL
L4300
0.47UH-20%-5.2A-0.026OHM
LX SYS BOOST
U4300
RG4801AC
WLCSP
A3 VIN
A4 VIN
C3 LX
C4 LX
A1 EN
B2 SCL
C2 SDA
B1 VSEL
C1 BYP*
A2 GPIO
PGND
AGND
B3 VOUT
B4 VOUT
D2
D3
D4
D1
IN
GPIO SEQ PMU TO BPIC RESET L BOOST EN 1V8
IN
GPIO CAM PMU1 TO BOOST VSEL 1V8
IN
GPIO SEQ PMU TO BOOST BYPASS L 1V8
IN
GPIO CAM PMU2 TO WILL EN FPWM 1V8
R4302
0
0%
1/32W
GPIO BOOST
R4300
100K
5%
1/32W
R4301
100K
5%
1/32W
OMIT
XW4300
SHORT-20L-0.05MM-SM
AGND BOOST
C4310
220PF
5%
25V
C4300
15UF
20%
6.3V
C4301
15UF
20%
6.3V
C4302
13UF
20%
6.3V
C4303
13UF
20%
6.3V
C4304
15UF
20%
6.3V
C4302
15UF
20%
6.3V
C4303
15UF
20%
6.3V
PP VDD BOOST
VOLTAGE=4.2V

Title
鑫智造图纸

Size	Number	Revision
A4		

Date: 2024/8/14 Sheet of
File: E:\CYX\原理图\项目6 15 美\25.SchDoc Drawn By:


FOREHEAD NTC
R4900
10KOHM-1%
1
2
NTC FOREHEAD P
NTC FOREHEAD N
OMIT
XW4900
SHORT-2-L-0.05MM-SM
1
2
AP NTC
R4910
10KOHM-1%
1
2
NTC AP P
NTC AP N
OMIT
XW4910
SHORT-2-L-0.05MM-SM
1
2
NTC GND
OMIT
XW4930
SHORT-2-L-0.05MM-SM
1
2
BATTERY NTC
R4920
10KOHM-1%
1
2
NTC BATTERY P
NTC BATTERY N
OMIT
XW4920
SHORT-2-L-0.05MM-SM
1
2

Title			
Size A4	Number		Revision
Date:	2024/8/14	Sheet of	
File:	E:\CYX\原理图\项目6 15 美\28.SchDoc	Drawn By:	


U5300
33BS01007
STCPM1A3
WLCSP
SYM 1 OF 4
CRTICAL
BUCKS
VDD_BUCK0
VSS_BUCK01
VDD_BUCK1
BUCK0_LX0
BUCK0_FB
BUCK1_LX
BUCK1_FB
PP_VDD_MAIN
C5305 2.2UF 20% 6.3V
C5304 220PF 5% 25V
C5306 2.2UF 20% 6.3V
C5314 220PF 5% 25V
L5300 0.47UH-2.9A-0.072OHM
LX_CAM_PMU1_BUCK0
OMIT
XW5300
SHORT-20L-0.05MM-SM
ANALOG_FB_CAM_PMU1_BUCK0
PP1V35_CAM_PMU1_BUCK0
C5300 20UF 20% 6.3V
C5301 20UF 20% 6.3V
C5302 16UF 20% 4V
C5303 15UF 20% 6.3V
L5301 0.47UH-2.9A-0.072OHM
LX_CAM_PMU1_BUCK1
XW5301
ANALOG_FB_CAM_PMU1_BUCK1
PP1V63_WIDE_DVDD
C5307 20UF 20% 6.3V
C5308 20UF 20% 6.3V
C5307 16UF 20% 4V
C5308 16UF 20% 4V
C5309 330PF 10% 16V
C5399 220PF 5% 25V
U5300
33BS01007
STCPM1A3
WLCSP
SYM 2 OF 4
CRITICAL
GP_LDO
(GENERAL PURPOSE)
LN_LDO
(LOW NOISE)
LV_LDO
(LOW VOLTAGE)
(Internal only)
1V8 SWITCH
PP1V95_CAM_PMU2_BUCK1
PP_VDD_BOOST
VDD_LDO1
VDD_LDO2/3
VDD_LDO4/5/6
VDD_LDO7
VDD_LDO8
VDD_LDO9
VDD_LDO10
VDD_LDO11
VDD_LDO12
VPP_1V8_1
C5396 2.2UF 20% 6.3V
C5395 4UF 20% 6.3V
C5395 2.2UF 20% 6.3V
C5398 2.2UF 20% 6.3V
PP1V35_CAM_PMU1_BUCK0
C5393 4UF 20% 6.3V
C5313 2.2UF 20% 6.3V
C5393 2.2UF 20% 6.3V
PP1V8_S0
C5397 2.2UF 20% 6.3V
VLDO0
VLDO1
VLDO2
VLDO3
VLDO4
VLDO5
VLDO6
VLDO_7
VLDO_8
VLDO_9
VLDO_10
VLDO_11
VLDO_12
VPP_1V8_SW
PP1V8_RCAM_VDDIO
PP2V85_IRCAM_AVDD_GUAD_VDD
PPVAR_SWIDE_AVDD2
PP2V75_WIDE_AVDD2
C5311 4UF 20% 10V
C5310 10UF 20% 10V
C5320 10UF 20% 10V
C5320 4UF 20% 6.3V
C5330 10UF 20% 10V
C5330 13UF 20% 6.3V
PP2V95_SWIDE_AVDD1
PP3V25_WIDE_AVDD1
PP2V925_FCAM_AVDD
C5340 10UF 20% 10V
C5341 2.2UF 20% 6.3V
C5340 15UF 20% 6.3V
C5350 15UF 20% 6.3V
C5350 13UF 20% 6.3V
C5360 10UF 20% 10V
PP1V25_SWDIO_DVDD1
PP1V2_SWDIO_DVDD2
PP1V23_FCAM_DVDD
PP1V2_IRCAM_DVDD
NC_CAM_PMU1_VLDOL1
PP1V2_CAM_PMU1_VLDO12_INTERNAL
C5312 4UF 20% 6.3V
PP1V8_CAM_PMU1_IO_SW
C5392 2.2UF 20% 6.3V
C5380 330PF 10% 16V
PP1V25_SWIDE_DVDD1
C5372 4UF 20% 6.3V
LDO7
PP1V2_SWIDE_DVDD2
C5381 4UF 20% 6.3V
LDO8
PP1V23_FCAM_DVDD
C5315 4UF 20% 6.3V
LDO9
PP1V2_IRCAM_DVDD
C5386 4UF 20% 6.3V
LDO10
NC_CAM_PMU1_VLDO11
C5390 4UF 20% 6.3V
LDO11

Title 鑫智造图纸		
Size A4	Number	Revision
Date:	2024/8/14	Sheet of
File:	E:\CYX\原理图\项目6 15 美\29.SchDoc	Drawn By:


GPIO_ISP_TO_CAM_PMU2_RESET_L
R5401
100K
5%
1/32W
U5300
338S01007
STCPM1A3
WLCSP
SYM 3 OF 4
CRITICAL
IN
CLK_ISP_TO_CAM_PMU1_24M
A6
CLK1
CLK_EXPAND
CLK1
CLK2
CLK3
CLK4
C7
CLK_CAM_PMU1_TO_WIDE_24M_1V8
B7
CLK_CAM_PMU1_TO_SWIDE_24M_1V8
A7
CLK_CAM_PMU1_TO_FCAM_12M_1V8
B8
CLK_CAM_PMU1_TO_IRCAM_REGULUS_12M_1V8
IN
GPIO_ISP_TO_CAM_PMU1_CAM_PMU2_RESET_L
C5
RESET*
RESET
GPIO
GPIO0
GPIO1
GPIO2
GPIO3
GPIO4
GPIO5
GPIO6
GPIO7
GPIO8
GPIO9
GPIO10
C7
NC_CAM_PMU1_GPIO0
C6
GPIO_CAM_PMU1_TO_WIDE_SHDN_L_1V8
G4
GPIO_CAM_PMU1_TO_SWIDE_SHDN_L_1V8
F5
GPIO_CAM_PMU1_TO_FCAM_SHDN_L_1V8
G8
GPIO_CAM_PMU1_TO_IRCAM_SHDN_L_1V8
C4
GPIO_CAM_PMU1_TO_REGULUS_ENABLE_1V8
D4
GPIO_CAM_PMU1_FROM_REGULUS_INT_1V8
D5
GPIO_CAM_PMU1_TO_BOOST_VSEL_1V8
E4
IO_TOUCH_TO_MANY_SCAN_ACTIVE
E5
NC_CAM_PMU1_GPIO9
F4
NC_CAM_PMU1_GPIO10
IN
SPMI_ISP_BI_CAM_PMU1_DATA
R5402
33.2
1%
1/32W
IN
SPMI_ISP_TO_CAM_PMU1_CLK
A4
SPMI_ISP_BI_CAM_PMU1_DATA_R
B4
SCLK
SDATA
SPMI
1.2V/1.8V
I2C
I2C1_CAM_PMU1_SCL_1V8
D7
I2C1_CAM_PMU1_SDA_1V8
D6
I2C2_CAM_PMU1_SCL_1V8
E7
I2C2_CAM_PMU1_SDA_1V8
E6
I2C3_CAM_PMU1_SCL_1V8
F7
I2C3_CAM_PMU1_SDA_1V8
F6
I2C4_CAM_PMU1_SCL_1V8
G7
I2C4_CAM_PMU1_SDA_1V8
G6
SCL_0
SDA_0
SCL_1
SDA_1
SCL_2
SDA_2
SCL_3
SDA_3
1.8V/MAIN
GPIO11
GPIO12
A5
GPIO_ID_AUSTIN_L
B5
GPIO_CAM_PMU1_TO_REGULUS_STATUS_PULLUP_1V8
AMUX
AMUX_IN
AMUX
J1
ANALOG_AUSTIN_VOUT1_TO_CAM_PMU
IN
H1
AMUX_PMU_FROM_CAM_PMU_R
R5403
1K
5%
1/32W
AMUX_PMU_FROM_CAM_PMU
OUT
IO_SUPPLY
PP1V2_CAM_INT_PMU1
G3
VPP_1V2_D
VPP_1V2
F3
PP1V2_CAM_INT_PMU1
VOLTAGE=1.2V
PP1V8_S0
XW5400
SHORT-20L-0.05MM-SM
OMIT
C5403
0.1UF
20%
6.3V
C3
VPP_1V8_2
REFERENCE
VREF
F2
ANALOG_CAM_PMU1_VREF
C5400
3.9UF
20%
6.3V
C5405
4UF
20%
6.3V
PP1V8_CAM_PMU2_VPP_CLK
A9
VPP_1V8_CLK
DFT
G1
C5404
0.1UF
20%
6.3V
U5300
33BS01007
STCPM1A3
WLCSP
SYM 4 OF 4
CRITICAL
PP_VDD_MAIN
B3
VDD_MAIN1
G2
VDD_MAIN2
PP_VDD_BOOST
E2
VDD_HI_BUCK
C5406
2.2UF
20%
6.3V
C5401
0.1UF
20%
6.3V
C5406
0.1UF
20%
6.3V
C5402
0.1UF
20%
6.3V
J2
VSS_DIS
J8
VSS_LDO
(LDO)
(ANALOG)
VSS_CLK
A7
VSS_ANA
H2
(DIGITAL)
VSS_DIG
G5

Title

Size
A4
Number
Revision

Date: 2024/8/14
Sheet of
File: E:\CYX\原理图\项目6 15 美\30.SchDoc
Drawn By:


1
2
3
4
A
B
C
D D
PP1V8 RCAM VDDIO
R5510
1K
5%
1/32W
R5511
1K
5%
1/32W
CAM_PMU1 I2C1 : WIDE
I2C1 CAM PMU1 SCL 1V8
I2C1 CAM PMU1 SDA 1V8
MAKE BASE=TRUE
MAKE BASE=TRUE
I2C1 CAM PMU1 SCL 1V8
I2C1 CAM PMU1 SDA 1V8
OUT
BI
PP1V8 RCAM VDDIO
R5520
1K
5%
1/32W
R5521
1K
5%
1/32W
CAM_PMU1 I2C2 : SWIDE
I2C2 CAM PMU1 SCL 1V8
I2C2 CAM PMU1 SDA 1V8
MAKE BASE=TRUE
MAKE BASE=TRUE
I2C2 CAM PMU1 SCL 1V8
I2C2 CAM PMU1 SDA 1V8
OUT
BI
PP1V8 CAM PMU2 IO SW
R5530
1K
5%
1/32W
R5531
1K
5%
1/32W
CAM_PMU1 I2C3 : FCAM
I2C3 CAM PMU1 SCL 1V8
I2C3 CAM PMU1 SDA 1V8
MAKE BASE=TRUE
MAKE BASE=TRUE
I2C3 CAM PMU1 SCL 1V8
I2C3 CAM PMU1 SDA 1V8
OUT
BI
PP1V8 CAM PMU1 IO SW
R5540
1K
5%
1/32W
R5541
1K
5%
1/32W
CAM_PMU1 I2C4 : IRCAM/GUAD/RIGEL
I2C4 CAM PMU1 SCL 1V8
I2C4 CAM PMU1 SDA 1V8
MAKE BASE=TRUE
MAKE BASE=TRUE
I2C4 CAM PMU1 SCL 1V8
I2C4 CAM PMU1 SDA 1V8
OUT
BI
I2C4 CAM PMU1 SCL 1V8
I2C4 CAM PMU1 SDA 1V8
OUT
BI
SIGNAL
GPIO_0
GPIO_1
GPIO_2
GPIO_3
GPIO_4
GPIO_5
GPIO_6
GPIO_7
GPIO_8
GPIO_9
GPIO_10
GPIO_11
GPIO_12
CLKO_1
CLKO_2
CLKO_3
CLKO_4
RESET
NC CAM PMU1 GPIO0
GPIO CAM PMU1 TO WIDE SHDN L 1V8
OUT
GPIO CAM PMU1 TO SWIDE SHDN L 1V8
OUT
GPIO CAM PMU1 TO FCAM SHDN L 1V8
OUT
GPIO CAM PMU1 TO IRCAM SHDN L 1V8
OUT
GPIO CAM PMU1 TO REGULUS ENABLE 1V8
OUT
GPIO CAM FROM REGULUS INT 1V8
IN
GPIO CAM PMU1 TO BOOST VSEL 1V8
OUT
IO TOUCH TO MANY SCAN ACTIVE
IN
NC CAM PMU1 GPIO9
NC CAM PMU1 GPIO10
GPIO ID AUSTIN L
GPIO CAM PMU1 TO REGULUS STATUS PULLUP 1V8
OUT
R5501
1K
5%
1/32W
CLK CAM PMU1 TO WIDE 24M 1V8
OUT
CLK CAM PMU1 TO SWIDE 24M 1V8
OUT
CLK CAM PMU1 TO FCAM 12M 1V8
OUT
CLK CAM PMU1 TO IRCAM REGULUS 12M 1V8
OUT
GPIO ISP TO CAM PMU1 CAM PMU2 RESET L
IN

Title

Size	Number	Revision
A4		

Date: 2024/8/14 Sheet of
File: E:\CYX\原理图\项目6 15 美\31.SchDoc Drawn By:


U5600
33BS01007
STCPM1A3
WLCSP
SYM 1 OF 4
CRITICAL
PP_VDD_MAIN
A1
A2
VDD_BUCK0
VDD_BUCK0
C1
C2
VSS_BUCK01
VSS_BUCK01
E1
VDD_BUCK1
C5605
2.2UF
20%
6.3V
C5604
220PF
5%
25V
C5606
2.2UF
20%
6.3V
C5614
220PF
5%
25V
BUCK0_LX
BUCK0_LX
BUCK0_FB
BUCK1_LX
BUCK1_LX
BUCK1_FB
B1
B2
A3
D1
D2
F1
LX_CAM_PMU2_BUCK0
DIDT=TURE
ANALOG_FB_CAM_PMU2_BUCK0
L5600
0.47UH-2.9A-0.072OHM
XW5600
SHORT-20L-0.05MM-SM
PP1V4_TELE_DVDD_VA
C5600
20UF
20%
6.3V
C5601
20UF
20%
6.3V
C5603
220PF
5%
25V
LX_CAM_PMU2_BUCK1
DIDT=TURE
ANALOG_FB_CAM_PMU2_BUCK1
L5601
0.47UH-2.9A-0.072OHM
XW5601
SHORT-20L-0.05MM-SM
PP1V95_CAM_PMU2_BUCK1
C5607
16UF
20%
4V
C5608
16UF
20%
4V
C5699
220PF
5%
25V
PP1V2_RDEPTH_DVDD
C5672
4UF
20%
6.3V
LDO7
PP1V35_TELE_AVDD2_OX
C5681
4UF
20%
6.3V
LDO8
PP0V8_TELE_DVDD1_OX
C5615
4UF
20%
6.3V
LDO9
PP0V95_TELE_DVDD2_OX
C5617
4UF
20%
6.3V
LDO10
U5600
33BS01007
STCPM1A3
WLCSP
SYM 2 OF 4
CRITICAL
PP_VDD_BOOST
PP_VDD_BOOST
F8
E8
D8
VDD_LDO0
VDD_LDO1
VDD_LDO2/3
GP_LDO
(GENERAL PURPOSE)
C5695
2.2UF
20%
6.3V
VLDO0
VLDO1
VLDO2
VLDO3
F9
E9
D9
C9
PP2V15_TELE_AVDD2_VA
PP1V5_RDEPTH_VDD
PPVAR_SWIDE_PVDD_OX
PP3V0_WILL_VDD
C5611
4.3UF
20%
4V
C5610
10UF
20%
10V
C5620
10UF
20%
10V
C5630
10UF
20%
10V
PP_VDD_BOOST
H8
VDD_LDO4/5/6
C5698
2.2UF
20%
6.3V
LN_LDO
(LOW NOISE)
VLDO4
VLDO5
VLDO6
J9
H9
G9
PPVAR_TELE_AVDD1
PP3V2_RDEPTH_TX_AVDD
PP3V0_RDEPTH_RX_AVDD
C5640
15UF
20%
6.3V
C5650
15UF
20%
6.3V
C5660
10UF
20%
10V
PP1V35_CAM_PMU1_BUCK0
PP1V8_S0
PP1V4_TELE_DVDD_VA
H7
H6
H5
H4
H3
VDD_LDO7
VDD_LDO8
VDD_LDO9
VDD_LDO10
VDD_LDO11
LV_LDO
(LOW VOL TAGE)
VLDO7
VLDO8
VLDO9
VLDO10
VLDO11
J7
J6
J5
J4
J3
PP1V2_RDEPTH_DVDD
PP1V35_TELE_AVDD2_OX
PP0V8_TELE_DVDD1_OX
PP0V95_TELE_DVDD2_OX
NC_CAM_PMU2_VLDO11
C5697
2.2UF
20%
6.3V
C5613
2.2UF
20%
6.3V
C5618
2.2UF
20%
6.3V
C8
VDD_LDO12
VLDO12
A8
PP1V2_CAM_PMU2_VLDO12_INTERNAL
C5612
4UF
20%
6.3V
PP1V8_S0
D3
VPP_1V8_1
CIN SHARED WITH LDO8
VPP_1V8_SW
E3
PP1V8_CAM_PMU2_IO_SW
VOLTAGE=1.8
C5616
2.2UF
20%
6.3V

Title 鑫智造图纸		
Size A4	Number	Revision
Date:	2024/8/14	Sheet of
File:	E:\CYX\原理图\项目6 15 美\31.1.SchDoc	Drawn By:


U5600
33BS01007
STCPM1A3
WLCSP
SYM 3 OF 4
IN
CLK_ISP_TO_CAM_PMU2_24M
A6
CLKI
CLK EXPAND
CLKO0
CLKO1
CLKO2
CLKO3
B7
CLK_CAM_PMU2_TO_TELE_24M_1V8
B8
NC_CAM_PMU2_CLK2
B9
CLK_CAM_PMU2_TO_RDEPTH_12M_1V8
B6
NC_CAM_PMU2_CLK4
IN
GPIO_ISP_TO_CAM_PMU1_CAM_PMU2_RESET_L
C5
RESET*
RESET
GPIO
1.2V/1.8V
GPIO0
GPIO1
GPIO2
GPIO3
GPIO4
GPIO5
GPIO6
GPIO7
GPIO8
GPIO9
GPIO10
GPIO11
GPIO12
1.8V/MAIN
C7
NC_CAM_PMU2_GPIO0
C6
GPIO_CAM_PMU2_TO_TELE_SHDN_L_1V8
G4
GPIO_CAM_PMU2_TO_RDEPTH_SHDN_L_1V8
F5
GPIo_CAM_PMU2_TO_RDEPTH_TX_CE_1V8
G8
GPIO_CAM_PMU2_TO_WILL_EN_FPWM_1V8
C4
GPIO_CAM_PMU2_FROM_WILL_RDEPTH_INT_L_1V8
D4
ALEX_AHI_TEMP
D5
GPIO_CAM_PMU2_TO_AUSTIN_RESET_L_1V8
E4
IO_TOUCH_TO_MANY_SCAN_ACTIVE
E5
GPIO_CAM_PMU2_FROM_AUSTIN_INT_L_1V8
F4
NC_CAM_PMU2_GPIO0
A5
GPIO_CAM_PMU2_TO_STROBE_HWEN_1V8
B5
GPIO_CAM_PMU2_TO_PVDD_RESET_L_HV
C5706
27PF
2%
25V
BI
SPMI_ISP_BI_CAM_PMU2_DATA
R5702
33.2
1%
1/32W
OUT
SPMI_ISP_TO_CAM_PMU2_CLK
SPMI_ISP_BI_CAM_PMU2_DATA_R
A4
B4
SCLK
SDATA
SPMI
I2C1_CAM_PMU2_SCL_1V8
I2C1_CAM_PMU2_SDA_1V8
I2C2_CAM_PMU2_SCL_1V8
I2C2_CAM_PMU2_SDA_1V8
I2C3_CAM_PMU2_SCL_1V8
I2C3_CAM_PMU2_SDA_1V8
I2C4_CAM_PMU2_SCL_1V8
I2C4_CAM_PMU2_SDA_1V8
D7
D6
E7
E6
F7
F6
G7
G6
SCL0
SDA0
SCL1
SDA1
SCL2
SDA2
SCL3
SDA3
AMUX_IN
AMUX
J1
ANALOG_AUSTIN_VOUT2_TO_CAM_PMU
IN
H1
AMUX_PMU_FROM_CAM_PMU
OUT
IO SUPPLY
VPP_1V2
F3
PP1V2_CAM_INT_PMU2
VOLTAGE=1.2V
C5704
4UF
20%
6.3V
REFERENCE
VREF
F2
ANALOG_CAM_PMU2_VREF
C5700
3.9UF
20%
6.3V
DRF
G1
PP1V2_CAM_INT_PMU2
G3
VPP_1V2_D
PP1V8_S0
C3
VPP_1V8_2
XW5700
SHORT-20L-0.05MM-SM
PP1V8_CAM_PMU2_VPP_CLK
A9
VPP_1V8_CLK
PLACE_NEAR=U5600 A9-2MM
C5703
0.1UF
20%
6.3V
U5600
33BS01007
STCPM1A3
WLCSP
SYM 4 OF 4
PP_VDD_MAIN
B3
VDD_MAIN
PP_VDD_BOOST
G2
VDD_HI_CL
E2
VDD_HI_BUCK
C5702
0.1UF
20%
6.3V
C5701
0.1UF
20%
6.3V
C5705
0.1UF
20%
6.3V
J2
VSS_DIS
J8
VSS_LDO
(LDO)
(ANALOG)
VSS_CLK
VSS_ANA
A7
H2
(DIGTAL)
VSS_DIG
G5

Title 鑫智造图纸		
Size A4	Number	Revision
Date: 2024/8/14		Sheet of
File: E:\CYX\原理图\项目6 15 美\31.2.SchDoc		Drawn By:


PP1V8_RCAM_VDDIO
R5810
1K
5%
1/32W
R5811
1K
5%
1/32W
CAM_PMU2 I2C1:TELE
I2C1_CAM_PMU2_SCL_1V8
I2C1_CAM_PMU2_SDA_1V8
MAKE_BASE=TRUE
MAKE_BASE=TRUE
I2C1_CAM_PMU2_SCL_1V8
OUT
I2C1_CAM_PMU2_SDA_1V8
BI
PP1V8_RCAM_VDDIO
R5820
1K
5%
1/32W
R5821
1K
5%
1/32W
CAM_PMU2 I2C2: ALEX/SSTROBE
I2C2_CAM_PMU2_SCL_1V8
I2C2_CAM_PMU2_SDA_1V8
MAKE_BASE=TRUE
MAKE_BASE=TRUE
I2C2_CAM_PMU2_SCL_1V8
OUT
I2C2_CAM_PMU2_SDA_1V8
BI
I2C2_CAM_PMU2_SCL_1V8
OUT
I2C2_CAM_PMU2_SDA_1V8
BI
PP1V8_RCAM_VDDIO
R5830
1K
5%
1/32W
R5831
1K
5%
1/32W
CAM_PMU2 I2C3: WILL/PERIDOT
I2C3_CAM_PMU2_SCL_1V8
I2C3_CAM_PMU2_SDA_1V8
MAKE_BASE=TRUE
MAKE_BASE=TRUE
I2C3_CAM_PMU2_SCL_1V8
OUT
I2C3_CAM_PMU2_SDA_1V8
BI
I2C3_CAM_PMU2_SCL_1V8
OUT
I2C3_CAM_PMU2_SDA_1V8
BI
PP1V8_RCAM_VDDIO
R5840
1K
5%
1/32W
R5841
1K
5%
1/32W
CAM_PMU2 I2C4:AUSTIN
I2C4_CAM_PMU2_SCL_1V8
I2C4_CAM_PMU2_SDA_1V8
MAKE_BASE=TRUE
MAKE_BASE=TRUE
I2C4_CAM_PMU2_SCL_1V8
OUT
I2C4_CAM_PMU2_SDA_1V8
BI

Title		
Size A4	Number	Revision
Date:	2024/8/14	Sheet of
File:	E:\CYX\原理图\项目6 15 美\31.3.SchDoc	Drawn By:

Alex


PP_VDD_MAIN
PP_VDD_BOOST
C6272
15UF
20%
6.3V
VDDMAIN
C6250
2.2UF
20%
6.3V
C6249
220PF
5%
25V
VDD_SW
C6270
0.1UF
20%
6.3V
VDDMAIN
C6271
0.1UF
20%
6.3V
VDDHI
IN
GPIO_CAM_PMU2_TO_PVDD_RESET_L_HV
R6250
100K
5%
1/32w
PACE_CPTION-D3Y
PACK_OPTION=D8X
OUT
ALFX_NHI_TEMP
ALEX_NHI_TEMP
IN
I2C2_CAM_PMU2_SCL_1V8
IN
I2C2_CAM_PMU2_SDA_1V8
U6250
B1
A5
C4
VDDHI
VDD_SW
VDDMAIN
B4
RESET*
C5
NHI_TEMP
C1
SCL
C2
SDA
D2748
CSP-1
338S00616
CRITICAL
VSS
VSS_SW
C3
A3
BUCK_LX
BOOST_LX
VOUT
VOUT_FB
VBOOT
IOUT_SNS
A4
LX_BUCK_ALEX
DIDT=TRUE
A2
LX_BOOST_ALEX
DIDT=TRUE
A1
B3
ANALOG_FB_ALEX
B2
ALEX_BOOT
B5
ALEX_IOUT_SNS
CRITICAL
L6250
0.47UH-2.9A-0.072OHM
CRITICAL
L6250
0.47UH-20%-4.0A-0.05OHM
132S00283
C6260
6800PF
10%
16V
ALEX_BOOT
VOLTAGE=3.3
PPVAR_RCAM_PVDD
XW6250
SHORT-20L-0.05MM-SM
OMIT
C6255
330PF
10%
16V
C6251
15UF
20%
6.3V
C6252
15UF
20%
6.3V
C6253
15UF
20%
6.3V
C6254
15UF
20%
6.3V
C6256
15UF
20%
6.3V
XW6251
SHORT-20L-0.05MM-SM
OMIT
AMUX_RCAM_PVDD
OUT
R6200
0
0%
1/32W
AMUX_PMU_FROM_CAM_PMU
OUT

Title			
Size A4	Number		Revision
Date:	2024/8/14	Sheet of	
File:	E:\CYX\原理图\项目6 15 美\33.SchDoc	Drawn By:	


1
2
3
4
A
B
C
D
U6300
D3114A0P0
WLCSP
CRITICAL
33BS00907
BOMOPTION=D84
PP VDD MAIN
C6303
15UF
20%
6.3V
C6301
2.2UF
20%
10V
C6303
220PF
5%
25V
C6317
6800PF
10%
10V
LX VBOOT1 ANALOG
DIDT=TRUE
CRITICAL
L6310
0.47UH-3A-0.037OHM
LX1 BOOST AUSTIN
LX1 BUCK AUSTIN
C6302
15UF
20%
6.3V
CRTICAL
L6320
0.47UH-20%-1.7A-0.037OHM
C6318
6800PF
10%
10V
LX VBOOT2 ANALOG
DIDT=TRUE
LX2 BOOST AUSTIN
LX2 BUCK AUSTIN
IN
GPIO CAM PMU2 TO AUSTIN RESET L 1V8
R6305
1M
5%
1/32W
OUT
GPIO CAM PMU2 TO RCAM AUSTION INT L 1V8
OUT
I2C4 CAM PMU2 SDA 1V8
OUT
I2C4 CAM PMU2 SCL 1V8
D3 VDDMAIN
A5 VDD_SW1
B5 VDD_SW1
C2 VBOOT1
A2 BOOST_LX1
B2 BOOST_LX1
A4 BUCK_LX1
B4 BUCK_LX1
F5 VDD_SW2
E2 VBOOT2
F2 BOOST_LX2
F4 BUCK_LX2
C4 RESET*
E5 IRQ*
E3 SDA
D2 SCL
VOUT1 A1
VOUT1 B1
VOUT_FB1 D5
VFLY1 E1
VFLY2 D1
VOUT2 F1
VOUT_FB2 D4
VCP C1
GND C5
VSS_SW1 A3
VSS_SW1 B3
VSS_SW2 F3
AGND E4
AGND C3
XW6310
SHORT-20L-0.05MM-SM
ANALOG FB1 AUSTIN
OMIT
CX1 AUSTIN
C6340
0.1UF
20%
6.3V
CX2 AUSTIN
XW6320
SHORT-20L-0.05MM-SM
ANALOG FB2 AUSTIN
OMIT
PP VCP AUSTIN
C6350
2.2UF
20%
10V
PP6V0 OIS
C6310
10UF
20%
10V
C6311
10UF
20%
10V
C6313
10UF
20%
10V
C6314
10UF
20%
10V
C6315
10UF
20%
10V
C6316
10UF
20%
10V
C6312
330PF
10%
16V
R6301
50K
1%
1/32w
ANALOG AUSTIN VOUT1 TO CAM PMU
OUT
R6302
50K
1%
1/32w
PP6V0 AF
C6320
10UF
20%
10V
C6321
10UF
20%
10V
C6323
10UF
20%
10V
C6324
10UF
20%
10V
C6325
10UF
20%
10V
C6326
10UF
20%
10V
C6322
330PF
10%
16V
R6303
50K
5%
1/32w
ANALOG AUSTIN VOUT2 TO CAM PMU
OUT
R6304
50K
5%
1/32w

Title		
鑫智造图纸		
Size	Number	Revision
A4		
Date:	2024/8/14	Sheet of
File:	E:\CYX\原理图\项目6 15 美\33.1.SchDoc	Drawn By:


WILL
PP_VDD_MAIN
C6400 15UF 20% 6.3V
C6401 2.2UF 20% 6.3V
C6402 220PF 5% 25V
C6403 220PF 5% 25V
PP3V0_WILL_VDD
PP1V8_RCAM_VDDIO
C6412 220PF 5% 25V
C6410 0.22UF 10% 6.3V
C6411 2.2UF 20% 6.3V
OUT
GPIO_CAM_PMU2_FROM_WILL_RDEPTH_INT_L_1V8
OUT
GPIO_CAM_PMU2_TO_WILL_EN_FPWM_1V8
BI
I2C3_CAM_PMU2_SDA_1V8
IN
I2C3_CAM_PMU2_SCL_1V8
U6400
CD3710A1
DSBGA
A4 VIN
B4 VIN
D4 VDD30
E4 VDDIO
E3 INT*
E2 CE
D1 SDA
E1 SCL
D2 DFT AMUXGND
GND C3 D3
GND C3 D3
C4 VNEG
A3 VSN
B3 VSN
A2 VSP
B2 VSP
C1 VPOS
C2 VPOS
PN_RDEPTH_VDDHV
C6423 10PF 2% 25V
C6422 220PF 5% 25V
C6420 330PF 10% 25V
C6421 4.7UF 20% 25V
LX_WILL_VIN
LX_WILL_VSP
L6400
1.0UH-20%-2.3A-0.092OHM
PP_RDEPTH_VDLAS
C6428 10PF 2% 25V
C6429 220PF 5% 25V
C6430 330PF 10% 16V
C6435 4.7UF 20% 25V
C6431 4.7UF 20% 25V
C6432 4.7UF 20% 25V
C6432 2.2UF 20% 16V
C6433 4.7UF 20% 25V
C6434 4.7UF 20% 25V

Title		
Size A4	Number	Revision
Date:	2024/8/14	Sheet of
File:	E:\CYX\原理图\项目6 15 美\33.2.SchDoc	Drawn By:


PP1V24 S0
C6790
0.1UF
20%
6.3V
PP3V3 S2
C6791
0.1UF
20%
6.3V
VCCA
VCCB
U6791
R6790
0
0%
1/32W
MSG AP TO GENLOCK 0
GPIO MSG FROM E85 GENLOCK SYNC
A
DIR
GND
B
GPIO ACE TO GENLOCK SYNC 3V3
GPIO ACE TO GENLOCK SYNC 3V3
R6798
100k
5%
1/32W
R6791
0
0%
1/32W
MSG1 AP TO GENLOCK LS
R6792
0
0%
1/32W
MAG2 AP TO GENLOCK LS
PP1V24 S0
C6792
0.1UF
20%
6.3V
PP1V8 S0
C6793
0.1UF
20%
6.3V
VCCA
VCCB
SN74AXC2T45
X2SON
U6790
A1
A2
DIR
GND
B1
B2
R6795
0
0%
1/32W
MSG AP TO GENLOCK 1
MSG1 AP TO GENLOCK LS
MSG2 AP TO GENLOCK LS
IO RCAM TO MANY SYNC 1V8
IO FCAM TO IRCAM SYNC 1V8
OUT
OUT
R6796
0
0%
1/32W
MAG AP TO GENLOCK 2
GPIO ISP TO GENLOCK LS DIR
R6797
100k
5%
1/32W

Title		
Size A4	Number	Revision
Date:	2024/8/14	Sheet of
File:	E:\CYX\原理图\项目6 15 美\33.3.SchDoc	Drawn By:


U7000
STB605A11-TR06
WLCSP
338S00976
PP VDD MAIN
C7097
15UF
20%
6.3V
VINSDB
C7092
4.7UF
20%
10V
VINSUB
C7093
4.7UF
20%
10V
OMIT
XW7000
SHORT-10L-0.1MM-SM
C7090
1UF
10%
6.3V
C7091
1UF
10%
6.3V
C7094
1UF
10%
6.3V
PP1V8 CAM PMU1 IO SW
PP VDD BOOST
C7095
2.2UF
20%
6.3V
C7099
2.2UF
20%
6.3V
C7098
2.2UF
20%
6.3V
PP REGULUS VANA
ANALOG REGULUS LSCP
C7096
1.0UF
20%
10V
C7022
0.01UF
10%
6.3V
H7 VIN_LVT
J7 VIN_LVT
E2 VINSDB
F1 VINSDB
F2 VINSDB
A1 VINSUB
A2 VINSUB
A3 VINSUB
F7 VINCORE
J4 VINCORE2
C7 VDDDIG
C5 VDDIO
H5 VCC3
H6 VCC4
F6 VANA
G7 LSCP
D6 GNDCORE
F5 GNDCORE2
G5 GNDCORE3
G6 GNDCORE4
C6 GNDD
C1 PGNDB
C2 PGNDB
A7 GNDS
D4 GNDS
D5 GNDS
E4 GNDS
E5 GNDS
F3 GNDS
F4 GNDS
G4 GNDS
H4 GNDS
VCXB B1
VCXB B2
VLXB D1
VLXB D2
VLXB E1
VBBOUTB H1
VBBOUTB H2
VBBOUTB H3
BOOSTSDB E3
BULKSDB D3
IOUT1 G1
IOUT1 G2
IOUT1 G3
IOUT2 J1
IOUT2 J2
IOUT3 J3
IOUT3 J5
IOUT4 J6
SCL A5
SDA A6
ENA B3
INT B4
STROBE A4
THROT B5
MCLK B6
KEL0 E7
KEL1 D7
XEF0* C3
TESTMODE B7
TESTMODE4 C4
NTC E6
CX REGULUS BUCK BOOST B
DIDT=TRUE
C7010
4.7UF
20%
6.3V
CRITICAL
L7001
0.47UH-20%-4.0A-0.05OHM
1
2
DIDT=TRUE
LX REGULUS BUCK BOOST B
PP REGULUS BUCK BOOST B
VOLTAGE=4.8
C7011
4.7UF
20%
15V
C7012
220PF
5%
25V
REGULUS BOOSTSDB
REGLUS BULKSDB
C7021
0.01UF
10%
6.3V
PP FDEPTH DOT ANODE
VOLTAGE=4.8V
PP FDEPTH DOT ANODE
VOLTAGE=4.8V
PP FDEPTH A ANOBE
PP FDEPTH B ANOBE
I2C4 CAM PMU1 SCL 1V8
IN
I2C4 CAM PMU1 SDA 1V8
BI
GPIO CAM PMU1 TO REGULUS ENABLE 1V8
IN
GPIO CAM PMU1 FROM REGULUS INT 1V8
OUT
IO IRCAM TO REGULUS STROBE 1V8
IN
CLK CAM PMU1 TO IRCAM REGULUS 12M 1V8
IN
R7093
10k
5%
1/32W
GPIO CAM PMU1 TO REGULUS STATUS PULLUP 1V8
IN
R7090
10k
5%
1/32W
IO REGULUS BI GUAD STATUS 1V8
BI
NTC REGULUS
R7092
0
0%
1/20W

Title
鑫智造图纸

Size	Number	Revision
A4		

Date: 2024/8/14 Sheet of
File: E:\CYX\原理图\项目6 15 美\34.SchDoc Drawn By:


1
2
3
4
A
B
C
D D
U7800
CS42L77-SWZR-A1
WLCSP
SYM 1 OF 4
CRITICAL
IN
ANALOG MIC1 LOWER TO CODEC AIN1 P
M8
AIN1+
IN
ANALOG MIC1 LOWER TO CODEC AIN1 N
L8
AIN1-
IN
ANALOG MIC2 REAR TO CODEC AIN2 P
M11
AIN2+
IN
ANALOG MIC2 REAR TO CODEC AIN2 N
L11
AIN2-
IN
ANALOG MIC3 FRONT TO CODEC AIN3 P
M9
AIN3+
IN
ANALOG MIC3 FRONT TO CODEC AIN3 N
L9
AIN3-
IN
ANALOG MIC4 LOWER TO CODEC AIN4 P
M10
AIN4+
IN
ANALOG MIC4 LOWER TO CODEC AIN4 N
L10
AIN4-
IN
ANALOG GRIMALDI IR TO CODEC AIN5 P
M3
AIN5A+
IN
ANALOG GRIMALDI IR TO CODEC AIN5 N
C7833
0.22UF
1
2
10%
6.3V
CODEC AIN5 C NEG
L3
AIN5A-
L4
AIN5B+
L5
AIN5B-
IN
ANALOG GRIMALDI VIS TO CODEC AIN6 P
K5
AIN6A+
IN
ANALOG GRIMALDI VIS TO CODEC AIN6 N
C7834
0.22UF
1
2
10%
6.3V
CODEC AIN6 C NEG
K4
AIN6A-
L2
AIN6B+
M2
AIN6B-
J2
AIN7+
K2
AIN7-
J3
AIN8+
K3
AIN8-
H3
AIN9+
H2
AIN9-
J4
AIN10+
J5
AIN10-
L6
AIN11+
L7
AIN11-
K7
AIN12+
K6
AIN12-
OUT
PDM OUT1 CODEC TO SPKRAMP TOP CLK
A6
PDMOUT1_CLK
OUT
PDM OUT1 CODEC TO SPKRAMP TOP DATA
D6
PDMOUT1_DATA
B6
PDMOUT2_CLK
C6
PDMOUT2_DATA
AOUT+
F11
CODEC AOUT TO HAC P
AOUT-
G11
CODEC AOUT TO HAC N
DP
F1
NC 90 MIKEYBUS DATA P
DN
E1
NC 90 MIKEYNUS DATA N
MBUS_REF
E2
TIA_EXOUT
G4
NC
TIA_OUT
G5
NC
TIA_SENSE
G1
NC

Title			
Size A4	Number		Revision
Date:	2024/8/14	Sheet of	
File:	E:\CYX\原理图\项目6 15 美\35.SchDoc	Drawn By:	


PP_VDD_BOOST
C7910 4UF 20% 6.3V
C7912 4UF 20% 6.3V
C7910 10UF 20% 6.3V
C7911 0.1UF 20% 6.3V
U7800
CS42L77-SWZR-A1 WLCSP SYM 4 OF 4 CRITICAL
G12 VDD_P
F2 VDD_MBUS
H1 VDD_1P8
E12 VDD_GPIO
D10 VIO_I2C
A5 VIO_SPI
E3 VIO_MCLK
A11 VIO_ASP
B3 VIO_SWIRE
A7 VIO_PDM
A4 VDD_D0
D12 VDD_D1
M4 VDD_A
GND_D0 A1
GND_D1 A12
GND_D2 A8
GND_D3 B4
GND_D4 C12
GND_D5 D1
GND_D6 E6
GND_D7 J1
GND_D8 M1
GND_P0 F12
GND_P1 M12
PP1V8_S2
PP1V24_S2
C7902 0.1UF 20% 6.3V
C7903 0.1UF 20% 6.3V
C7904 0.1UF 20% 6.3V
C7905 0.1UF 20% 6.3V
C7920 1.0UF 20% 10V
C7920 0.47UF 20% 6.3V
C7921 0.47UF 20% 6.3V
C7901 10UF 20% 10V
PP1V8_AUDIO_VA_S2
C7915 2.2UF 20% 6.3V
AGND_CODEC
U7800
CS42L77-SWZR-A1 WLCSP SYM 3 OF 4 CRITICAL
IN GPIO_AOP_TO_CODEC_RESET_L H7 RESET*
NC H8 WAKE*
OUT GPIO_AP_FROM_CODEC_INT_L E11 INT*
E9 I2C_ADDR
IN I2C2_AOP_SCL_SEQ C11 I2C_SCL
BI I2C2_AOP_SDA E8 I2C_SDA
IN SPI3_AP_TO_CODEC_SCLK B5 SPI_SCK
IN SPI3_AP_TO_CODEC_CS_L F5 SPI_SS*
IN SPI3_AP_TO_CODEC_MOSI D5 SPI_MOSI
OUT SPI3_AP_FROM_CODEC_MISO C5 SPI_MISO
IN I2S0_AOP_TO_CODEC_MCLK1 C2 MCLK1_IN
D3 MCLK2_IN
NC C1 MCLK_OUT
GPIO3_JTAG_TRST* E10
GPIO4_JTAG_TDO D11
GPIO5_JTAG_TMS F8
GPIO2_JTAG_TDI F9
GPIO1_JTAG_TCK F10
TSTI D2
TSTI J7
TSTO H4 NC
OUT I2S0_AOP_FROM_CODEC_ASP1_BCLK B7 ASP1_BCLK
OUT I2S0_AOP_FROM_CODEC_ASP1_LRCLK E7 ASP1_FSYNC
IN I2S0_AOP_TO_CODEC_ASP1_DOUT D7 ASP1_DIN
OUT I2S0_AOP_FROM_CODEC_ASP1_DIN C7 ASP1_DOUT
OUT I2S1_AOP_AMPS_FROM_CODEC_ASP2_BCLK A9 ASP2_BCLK
OUT I2S1_AOP_AMPS_FROM_CODEC_ASP2_LRCLK D8 ASP2_FBYNC
IN I2S1_AOP_TO_AMPS_CODEC_ASP2_DOUT C8 ASP2_DIN
OUT I2S1_AOP_FROM_AMPS_CODEC_ASP2_DIN B8 ASP2_DOUT
OUT I2S0_AP_FROM_CODEC_ASP3_BCLK A10 ASP3_BCLK
OUT I2S0_AP_FROM_CODEC_ASP3_LRCLK D9 ASP3_FSYNC
IN I2S0_AP_TO_CODEC_ASP3_DOUT C9 ASP3_DIN
OUT I2S0_AP_FROM_CODEC_ASP3_DIN B9 ASP3_DOUT
OUT I2S1_AP_FROM_CODEC_ASP4_BCLK B12 ASP4_BCLK
OUT I2S1_AP_FROM_CODEC_ASP4_LRCLK C10 ASP4_FSYNC
IN I2S1_AP_TO_CODEC_ASP4_DOUT B10 ASP4_DIN
OUT I2S1_AP_FROM_CODEC_ASP4_DIN B11 ASP4_DOOUT
C4 SWIRE1_CLK0
A2 SWIRE1_CLK1
A3 SWIRE1_CLK2
C3 SWIRE1_DATA0
D4 SWIRE1_DATA1
E4 SWIRE1_DATA2
B1 SWIRE2_CLK0
B2 SWIRE2_CLK1
F4 SWIRE2_DATA0
F7 CLP_EN
U7800
CS42L77-SWZR-A1 WLCSP SYM 2 OF 4 CRITICAL
PP_CODEC_TO_MIC1_LOWER_BIAS VOLTAGE=2.9 K9 MIC1_BIAS
IN RET_CODEC_FROM_MIC1_LOWER J9 MIC1_BIAS_REF
PP_CODEC_TO_MIC2_REAR_BIAS VOLTAGE=2.9 K11 MIC2_BIAS
IN RET_CODEC_FROM_MIC2_REAR J10 MIC2_BIAS_REF
PP_CODEC_TO_MIC3_FRONT_BIAS VOLTAGE=2.9 L12 MIC3_BIAS
IN RET_CODEC_FROM_MIC3_FRONT K10 MIC3_BIAS_REF
PP_CODEC_TO_MIC4_LOWER_BIAS VOLTAGE=2.9 K12 MIC4_BIAS
IN RET_CODEC_FROM_MIC4_LOWER H9 MIC4_BIAS_REF
C7928 1.0UF 20% 10V
C7927 1.0UF 20% 10V
C7926 1.0UF 20% 10V
C7925 1.0UF 20% 10V
NC H11 MIC5_BIAS
NC G9 MIC5_BIAS_REF
NC J11 MIC6_BIAS
NC H10 MIC6_BIAS_REF
G10 MICBIAS_DIS
MIC_FILT+ H12 CODEC_MIC_FILTP
MIC_FILT- J12 AGND_CODEC
C7930 2.2UF 20% 6.3V
LP_FILT+ K1 CODEC_LP_FILTP
LP_FILT- L1 CODEC_LP_FILTN
C7931 0.1UF 20% 6.3V
FILT+ M7 CODEC_FILTP
FILT- M6 AGND_CODEC
C7932 10UF 20% 10V
GND_A0 F3
GND_A1 F5
GND_A2 G7
GND_A3 G8
GND_A4 H5
GND_A5 H6
GND_A6 J6
GND_A7 J8
GND_A8 K8
GND_A9 M5
GND_A10 F6
GND_A11 G2
GND_A12 G3
GND_A13 G6
AGND_CODEC
OMIT XW7902 SHORT-10L-0.1MM-SM 1 2

Title

Size	Number	Revision
A4		

Date: 2024/8/14 Sheet of

File: E:\CYX\原理图\项目6 15 美\36.SchDoc Drawn By:


PP_VDD_MAIN
C8000 15UF 20% 6.3V
C8001 15UF 20% 6.3V
C8002 15UF 20% 6.3V
C8004 15UF 20% 6.3V
PP1V24_S4
C8008 0.22UF 10% 6.3V
C8003 0.22UF 10% 6.3V
C8000 13UF 20% 6.3V
C8001 13UF 20% 6.3V
C8002 13UF 20% 6.3V
PP1V8_S4
C8007 0.22UF 10% 6.3V
PP_VA_BOT_SPK_INTERNAL
C8006 0.22UF 10% 6.3V
AGND_BOT_SPK
H2 H6 H7 H3 A1 A2 C5 C6 C7
VA VL VD_FILT VP VFB
U8000
CS35L27A
NLCSP
CRITICAL
PP1V24_S4
E7 VASP
F7 VSWIRE
ANALOG_BOT_SPK_FILT
H1 FILT+
F5 PDM1_CLK/SWIRE_CLK
F6 PDM1_DATA/SWIRE_SD1
C8009 1.0UF 20% 6.3V
NC G7 PDM2_CLK
G6 PDM2_DATA
AGND_BOT_SPK
F4 SWIRE_SD2
IN I2C2_AOP_SCL_SEQ D5 SCL
BI I2C2_AOP_SDA D4 SDA
IN I2S1_AOP_TO_SPKRAMP_BOT_ARCAMP_MCLK E6 MCLK
IN I2S1_AOP_AMPS_FROM_CODEC_ASP2_BCLK E5 SCLK
IN I2S1_AOP_TO_AMPS_CODEC_ASP2_DOUT D6 SDIN
IN I2S1_AOP_AMPS_FROM_CODEC_ASP2_LRCLK D7 FSYNC
OUT I2S1_AOP_FROM_AMPS_CODEC_ASP2_DIN E4 SDOUT
C3 VD_FILT_SEL
IN GPIO_S4_PMU_TO_SPKRAMP_BOT_RESET_L H4 RESET*
NC G4 INT*
OUT IO_SPKRAMP_TO_SPKRAMP_SYNC H5 SYNC
IN GPIO_S4_BT_TO_BOT_SPKR_TRIG G3 AD0/GPI
G2 AD1
R8050 100K 5% 1/32W
GNDA GNDB GNDD GNDP
G1 A6 B3 B6 C4 G5 D3 E3 F3
OMIT
XW8000
SHORT-10L-0.1MM-SM
AGND_BOT_SPK 1 2
CF1+ A5
CF1- B6
CF1- A7
CF1- B7
CX_BOTSPK_P1_POS
CX_BOTSPK_P1_NEG
C8030 15UF 20% 6.3V
C8031 2.2UF 20% 6.3V
C8030 13UF 20% 6.3V
CF2+ A3
CF2+ B1
CF2+ B2
CF2- A4
CF2- B4
CX_BOTSPK_P2_POS
CX_BOTSPK_P2_NEG
C8040 15UF 20% 6.3V
C8041 2.2UF 20% 6.3V
C8040 13UF 20% 6.3V
VBST C1
VBST C2
VSPK D1
VSPK E1
PP_SPKRAMP_BOT_VBOOST
C8020 4.2UF 10% 16V
C8021 4.2UF 10% 16V
C8022 4.2UF 10% 16V
C8025 1UF 20% 16V
C8023 220PF 5% 25V
C8024 2200PF 10% 16V
OUT+ E2 SPKRAMP_BOT_TO_COIL_OUT_POS
OUT- D2 SPKRAMP_BOT_TO_COIL_OUT_NEG
VSNS+ F2 COIL_TO_SPKRAMP_BOT_VSENSE_POS
VSNS- F1 COIL_TO_SPKRAMP_BOT_VSENSE_NEG

Title
鑫智造图纸

Size A4
Number
Revision

Date: 2024/8/14
Sheet of
File: E:\CYX\原理图\项目6 15 美\37.SchDoc
Drawn By:


PP_VDD_MAIN
15UF
0.22UF
20%
6.3V
C8101
15UF
20%
6.3V
C8102
15UF
20%
6.3V
C8104
15UF
20%
6.3V
C8103
0.22UF
10%
6.3V
C8100
13UF
20%
6.3V
C8101
13UF
20%
6.3V
C8102
13UF
20%
6.3V
PP1V24_S2
C8108
0.22UF
10%
6.3V
PP1V8_S2
C8107
0.22UF
10%
6.3V
PP_VA_TOP_SPK_INTERNAL
C8106
0.22UF
10%
6.3V
AGND_TOP_SPK
H2
H6
H7
H3
A1
A2
C5
C6
C7
VA
VL
VD_FILT
VP
VFB
U8100
CS35L27A
NLCSP
CRITICAL
PP1V24_S2
E7
VASP
F7
VSWIRE
ANALOG_TOP_SPK_FILT
H1
FILT+
C8109
1.0UF
20%
6.3V
AGND_TOP_SPK
IN
PDM_OUT1_CODEC_TO_SPKRAMP_TOP_CLK
F5
PDM1_CLK/SWIRE_CLK
IN
PDM_OUT1_CODEC_TO_SPKRAMP_TOP_DATA
F6
PDM1_DATA/SWIRE_SD1
NC
G7
PDM2_CLK
G6
PDM2_DATA
F4
SWIRE_SD2
IN
I2C2_AP_SCL
D5
SCL
BI
I2C2_AP_SDA
D4
SDA
IN
I2S0_AP_TO_SPKRAMP_TOP_MCLK
E6
MCLK
IN
I2S1_AOP_AMPS_FROM_CODEC_ASP2_BCLK_R
E5
SCLK
IN
I2S1_AOP_TO_AMPS_CODEC_ASP2_DOUT
D6
SDIN
IN
I2S1_AOP_AMPS_FROM_CODEC_ASP2_LRCLK_R
D7
FSYNC
OUT
I2S1_AOP_FROM_AMPS_CODEC_ASP2_DIN
E4
SDOUT
C3
VD_FILT_SEL
IN
GPIO_AP_TO_SPKRAMP_TOP_RESET_L
H4
RESET*
NC
G4
INT*
IN
IO_SPKRAMP_TO_SPKRAMP_SYNC
H5
SYNC
R8100
100K
5%
1/32W
G3
AD0/GPI
G2
AD1
GNDA
GNDB
GNDD
GNDP
G1
A6
B3
B6
C4
G5
D3
E3
F3
OMIT
XW8100
SHORT-10L-0.1MM-SM
AGND_TOP_SPK
CF1+
A5
CF1-
B6
CF1-
A7
CF1-
B7
CF2+
A3
CF2+
B1
CF2+
B2
CF2-
A4
CF2-
B4
CX_TOPSPK_P1_POS
C8130
15UF
20%
6.3V
C8131
2.2UF
20%
6.3V
C8130
13UF
20%
6.3V
C8132
330PF
10%
16V
CX_TOPSPK_P1_NEG
CX_TOPSPK_P2_POS
C8140
15UF
20%
6.3V
C8141
2.2UF
20%
6.3V
C8140
13UF
20%
6.3V
C8142
330PF
10%
16V
CX_TOPSPK_P2_NEG
VBST
C1
VBST
C2
VSPK
D1
VSPK
E1
VOLTAGE=13.5
PP_SPKRAMP_TOP_VBOOST
C8120
4.2UF
10%
16V
C8121
4.2UF
10%
16V
C8122
4.2UF
10%
16V
C8125
1UF
20%
16V
C8123
220PF
5%
25V
C8124
2200PF
10%
16V
OUT+
E2
OUT-
D2
SPKRAMP_TOP_TO_COIL_OUT_POS
SPKRAMP_TOP_TO_COIL_OUT_NEG
VSNS+
F2
VSNS-
F1
COIL_TO_SPKRAMP_TOP_VSENSE_POS
COIL_TO_SPKRAMP_TOP_VSENSE_NEG
C8150
330PF
10%
16V
C8151
330PF
10%
16V
PP_SPKRAMP_TOP_VBOOST
C8120
4.7UF
20%
25V
C8121
4.7UF
20%
25V
C8122
4.7UF
20%
25V

Title
鑫智造图纸

Size: A4
Number
Revision

Date: 2024/8/14
Sheet of
File: E:\CYX\原理图\项目6 15 美\38.SchDoc
Drawn By:


PP_VDD_MAIN
C8300
15UF
20%
6.3V
C8301
15UF
20%
6.3V
C8302
15UF
20%
6.3V
C8304
15UF
20%
6.3V
C8303
0.22UF
10%
6.3V
C8300
13UF
20%
6.3V
C8301
13UF
20%
6.3V
C8302
13UF
20%
6.3V
PP1V2_ARCAMP_VD_FILT_INTERNAL
C8308
0.22UF
10%
6.3V
PP1V8_ARCAMP_VA_VL_INTERNAL
C8307
0.22UF
10%
6.3V
C8306
0.22UF
10%
6.3V
AGND_ARCAMP
H2
H6
H7
H3
A1
A2
C5
C6
C7
VA
VL
VD_FILT
VP
VFB
U8300
CS35L27A
NLCSP
CRITICAL
PP1V2_ARCAMP_VD_FILT_INTERNAL
E7
VASP
F7
VSWIRE
ANALOG_ARCAMP_FILT
H1
FILT+
C8309
1.0UF
20%
6.3V
AGND_ARCAMP
F5
PDM1_CLK/SWIRE_CLK
F6
PDM1_DATA/SWIRE_SD1
NC
G7
PDM2_CLK
G6
PDM2_DATA
F4
SWIRE_SD2
IN
I2C2_AOP_SCL_SEQ
D5
SCL
BI
I2C2_AOP_SDA
D4
SDA
IN
I2S1_AOP_TO_SPKRAMP_BOT_ARCAMP_MCLK
E6
MCLK
IN
I2S1_AOP_AMPS_FROM_CODEC_ASP2_BCLK
E5
SCLK
IN
I2S1_AOP_TO_AMPS_CODEC_ASP2_DOUT
D6
SDIN
IN
I2S1_AOP_AMPS_FROM_CODEC_ASP2_LRCLK
D7
FSYNC
OUT
I2S1_AOP_FROM_AMPS_CODEC_ASP2_DIN
E4
SDOUT
R8300
61.9K
1
2
1%
1/32W
GPIO_S4_NFC_TO_ARCAMP_RESET_L_1V8
NC
C3
VD_FILT_SEL
IN
GPIO_S4_PMU_NFC_TO_ARCAMP_RESET_L_1V8
H4
RESET*
NC
G4
INT*
OUT
IO_SPKRAMP_TO_SPKRAMP_SYNC
H5
SYNC
IN
GPIO_S4_PMU_NFC_TO_ARCAMP_TRIG_1V8
G3
AD0/GPI
PP1V8_ARCAMP_VA_VL_INTERNAL
G2
AD1
R8301
61.9K
1
2
1%
1/32W
GPIO_S4_NFC_TO_ARCAMP_TRIG_1V8
GNDA
GNDB
GNDD
GNDP
G1
A6
B3
B6
C4
G5
D3
E3
F3
OMIT
XW8300
SHORT-10L-0.1MM-SM
AGND_ARCAMP
1
2
CF1+
A5
CF1-
B6
CF1-
A7
CF1-
B7
CF2+
A3
CF2+
B1
CF2+
B2
CF2-
A4
CF2-
B4
CX_ARCAMP_P1_POS
CX_ARCAMP_P1_NEG
CX_ARCAMP_P2_POS
CX_ARCAMP_P2_NEG
C8330
15UF
20%
6.3V
C8331
2.2UF
20%
6.3V
C8330
13UF
20%
6.3V
C8340
15UF
20%
6.3V
C8341
2.2UF
20%
6.3V
C8340
13UF
20%
6.3V
VBST
C1
VBST
C2
VSPK
D1
VSPK
E1
VOLTAGE=13.5
PP_ARCAMP_VBOOST
C8320
4.2UF
10%
16V
C8321
4.2UF
10%
16V
C8322
4.2UF
10%
16V
C8325
1UF
20%
16V
C8323
220PF
5%
25V
C8324
2200PF
10%
16V
OUT+
E2
ARCAMP_TO_SOLENOID_OUT_POS
OUT-
D2
ARCAMP_TO_SOLENOID_OUT_NEG
VSNS+
F2
SOLENOID_TO_ARCAMP_VSENSE_POS
VSNS-
F1
SOLENOID_TO_ARCAMP_VSENSE_NEG

Title
鑫智造图纸
Size
A4
Number
Revision
Date: 2024/8/14
Sheet of
File: E:\CYX\原理图\项目6 15 美\39.SchDoc
Drawn By:


PP1V8 S2
C8400
2.2UF
20%
6.3V
1
2
E2
H2
VDD
VCC
U8400
AD5860A2BD
WLCSP
OUT
ANALOG BIAS SAKONNET TO HALL
VOLTAGE=1.8
C1
IHALLX
IN
ANALOG VIN SAKONNET FROM HALL CONN P
A1
VINHX+
IN
ANALOG VIN SAKONNET FROM HALL CONN N
B1
VINHX-
OUT
ANALOG RET SAKONNET TO HALL
D1
IHXGND
C2
IHALLY
A2
VINHY+
B2
VINHY-
D2
IHYGND
CRITICAL
GND
E1
SDA
F2
I2C2 AOP SDA
BI
SCL
G2
I2C2 AOP SCL SEQ
IN
FSYNC
F1
I2S1 AOP AMPS FROM CODEC ASP2 LRCLK
IN
SDOUT
H1
I2S1 AOP FROM AMPS CODEC ASP2 DIN
OUT
BCLK
G1
I2S1 AOP AMPS FROM CODEC ASP2 BCLK
IN


PP VDD MAIN
C8500
10UF
20%
6.3V
1
2
C8501
0.1UF
20%
6.3V
1
2


L8500
1UH-20%-3.6A-0.035OHM
2
1
C8503
22UF
1
2
20%
16V

Title 鑫智造图纸			
Size A4	Number		Revision
Date:	2024/8/14	Sheet of	
File:	E:\CYX\原理图\项目6 15 美\40.SchDoc	Drawn By:	


NOSTUFF
R9102
0
1
2
0%
0.64W
880mA MAX
PP3V0_DISPLAY_VDDEL
VOLTAGE=3.0
C9110
4UF
20%
6.3V
U9100
SCY99287AMX280
XDFM
353S0298
7
8
IN
4
FB
6
EN
GND
EPAD
5
9
OUT
1
2
NC
3
NC
ANALOG_FB_DISPLAY_LDO
PP2V8_DISPLAY_VDDEL
R9100
0
0%
1/32W
C9100
1000PF
10%
10V
ANALOG_FB_DISPLAY_LDO
R9101
20K
1%
1/32W
OMIT
XW9100
SHORT-20L-0.05MM-SM
ANALOG_PP2V8_DISPLAY_VDDEL_SENSE
VOLTAGE=2.8
C9101
15UF
20%
6.3V
138S00406
C9101
13UF
20%
6.3V
C9102
15UF
20%
6.3V
C9102
13UF
20%
6.3V
C9103
15UF
20%
6.3V
C9103
10UF
20%
10V
C9104
15UF
20%
6.3V
C9105
15UF
20%
6.3V

Title
鑫智造图纸

Size: A4
Number:
Revision:
Date: 2024/8/14
Sheet of
File: E:\CYX\原理图\项目6 15 美\40.1.SchDoc
Drawn By:


U9200
FAN48600UCA1X
BGA
L9200
1UH-20%-2.1A,0.075OHM
1
2
LX TOUCH BOOST
DIDT=TRUE
PP VDD MAIN
GPIO MTP TO TOUCH RESET L
A1
SW
C1
IN
C3
EN
BOOST
A2
LDO
A3
MODE
C2
TEST
B2
PGND
AGND
B1
B3
PP5V42 TOUCH BOOST
C9201
10UF
20%
10V
PP5V1 TOUCH VDDTX S2
PP VDD MAIN
C9202
10UF
20%
10V
C9200
2.2UF
20%
6.3V

Title
鑫智造图纸

Size
A4

Number

Revision

Date: 2024/8/14
Sheet of
File: E:\CYX\原理图\项目6 15 美\42.SchDoc
Drawn By:


A
B
C
D
PP_VDD_MAIN
PLACE NEAR VINA PINS
C9400
15UF
20%
6.3V
C9401
220PF
5%
25V
U9400
TPS65657B0
DSBGA
ROOM=PMIC
A5 VIN_A
VDDEL BUCK-BOOST
PLACE NEAR VIN_ELD
C9402
15UF
20%
6.3V
A6 VIN_ELD
A7 VIN_ELD
E5 VDDEL
E6 VDDEL
E7 VDDEL
PP3V0_DISPLAY_VDDEL
C9420 220PF 5% 25V
C9421 15UF 20% 6.3V
C9422 15UF 20% 6.3V
C9425 15UF 20% 6.3V
C9451 15UF 20% 6.3V
C9452 15UF 20% 6.3V
L9440
2.2UH-20%-2.7A,0.085OHM
LX_DPMIC_ELD2
LX_DPMIC_ELD1
B6 LX_ELD_1
B7 LX_ELD_1
D5 LX_ELD_2
D7 LX_ELD_2
D6 LX_ELD_2
F5 FBS_ELD
ANALOG_FB_DPMIC_ELD
OMIT
XW9400
SHORT-20L-0.05MM-SM
OMIT
XW9403
SHORT-20L-0.05MM-SM
ANALOG_PNVAR_DISPLAY_VSSEL_SENSE
PLACE NEAR VIN ELSA PINS
C9403 15UF 20% 6.3V
C9404 220PF 5% 25V
PLACE NEAR VIN ELSB PINS
C9405 15UF 20% 6.3V
C9406 220PF 5% 25V
VSSEL_BUCK-BOOST
F1 VIN_ELSA
H1 VIN_ELSA
G1 VIN_ELSA
J1 VIN_ELSA
F7 VIN_ELSB
H7 VIN_ELSB
G7 VIN_ELSB
J7 VIN_ELSB
G3 VSSELA
H3 VSSELA
J3 VSSELA
G5 VSSELB
H5 VSSELB
J5 VSSELB
PP3V0_DISPLAY_VDDEL
C9433 220PF 5% 25V
C9432 220PF 5% 25V
C9433 330PF 10% 16V
C9432 330PF 10% 16V
C9431 22UF 20% 16V
C9430 22UF 20% 16V
C9436 22UF 20% 16V
L9420
2.2UH-20%-4.0A-0.059OHM
LX_DPMIC_ELSA
DIDT=TRUE
F2 LX_ELSA
H2 LX_ELSA
G2 LX_ELSA
J2 LX_ELSA
G4 FBS_ELS
ANALOG_FB_DPMIC_ELS
OMIT
XW9401
SHORT-20L-0.05MM-SM
L9430
2.2UH-20%-4.0A-0.059OHM
LX_DPMIC_ELSB
DIDT=TRUE
F6 LX_ELSB
H6 LX_ELSB
G6 LX_ELSB
J6 LX_ELSB
L9410
2.2UH-20%-3.3A-0.064OHM
LX_DPMIC_AVH
DIDT=TRUE
AVDDH BOOST
A3 LX_AVH
B3 LX_AVH
A2 AVDDH
A1 FBS_AVH
ANALOG_FB_DPMIC_AVH
OMIT
XW9402
SHORT-20L-0.05MM-SM
PP6V8_DISPLAY_AVDDH
C9414 22UF 20% 16V
C9413 22UF 20% 16V
C9412 22UF 20% 16V
C9411 220PF 5% 25V
C9410 220PF 5% 25V
C9450 15UF 20% 6.3V
PLACE NEAR VIN PL PINS
C9416 18UF 20% 6.3V
VPL INVERTING BUCK-BOOST
E1 VIN_PL
B1 VGL
PNVAR_DISPLAY_VGL
C1 VPL
PN_DISPLAY_VPL
VOLTAGE=-12.24
20mA MAX
C9445 4.7UF 20% 25V
C9446 4.7UF 20% 25V
C9440 4.7UF 20% 25V
L9441
4.7UH-20%-2.4A-0.135OHM
LX_DPMIC_PL
DIDT=TRUE
D1 LX_PL
D3 SCL
C3 SDA
PP1V8_S2
R9420 1K 5% 1/32W
R9421 1K 5% 1/32W
OUT I2C_DISPLAY_SCL_1V8
IN I2C_DISPLAY_SDA_1V8
PP1V24_S2
R9432 10K 5% 1/32W
D4 VDDEL_EN
E4 AVDDH_EN
C2 STROBE_EN
IN GPIO_SEQ_PMU_TO_DISPLAY_RESET_L
B2 RESET*
NC E2 PMIC_SHDB
GPIO_SEQ_PMU_TO_DPMIC_PANICB_L
F2 PANIC*
OUT IO_AOP_DPMIC_TO_DISPLAY_PANICB_L
D2 PANIC_OUTB
OUT IO_DPMIC_ICLB_1V8
E3 ICLB
OUT AMUX_PMU_FROM_DISPLAY
B5 AMUX
C9496 1000PF 10% 10V
C4 GND_A
F4 GND_A
A4 GND_AVH
B4 GND_AVH
C5 GND_ELD
C6 GND_ELD
C7 GND_ELD

Title
鑫智造图纸

Size	Number	Revision
A4		

Date: 2024/8/14 Sheet of

File: E:\CYX\原理图\项目6 15 美\43.SchDoc Drawn By:


U9500
SN2012027A
BGA
SYM 1 OF 3
PP VBUS1 E85 RVP
R9500
100K
5%
1/32W
A11 VBUS
B11 VBUS
C11 VBUS
D11 VBUS
PP_5V0 A10
PP_5V0 B10
PP_5V0 C10
PP_5V0 D10
PP_CABLE A8
PP_CABLE B8
PP_CABLE C8
PP5V25 ACC
BI
PP E85 CC1 CONN
VOLTAGE=5.5
D9 RPD_G1
A9 C_CC1
B9 C_CC1
C9 C_CC1
BI
PP E85 CC1 CONN
VOLTAGE=5.5
D7 RPD_G2
A7 C_CC2
B7 C_CC2
C7 C_CC2
90 E85 USB BOT CONN P
J10 C_USB_BP
90 E85 USB BOT CONN N
J9 C_USB_BN
90 E85 USB TOP CONN P
K10 C_USB_TP
90 E85 USB BOT CONN N
K9 C_USB_TN
IO E85 SBU1
L7 C_SBU1
IO E85 SBU2
L8 C_SBU2
USB_RP1_P K8
90 USB0 ACE BI PARROT F P
USB_RP1_N J8
90 USB0 ACE BI PARROT F N
USB_RP2_P K7
90 USB1 ACE BI PARROT F P
USB_RP2_N J7
90 USB1 ACE BI PARROT F N
USB_RP3_P K6
90 USB BB R P
USB_RP3_N J6
90 USB BB R N
AUX_P L9
AP AUX C P
AUX_N L10
AP AUX C N
SWD_CLK H7
GPIO AP TO ACE SWCLK
SWD_DATA H8
GPIO AP BI ACE SWDIO
UART_RX J1
UART ACE TXRX
UART_TX K1
R9505
100K
5%
1/32W
R9502
402K
1%
1/32W
IO E85 LDCM
C9502
2.2UF
20%
16V
IO E85 LDCM BG
R9504
10K
0.1%
1/20W
IO E85 LDCM R
IO E85 LDCM LB
LDCM
H11 LDCM
G11 LDCM_LB
LDCM_SENSE G10
IO E85 LDCM SENSE
LDCM_COMP G9
LDCM_SW J11
R9501
4.99K
1%
1/32W
IO E85 LDCM COMP

Title

Size
A4

Number

Revision

Date: 2024/8/14

Sheet of

File: E:\CYX\原理图\项目6 15 美\44.SchDoc

Drawn By:


U9500
SN201227A
BGA
SYM 2 OF 3
PP3V3_S2
F11 VIN_3V3
PP1V24_S2
A2 VDDIO
K4 VDDIO
PP_VBUS1_E85_RVP
E10 VOTP
PP1V8_S4
G7 VIN_LV
LDO_3V3 F10
LDO_3V3 F7
LDO_3V3_IO B1
LDO_3V3_IO H2
LDO_CORE F9
LDO_CORE_IN G4
LDO_1V8_IN D1
LDO_1V8 F8
VOUT_LV G8 NC
PP3V0_LDO_E85
PP_CORE_LDO_ACE_INT
VOLTAHE=1.58V
A1 A6 B2 B6 D8 E5 E11 GND
F3 F4 K11 L1 L2 L11 GND
C9601 10UF 20% 10V
C9602 2.2UF 20% 6.3V
C9606 1.0UF 10% 6.3V
C9605 10UF 20% 10V
C9604 10UF 20% 10V
U9500
SN2012027A
BGA
SYM 3 OF 3
353S03603
C4 HRESET
D3 AID0
D2 AID1
C1 AID2
D4 AID3
C2 I2CC_SDA
C3 I2CC_SCL
F6 I2C_IRQ2*
F5 I2C_IRQ1*
E4 SPI_CLK
E2 SPI_CIPO
E3 SPI_COPI
E1 SPI_CSZ
F1 SPMI_I2C2_DATA
F2 SPMI_I2C2_CLK
C6 STRAP0_BUSPOWER
E7 STRAP1_I2C_SPMI_SEL
E6 STRAP2_DFU_EN
E8 STRAP3_I2C_ADDR0
E9 STRAP4_I2C_ADDR1
D6 STRAP5_VDDIO_CFG
H6 R_OSC
PP1V24_S2
R9620 1.8K 5% 1/32W
R9621 1.8K 5% 1/32W
BI IO_E85_AID0_BI_MOGUL
BI IO_ACE_TO_TOUCH_AID
NC NC
BI I2CC_ACE_BI_PARROT_SDA
OUT I2CC_ACE_TO_PARROT_SCL
NC_IO_ACE_IRQ2_L
NC_IO_ACE_IRQ1_L
OUT SPI_ACE_TO_FLASH_CLK_3V3
IN SPI_ACE_FROM_FLASH_CIPO_3V3
OUT SPI_ACE_TO_FLASH_COPI_3V3
OUT SPI_ACE_TO_FLASH_CS_L_3V3
BI SPMI_A0_NUB_BI_ACE_DATA
IN SPMI_A0_NUB_TO_ACE_CLK
PP3V3_LDO_E85
IN GND
IN IO_PMU_TO_ACE_DFU_EN
R9602 15K 0.1% 1/32W
IO_ACE_OSC
GPIO0 L3 GPIO_ACE_DEBUG_GPIO0 OUT
GPIO1 L4 IO_PMU_IO_MANY_ACTIVE_READY IN
GPIO2 K3 IO_SOC_DFU_STATUS IN
GPIO3 K2 IO_SOC_FROM_ACE_FORCE_DFU OUT
GPIO4 J3 IO_NUB_FROM_ACE_DOVK_CONNECT OUT
GPIO5 H4 NC
GPIO6 H3 IO_ACCE_TO_CHARGER_VBUS1_VALID_L_HV_R
GPIO7 J4 GPIO_ACE_TO_AOC_EN_3V3 OUT
GPIO8 J2 GPIO0_PARROT_TO_ACR3_SPARE IN
GPIO9 G2 NC
GPIO10 G3 GPIO_ACE_FROM_PARROT_INT_L IN
GPIO11 B4 GPIO_ACE_TO_E85_CON_DETECT_L
GPIO12 B5 GPIO_E85_TO_ACE_CON_DETECT_IN_L
GPIO14_MRESET D5 IO_ACE_MRESET_L
GPIO13_HPDTXRX C5 GPIO_13_HPDTXRX_ACE OUT
GPIO15_RESETZ A5 IO_ACE_TO_PARROT_RESET_L OUT
GPIO16_DFU_BOOTED_L A4 GPIO_AP_FROM_ACE_DFU_BOOTED_L OUT
GPIO17_FORCE_RST_REQ A3 IO_PMU_FROM_ACE_RESET OUT
GPIO21_B3 B3 GPIO_21_ACE
I2C1_SCL_GPIO22 G1 TP_ACE_I2C1_SCL_GPIO22 OUT
I2C1_SDA_GPIO23 H1 TP_ACE_I2C1_SDA_GPIO23 OUT
DEBUG0_GPIO24 H10 SWD_SOC_FROM_ACE_SWCLK OUT
DEBUG1_GPIO25 H9 SWD_SOC_BI_ACE_SWDIO BI
DEBUG2_GPIO26 H5 UART0_AP_TO_ACE_DEBUG_TX0 IN
DEBUG3_GPIO27 G5 UART0_AP_FROM_ACE_DEBUG_RXD OUT
DEBUG4_GPIO28 K5 NC
DEBUG5_GPIO29 J5 NC
DEBUG6_GPIO30 L5 GPIO_ISP_CAMS_TO_STROBE_ACE_FLASH_TRIG IN
DEBUG7_GPIO31 L6 GPIO_ACE_TO_GENCLK_SYNC_3V3 OUT
IN IO_PMU_TO_ACE_DFU_EN
R9610 10K 5% 1/32W
R9631 47K 5% 1/32W
R9641 1.5K 1% 1/32W
R9642 1.5K 1% 1/32W
R9615 1K 5% 1/32W
IO_ACE_TO_CHARGER_VBUS1_VALID_L_HV OUT
R9612 681 0.1% 1/32W
IN IO_E85_TO_ACE_CON_DETECT_L_CONN
R9611 68 5% 1/32W
C9610 100PF 5% 1/32W
C9643 100K 5% 1/32W
R9617 100K 5% 1/32W
R9605 47K 5% 1/32W
R9619 47K 5% 1/32W
R9601 10K 5% 1/32W
R9640 100K 5% 1/32W
R9614 100K 5% 1/32W
R9614 47K 5% 1/32W
R9606 100K 5% 1/32W
R9630 100K 5% 1/32W
R9613 10K 5% 1/32W

Title
鑫智造图纸

Size
A4

Number

Revision

Date: 2024/8/14

Sheet of

File: E:\CYX\原理图\项目6 15 美\45.SchDoc

Drawn By:


A1222BB0
WLCSP
U9700
BI
IO E85 AIDO BI MOGUL
B1
AID
GPIO1/ALERT
A1
CEXT MOGUL
A2
CEXT
GND
B2
C9700
0.22UF
10%
6.3V
1
2

E85 FLASH


PP3V3 LDO E85
C9720
10UF
20%
10V
R9720
3.3K
5%
1/32W
R9721
3.3K
5%
1/32W
R9722
3.3K
5%
1/32W
R9723
3.3K
R9724
0
0%
1/32W
SPI ACE TO FLASH CLK 3V3
SPI ACE TO FLASH CS L 3V3 R
R9725
0
0%
1/32W
SPI_ACE_TO_FLASH_CS_L_3V3
VCC
U9720
8MBIT-3V
GD25QB0E
USON
6 SCLK
1 CS*
3 WP*(IO2)
7 HOLD*(IO3)
5 SI(IO0)
2 SI(IO1)
8
VSS
EPAD
4
9
SPI ACE TO FLASH COPI 3V3 R
SPI ACE FROM FLASH CIPO 3V3 R
R9726
0
0%
1/32W
SPI ACE TO FLASH COPI 3V3
IN
R9727
0
0%
1/32W
SPI ACE FROM FLASH CIPO 3V3
OUT

Title 鑫智造图纸		
Size A4	Number	Revision
Date:	2024/8/14	Sheet of
File:	E:\CYX\原理图\项目6 15 美\46.SchDoc	Drawn By:


PP_VDD_MAIN
C9854
10UF
20%
10V
L9850
470NH-20%-6.1A-0.023OHM
1
2
LX_AGAMA
U9800
WLCSP=COMBO
FAN48612
ROOM=E85_AGAMA
A3
VIN
B1
SW
B2
SW
B3
EN
VOUT
A1
VOUT
A2
PGND
PGND
PGND
C1
C2
C3
IN
GPIO_ACE_TO_ACC_EN_3V3
R9801
39K
1%
1/32W
GPIO_ACE_TO_AGAMA_EN
C9801
1000PF
10%
10V
R9802
4.7K
1%
1/32W
OMIT
XW9800
SHORT-20L-0.05MM-SM
ANALOG_PP5V25_ACC_SENSE
PP5V25_ACC
C9850
220PF
5%
25V
R9803
100K
5%
1/32W
C9851
10UF
20%
10V
C9853
10UF
20%
10V
C9857
10UF
20%
10V
C9855
10UF
20%
10V
C9856
10UF
20%
10V
C9852
0.1UF
20%
10V
C9851
20UF
20%
10V
C9852
20UF
20%
10V
C9853
20UF
20%
10V


L9850
0.47UH-20%-6.9A-0.022OHM
PP_VDD_MAIN
1
2
LX_AGAMA

Title
鑫智造图纸

Size	Number	Revision
A4		

Date: 2024/8/14
Sheet of
File: E:\CYX\原理图\项目6 15 美\47.SchDoc
Drawn By:


PP3V3_S2
C9900
0.22UF
10%
6.3V
1
2
PP1V8_S4
C9903
0.22UF
10%
6.3V
1
2
B2
D2
B4
D4
VDD3V3
VDD1V8
U9900
338S0D625
CD2E224B
DSBGA
ROOM=PARROT
CRITICAL
OUT
GPIO_ACE_FROM_PARROT_INT_L
A4
INT
IN
I2CC_ACE_TO_PARROT_SCL
A3
SCL
BI
I2CC_ACE_BI_PARROT_SDA
A2
SDA
BI
90_ATC0_USB_PARROT_BI_AP_P
A1
EDP0
BI
90_ATC0_USB_PARROT_BI_AP_N
B1
EDN0
BI
90_EUSB_DBG_PARROT_BI_AP_P
E1
EDP1
BI
90_EUSB_DBG_PARROT_BI_AP_N
B2
EDN1
IN
IO_ACE_TO_PARROT_RESET_L
E4
RESET*
IN
GND
C3
VIOSEL
GPIO0
E2
GPIO0_PARROT_TO_ACE3_SPARE
OUT
GPIO1
E3
GPIO1_PARROT_TO_PP
DPA
A5
90_USB0_ACE_BI_PARROT_P
BI
DNA
B5
90_USB0_ACE_BI_PARROT_N
BI
CROSS
C2
DPB
E5
90_USB1_ACE_BI_PARROT_P
BI
DNB
D5
90_USB1_ACE_BI_PARROT_N
BI
VPP/VSS
C4
VSS
C1
B3
D3
C5
R9900
100K
5%
1/32W
2
1

PLACE PARROT NEAR SOC

Title
鑫智造图纸

Size A4
Number
Revision

Date: 2024/8/14
Sheet of
File: E:\CYX\原理图\项目6 15 美\48.SchDoc
Drawn By:


PP1V24 S2
C10100
0.1UF
20%
6.3V
PP1V8 S2
C10101
0.1UF
20%
6.3V
VCCA
VCCB
NVT0202JK
X2SCN
OE
U10100
311S00235
B1
B2
A1
A2
GND
R10101
0
0%
1/32W
OUT
GPIO BB TO NUB GSM TXBURST IND
GPIO BB TO NUB GSM TXBURST IND R
GPIO ISP CAMS TO STROBE ACE FLASH TRIG R
R10102
0
0%
1/32W
BI
GPIO ISP CAMS TO STROBE ACE FLASH TRIG
GPIO BB TO NUB GSM TXBURST IND 1V8
IN
GPIO ISP CAMS TO STROBE TRIGER 1V8 R
R10103
33.2
1%
1/32W
GPIO ISP CAMS TO STROBE TRIGER 1V8
PP1V24 S2
PP1V8 S2
C10140
0.1UF
20%
6.3V
BOMPTION=DEVELOPMENT_ONLY
VCCA
VCCB
U10140
74AVC1T45
X2SON
311S00230
A
DIR
B
GND
IN
GPIO NUB TO BBPMU DEBUG EN
GPIO NUB TO BBPMU DEBUG EN 1V8
BOMPTION=DEVELOPMENT_ONLY

Title
鑫智造图纸

Size	Number	Revision
A4		

Date: 2024/8/14 Sheet of
File: E:\CYX\原理图\项目6 15 美\49.SchDoc Drawn By:


XW10201
SHORT-20L-0.05MM-SM
OUT
ANALOG CHARGER VDDS SENSE P
OMIT
XW10200
SHORT-20L-0.05MM-SM
OUT
ANALOG PMU BATT VCC SENSE
J10200
ANALOG BATT VCELL POS CONN
ANALOG BATT VCELL NEG CONN
PP BATT VCC BPIC
C10201
330PF
10%
16V
C10202
220PF
5%
25V
I2C2 SMC CHARGER BI GG SDA 1V8
BI
DZ10204
ESD202-B1-CSP01005
SG-WLL-2-2
C10204
56PF
5%
25V
C10210
15UF
20%
6.3V
C10211
220PF
5%
25V
C10212
220PF
5%
25V
C10213
220PF
5%
25V
C10214
220PF
5%
25V
OMIT
XW10202
SHORT-20L-0.05MM-SM
ANALOG CHARGER VDDS SENSE N
OUT
I2C2 SMC CHARGER TO GG SCL 1V8 CONN
IN
DZ10203
ESD202-B1-CSP01005
SG-WLL-2-2
C10203
56PF
5%
25V
Rubicon NTC
NTC CHARGER P
R10210
10KOHM-1%
XW10210
SHORT-20L-0.05MM-SM

Title 鑫智造图纸			
Size A4	Number		Revision
Date:	2024/8/14	Sheet of	
File:	E:\CYX\原理图\项目6 15 美\50.SchDoc	Drawn By:	


1
2
3
4
A
B
C
D
J10300
BB35AT8-RA16-3A
21
17
18
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
19
20
22
IO BUTTON RINGER A 1V8 CONN
IO BUTTON VOL UP L 1V8 CONN
IO BUTTON VOL DOWN L 1V8 CONN
IO SLM BUTTON SIDE L 1V8 CONN
FL10380
EMIF01-1008AF4
WLCSP
OUT
IO BUTTON RINGER A 1V8
C10390
220PF
5%
25V
C10380
220PF
5%
25V
NOSTUFF
IO1
IO2
IO3
RS
C1
C2
D
IO BUTTON RINGER A 1V8 CONN
FL10381
EMIF01-1008AF4
WLCSP
OUT
IO BUTTON VOL DONN L 1V8
C10391
220PF
5%
25V
C10381
220PF
5%
25V
NOSTUFF
IO BUTTON VOL CONN L 1V8 CONN
FL101382
EMIF01-1008AF4
WLCSP
OUT
IO BUTTON VOL UP L 1V8
C10392
220PF
5%
25V
C10382
220PF
5%
25V
NOSTUFF
IO BUTTON VOL UP L 1V8 CONN
FL10383
EMIF01-1008AF4
WLCSP
OUT
IO_SLM_BUTON_SIDE_L_1V8
C10393
220PF
5%
25V
C101383
220PF
5%
50V
NOSTUFF
IO_SLM_BUTTTON_L_1V8_CONN

Title 鑫智造图纸		
Size A4	Number	Revision
Date: 2024/8/14		Sheet of
File: E:\CYX\原理图\项目6 15 美\51.SchDoc		Drawn By:

CONNECTOR


J10500
AA26MK-S018VA1
19
20
PP1V38 WIDE DVDD CONN
GPIO CAM PMU1 TO WIDE SHDN L 1V8
CLK CAM PMU1 TO WIDE 24M 1V8 CONN
GPIO ISP CAMS TO STROBE TRIGGER 1V8
IO RCAM TO MANY SYNC 1V8
I2C1 CAM PMU1 SDA 1V8
I2C1 CAM PMU1 SCL 1V8
PP1V8 WIDE VDDIO CONN
PPVAR WIDE PVDD CONN
90 LPDP ISP FROM WIDE RX D0 CONN P
90 LPDP ISP FROM WIDE RX D0 CONN N
90 LPDP ISP FROM WIDE RX D1 CONN P
90 LPDP ISP FROM WIDE RX D1 CONN N
PP3V25 WIDE AVDD1
PP2V75 WIDE AVDD2
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
21
22

IO FILTERS


IN
CLK CAM PMU1 TO WIDE 24M 1V8
R10500
0
1
2
0%
1/32W
CLK CAM PMU1 TO WIDE 24M 1V8 CONN
C10517
56PF
5%
25V
C10520
56PF
5%
25V
IN
GPIO CAM PMU1 TO WIDE SHDN L 1V8
OUT
GPIO ISP CAMS TO STROBE TRIGGER 1V8
IN
I2C1 CAM PMU1 SCL 1V8
BI
I2C1 CAM PMU1 SDA 1V8
C10516
56PF
5%
25V
C10515
56PF
5%
25V
C10519
22PF
5%
16V
C10518
220PF
5%
25V

POWER FILTERS


FL10500
FERR-33OHM-25%-1.5A
PPVAR RCAM PVDD
1
2
VOLTAGE=3.0
PPVAR WIDE PVDD CONN
C10500
220PF
5%
25V
FL10501
10-OHM-750MA
PP1V8 RCAM VDDIO
1
2
VOLTAGE=1.8
PP1V8 WIDE VDDIO CONN
C10502
220PF
5%
25V
XW10502
SHORT-0201
PP1V38 WIDE DVDD
1
2
VOLTAGE=1.38
PP1V38 WIDE DVDD CONN
C10506
220PF
5%
25V
C10513
2.2UF
20%
6.3V
PP3V25 WIDE AVDD1
PP2V25 WIDE AVDD2
C10503
220PF
5%
25V
C10504
220PF
5%
25V


C10507
0.1UF
20%
6.3V
OUT
90 LPDP ISP FROM WIDE RX D0 P
90 LPDP ISP FROM WIDE RX D0 CONN P
C10508
0.1UF
20%
6.3V
OUT
90 LPDP ISP FROM WIDE RX D0 N
90 LPDP ISP FROM WIDE RX D0 CONN N
C10509
0.1UF
20%
6.3V
OUT
90 LPDP ISP FROM WIDE RX D1 P
90 LPDP ISP FROM WIDE RX D1 CONN P
C10510
0.1UF
20%
6.3V
OUT
90 LPDP ISP FROM WIDE RX D1 N
90 LPDP ISP FROM WIDE RX D1 CONN N

Title

Size
A4

Number

Revision

Date: 2024/8/14
Sheet of
File: E:\CYX\原理图\项目6 15 美\52.SchDoc
Drawn By:

CONNECTOR


J10600
AA28MK-S022VA1
23
24
PP1V25 SWIDE DVDD1
PP1V2 SWIDE DVDD2
90 LPDP ISP FROM SWIDE RX D1 CONN N
90 LPDP ISP FROM SWIDE RX D1 CONN P
IO RCAM TO MANY SYNC 1V8
I2C2 CAM PMU1 SCL 1V8
I2C2 CAM PMU1 SDA 1V8
PP1V8 SWIDE VDDIO CONN
PPVAR SWIDE PVDD CONN
90 LPDP ISP FROM SWIDE RX D0 CONN N
90 LPDP ISP FROM SWIDE RX D0 CONN P
90 LPDP ISP FROM SWIDE RX D2 CONN N
90 LPDP ISP FROM SWIDE RX D2 CONN P
GPIO CAM PMU1 TO SWIDE SHDN L 1V8
GPIO ISP CAMS TO STROBE TRIGGER 1V8
CLK CAM PMU1 TO SWIDE 24M 1V8 CONN
PPVAR SWIDE AVDD2
PP2V925 SWIDE AVDD1
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
25
26

IO FILTERS


IN
CLK CAM PMU1 TO SWIDE 24M 1V8
R10650
0
1
2
0%
1/32W
CLK CAM PMU1 TO SWIDE 24M 1V8 CONN
C10650
56PF
5%
25V
C10653
56PF
5%
25V
IN
GPIO CAM PMU1 TO SWIDE SHDN L 1V8
OUT
GPIO ISP CAMS TO STROBE TRIGGER 1V8
IN
I2C2 CAM PMU1 SCL 1V8
BI
I2C2 CAM PMU1 SDA 1V8
C10651
56PF
5%
25V
C10652
56PF
5%
25V
C10602
22PF
5%
16V
C10654
220PF
5%
25V

POWER FILTERS


FL10601
10-OHM-750MA
PP1V8 RCAM VDDIO
1
2
PP1V8 SWIDE VDDIO CONN
VOLTAGE=1.8
C10601
220PF
5%
25V
FL10614
FERR-33OHM-25%-1.5A
PPVAR SWIDE PVDD OX
PPVAR SWIDE PVDD CONN
VOLTAGE=3.0
C10614
220PF
5%
25V
FL10615
FERR-33OHM-25%-1.5A
PPVAR RCAM PVDD
PP1V25 SWIDE DVDD1
PP1V2 SWIDE DVDD2
PP2V925 SWIDE AVDD1
PPVAR SWIDE AVDD2
C10611
220PF
5%
25V
C10612
220PF
5%
25V
C10616
2.2UF
20%
6.3V
C10613
220PF
5%
25V
C10615
220PF
5%
25V


C10630
0.1UF
20%
6.3V
OUT
90 LPDP ISP FROM SWIDE RX D0 P
90 LPDP ISP FROM SWIDE RX D0 CONN P
C10631
0.1UF
20%
6.3V
OUT
90 LPDP ISP FROM SWIDE RX D0 N
90 LPDP ISP FROM SWIDE RX D0 CONN N
C10632
0.1UF
20%
6.3V
OUT
90 LPDP ISP FROM SWIDE RX D1 P
90 LPDP ISP FROM SWIDE RX D1 CONN P
C10633
0.1UF
20%
6.3V
OUT
90 LPDP ISP FROM SWIDE RX D1 N
90 LPDP ISP FROM SWIDE RX D1 CONN N
C10634
0.1UF
20%
6.3V
OUT
90 LPDP ISP FROM SWIDE RX D2 P
90 LPDP ISP FROM SWIDE RX D2 CONN P
C10635
0.1UF
20%
6.3V
OUT
90 LPDP ISP FROM SWIDE RX D2 N
90 LPDP ISP FROM SWIDE RX D2 CONN N
1
2

Title 鑫智造图纸		
Size A4	Number	Revision
Date: 2024/8/14		Sheet of
File: E:\CYX\原理图\项目6 15 美\53.SchDoc		Drawn By:


J10700
27
28
29
30
PPVAR TELE PVDD OIS CONN
PPVAR TELE PVDD AF CONN
PP1V8 TELE VDDIO CONN
I2C1 CAM PMU2 SDA 1V8
I2C1 CAM PMU2 SCL 1V8
PPVAR TELE AVDD2 CONN
PPVAR TELE AVDD1
GPIO CAM PMU2 TO TELE SHDN L 1V8
CLK CAM PMU2 TO TELE 24M 1V8 CONN
GPIO ISP CAMS TO STROBE TRIGGER 1V8
PPVAR TELE DVVD2 CONN
PPVAR TELE DVDD1 CONN
90 LPDP ISP FROM TELE RX D0 CONN N
90 LPDP ISP FROM TELE RX D0 CONN P
90 LPDP ISP FROM TELE RX D1 CONN N
90 LPDP ISP FROM TELE RX D1 CONN P
90 LPDP ISP FROM TELE RX D2 CONN N
90 LPDP ISP FROM TELE RX D2 CONN P
90 LPDP ISP FROM TELE RX D3 CONN N
90 LPDP ISP FROM TELE RX D3 CONN P
IO RCAM TO MANY SYNC 1V8
TELE
BOMOPTION=D84
C10720 0.1UF 20% 6.3V
OUT 90 LPDP ISP FROM TELE RX D0 P
90 LPDP ISP FROM TELE RX D0 CONN P
BOMOPTION=D84
C10721 0.1UF 20% 6.3V
OUT 90 LPDP ISP FROM TELE RX D0 N
90 LPDP ISP FROM TELE RX D0 CONN N
C10722 0.1UF 20% 6.3V
OUT 90 LPDP ISP FROM TELE RX D1 P
90 LPDP ISP FROM TELE RX D1 CONN P
C10723 0.1UF 20% 6.3V
OUT 90 LPDP ISP FROM TELE RX D1 N
90 LPDP ISP FROM TELE RX D1 CONN N
C10724 0.1UF 20% 6.3V
OUT 90 LPDP ISP FROM TELE RX D2 P
90 LPDP ISP FROM TELE RX D2 CONN P
C10725 0.1UF 20% 6.3V
OUT 90 LPDP ISP FROM TELE RX D2 N
90 LPDP ISP FROM TELE RX D2 CONN N
C10726 0.1UF 20% 6.3V
OUT 90 LPDP ISP FROM TELE RX D3 P
90 LPDP ISP FROM TELE RX D3 CONN P
C10727 0.1UF 20% 6.3V
OUT 90 LPDP ISP FROM TELE RX D3 N
90 LPDP ISP FROM TELE RX D3 CONN N
BOMOPTION=D83
R10701 0 0% 1/32W
PP0V95 TELE DVDD2 OX
BOMOPTION=D84
R10706 0 0% 1/32W
PP1V4 TELE DVDD VA
PPVAR TELE DVDD2 CONN
C10708 220PF 5% 25V
BOMOPTION=D83
R10702 0 0% 1/32W
PP1V35 TELE AVDD2 OX
BOMOPTION=D84
R10703 0 0% 1/32W
PP2V15 TELE AVDD2 VA
PPVAR TELE AVDD2 CONN
C10702 220PF 5% 25V
C10702 10PF 5% 16V
C10709 10PF 5% 16V
BOMOPTION=D83
R10704 0 0% 1/32W
PP0V8 TELE DVDD1 OX
BOMOPTION=D84
R10705 0 0% 1/32W
PP1V4 TELE DVDD VA
PPVAR TELE DVDD1 CONN
C10705 220PF 5% 25V
IO FILTERS
TELE
IN CLK CAM PMU2 TO TELE 24M 1V8
R10740 0 0% 1/32W
CLK CAM PMU2 TO TELE 24M 1V8 CONN
C10740 15PF 5% 16V
C10740 56PF 5% 25V
C10746 56PF 5% 25V
IN GPIO CAM PMU2 TO TELE SHDN L 1V8
OUT GPIO ISP CAMS TO STROBE TRIGGER 1V8
BI IO FCAM TO MANY SYNC 1V8
IN I2C1 CAM PMU2 SCL 1V8
BI I2C1 CAM PMU2 SDA 1V8
C10741 56PF 5% 25V
C10742 56PF 5% 25V
C10743 220PF 5% 25V
C10744 22PF 5% 16V
C10745 220PF 5% 25V
POWER FILTERS
TELE
FL10700 FERR-33OHM-25%-1.5A
PP6V0 OIS
PPVAR TELE PVDD OIS CONN
VOLTAGE=3.0
C10704 220PF 5% 25V
C10798 220PF 5% 25V
FL10703 FERR-33OHM-25%-1.5A
PPVAR RCAM PVDD
FL10701 FERR-330HM-25%-1.5A
PP6V0 AF
PPVAR TELE PVDD AF CONN
VOLTAGE=3.0
C10707 220PF 5% 25V
C10799 220PF 5% 25V
FL10702 10-OHM-750MA
PP1V8 RCAM VDDIO
PP1V8 TELE VDDIO CONN
VOLTAGE=1.8
C10701 220PF 5% 25V
PPVAR TELE AVDD1
C10703 10PF 5% 16V
C10703 220PF 5% 25V
C10706 2.2UF 20% 6.3V
C10710 10PF 5% 16V

Title

Size	Number	Revision
A4		

Date: 2024/8/14 Sheet of

File: E:\CYX\原理图\项目6 15 美\54.SchDoc Drawn By:


J10800
I2C3_CAM_PMU2_SDA_1V8_CONN
I2C3_CAM_PMU2_SCL_1V8_CONN
PP1V8_RDEPTH_VDDIO_CONN
PP1V2_RDEPTH_VDDL2_CONN
GPIO_CAM_PMU2_TO_RDEPTH_TX_CE_1V8_CONN
PP1V5_RDEPTH_VDD
PP3V2_RDEPTH_TX_AVDD
PP_RDEPTH_VDDLAS_CONN
GPIO_CAM_PMU2_FROM_WILL_RDEPTH_INT_L_1V8
PP1V2_RDEPTH_VDDL1_CONN
90_LPDP_ISP_FROM_RDEPTH_RX_D0_CONN_N
90_LPDP_ISP_FROM_RDEPTH_RX_D0_CONN_P
CLK_CAM_PMU2_TO_RDEPTH_12M_1V8_CONN
IO_RCAM_TO_MANY_SYNC_1V8_CONN
PP3V0_RDEPTH_RX_VDDH_CONN
GPIO_CAM_PMU2_TO_RDEPTH_SHDN_L_1V8_CONN
PN_RDEPTH_VDDHV
IN
CLK_CAM_PMU2_TO_RDEPTH_12M_1V8
R10810
0
0%
1/32W
C10810
56PF
5%
25V
C10811
56PF
5%
25V
XW10840
SHORT-01005
I2C3_CAM_PMU2_SCL_1V8
C10840
56PF
BI
I2C3_CAM_PMU2_SDA_1V8
XW10850
SHORT-01005
C10850
56PF
XW10851
SHORT-01005
IO_RCAM_TO_MANY_SYNC_1V8
C10851
10PF
2%
25V
XW10820
SHORT-01005
GPIO_CAM_PMU2_TO_RDEPTH_SHDN_L_1V8
C10820
220PF
OUT
GPIO_CAM_PMU2_FROM_WILL_RDEPTH_INT_L_1V8
C10830
56PF
C10800
0.1UF
20%
6.3V
90_LPDP_ISP_FROM_RDEPTH_RX_D0_P
C10801
0.1UF
90_LPDP_ISP_FROM_RDEPTH_RX_D0_N
XW10835
SHORT-01005
GPIO_CAM_PMU2_TO_RDEPTH_TX_CE_1V8
C10835
56PF
FL10860
1600OHM-0.1A-3OHM
PP_RDEPTH_VDDLAS
VOLTAGE=7.5
C10861
27PF
2%
25V
C10860
220PF
C10862
220PF
C10870
220PF
C10871
220PF
FL10880
10-OHM-750MA
PP1V8_RCAM_VDDIO
C10881
220PF
C10882
220PF
C10896
220PF
DZ10801
A
K
XW10891
SHORT-01005
PP3V0_RDEPTH_RX_AVDD
VOLTAGE=3.0
C10891
220PF
VOLTAGE=3.2
C10894
220PF
C10890
220PF
C10893
220PF
DZ10802
XW10897
SHORT-0201
C10897
220PF
R10892
0
0%
1/32W
PP1V2_RDEPTH_DVDD
C10892
220PF
C10895
220PF

Title		
Size A4	Number	Revision
Date: 2024/8/14		Sheet of
File: E:\CYX\原理图\项目6 15 美\55.SchDoc		Drawn By:


J10900
PP1V23_FCAM_DVDD
19
15
16
PP1V23_FCAM_DVDD
IO_FCAM_TO_IRCAM_SYNC_1V8
PP1V8_FCAM_VDDIO_CONN
I2C3_CAM_PMU1_SCL_1V8
I2C3_CAM_PMU1_SDA_1V8
90_LPDP_ISP_FROM_FCAM_RX_D1_CONN_N
90_LPDP_ISP_FROM_FCAM_RX_D1_CONN_P
1
2
3
4
5
6
7
8
9
10
11
12
13
14
GPIO_CAM_PMU1_TO_FCAM_SHDN_L_1V8
PP2V925_FCAM_AVDD_CONN
PP1V99_FCAM_VDDAF
CLK_CAM_PMU1_TO_FCAM_12M_1V8_CONN
90_LPDP_ISP_FROM_FCAM_RX_D0_CONN_N
90_LPDP_ISP_FROM_FCAM_RX_D0_CONN_P
17
18
20
IN
CLK_CAM_PMU1_TO_FCAM_12M_1V8
R10901
100
5%
1/32W
CLK_CAM_PMU1_TO_FCAM_12M_1V8_CONN
C10914
56PF
5%
25V
C10918
56PF
5%
25V
IN
GPIO_CAM_PMU1_TO_SHDN_L_1V8
OUT
IO_FCAM_TO_IRCAM_SYNC_1V8
IN
I2C3_CAM_PMU1_SCL_1V8
BI
I2C3_CAM_PMU1_SDA_1V8
C10929
56PF
5%
25V
C10928
56PF
5%
25V
C10917
100PF
5%
16V
C10915
220PF
5%
25V
POWER FILTERS
FL10900
10-OHM-750MA
PP1V8_CAM_PMU2_IO_SM
PP1V8_FCAM_VDDIO_CONN
VOLTAGE=1.8
C10900
220PF
5%
25V
P1V23_FCAM_DVDD
C10902
220PF
5%
25V
XW10903
SHORT-0201
PP2V925_FCAM_AVDD
PP2V925_FCAM_AVDD_CONN
VOLTAGE=2.925
C10903
2.2UF
20%
6.3V
C10904
2.2UF
20%
6.3V
C10901
220PF
5%
25V
XW10904
SHORT-0201
PP1V95_CAM_PMU2_BUCK1
PP1V99_FCAM_VDDAF
VOLTAGE=1.99
C10905
220PF
5%
25V
LPDP FILTERS
C10908
0.1UF
OUT
90_LPDP_ISP_FROM_FCAM_RX_D0_P
90_LPDP_ISP_FROM_RCAM_RX_D0_CONN_P
20%
6.3V
C10909
0.1UF
OUT
90_LPDP_ISP_FROM_FCAM_RX_D0_N
90_LPDP_ISP_FROM_FCAM_RX_D0_CONN_N
20%
6.3V
C10910
0.1UF
OUT
90_LPDP_ISP_FROM_FCAM_RX_D1_P
90_LPDP_ISP_FROM_FCAM_RX_D1_CONN_P
20%
6.3V
C10911
0.1UF
OUT
90_LPDP_ISP_FROM_FCAM_RX_D1_N
90_LPDP_ISP_FROM_FCAM_RX_D1_CONN_N
20%
6.3V

Title		
鑫智造图纸		
Size A4	Number	Revision
Date: 2024/8/14		Sheet of
File: E:\CYX\原理图\项目6 15 美\27.SchDoc		Drawn By:


J11000
I2C3_AOP_SCL_CONN
GPIO_SCM_AOP_BI_PROX_INT_L
IO_IRCAM_TO_REGULUS_STROBE_1V8
GPIO_NUB_FROM_FDEPTH_B2B_DETECT
IO_FCAM_TO_IRCAM_SYNC_1V8
I2C3_AOP_SDA_CONN
CLK_CAM_PMU1_TO_IRCAM_REGULUS_12M_1V8_CONN
90_MIPI_ISP_FROM_IRCAM_D1_N
I2C4_CAM_PMU1_SCL_1V8
90_MIPI_ISP_FROM_IRCAM_D1_P
I2C4_CAM_PMU1_SDA_1V8
90_MIPI_ISP_FROM_IRCAM_CLK_N
90_MIPI_ISP_FROM_IRCAM_CLK_P
PP2V85_IRCAM_AVDD_GUAD_VDD_CONN
90_MIPI_ISP_FROM_IRCAM_D0_N
PP3V0_PROX_S2_CONN
90_MIPI_ISP_FROM_IRCAM_D0_P
IO_REGULUS_BI_GUAD_STATUS_1V8
PP2V85_IRCAM_AVDD_GUAD_VDD_CONN
PP1V2_IRCAM_DVDD
PP1V8_IRCAM_VDDIO_CONN
PP_FDEPTH_A_ANODE
GPIO_CAM_PMU1_TO_IRCAM_SHDN_L_1V8
PP_PDEPTH_B_ANODE
PP_FDEPTH_DOT_ANODE
PP_FDEPTH_FLOOD_ANODE
FL11030 10-OHM-750MA
PP1V8_CAM_PMU1_IO_SM
PP1V8_IRCAM_VDDIO_CONN VOLTAGE=1.8
C11031 220PF 5% 25V
PP1V2_IRCAM_DVDD
C11019 220PF 5% 25V
FL11021 10-OHM-750MA
PP2V85_IRCAM_AVDD_GUAD_VDD
PP2V85_IRCAM_AVDD_GUAD_VDD_CONN VOLTAGE=2.85
C11021 220PF 5% 25V
C11030 2.2UF 20% 6.3V
XW11022 SHORT-01005
PP3V0_PROX_S2
PP3V0_PROX_S2_CONN VOLTAGE=3.0
C11001 220PF 5% 25V
IN GPIO_CAM_PMU1_TO_IRCAM_SHDN_L_1V8
R11003 100K 5% 1/32W
C11022 220PF 5% 25V
R11023 0 0% 1/32W
IN CLK_CAM_PMU1_TO_IRCAM_REGULUS_12M_1V8
CLK_CAM_PMU1_TO_IRCAM_REGULUS_12M_1V8_CONN
C11023 56PF 5% 25V
C11025 220PF 5% 25V
OUT IO_IRCAM_TO_REGULUS_STROBE_1V8
C11024 220PF 5% 25V
OUT IO_FCAM_TO_IRCAM_SYNC_1V8
IN I2C4_CAM_PMU1_SCL_1V8
BI I2C4_CAM_PMU1_SDA_1V8
C11027 56PF 5% 25V
C11026 56PF 5% 25V
C11016 220PF 5% 16V
PP1V24_S2
R11007 47K 1% 1/32W
OUT GPIO_NUB_FROM_FDEPTH_B2B_DETECT
C11036 220PF 5% 25V
IN IO_REGULUS_BI_GUAD_STATUS_1V8
C11012 220PF 5% 25V
PP1V24_S2
R11001 100K 5% 1/32W
BI GPIO_SCM_AOP_BI_PROX_INT_L
C11006 220PF 5% 25V
XW11002 SHORT-01005
OUT I2C3_AOP_SCL
CKPLUS_WAIVE=I2C_PULLUP
I2C3_AOP_SCL_CONN
C11007 56PF 5% 25V
XW11003 SHORT-01005
BI I2C3_AOP_SDA
CKPLUS_WAIVE=I2C_PULLUP
I2C3_AOP_SDA_CONN
C11008 56PF 5% 25V
PP_FDEPTH_B_ANODE
PP_FDEPTH_A_ANODE
PP_FDEPTH_FLOOD_ANODE
PP_FDEPTH_DOT_ANODE
C11002 220PF 5% 25V
C11003 220PF 5% 25V
C11004 220PF 5% 25V
C11005 220PF 5% 25V

Title		
Size A4	Number	Revision
Date:	2024/8/14	Sheet of
File:	E:\CYX\原理图\项目6 15 美\56.SchDoc	Drawn By:


1
2
3
4
A
B
C
D D
J11100
17
13
14
15
16
18
PP1V8 S2 COMPASS CONN
GPIO SCM AOP FROM COMPASS INT
I2C0 AOP SCL CONN
I2C0 AOP SDA CONN
IO AOP TO ALS XSYNC CONN
GPIO SCM AOP FROM ALS INT L
1
3
5
7
9
11
2
4
6
8
10
12
CODEC AOUT TO HAC CONN P
CODEC AOUT TO HAC CONN N
CLK GPIO S2 PMU TO ALS 32K 1V8 CONN
PP3V0 S2 ALS CONN
GPIO NUB TO ALS COEX CONN
IO AOP TO ALS BSYNC1 CONN
OUT
GPIO SCM AOP FROM COMPASS INT
OUT
GPIO SCM AO FROM ALS INT L
C11131
220PF
5%
25V
C11134
220PF
5%
25V
IN
I2C0_AOP_SCL
XW11137
SHORT-01005
I2C0_AOP_SCL_CONN
C11137
56PF
5%
25V
BI
I2C0 AOP SDA
XW11138
SHORT-01005
I2C0 AOP SDA CONN
C11138
56PF
5%
25V
OUT
GPIO_NUB_TO_ALS_COEX
XW11139
SHORT-01005
GPIO NUB TO ALS COEX CONN
C11139
220PF
5%
25V
IN
CLK GPIO S2 PMU S2 PMU TO ALS 32K 1V8
R11145
33.2
5%
1/32W
CLK GPIO S2 PMU TO ALS 32K 1V8 CONN
C11145
56PF
5%
25V
IN
IO AOP TO DISPLAY ALS XSYNC
XW11146
SHORT-01005
IO AOP TO ALS XSYNC CONN
C11146
56PF
5%
25V
IN
IO AOP TO TOUCH ALS BSYNC1
XW11147
SHORT-01005
IO AOP TO ALS BSYNC1 CONN
C11147
220PF
5%
25V
PP1V8 S2
XW11104
SHORT-01005
PP1V8 S2 COMPASS CONN
C11104
220PF
5%
25V
PP3V0 S2
XW11102
SHORT-01005
PP3V0 S2 ALS CONN
C11102
220PF
5%
25V
IN
CODEC AOUT TO HAC N
FL11114
FERR-150OHM-25%-200MA
CODEC AOUT TO HAC CONN N
C11148
56PF
5%
25V
IN
CODEC AOUT TO HAC P
FL11115
FERR-150OHM-25%-200MA
CODEC AOUT TO HAC CONN P
C11149
56PF
5%
25V

Title

Size
A4

Number

Revision

Date: 2024/8/14

Sheet of

File: E:\CYX\原理图\项目6 15 美\57.SchDoc

Drawn By:


J11300
PP_E85_CC1_CONN
PP_E85_CC2_CONN
PPVAR_BARO_S2_CONN
GPIO_AOP_FROM_BARO_INT_L
I2C1_AOP_SDA
I2C1_AOP_SCL
PP_CODEC_TO_MIC1_LOWER_BIAS
ANALOG_MIC1_LOWER_TO_CODEC_AIN1_N
ANALOG_MIC1_LOWER_TO_CODEC_AIN1_P
RET_CODEC_FROM_MIC1_LOWER
IO_E85_SBU1
IO_E85_SBU2
IO_E85_TO_ACE_CON_DETECT_L_CONN
PP_CODEC_TO_MIC4_LOWER_BIAS
ANALOG_MIC4_LOWER_TO_CODEC_AIN4_N
ANALOG_MIC4_LOWER_TO_CODEC_AIN4_P
RET_CODEC_FROM_MIC4_LOWER
GPIO_SCM_AOP_FROM_COMPASS_INT_CONN
ANALOG_BIAS_SAKONNET_TO_HALL
ANALOG_VIN_SAKONNET_FROM_HALL_CONN_N
ANALOG_VIN_SAKONNET_FROM_HALL_CONN_P
ANALOG_RET_SAKONNET_TO_HALL
SOLENOID_TO_ARCAMP_VSENSE_POS_CONN
ARCAMP_TO_SOLENOID_OUT_POS
ARCAMP_TO_SOLENOID_OUT_NEG
SOLENOID_TO_ARCAMP_VSENSE_NEG_CONN
85_E85_RX1_CONN_P
85_E85_RX1_CONN_N
85_E85_TX1_CONN_P
85_E85_TX1_CONN_N
85_E85_TX2_CONN_N
85_E85_TX2_CONN_P
85_E85_RX2_CONN_N
85_E85_RX2_CONN_P
90_E85_USB_TOP_CONN_N
90_E85_USB_TOP_CONN_P
90_E85_USB_BOT_CONN_P
90_E85_USB_BOT_CONN_N
SAWTOOTH_LAT_B_CONN
IO_E85_LDCM_LB
PP1V8_DOCK_S2_CONN
IO_E85_LDCM
SPKRAMP_BOT_TO_COIL_OUT_NEG
COIL_TO_SPKRAMP_BOT_VSENSE_NEG_CONN
SPKRAMP_BOT_TO_OUT_POS
COIL_TO_SPKRAMP_BOT_VSENSE_POS_CONN
PP_VBUS1_E85
PP_VBUS1_E75
DZ11300
C11390 0.1UF 10% 25V
C11391 0.1UF 10% 25V
C11392 0.1UF 10% 25V
C11393 220PF 5% 25V
C11331 330PF 10% 25V
C11332 220PF 5% 25V
C11394 220PF 5% 25V
C11395 0.1UF 10% 25V
C11396 0.1UF 10% 25V
C11397 0.1UF 10% 25V
VOLTAGE=5.5
C11301 330PF 10% 25V
C11302 330PF 10% 25V
PP1V8_S2
FL11300
FERRR-150OHM-25%-200MA
PP1V8_DOCK_S2_CONN
VOLTAGE=1.8
DZ11366
C11300 220PF 5% 25V
PPVAR_BARO_S2
FL11330
33OHM-25%-0.4-0.20DCR
PPVAR_BARD_S2_CONN
VOLTAGE=3.0
C11330 220PF 5% 25V
VOLTAGE=2.9
C11354 220PF 5% 25V
OUT
C11353 56PF 5% 25V
C11350 56PF 5% 25V
C11352 56PF 5% 25V
C11364 220PF 5% 25V
C11363 56PF 5% 25V
C11360 56PF 5% 25V
C11362 56PF 5% 25V
ANALOG_VIN_SAKONNET_FROM_HALL_CONN_P
ANALOG_VIN_SPKONNET_FROM_HALL_CONN_N
MAKE_BASE=TRUE
DZ11341 ESD242-B1-W01005
DZ11340 ESD242-B1-W01005
ANALOG_BIAS_SAKCONNET_TO_HALL
C11342 56PF 5% 25V
DZ11364 ESD242-B1-W01005
ANALOG_RET_SAKONNET_TO_HALL
C11343 56PF 5% 25V
DZ11365 ESD242-B1-W01005
R11376 1K 1% 1/32W
C11371 220PF 5% 25V
C11372 470PF 2% 25V
R11390 100 5% 1/32W
SOLENOID_TO_ARCAMP_VSENSE_POS
C11375 220PF 5% 25V
R11375 1K 1% 1/32W
C11370 220PF 5% 25V
C11373 470PF 2% 25V
R11391 100 5% 1/32W
SOLENOID_TO_ARCAMP_VSENSE_NEG
C11374 220PF 5% 25V
SPKRAMP_BOT_TO_COIL_OUT_POS
R11383 1K 1% 1/32W
C11383 330PF 10% 16V
C11386 470PF 2% 25V
R11382 100 5% 1/32W
COIL_TO_SPKRAMP_BOT_VSENSE_POS
C11382 220PF 5% 25V
R11381 1K 1% 1/32W
C11385 330PF 10% 16V
C11387 470PF 2% 25V
R11380 100 5% 1/32W
COIL_TO_SPKRAMP_BOT_VSENSE_NEG
C11380 220PF 5% 25V
IO_E85_TO_ACE_CON_DETECT_L_CONN
C11310 27PF 2% 25V
GPIO_AOP_FROM_RARO_INT_L
IN
BI
C11306 56PF 5% 25V
C11307 56PF 5% 25V
C11308 220PF 5% 25V
Title
鑫智造图纸
Size
A4
Number
Revision
Date: 2024/8/14
Sheet of
File: E:\CYX\原理图\项目6 15 美\58.SchDoc
Drawn By:

1 2 3 4

A B C D


Q11400
PP VBUS1 E85
2
3
D
S
S2
G
1
PP VBUS1 E85 RVP
DZ11400
2
1
C11400
1000PF
10%
10V
1
2
VBUS RVP GATE
R11400
220K
1/32W
01005
1
2
R11401
0
SAMTOOTH LAT B
1
2
0%
1/32W
SAWTOOTH LAT B CONN
C11401
33PF
5%
16V
1
2
R11402
0
GPIO_SCM_AOP_FROM_COMPASS_INT
1
2
0%
1/32W
GPIO SCM AOP FROM COMPASS INT CONN
C11402
220PF
5%
25V
1
2
OUT
IO E85 LDCM
C11403
220PF
5%
25V
1
2
OUT
IO E85 LDCM LB
C11404
220PF
5%
25V
1
2

D D

Title		
Size	Number	Revision
A4		
Date: 2024/8/14		Sheet of
File: E:\CYX\原理图\项目6 15 美\59.SchDoc		Drawn By:

1 2 3 4


1
2
3
4
A
B
C
D
XW11796
SHORT-0201
PP3V15_TOUCH_DISPLAY_S2
PP3V15_TOUCH_DISPLAY_S2_CONN
VOLTAGE=3.15
C11796
2.2UF
20%
6.3V
C11797
220PF
5%
25V
R11790
0
0%
1/20W
PP1V2_TOUCH_VDDCORE_S2
PP1V2_TOUCH_VDDCORE_S2_CONN
VOLTAGE=1.2
C11790
2.2UF
20%
6.3V
C11791
220PF
5%
25V
R11702
0
0%
1/20W
PP5V1_TOUCH_VDDTX_S2
PP5V1_TOUCH_VDDTX_S2_CONN
VOLTAGE=5.1
C11708
220PF
5%
1w
IN
SPI1_MTP_FROM_TOUCH_MISO
XW11700
SHORT-01005
SPIO_MTP_FROM_TOUCH_MISO_CONN
C11700
56PF
5%
25V
IN
SPI1_MTP_TO_TOUCH_SCLK
XW11701
SHORT-01005
SPIO_MTP_TO_TOUCH_SCLK_CONN
C11701
56PF
5%
25V
OUT
SPI0_MIP_TO_TOUCH_CS_L
C11702
220PF
5%
25V
IN
SPI0_MIP_TO_TOUCH_MOSI
XW11707
SHORT-01005
SPI0_MIP_TO_TOUCH_MOSI_CONN
C11707
56PF
5%
25V
IN
GPIO_MIP_TO_TOUCH_RESET_L
C11706
220PF
5%
25V
OUT
GPIO_MIP_FROM_TOUCH_INT0_L
C11709
220PF
5%
25V
OUT
GPIO_MIP_FROM_TOUCH_INT1_L
GPIO_MIP_FROM_TOUCH_INT0_L_CONN
C11703
220PF
5%
25V
IN
CLK_PMU_TO_TOUCH_DISPLAY_32K
XW11817
SHORT-01005
CLK_PMU_TO_TOUCH_32K_CONN
OUT
C11710
56PF
5%
25V
IO_TOUCH_TO_MANY_SCAN_ACTIVE
C11711
100PF
5%
25V
IN
IO_ACE_TO_TOUCH_AID
C11728
56PF
5%
25V
IO_AOP_ALS_TOUCH_BSYNC0
XW11726
SHORT-01005
IO_AOP_TO_TOUCH_BSYNC0_CONN
C11726
56PF
5%
25V
IO_AOP_TO_TOUCH_ALS_BSYNC1
C11727
56PF
5%
25V
SWD_NUB_BI_TOUCH_SWDIO
SWD_NUB_TO_PMU_TOUCH_SWCLK
C11724
56PF
5%
25V
C11725
56PF
5%
25V
OUT
I2C3_AP_SCL_1V8
OUT
I2C3_AP_SDA_1V8
C11705
56PF
5%
25V
C11704
56PF
5%
25V

Title
鑫智造图纸

Size	Number	Revision
A4		

Date: 2024/8/14　Sheet of
File: E:\CYX\原理图\项目6 15 美\60.SchDoc　Drawn By:


F-ST-SM
J11800
55
51
52
PP2V8 DISPLAY VDDEL CONN
PP2V8 DISPLAY VDDEL CONN
PNVAR DISPLAY_VGL CONN
PPVAR DISPLAY VSSEL
PP6V8 DISPLAY AVDDH CONN
PP1VX DISPLAY S2 CONN
PP1V24 DISPLAY S2 CONN
90 LPDP AP TO DISP AUX CONN P
90 LPDP AP TO DISP TX D0 CONN P
90 LPDP AP TO DISP AUX CONN N
90 LPDP AP TO DISP TX D0 CONN N
90 LPDP AP TO DISP TX D1 CONN P
90 LPDP AP TO DISP TX D2 CONN P
90 LPDP AP TO DISP TX D1 CONN N
90 LPDP AP TO DISP TX D2 CONN N
I2C DISPLAY SCL 1V8
SPI0 MTP TO TOUCH CS L
I2C DISPLAY SDA 1V8
SPI0 MTP TO TOUCH SCLK CONN
ALPDP AP FROM DISPLAY HPD
SPI0 MTP TO TOUCH MOSI CONN
CLK PMU TO TOUCH DISPLAY 32K CONN
SPI0 MTP FROM TOUCH MISO CONN
IO AOP DPMIC TO DISPLAY PANICB L
GPIO MTP TO TOUCH RESET L
IO AOP TO DISPLAY XSYNC CONN
IO ACE TO TOUCH AID
GPIO SEQ PMU TO DISPLAY RESET L
PP3V15 TOUCH DISPLAY S2 CONN
GPIO MTP FROM TOUCH INT1 L
PP1V8 TOUCH DISPLAY DVDD S2 CONN
GPIO MTP FROM TOUCH INT0 L
IO TOUCH TO MANY SCAN ACTIVE
SWD NUB BI TOUCH SWDIO
IO AOP TO TOUCH ALS BSYNC1
SWD NUB TO PMU TOUCH SWCLK
IO AOP TO TOUCH BSYNC0 CONN
PP5V1 TOUCH VDDTX S2 CONN
I2C3 AP SCL 1V8
I2C3 AP SDA 1V8
GPIO AP FROM DISPLAY PANEL ID CONN
PP1V2 TOUCH VDDCORE S2 CONN
PP1V24 TOUCH DISPLAY S2 CONN
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
53
54
56
IN
GPIO SEQ PMU TO DISPLAY RESET L
C11814
220PF
5%
25V
C11818
1000PF
10%
10V
R11818
1K
OUT
GPIO AP FROM DISPLAY PANEL ID
GPIO AP FROM DISPLAY PANEL ID CONN
5%
1/32W
XW11819
OUT
IO AOP TO DISPLAY ALS XSYNC
SHORT-01005
IO AOP TO DISPLAY XSYNC CONN
C11819
56PF
5%
25V
R11818
1K
OUT
GPIO AP FROM DISPLAY PANEL ID
GPIO AP FROM DISPLAY PANEL ID CONN
5%
1/32W
OUT
IO AOP TOUCH FROM DISPLAY TE
C11819
56PF
5%
25V
IN
IO AOP TOP DPMIC TO DISPLAY PANICB L
OUT
ALPDP AP FROM DISPLAY HPD
C11825
56PF
5%
25V
C11821
56PF
5%
25V
IN
I2C DISPLAY SCL 1V8
OUT
I2C DISPLAY SDA 1V8
C11816
56PF
5%
25V
C11815
56PF
5%
25V
C11840
0.1UF
20%
6.3V
IN
90 LPDP AP TO DISP TX D0 P
90 LPDP AP TO DISP TX D0 CONN P
C11841
0.1UF
20%
6.3V
IN
90 LPDP AP TO DISP TX D0 N
90 LPDP AP TO DISP TX D0 CONN N
C11842
0.1UF
20%
6.3V
IN
90 LPDP AP TO DISP TX D1 N
90 LPDP AP TO DISP TX D1 CONN N
C11843
0.1UF
20%
6.3V
IN
90 LPDP AP TO DISP TX D1 P
90 LPDP AP TO DISP TX D1 CONN P
C11844
0.1UF
20%
6.3V
IN
90 LPDP AP TO DISP TX D2 P
90 LPDP AP TO DISP TX D2 CONN P
C11845
0.1UF
20%
6.3V
IN
90 LPDP AP TO DISP TX D2 N
90 LPDP AP TO DISP TX D2 CONN N
C11846
0.1UF
20%
6.3V
IN
90 LPDP AP TO DISP AUX P
90 LPDP AP TO DISP AUX CONN P
C11847
0.1UF
20%
6.3V
90 LPDP AP TO DISP AUX N
90 LPDP AP TO DISP AUX CONN N
C11800
56PF
5%
25V
C11801
56PF
5%
25V
XW11850
PP6V8 DISPLAY AVDDH
SHORT-01005
PP6V8 DISPLAY AVDDH CONN
VOLTAGE=6.8
C11850
220PF
5%
25V
XW11860
PP2V8 DISPLAY VDDEL
SHORT-01005
PP2V8 DISPLAY VDDEL CONN
VOLTAGE=2.8
C11860
220PF
5%
25V
PNVAR DISPLAY VSSEL
VOLTAGE=-7.0
C11871
1UF
20%
16V
C11870
220PF
5%
25V
XW11875
PNVAR DISPLAY VGL
SHORT-01005
PNVAR DISPLAY VGL CONN
VOLTAGE=-11.92
C11875
220PF
5%
25V
R11880
1
PP1V24 S2
1%
1/32W
VOLTAGE=1.24
PP1V24 TOUCH DISPLAY S2 CONN
C11880
220PF
5%
25V
C11885
2.2UF
20%
25V
FL11881
FERR-700HM-25%-0.300A
PP1V8 S2
PP1V8 TOUCH DISPLAY DVDD S2 CONN
VOLTAGE=1.8V
C11881
220PF
5%
25V
XW11882
PP1VX DISPLAY S2
SHORT-01005-SP
PP1VX DISPLAY S2 CONN
C11882
220PF
5%
25V
XW11883
PP1V24 S2
SHORT-0201
VOLTAGE=1.24
PP1V24 DISPLAY S2 CONN
C11883
220PF
5%
25V
C11886
2.2UF
20%
6.3V

Title		
Size A4	Number	Revision
Date:	2024/8/14	Sheet of
File:	E:\CYX\原理图\项目6 15 美\61.SchDoc	Drawn By:


1
2
3
4
A
B
C
D
PP_WLCHGR_VRECT
C4440 220PF 5% 25V
C4432 2.2UF 20% 25V
C4433 2.2UF 20% 25V
C4434 2.2UF 20% 25V
C4435 2.2UF 20% 25V
C4436 2.2UF 20% 25V
C4437 2.2UF 20% 25V
PP_VDD_MAIN
PP1V24_S2
C4466 0.22UF 10% 6.3V
PP_WLCHGR_VMID
C4438 2.2UF 20% 25V
C4441 220PF 5% 25V
C4443 6.8PF +/-0.2PF 25V
ANALOG_FB_WLCHGR_TO_CHARGER
PP2V5_WLCHGR_AUX
PP3V3_WLCHGR_AUX
PP1V2_WLCHGR_AUX_IO
PP1V1_WLCHGR_VDD1
PP2V5_WLCHGR_VDD2
C4405 1.0UF 20% 6.3V
C4412 0.47UF 20% 6.3V
C4461 1.0UF 20% 6.3V
C4464 1.0UF 20% 6.3V
C4465 1.0UF 20% 6.3V
U4400
BCM
BCM59365PEA11UBGT
VLCSP
A5 B4 B5 A7 B7 C7 D7 E7 F7 G7 H7 J7 K7 L7 M7 H4 E5 G6 A3 B3 C3 F6 H6 G5 G4 F5
VRECT_R_VDD
VRECT_VDD
VSYS_IO_VDD
VSYS_ANA_VDD
VMID_R_VDD
VMID_VDD
VALIK_2P5V_VDD
VALIK_3P3V_VDD
VALIX_IO_VDD
VDD1
VDD2
PAC_WLCHGR_COIL2
PAC_WLCHGR_AC2
R4411 40.2K 1% 1/32W
R4412 40.2K 1% 1/32W
ANALOG_WLCHGR_VCAP1 M4 VCAP1
ANALOG_WLCHGR_VCAP2 M5 VCAP2
NC J6 BOOT1_G1
NC K6 BOOT1_G2
C4442 0.47UF 20% 6.3V
WLCHGR_BOOT1_2P5V_XW
WLCHGR_BOOT1_2P5V H8 BOOT1_2P5V
L6 BOOT1_2P5V_O
WLCHGR_CLAMP1 G9 CLAMP1
WLCHGR_COMM1 G8 COMM1
OMIT XW4401 SHORT-10L-0.1MM-SM
C4428 0.01UF 5% 15V
C4422 33NF 10% 50V
PAC_WLCHGR_COIL1
J8 K8 L8 M8 AC1
C4424 2200PF 5% 50V
A8 B8 C8 D8 AC2
OMIT XW4404 SHORT-10L-0.1MM-SM
C4421 0.01UF 5% 35V
C4426 0.01UF 5% 35V
C4427 33NF 10% 50V
WLCHGR_COMN2 F8 COMM2
WLCHGR_CLAMP2 F9 CLAMP2
C4444 0.47UF 20% 6.3V
WLCHGR_BOOT2_2P5V E8 BOOT2_2P5V
B6 BOOT2_2P5V_O
NC D6 BOOT2_G1
WLCHGR_TX_GATE C6 BOOT2_G2
ANALOG_WLCHGR_ANA1_ANA2 L5 ANA1 K5 ANA2
NC J5 ANA3
NC J4 ANA4
R4451 10KOHM-1%
NC E6 OVP_ON
D3 DIGTEST
NC D2 IO_STRP
ANALOG_WLCHGR_POLY_CAL M6 POLY_CAL
NC E4 REFBP
C4469 1000PF 5% 25V
Q4400
WLCHGR_TX_GATE
376500464
QQ
S D
1 2 3 4 5 6 7 8
COIL2
PAC_WLCHGR_TX_PANK_2
R4401 100K 1% 1/32W
C4401 0.1UF 10% 100V
C4402 0.1UF 10% 100V
C4403 0.1UF 10% 100V
C4404 0.1UF 10% 100V
C4410 0.068UF 10% 100V
C4411 0.068UF 10% 100V
PAC_WLCHGR_COIL2
C4406 0.033UF 10% 100V
C4407 0.047UF 10% 100V
C4408 0.047UF 10% 100V
C4409 0.047UF 10% 100V
PAC_WLCHGR_AC2
A1 A8 B1 D1 E9 F1 F4 H9 J3 K4 L4
AVSS
A9 B9 C9 D9 J9 K9 L9 M9
AGND
A4 ILOAD_GND
H5 SLLG
R4400 33.2
SPMI1_NUB_BI_BPIC_WLCHGR_DATA
BI
VOUT A2 B2 C2 C1
VOUT_S
PP_VBUS2_WLCHGR
OMIT XW4410 SHORT-10L-0.5MM-SM
C4467 220PF 20% 6.3V
C4468 220PF 20% 6.3V
C4462 0.47UF 20% 6.3V
C4463 2.2UF 20% 6.3V
BOOST_VSNS D5 ANALOG_WLCHGR_BOOST_VSENSE
VDD_IO M1 M2 PP1V2_WLVHGR_AUX_IO
C4400 0.47UF 20% 6.3V
R4463 10K 5% 1/32W
SCLK L1 SPMI1_NUB_TO_BPIC_WLCHGR_CLK IN
SDATA L2 SPMI1_NUB_BI_BPIC_WLCHGR_DATA
SDA H2 I2C_SDA_WLCHGR
SCL H1 I2C_SCL_WLCHGR
RESET* K2 IO_PMU_TO_WLCHGR_RESET_L IN
CLK_IN K3 CLK_BBPMU_TO_WLCHGR_38M4 IN
EN_SYS E3 GPIO_SEQ_PMU_TO_WLCHGR_EN_SYS IN
INT J1 IO_WLCHGR_INT
LIM_BOOST C4 NC
FB_BOOST D4 ANALOG_FB_WLCHGR_TO_CHARGER OUT
EN_BOOST K1 IO_CHARGER_FROM_WLCHGR_BST_EN OUT
FPWM_BOOST L3 IO_CHARGER_FROM_WLCHGR_BST_FPWM OUT
FPWM_IN M3 IO_TOUCH_TO_MANY_SCAN_ACTIVE IN
GPIO0 J2 SPI_WLCHGR_TO_DBG_MOSI
GPIO1 G3 NC_WLCHGR_GPIO1
GPIO2 H3 SPI_WLCHGR_TO_DBG_SCLK
GPIO3 G2 SPI_WLCHGR_TO_DBG_CS_L
GPIO4 F3 SWD_NUB_BI_WLCHGR_SWD
GPIO5 G1 SWD_NUB_TO_WLCHGR_SWCLK
GPIO6 F2 GPIO_WLCHGR_TO_BBPMU_CLK_EN OUT
GPIO7 E2 CLK_GPIO_PMU_TO_BPIC_WLCHGR_32K_1V8
GPIO8 E1 NC_WLCHGR_GPIO8
R4461 10K 5% 1/32W

Title
鑫智造图纸

Size	Number	Revision
A4		

Date: 2024/8/14　Sheet of
File: E:\CYX\原理图\项目6 15 美\26.SchDoc　Drawn By:


PP1V8_S2
C7301
0.1UF
20%
6.3V
GND
C7302
2.2UF
20%
6.3V
GND
PP1V24_S2
R7301
47K
5%
1/32W
C7300
0.1UF
20%
6.3V
GND
U7300
BMI284AA
LGA
VDD
16
VDDIO
1
GPIO_SCM_AOP_TO_IMU_SPI_CS_L
5 CS*
15 SYNC
GPIO_SCM_AOP_FROM_IMU_DATARDY
6 IN1
NC 7 INT2
11 SM
SCLK 2 SPI0_AOP_TO_IMU_UWB_SCLK
MOSI 3 SPI0_AOP_TO_IMU__UWB_MOSI
MISO 4 SPI0_AOP_FROM_IMU__UWB_MISO
I2CASEL 9
I2CS 8
TEST1 14 IMU_TEST_MODE_1
TEST2 13 IMU_TEST_MODE_2
GND 10
GND 12
GND

Title
此原理图由鑫智造图纸 、蓝锐图纸、五芯级图纸 、精诚图纸联合绘制

Size	Number	Revision
A4		

Date: 2024/8/16
Sheet of
File: D:\HCP\15美版原理图\PCB_Project_1\43.SchDoc
Drawn By:


JUAT1
50 RX GNSS L5 ANT 10L
SAWTOOTH UAT A CONN
COIL TO SPKRAMP TOP VSENSE POS CONN
COIL TO SPKRAMP TOP VSENSE NEG CONN
SPKRAMP TOP TO COIL OUT POS
SPKRAMP TOP TO COIL OUT NEG
RET CODEC FROM MIC3 FRONT CONN
MIC3 FRONT TO CODEC AIN3 CONN N
MIC3 FRONT TO CODEC AIN3 CONN P
50 TRX ANT8 UHB N79
50 UWB WLAN A LAA ANT6
NFC P ANT POS
50 TRX ANT2 LB LMB MB HB L1
NTC STOCKHOLM
UAT SAWTOOTH B UAT3 CONN
PP CODEC TO MIC3 FRONT BIAS CONN
1 2 3 4 5 6 7 8 9 10 11 12 13 14
15 16 17 18 19 20 21 22 23 24 25 26 27 28
29 30 31 32 33 34
35 36 37 38 39 40
SAWTOOTH UAT A
R12000
0
0%
1/32W
SAWTOOTH UAT A CONN
C12000
33PF
5%
16V
SAWTOOTH UAT B
R12001
0
0%
1/32W
UAT SAWTOOTH B UAT3 CONN
C12001
33PF
5%
16V
NTC STOCKHOLM
C12030
220PF
5%
25V
IN
SPKRAMP TOP TO COIL OUT POS
R12020
1K
1%
1/32W
C12020
220PF
5%
25V
C12021
470PF
2%
25V
OUT
COIL TO SPKRAMP TOP VSENSE POS
R12021
100
5%
1/32W
COIL TO SPKRAMP TOP VSENSE POS CONN
C12022
220PF
5%
16V
IN
SPKRAMP TOP TO COIL OUT NEG
R12023
1K
1%
1/32W
C12023
220PF
5%
25V
C12024
470PF
2%
25V
OUT
COIL TO SPKRAMP TOP VSENSE NEG
R12024
100
5%
1/32W
COIL TO SPKRAMP TOP VSENSE NEG CONN
C12025
220PF
5%
16V
XW12040
OUT
RET CODEC FROM MIC3 FRONT
RET CODEC FROM MIC3 FRONT CONN
C12040
330PF
5%
16V
XW12041
PP CODEC TO MIC3 FRONT BIAS
PP CODEC TO MIC3 FRONT BIAS CONN
C12041
330PF
5%
16V
XW12042
OUT
ANALOG MIC3 FRONT TO CODEC AIN3 N
MIC3 FRONT TO CODEC AIN3 CONN N
C12042
330PF
5%
16V
XW12043
OUT
ANALOG MIC3 FRONT TO CODEC AIN3 P
MIC3 FRONT TO CODEC AIN3 CONN P
C12043
330PF
5%
16V

Title
此原理图由鑫智造图纸 、蓝锐图纸、五芯级图纸 、精诚图纸联合绘制

Size A4	Number	Revision
Date: 2024/8/16	Sheet of	
File: D:\HCP\15美版原理图\PCB_Project_1\72.SchDoc	Drawn By:	

CONNECTOR


JUAT2
SAWTOOTH UAT B CONN
50 TRX ANT4 MB HB WLAN24
NFC P ANT NEG
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19

SUBUS FILTERS


SAWTOOTH UAT B
R12100
1
2
0
0%
1/32W
SAWTOOTH UAT B CONN
C12100
1
2
33PF
5%
16V

Title		
此原理图由鑫智造图纸 、蓝锐图纸、五芯级图纸 、精诚图纸联合绘制		
Size A4	Number	Revision
Date:	2024/8/16	Sheet of
File:	D:\HCP\15美版原理图\PCB Project 1\73.SchDoc	Drawn By:

CONNECTOR


JLAT
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
50_TRX_UHBPAD_LAT_ANT9
50_TRX_ANT3_MB_HB_WLAN24
50_TRX_ANT1_LB_LMB_MB_HB
50_NB_WLAN_A_LAA_ANT5
SAWTOOTH_LAT_C_CONN
SAWTOOTH_LAT_A_CONN
50_TRX_UHBPAD_LAT_ANT7

SUBUS FILTERS


SAWTOOTH_LAT_A
R12301
1
2
0
0%
1/32W
SAWTOOTH_LAT_A_CONN
C12301
1
2
33PF
5%
16V
SAWTOOTH_LAT_C
R12302
1
2
0
0%
1/32W
SAWTOOTH_LAT_C_CONN
C12302
1
2
33PF
5%
16V

Title 此原理图由鑫智造图纸 、蓝锐图纸、五芯级图纸 、精诚图纸联合绘制		
Size A4	Number	Revision
Date:	2024/8/16	Sheet of
File:	D:\HCP\15美版原理图\PCB_Project_1\74.SchDoc	Drawn By:


Power +GND
TP12600
TP12601
TP12602
TP12603
TP12604
TP12605
TP12606
TP12607
TP12650
TP12608
TP12609
IN
PP_VDD_MAIN
Austin
XW12600
PP6V0_OIS
ANALOG_PP6V0_OIS
TP12640
XW12601
PP6V0_AF
ANALOG_PP6V0_AF
TP12641
LPEM
PP12872
P2MM-NSM
GPIO_S4_NFC_TO_ARCAMP_RESET_L_1V8
PP12874
P2MM-NSM
GPIO_S4_NFC_TO_ARCAMP_TRIG_1V8
PP12877
P2MM-NSM
PP1V0_S4
PP12879
P2MM-NSM
PP1V8_S4
IN
PP
DFU
IO_SOC_FROM_PMU_ACE_FORCE_DFU
TP12620
E85
TP_ACE_I2C1_SCL_GPIO22
TP12630
TP_ACE_I2C1_SDA_GPIO23
TP12631
SPI_ACE_FROM_FLASH_CIPO_3V3
TP12632
SPI_ACE_TO_FLASH_COPI_3V3
TP12633
SPI_ACE_TO_FLASH_CLK_3V3
TP12634
SPI_ACE_TO_FLASH_CS_L_3V3
TP12635
UART0_AP_FROM_ACE_DEBUG_RXD
TP12636
UART0_AP_TO_ACE_DEBUG_TXD
TP12637
BPIC
ANALOG_BATT_VCELL_POS_CONN
TP12610
ANALOG_BATT_VCELL_NEG_CONN
TP12611
IN
PP_BATT_VCC_BPIC
TP12612
TP12613
TP12614
TP12615
1
A

Title
此原理图由鑫智造图纸 、蓝锐图纸、五芯级图纸 、精诚图纸联合绘制

Size	Number	Revision
A4		

Date: 2024/8/16
Sheet of
File: D:\HCP\15美版原理图\PCB_Project_1\75.SchDoc
Drawn By:


Will
PN_RDEPTH_VDDHV
TP12704
PP_RDEPTH_VDDLAS
TP12705
A
IN GPIO_ACE_FROM_PARROT_INT_L PP12847 P2MM-NSM PP
IN 90_ATC0_USB_PARROT_BI_AP_N PP12851 P2MM-NSM PP
IN 90_ATC0_USB_PARROT_BI_AP_P PP12852 P2MM-NSM PP
IN GPIO0_PARROT_TO_ACE3_SPARE PP12853 P2MM-NSM PP
IN GPIO1_PARROT_TO_PP PP128E4 P2MM-NSM PP
PCIe
IN 90_PCIE_ST0_AP_TO_NAND_REFCLK_P PP12854 P2MM-NSM PP
IN 90_PCIE_ST0_AP_TO_NAND_REFCLK_N PP12855 P2MM-NSM PP
SOC Debug
IN GPIO_BOARD_ID0 PP12856 P2MM-NSM PP
IN IO_AON_TO_AP_XTAL_CFSB PP12857 P2MM-NSM PP
IN IO_AP_FROM_PMU_UVWARN0_L PP12859 P2MM-NSM PP
IN IO_AP_FROM_PMU_PRE_SHDN_L PP128E8 P2MM-NSM PP
IN IO_AP_FROM_PMU_UVWARN1_L PP12820 P2MM-NSM PP
E85
IN IO_ACE_TO_CHARGER_VBUS1_VALID_L_HV PP12828 P2MM-NSM PP
IN GPIO_ACE_DEBUG_GPIO0 PP12831 P2MM-NSM PP
IN IO_E85_AID0_BI_MOGUL PP12830 P2MM-NSM PP
IN SWD_SOC_FROM_ACE_SWCLK PP12833 P2MM-NSM PP
IN SWD_SOC_BI_ACE_SWDIO PP12834 P2MM-NSM PP
IN SOC_NUB_DBGWRAP_TEST PP12838 P2MM-NSM PP
ACE SWDIO
IN GPIO_AP_BI_ACE_SWDIO PP12839 P2MM-NSM PP
IN GPIO_AP_TO_ACE_SWCLK PP12842 P2MM-NSM PP
NAND
IN GPIO_PMU_TO_NAND_LOW_BATT_BOOT_L PP12860 P2MM-NSM PP
IN IO_AP_TO_NAND_BOOT_FROM_HOST_FW PP12861 P2MM-NSM PP
IN SWD_AP_BI_NAND_SWDIO PP12862 P2MM-NSM PP
IN ANALOG_NAND_ANI0_VREF PP12864 P2MM-NSM PP
IN IO_PMU_TO_MANY_SYSTEM_ALIVE PP12865 P2MM-NSM PP
IN ANALOG_NAND_ANI1_VREF PP128C9 P2MM-NSM PP
IN IO_AP_TO_NAND_RESET_L PP128E7 P2MM-NSM PP
IN SWD_AP_TO_MANY_SWCLK PP128E6 P2MM-NSM PP
BPIC
IN IO_AP_FROM_BPIC_TOUCH_COEX PP12863 P2MM-NSM PP
IN IO_AP_FROM_BPIC_WARN1_L PP12866 P2MM-NSM PP
IN IO_AOP_FROM_BPIC_WARN2_L PP12867 P2MM-NSM PP
IN GPIO_SEQ_PMU_TO_BPIC_EN_1V8 PP12868 P2MM-NSM PP
IN IO_CHARGER_FROM_BPIC_CHOKE_L PP12869 P2MM-NSM PP
IN CLK_GPIO_PMU_TO_BPIC_WLCHGR_32K_1V8 PP12899 P2MM-NSM PP
PMU
IN IO_PMU_TO_SYSTEM_RESET_L PP128E9 P2MM-NSM PP
IN CLK_PMU_TO_AOP_32K PP12803 P2MM-NSM PP
IN IO_PMU_TO_MANY_ACTIVE_READY PP12804 P2MM-NSM PP
IN IO_SOC_TO_PMU_WDOG_RESET PP12805 P2MM-NSM PP
IN IO_SOC_TO_PMU_SOCHOT_RESET_L PP12806 P2MM-NSM PP
IN GPIO_SEQ_PMU_TO_BOOST_BYPASS_L_1V8 PP12808 P2MM-NSM PP
IN AMUX_PMU_TO_ADC_IN PP12809 P2MM-NSM PP
IN IO_PMU_TO_SEP_DOUBLE_CLICK_DET PP12810 P2MM-NSM PP
IN GPIO_S4_PMU_TO_SPKRAMP_BOT_RESET_L PP12811 P2MM-NSM PP
IN GPIO_PMU_FROM_CHARGER_VBUS_DET_INT_L_1V8 PP12812 P2MM-NSM PP
IMU
IN IMU_TEST_MODE_1 PP12802 P2MM-NSM PP
IN IMU_TEST_MODE_2 PP12818 P2MM-NSM PP
IN GPIO_SCM_AOP_FROM_IMU_DATARDY PP12819 P2MM-NSM PP
Camera PMU1
IN GPIO_CAM_PMU1_FROM_REGULUS_INT_1V8 PP12843 P2MM-NSM PP
IN GPIO_CAM_PMU1_TO_REGULUS_ENABLE_1V8 PP12844 P2MM-NSM PP
IN SPMI_ISP_TO_CAM_PMU1_CLK PP12845 P2MM-NSM PP
IN GPIO_AP_FROM_CODEC_INT_L PP12813 P2MM-NSM PP
IN IO_SPKRAMP_TO_SPKRAMP_SYNC PP12814 P2MM-NSM PP
IN PDM_OUT1_CODEC_TO_SPKRAMP_TOP_CLK PP12826 P2MM-NSM PP
IN PDM_OUT1_CODEC_TO_SPKRAMP_TOP_DATA PP12827 P2MM-NSM PP
Bump Sense
IN ANALOG_PCPU_SENSE_P PP128AD2 P2MM-NSM PP
IN ANALOG_PCPU_SENSE_N PP128D3 P2MM-NSM PP
IN ANALOG_GPU_SENSE_P PP128D4 P2MM-NSM PP
IN ANALOG_GPU_SENSE_N PP128D5 P2MM-NSM PP
IN ANALOG_SOC_SENSE_P PP128D6 P2MM-NSM PP
IN ANALOG_SOC_SENSE_N PP128AD7 P2MM-NSM PP
IN ANALOG_DCS_SENSE_SE PP128D8 P2MM-NSM PP
IN ANALOG_DDR_SENSE_SE PP128D9 P2MM-NSM PP
IN ANALOG_ECPU_SENSE_SE PP128E0 P2MM-NSM PP
IN ANALOG_VDDQL_SENSE_SE PP128E1 P2MM-NSM PP
IN ANALOG_AMPH_SENSE_SE PP128E2 P2MM-NSM PP
IN ANALOG_CPU_SRAM_SENSE_SE PP128F0 P2MM-NSM PP
IN ANALOG_DISP_SENSE_SE PP128F1 P2MM-NSM PP

Title
此原理图由鑫智造图纸 、蓝锐图纸、五芯级图纸 、精诚图纸联合绘制

Size
A4

Number

Revision

Date: 2024/8/16

Sheet of

File: D:\HCP\15美版原理图\PCB_Project_1\76.SchDoc

Drawn By:


Camera PMU1
IN
ALEX NHI TEMP
PP12900
P2MM-NSM
1
PP
Camera PMU2
IN
SPMI ISP TO CAM PMU2 CLK
PP12905
P2MM-NSM
1
PP
IN
GPIO CAM PMU2 TO WILL EN FPWM 1V8
PP12908
P2MM-NSM
1
PP
DPMIC
IN
IO DPMIC ICLB 1V8
PP12922
P2MM-NSM
1
PP
IN
GPIO SEQ PMU TO DPMIC PANICB L
PP12920
P2MM-NSM
1
PP
AUSTIN
IN
GPIO CAM PMU2 FROM AUSTIN INT L 1V8
PP12923
P2MM-NSM
1
PP
IN
GPIO CAM PMU2 TO AUSTIN RESET L 1V8
PP12924
P2MM-NSM
1
PP
IN
GPIO AOP TO CODEC RESET L
PP12950
P2MM-NSM
1
PP
IN
GPIO CAM PMU2 TO STROBE HWEN 1V8
PP12906
P2MM-NSM
1
PP
SPI
IN
SPI1 AOP FROM GNSS MISO
PP12921
P2MM-NSM
1
PP
IN
SPI1 AOP TO GNSS MOSI
PP12925
P2MM-NSM
1
PP
IN
SPI1 AOP TO GNSS SCLK
PP12926
P2MM-NSM
1
PP
IO BUTTON SIDE L 1V8
PP12976
P2MM-NSM
1
PP
GPIO SEQ PMU TO BPIC RESET L BOOST EN 1V8
PP12977
P2MM-NSM
1
PP
SOC
GPIO AP SOC DC CANARY2
PP12981
P2MM-NSM
1
PP
GPIO AP SOC DC CANARY3
PP12982
P2MM-NSM
1
PP
GPIO AP SOC DC CANARY4
PP12983
P2MM-NSM
1
PP
CLK AP TO PMU TST CLKOUT
PP12984
P2MM-NSM
1
PP
NUB CLK OUT1
PP12985
P2MM-NSM
1
PP
IN
I2S1 AOP FROM AMPS CODEC ASP2 DIN
PP12938
P2MM-NSM
1
PP
IN
I2S1 AOP TO AMPS CODEC ASP2 DOUT
PP12939
P2MM-NSM
1
PP
IN
I2S1 AOP TO SPKRAMP BOT ARCAMP MCLK
PP12940
P2MM-NSM
1
PP
IN
I2S1 AP FROM CODEC ASP4 DIN
PP12942
P2MM-NSM
1
PP
IN
I2S1 AP FROM CODEC ASP4 LRCLK
PP12943
P2MM-NSM
1
PP
IN
I2S1_AP_TO_CODEC_ASP4_DOUT
PP12944
P2MM-NSM
1
PP

Title
此原理图由鑫智造图纸 、蓝锐图纸、五芯级图纸 、精诚图纸联合绘制

Size	Number	Revision
A4		

Date: 2024/8/16
Sheet of
File: D:\HCP\15美版原理图\PCB_Project_1\77.SchDoc
Drawn By:


SPMI0 HEB AOP BI BB WLAN NFC UWB DATA
1
R14202
2
33.2
1%
1/32W
SPMI0 HEB AOP BI BB WLAN NFC UWB DATA UWB R
1
R14201
2
33.2
1%
1/32W
SPMI0 HEB AOP BI BB WLAN NFC P UWB DATA R
SPMI1 COEX AOP BI BB WLAN UWB DATA
1
R14203
2
33.2
1%
1/32W
SPMI1 COEX AOP BI BB WLAN UWB DATA UWB R

Title		
此原理图由鑫智造图纸 、蓝锐图纸、五芯级图纸 、精诚图纸联合绘制		
Size A4	Number	Revision
Date:	2024/8/16	Sheet of
File:	D:\HCP\15美版原理图\PCB_Project_1\78.SchDoc	Drawn By:


J_INT_BOT
SNT-PAD
SYM 1 OF 4
998-24849
CMIT
GND 1 IO1
GND 2 IO2
GND 3 IO3
GND 4 IO4
GND 5 IO5
PP VDD BOOST 6 IO6
GND 7 IO7
PP VDD MAIN 8 IO8
GND 9 IO9
PP VDD MAIN 10 IO10
GND 11 IO11
PP VDD MAIN 12 IO12
GND 13 IO13
PP VDD MAIN 14 IO14
GPIO SEQ PMU TO BBPMU RESET L 15 IO15
PP VDD MAIN 16 IO16
GND 17 IO17
PP VDD BOOST 18 IO18
GND 19 IO19
GND 20 IO20
IO TOUCH TO MANY SCAN ACTIVE 21 IO21
I2C DISPLAY SDA 1V8 22 IO22
GPIO AP FROM BT AUDIO SYNC 23 IO23
I2C DISPLAY SCL 1V8 24 IO24
GND 25 IO25
ANALOG PCPU SENSE P 26 IO26
ANALOG PCPU SENSE N 27 IO27
ANALOG GPU SENSE P 28 IO28
ANALOG GPU SENSE N 29 IO29
GPIO WLAN TO AP TIME SYNC 1V2 30 IO30
ANALOG ECPU SENSE SE 31 IO31
NTC STROBE MODULE 32 IO32
GND 33 IO33
GND 34 IO34
GND 35 IO35
GND 36 IO36
GND 37 IO37
GND 38 IO38
GND 39 IO39
PP STROBE DRIVER CORNER LED 40 IO40
GND 41 IO41
PP STROBE DRIVER SIDE LED 42 IO42
GND 43 IO43
PP STROBE DRIVER CENTER LED 44 IO44
GND 45 IO45
PP STROBE DRIVER CENTER LED 46 IO46
GND 47 IO47
GND 48 IO48
GND 49 IO49
GND 50 IO50
GND 51 IO51
GPIO S4 SE TO BT PKT RDY 52 IO52
GND 53 IO53
ANALOG MIC2 REAR TO CODEC AIN2 N 54 IO54
GND 55 IO55
ANALOG MIC2 REAR TO CODEC AIN2 P 56 IO56
GPIO NUB FROM BB RESET DETECT L 57 IO57
RET CODEC FROM MIC2 REAR 58 IO58
GPIO AOP TO BB GNSS TIME MARK 59 IO59
PP CODEC TO MIC2 REAR BIAS 60 IO60
GPIO AOP TO NFC IRONMAN EN 61 IO61
ANALOG GRIMALDI IR TO CODEC AIN5 N 62 IO62
GND 63 IO63
ANALOG GRIMALDI IR TO CODEC AIN5 P 64 IO64
GND 65 IO65
ANALOG_GRIMALDI_VIS_TO_CODEC_AIN6_N 66 IO66
GND 67 IO67
ANALOG GRIMALDI VIS TO CODEC AIN6 P 68 IO68
GND 69 IO69
GND 70 IO70
NFC P TO NFC F COEX 71 IO71
GND 72 IO72
GND 73 IO73
GND 74 IO74
NFC F TO NFC P COEX 75 IO75
SPMI0_HEB_AOP_BI_BB_WLAN_NFC_UWB_DATA 76 IO76
GND 77 IO77
SPMI0_HEB AOP TO BB WLAN NFC UWB CLK 78 IO78
NFC P TEST OUT 79 IO79
GND 80 IO80
GND 81 IO81
SHIELD RFFE0 SDATA SDR0 82 IO82
GND 83 IO83
SHIELD RFFE0 SCLK SDR0 84 IO84
GND 85 IO85
SHIELD RFFE S4 WLAN TO UAT FEMS DATA 86 IO86
RFFE S4 WLAN TO UAT 5G FEM RST L 87 IO87
SHIELD RFFE S4 WLAN TO UAT FEMS CLK 88 IO88
GPIO AP INTERPOSER CANARY5 89 IO89
GND 90 IO90
IO91 91 GND
IO92 92 50_RX_XCVR_L_D_NA_LAAFEM_U_LAA_R
IO93 93 GND
IO94 94 GND
IO95 95 GND
IO96 96 GND
IO97 97 GND
IO98 98 50 NB TO 5G FEM LAT NORTH
IO99 99 GND
IO100 100 GND
IO101 101 50 WLAN A C0 TXRX FEM M
IO102 102 GND
IO103 103 GND
IO104 104 50 TRX ANT2 LB LMB MB HB L1
IO105 105 GND
IO106 106 GND
IO107 107 50 TRX ANT8 UHB N79
IO108 108 GND
IO109 109 GND
IO110 110 50 UWB9 TOF DIV ANT M
IO111 111 GND
IO112 112 GND
IO113 113 GND
IO114 114 GPIO AP INTERPOSER CANARY7
IO115 115 GND
IO116 116 GND
IO117 117 GND
IO118 118 GND
IO119 119 GND
IO120 120 GND
IO121 121 GND
IO122 122 GND
IO123 123 GND
IO124 124 GND
IO125 125 GND
IO126 126 GPIO AP INTERPOSER CANARY4
IO127 127 GND
IO128 128 GND
IO129 129 50 RX GNSS L5
IO130 130 GND
IO131 131 GND
IO132 132 PP VIO RFFE 1V8 UAT
IO133 133 PP1V24 S2
IO134 134 GPIO AOP FROM GNSS HOST REQ
IO135 135 GND
IO136 136 GND
IO137 137 ANALOG UAT 5G FEM TO WLAN PDTS
IO138 138 GND
IO139 139 GND
IO140 140 GPIO AOP TO GNSS ENABLE
IO141 141 SPI1 AOP FROM GNSS MISO
IO142 142 GPIO AOP TO GNSS CS
IO143 143 SPI1 AOP TO GNSS MOSI
IO144 144 GNSS L5 ELNA EN
IO145 145 SPI1 AOP TO GNSS SCLK
IO146 146 GND
IO147 147 CLK GPIO S4 PMU TO WLAN UWB GNSS_32K
IO148 148 GND
IO149 149 SAWTOOTH UAT A
IO150 150 GND
IO151 151 SAWTOOTH UAT B
IO152 152 GND
IO153 153 PP1V8 S4
IO154 154 GND
IO155 155 PP VDD MAIN
IO156 156 GND
IO157 157 PP VDD MAIN
IO158 158 GND
IO159 159 GND
IO160 160 GND
IO161 161 GND
IO162 162 GND
IO163 163 GND
IO164 164 GND
IO165 165 GND
IO166 166 GND
IO167 167 GND
IO168 168 GND
IO169 169 GND
IO170 170 GND
IO171 171 GND
IO172 172 GND
IO173 173 GND
IO174 174 GND
IO175 175 GND
IO176 176 GND
IO177 177 GND
IO178 178 GND
IO179 179 GND
IO180 180 IO S4 BT TO UWB WAKE
J_INT_BOT
SNT-PAD
SYM 2 OF 4
998-24849
CMIT
GND 181 IO181
IO S4 BT TO UWB TIME SYNC 182 IO182
GND 183 IO183
GPIO_WLAN TO UAT 5G FEM LNA BYP EN 184 IO184
GND 185 IO185
SPMI1_COEX_AOP_BI_BB_WLAN_UWB_DATA 186 IO186
GND 187 IO187
SPMI1 COEX AOP TO BB WLAN UWB CLK 188 IO188
GND 189 IO189
GND 190 IO190
GND 191 IO191
GND 192 IO192
GND 193 IO193
GND 194 IO194
GND 195 IO195
GND 196 IO196
GND 197 IO197
GND 198 IO198
GND 199 IO199
GND 200 IO200
GND 201 IO201
GND 202 IO202
GND 203 IO203
GND 204 IO204
GND 205 IO205
GND 206 IO206
GND 207 IO207
GND 208 IO208
GND 209 IO209
GND 210 IO210
GND 211 IO211
GPIO NUB TO BBPMU DEBUG EN 1V8 212 IO212
I2C S4 BT TO SE SCL 213 IO213
GND 214 IO214
PP1V8 S2 215 IO215
I2C S4 BT BI SE SDA 216 IO216
GND 217 IO217
GND 218 IO218
GND 219 IO219
GND 220 IO220
GND 221 IO221
GND 222 IO222
GND 223 IO223
GND 224 IO224
GND 225 IO225
GND 226 IO226
GPIO SCM AOP FROM MAGUARI INT L 227 IO227
GPIO NUB TO BB FORCE PWM 228 IO228
GND 229 IO229
I2C0 AOP SCL 230 IO230
I2C0 AOP SDA 231 IO231
GND 232 IO232
GND 233 IO233
GND 234 IO234
GND 235 IO235
GND 236 IO236
GND 237 IO237
GND 238 IO238
GND 239 IO239
GND 240 IO240
GND 241 IO241
GND 242 IO242
GND 243 IO243
GND 244 IO244
GND 245 IO245
GND 246 IO246
GND 247 IO247
GND 248 IO248
GPIO BB TO NUB GSM TXBURST IND 1V8 249 IO249
GND 250 IO250
GND 251 IO251
GND 252 IO252
GND 253 IO253
GND 254 IO254
GND 255 IO255
GND 256 IO256
GND 257 IO257
GND 258 IO258
90 PCIE GP1 AP TO BB TX P 259 IO259
GND 260 IO260
90 PCIE GP1 AP TO BB TX N 261 IO261
GND 262 IO262
90 PCIE GP1 AP FROM BB RX N 263 IO263
GND 264 IO264
90 PCIE GP1 AP FROM BB RX P 265 IO265
GND 266 IO266
90 PCIE GP1 AP TO BB REFCLK N 267 IO267
GND 268 IO268
90 PCIE GP1 AP TO BB REFCLK P 269 IO269
GND 270 IO270
IO271 271 GND
IO272 272 GND
IO273 273 GND
IO274 274 GND
IO275 275 GND
IO276 276 50 TRX ANT4 MB HB WLAN24
IO277 277 GND
IO278 278 GND
IO279 279 GND
IO280 280 GND
IO281 281 GND
IO282 282 90 PCIE GP0 AP FROM WLAN RX P
IO283 283 GND
IO284 284 90 PCIE GP0 AP FROM WLAN RX N
IO285 285 GND
IO286 286 90 PCIE GP0 AP TO WLAN TX N
IO287 287 GND
IO288 288 90 PCIE GP0 AP TO WLAN TX P
IO289 289 GND
IO290 290 90 PCIE GP0 AP TO WLAN REFCLK P
IO291 291 GND
IO292 292 90 PCIE GP0 AP TO WLAN REFCLK N
IO293 293 GND
IO294 294 GND
IO295 295 GND
IO296 296 PCIE GP1 AP TO BB PERST L
IO297 297 GND
IO298 298 GPIO AP TO BB COREDUMP
IO299 299 GND
IO300 300 PCIE GP0 AP TO WLAN PERST L
IO301 301 GND
IO302 302 PCIE GP0 AP BI WLAN CLKREQ L
IO303 303 GND
IO304 304 GPIO AP INTERPOSER CANARY6
IO305 305 GND
IO306 306 PCIE GP1 AP BI BB CLKREQ L
IO307 307 GND
IO308 308 GPIO PMU FROM BB PCIE HOST WAKE_L
IO309 309 GND
IO310 310 SWD AP TO MANY SWCLK
IO311 311 GND
IO312 312 SWD AP BI BB SWDIO
IO313 313 GND
IO314 314 NTC RADIO PA P
IO315 315 GND
IO316 316 NTC RADIO BB P
IO317 317 GND
IO318 318 PP3V0 REAR LS S0
IO319 319 GND
IO320 320 PP VDD MAIN
IO321 321 GND
IO322 322 PP VDD MAIN
IO323 323 GND
IO324 324 GND
IO325 325 GND
IO326 326 GND
IO327 327 GND
IO328 328 GND
IO329 329 GND
IO330 330 GND
IO331 331 GND
IO332 332 GND
IO333 333 GND
IO334 334 GND
IO335 335 GND
IO336 336 GND
IO337 337 GND
IO338 338 GND
IO339 339 GND
IO340 340 GND
IO341 341 GND
IO342 342 GND
IO343 343 GND
IO344 344 GND
IO345 345 GND
IO346 346 GND
IO347 347 RFFE WLAN TO LAT 5G FEM RST L
IO348 348 GND
IO349 349 GPIO S4 BT TO BOT SPKR TRIG
IO350 350 GND
IO351 351 GND
IO352 352 GND
IO353 353 GND
IO354 354 GND
IO355 355 GND
IO356 356 GND
IO357 357 GND
IO358 358 GND
IO359 359 GND
IO360 360 GND

Title
此原理图由鑫智造图纸 、蓝锐图纸 、五芯级图纸 、精诚图纸联合绘制

Size	Number	Revision
A4		

Date: 2024/8/16 Sheet of
File: D:\HCP\15美版原理图\PCB_Project_1\79.SchDoc Drawn By:



1
2
3
4
A
B
C
D
J_INT_BOT
SNT-PAD
SYM 3 OF 4
998-24849
CMIT
I2C2_SMC_CHARGER_BI_GG_SDA_1V8 361 IO361
GND 362 IO362
I2C2_SMC_CHARGER_TO_GG_SCL_1V8 363 IO363
IO_ACE_TO_CHARGER_VBUS1_VALID_L_HV 364 IO364
GND 365 IO365
GND 366 IO366
GND 367 IO367
GND 368 IO368
GND 369 IO369
GND 370 IO370
GND 371 IO371
GND 372 IO372
GND 373 IO373
GND 374 IO374
GND 375 IO375
GND 376 IO376
GND 377 IO377
GND 378 IO378
GND 379 IO379
GND 380 IO380
GND 381 IO381
GND 382 IO382
GND 383 IO383
GND 384 IO384
GND 385 IO385
GND 386 IO386
GND 387 IO387
GND 388 IO388
GND 389 IO389
GND 390 IO390
GND 391 IO391
GND 392 IO392
GND 393 IO393
GND 394 IO394
GND 395 IO395
PP_VDD_MAIN 396 IO396
GND 397 IO397
PP_VDD_MAIN 398 IO398
GND 399 IO399
PP_VDD_MAIN 400 IO400
GND 401 IO401
PP_VDD_MAIN 402 IO402
GND 403 IO403
PP_VDD_MAIN 404 IO404
GND 405 IO405
GND 406 IO406
GND 407 IO407
GND 408 IO408
GND 409 IO409
GND 410 IO410
GND 411 IO411
PAC_WLCHGR_COIL2 412 IO412
GND 413 IO413
PAC_WLCHGR_COIL2 414 IO414
GND 415 IO415
GND 416 IO416
GND 417 IO417
GND 418 IO418
GND 419 IO419
PAC_WLCHGR_COIL1 420 IO420
GND 421 IO421
PAC_WLCHGR_COIL1 422 IO422
GND 423 IO423
GND 424 IO424
GND 425 IO425
GND 426 IO426
GND 427 IO427
GND 428 IO428
GND 429 IO429
GND 430 IO430
GND 431 IO431
GND 432 IO432
GND 433 IO433
GND 434 IO434
GND 435 IO435
GND 436 IO436
GND 437 IO437
GND 438 IO438
GND 439 IO439
PP_WLCHGR_VRECT 440 IO440
GND 441 IO441
GND 442 IO442
GND 443 IO443
GND 444 IO444
GND 445 IO445
GND 446 IO446
GND 447 IO447
GND 448 IO448
GND 449 IO449
GND 450 IO450
IO451 451 GND
IO452 452 GND
IO453 453 GND
IO454 454 GND
IO455 455 GND
IO456 456 GND
IO457 457 GND
IO458 458 GND
IO459 459 GND
IO460 460 GND
IO461 461 PP_WLCHGR_VMID
IO462 462 GND
IO463 463 GND
IO464 464 GND
IO465 465 PP_VBUS2_WLCHGR
IO466 466 GND
IO467 467 CLK_BBPMU_TO_WLCHGR_38M4
IO468 468 GND
IO469 469 GPIO_WLCHGR_TO_BBPMU_CLK_EN
IO470 470 GND
IO471 471 GND
IO472 472 GND
IO473 473 PP1V24_S4
IO474 474 GND
IO475 475 PP1V8_S4
IO476 476 GND
IO477 477 GND
IO478 478 GND
IO479 479 GPIO_WLAN_TO_LAT_5G_FEM_LNA_BYP_EN
IO480 480 GND
IO481 481 GPIO_PMU_FROM_WLAN_HOST_WAKE
IO482 482 GND
IO483 483 GND
IO484 484 GND
IO485 485 GND
IO486 486 GND
IO487 487 GND
IO488 488 GND
IO489 489 GND
IO490 490 GND
IO491 491 ANALOG_PP5V25_ACC_SENSE
IO492 492 AMUX_PMU_AY
IO493 493 AMUX_PMU_BY
IO494 494 GND
IO495 495 GND
IO496 496 GND
IO497 497 GND
IO498 498 GND
IO499 499 GND
IO500 500 GND
IO501 501 GND
IO502 502 GND
IO503 503 GND
IO504 504 GND
IO505 505 GND
IO506 506 GND
IO507 507 GND
IO508 508 50_TRX_UHBPAD_LAT_ANT9
IO509 509 GND
IO510 510 GND
IO511 511 50_TRX_ANT3_MB_HB_WLAN24
IO512 512 GND
IO513 513 GND
IO514 514 50_TRX_ANT1_LB_LMB_MB_HB
IO515 515 GND
IO516 516 GND
IO517 517 50_TRX_UHBPAD_LAT_ANT7
IO518 518 GND
IO519 519 GND
IO520 520 GND
IO521 521 GND
IO522 522 GND
IO523 523 GND
IO524 524 GND
IO525 525 GND
IO526 526 PP1V8_S2
IO527 527 GND
IO528 528 SHIELD_RFFE0_SDATA_BB
IO529 529 GND
IO530 530 GND
IO531 531 SHIELD_RFFE0_SCLK_SDR
IO532 532 GND
IO533 533 GND
IO534 534 GND
IO535 535 GND
IO536 536 GND
IO537 537 GND
IO538 538 SHIELD_RFFE5_SDATA_SDR0
IO539 539 SHIELD_RFFE5_SCLK_SDR0
IO540 540 GND
J_INT_BOT
PP_VIO_RFFE_1V8_LAT 541 IO541
GND 542 IO542
GND 543 IO543
GND 544 IO544
GND 545 IO545
GND 546 IO546
GND 547 IO547
GND 548 IO548
GND 549 IO549
GND 550 IO550
GND 551 IO551
GND 552 IO552
GND 553 IO553
GND 554 IO554
GND 555 IO555
GND 556 IO556
90_USB_BB_R_N 557 IO557
GND 558 IO558
90_USB_BB_R_P 559 IO559
GND 560 IO560
GND 561 IO561
GND 562 IO562
GND 563 IO563
GND 564 IO564
GND 565 IO565
GND 566 IO566
GND 567 IO567
GND 568 IO568
GND 569 IO569
GPIO_AP_INTERPOSER_CANARY8 570 IO570
GND 571 IO571
GND 572 IO572
ANALOG_LAT_5G_FEM_TO_WLAN_PDTS 573 IO573
GND 574 IO574
GND 575 IO575
50_WLAN_A_C1_TXRX_FEM_M 576 IO576
GND 577 IO577
GND 578 IO578
50_RX_XCVR_L_P_NA_LAAFEM_L_LAA_R 579 IO579
GND 580 IO580
GND 581 IO581
50_NB_TO_5G_FEM_LAT_SOUTH 582 IO582
GND 583 IO583
GND 584 IO584
SHIELD_RFFE_WLAN_TO_LAT_FEMS_CLK 585 IO585
GND 586 IO586
SHIELD_RFFE_WLAN_TO_LAT_FEMS_DATA 587 IO587
GND 588 IO588
GPIO_SEQ_S4_PMU_TO_WLAN_REG_ON 589 IO589
GND 590 IO590
PP3V0_S2 591 IO591
GND 592 IO592
GND 593 IO593
GND 594 IO594
GND 595 IO595
GND 596 IO596
J_INT_BOT
SNT-PAD
SYM 4 OF 4
GND H_A1 H_A1
GND H_A2 H_A2
GND H_A3 H_A3
GND H_A4 H_A4
GND H_A5 H_A5
GND H_A6 H_A6
GND H_A7 H_A7
GND H_A8 H_A8
GND H_A9 H_A9
GND H_A10 H_A10
GND H_A11 H_A11
GND H_A12 H_A12
GND H_A13 H_A13
GND H_A14 H_A14
GND H_A15 H_A15
GND H_A16 H_A16
GND H_A17 H_A17
GND H_A18 H_A18
GND H_B1 H_B1
GND H_B2 H_B2
GND H_B3 H_B3
GND H_B4 H_B4
GND H_B5 H_B5
GND H_B6 H_B6
GND H_B7 H_B7
GND H_B8 H_B8
GND H_B9 H_B9
GND H_B10 H_B10
GND H_B11 H_B11
GND H_B12 H_B12
GND H_B13 H_B13
GND H_B14 H_B14
GND H_C1 H_C1
GND H_C2 H_C2
H_C3 H_C3 GND
H_C4 H_C4 GND
H_C5 H_C5 GND
H_C6 H_C6 GND
H_C7 H_C7 GND
H_C8 H_C8 GND
H_C9 H_C9 GND
H_C10 H_C10 GND
H_C11 H_C11 GND
H_C12 H_C12 GND
H_C13 H_C13 GND
H_C14 H_C14 GND
H_C15 H_C15 GND
H_C16 H_C16 GND
H_C17 H_C17 GND
H_C18 H_C18 GND
H_D1 H_D1 GND
H_D2 H_D2 GND
H_D3 H_D3 GND
H_D4 H_D4 GND
H_D5 H_D5 GND
H_D6 H_D6 GND
H_D7 H_D7 GND
H_D8 H_D8 GND
H_D9 H_D9 GND
H_D10 H_D10 GND
H_D11 H_D11 GND
H_D12 H_D12 GND
H_D13 H_D13 GND
H_D14 H_D14 GND
H_D15 H_D15 GND
H_D16 H_D16 GND
H_D17 H_D17 GND
H_D18 H_D18 GND

Title
此原理图由鑫智造图纸 、蓝锐图纸、五芯级图纸 、精诚图纸联合绘制
Size
A4
Number
Revision
Date: 2024/8/16
Sheet of
File: D:\HCP\15美版原理图\PCB_Project_1\80.SchDoc
Drawn By:


PP_UIM2_LDO13
C1202_E
1
2.2UF
2
20%
6.3V
A3
VCC
U_ESIM_E
BB_SIM2_CLK
BB_SIM2_RESET_L
A1
A2
B3
B1
GPIO6
GPIO5
SWIO
NC
GPIO0
GPIO1
GPIO2
GPIO3
GPIO4
GPIO7
B2
C2
C3
C1
D2
D1
BB_SIM2_DATA
GND
D3
ALAWAYS STUFF
PP_UIM1_LDO11
1
R1204_E
15K
2
BB_SIM1_DATA
PP_UIM2_LDO13
1
R1206_E
15K
2
BB_SIM2_DATA

Title 此原理图由鑫智造图纸 、蓝锐图纸、五芯级图纸 、精诚图纸联合绘制		
Size A4	Number	Revision
Date: 2024/8/16		Sheet of
File: D:\HCP\15美版原理图\PCB_Project_1\81.SchDoc		Drawn By:


R3501_E
1
2
0
PP1V24_S2
PP_VDD_LNA_L5
C3501_E
1
2
0.1UF
20%
6.3V
3
VCC
L5_LNA_E
5
RFOUT
50_RX_GNSS_L5
RFIN
1
50_TRX_L5_LNA_IN
LNA_EN
7
GNSS_L5_ELNA_EN
GND
9
8
6
4
2
C3502_E
1
2
33PF
5%
16V


R4203_E
1
2
01005
50_TRX_L5_LNA_IN
50_RX_GNSS_L5_ANT_10L
C4201_E
1
2
18PF
5%
16V
1
2
3.0NH+/-0.1NH-200MA
L4201_E
50_TRX_L5_LNA_IN_L
C4204_E
1
2
0.5PF
+/-0.05PF
16V

Title		
此原理图由鑫智造图纸 、蓝锐图纸、五芯级图纸 、精诚图纸联合绘制		
Size A4	Number	Revision
Date:	2024/8/16	Sheet of
File:	D:\HCP\15美版原理图\PCB_Project_1\82.SchDoc	Drawn By:



FL4101_E
10-OHM-1.1A
1
2
PP1V8_S2
PP1V8_S2_LAT_BRIDGE_VIO
SHIELD_RFFE0_SCLK_BB
SHIELD_RFFE0_SDATA_BB
C4101_E
33PF
5%
16V
C4102_E
33PF
5%
16V
C4103_E
0.22UF
10%
6.3V
B3
A2
A3
C2
VIO
SCLK
SDATA
VSU
U4101_E
GND
B2
BYP
C3
SUBUS_A
SUBUS_B
SUBUS_C
A1
B1
C1
BRIDGE_LAT_REF_BYP
SAWTOOTH_LAT_A
SAWTOOTH_LAT_B
SAWTOOTH_LAT_C
C4301_E
0.01UF
10%
6.3V

Title
此原理图由鑫智造图纸 、蓝锐图纸、五芯级图纸 、精诚图纸联合绘制

Size	Number	Revision
A4		

Date: 2024/8/16
Sheet of
File: D:\HCP\15美版原理图\PCB_Project_1\83.SchDoc
Drawn By:


PP_VDD_MAIN
C305_W 10UF 20% 10V
C306_W 33PF 5% 16V
C309_W 1.0UF 20% 10V
PP1V8_S4
C308_W 2.2UF 20% 6.3V
C304_W 33PF 5% 16V
28 VBAT
35 VBAT
15 VDD
U_7G_U_W
29 SAM 50_TRX_UWB_ANT2_CH5
17 SAM_CTRL1 GPIO_S4_UWB_TO_LAA_SW_UAT_CTRL1
10 SAM_CTRL2 GPIO_S4_UWB_TO_LAA_SW_UAT_CTRL2
31 WLAN_VIO RFFE_S4_WLAN_TO_UAT_5G_FEM_RST_L
24 WLAN_CLK SHIELD_RFFE_S4_WLAN_TO_UAT_FEMS_CLK
23 WLAN_DATA SHIELD_RFFE_S4_WLAN_TO_UAT_FEMS_DATA
16 WLAN_CTRL GPIO_WLAN_TO_UAT_5G_FEM_LNA_BYP_EN
C379_W 10PF 5% 16V
R382_W 1M 5% 1/32W
37 LAA 50_RX_XCVR_L_D_NA_LAAFEM_U_LAA_R
4 LAA_VIO
4 LAA_CLK
6 LAA_DATA
R310_W 1M
PP_VIO_RFFE_1V8_UAT
PP_VIO_RFFE5_SVR_1V8_R
SHIELD_RFFE0_SCLK_SDR0
SHIELD_RFFE0_SDATA_SDR0
C321_W 18PF +/-0.1PF 16V
C322_W 18PF +/-0.1PF 16V
C323_W 6.8PF +/-0.05PF 16V
39 TX/RX
GND
1 3 7 9 11 12 13 14 18 19 20 21 22 25 26 27 30 32 33 34 36 38 40 41 42
L363_W 0
50_WLAN_A_C0_TXRX_FEM_M
50_WLAN_A_UAT_TXRX_FEM
C361_W 0.3PF +/-0.05PF 16V
C362_W 0.3PF +/-0.05PF 16V
2 ANT 50_UWB_WLAN_A_LAA_DPLXR_M
L365_W
50_UWB_WLAN_A_LAA_DPLXR
C387_W 0.2PF +/-0.05PF 16V
C388_W 0.2PF +/-0.05PF 16V
DPX_W7G_UWB_U_W
4 6E/FRODO1
7 FRODO2
50_TRX_UWB_ANT3_CH9
11 ANT
GND
13 12 10 9 8 6 5 3 2 15
50_UWB_WLAN_A_LAA_M
L301_W
50_UWB_WLAN_A_LAA_ANT6
C301_W 0.3PF +/-0.05PF 16V
C302_W 0.2PF +/-0.05PF 16V
8 VDET ANALOG_UAT_5G_FEM_TO_WLAN_PDTS
C389_W 10PF 5% 16V
PP301_W P2MM-NSM PP 1 ANALOG_UAT_5G_FEM_TO_WLAN_PDTS
PP302_W P2MM-NSM PP 1 SHIELD_RFFE_S4_WLAN_TO_UAT_FEMS_CLK
PP303_W P2MM-NSM PP 1 SHIELD_RFFE_S4_WLAN_TO_UAT_FEMS_DATA
PP312_W P2MM-NSM PP 1 GPIO_S4_UWB_TO_LAA_SW_UAT_CTRL1
PP313_W P2MM-NSM PP 1 GPIO_S4_UWB_TO_LAA_SW_UAT_CTRL2

Title
此原理图由鑫智造图纸、蓝锐图纸、五芯级图纸、精诚图纸联合绘制

Size	Number	Revision
A4		

Date: 2024/8/16 Sheet of
File: D:\HCP\15美版原理图\PCB_Project_1\84.SchDoc Drawn By:


PP_VDD_MAIN
C320_W 2.2UF 20% 10V
C317_W 2.2UF 20% 10V
C315_W 2.2UF 20% 10V
C316_W 33PF 5% 16V
C319_W 1.0UF 20% 10V
PP1V8_S2
C318_W 2.2UF 20% 6.3V
C314_W 33PF 5% 16V
50_NB_TO_5G_FEM_LAT_SOUTH
L374_W 0
50_NB_LAT_FEM
C377_W 0.3PF +/-0.05PF 16V
C378_W 0.2PF +/-0.05PF 16V
28 VBAT
35 VBAT
15 VDD
GPIO_UWB_TO_LAA_SW_LAT_CTRL1
GPIO_UWB_TO_LAA_SW_LAT_CTRL2
17 SAM_CTRL1
10 SAM_CTRL2
RFFE_WLAN_TO_LAT_5G_FEM_RST_L
SHIELD_RFFE_WLAN_TO_LAT_FEMS_CLK
SHIELD_RFFE_WLAN_TO_LAT_FEMS_DATA
GPIO_WLAN_TO_LAT_5G_FEM_LNA_BYP_EN
31 WLAN_VIO
24 WLAN_CLK
23 WLAN_DATA
16 WLAN_CTRL
C384_W 10PF 5% 16V
R385_W 1M 5% 1/32W
37 LAA
4 LAA_VIO
6 LAA_CLK
5 LAA_DATA
39 TX/RX
50_RX_XCVR_L_P_NA_LAAFEM_L_LAA_R
PP_VIO_RFFE_1V8_LAT
R364_W
PP_VIO_RFFE_SDR_1V8_R
SHIELD_RFFE5_SCLK_SDR0
SHIELD_RFFE5_SDATA_SDR0
C325_W 18PF 5% 16V
C324_W 18PF 5% 16V
C333_W 6.8PF +/-0.1PF 16V
GND
1 3 7 9 11 12 13 14 18 19 20 21 22 25 26 27 30 32 33 34 36 38 40 41 42
L373_W 0.7NH-+/-0.05NH-0.9A
50_WLAN_A_C1_TXRX_FEM_M
50_WLAN_A_LAT_TXRX_FEM
C371_W 0.3PF +/-0.05PF 16V
C376_W 0.3PF +/-0.05PF 16V
ANT
50_NB_WLAN_A_LAA_BPF_M
L313_W
50_NB_WLAN_A_LAA_BPF
BPF_W7G_L_W
5G ANT GND
50_NB_WLAN_A_LAA_ANT5_BPF_M
L312_W
50_NB_WLAN_A_LAA_ANT5
C312_W 0.2PF +/-0.05PF 16V
C313_W 0.2PF +/-0.05PF 16V
C310_W 0.2PF +/-0.05PF 16V
C311_W 0.2PF +/-0.05PF 16V
VDET 8
ANALOG_LAT_5G_FEM_TO_WLAN_PDTS
C391_W 10PF 5% 16V
PP304_W P2MM-NSM PP ANALOG_LAT_5G_FEM_TO_WLAN_PDTS
PP305_W P2MM-NSM PP SHIELD_RFFE_WLAN_TO_LAT_FEMS_CLK
PP306_W P2MM-NSM PP SHIELD_RFFE_WLAN_TO_LAT_FEMS_DATA
PP314_W P2MM-NSM PP GPIO_UWB_TO_LAA_SW_LAT_CTRL1
PP315_W P2MM-NSM PP GPIO_UWB_TO_LAA_SW_LAT_CTRL2

Title
此原理图由鑫智造图纸 、蓝锐图纸、五芯级图纸 、精诚图纸联合绘制

Size	Number	Revision
A4		

Date: 2024/8/16 Sheet of
File: D:\HCP\15 \PCB_Project_1\85.SchDoc Drawn By:


PP1V24_S4
2 R210_R 1
3K 1% 1/32W
UWB_SECURE_BOOT
PP1V24_S4
1 R202_R 47K 5% 1/32W 2
GPIO_SCM_AOP_TO_UWB_SPI_CS_L
U_ARROW_R
SPI0_AOP_TO_IMU_UWB_SCLK K5 QSPIS_CLK
L4 QSPIS_CSN
SPI0_AOP_TO_IMU_UWB_MOSI K7 QSPIS_DQ0[MOSI]
SPI0_AOP_TO_IMU_UWB_MISO L7 QSPIS_DQ0[MISO]
L6 QSPIS_DQ2
L5 QSPIS_DQ3
GPIO_SEQ_S4_PMU_TO_UWB_RESET_L J5 EXT_RESET*
GPIO_SCM_AOP_FROM_UWB_INT J11 HOST_WAKE
IO_S4_BT_TO_UWB_WAKE K3 DEVICE_WAKE
GPIO_AOP_TO_UWB_TIME_SYNC_L K2 RTC_SYNC
IO_S4_BT_TO_UWB_TIME_SYNC G5 BT_TIME_SYNC
CLK_GPIO_S4_PMU_TO_WLAN_UWB_GNSS_32K H10 CK_32K
GPIO_AOP_TO_UWB_COREDUMP_TRIGGER H4 DUMP_TRIGGER
JTAG_TCK G11 SWD_AP_TO_MANY_SWCLK
JTAG_TMS G10 SWD_AP_BI_UWB_SWDIO
UWB_UART_NCTS L8
UWB_UART_NRTS J6
AP_UART_NCTS J8
AP_UART_NRTS H6 UWB_SECURE_BOOT
AP_UART_RXD L9
AP_UART_TXD F7
COEX_SCLK H9 SPMI1_COEX_AOP_TO_BB_WLAN_UWB_CLK
COEX_SDAT K10 SPMI1_COEX_AOP_BI_BB_WLAN_UWB_DATA_UWB_R
HEB_SCLK G9 SPMI0_HEB_AOP_TO_BB_WLAN_NFC_UWB_CLK
HEB_SDAT G8 SPMI0_HEB_AOP_BI_BB_WLAN_NFC_UWB_DATA_UWB_R
SMB_SCL H8 I2C_S4_UWB_TO_SE_SCL
SMB_SDA H7 I2C_S4_UWB_BI_SE_SDA
U_ARROW_R
PP1V0_UWB_ANA_S4 G7 VDDA_UWB_1P0
PP1V24_S4 H5 VDDIO
PP1V0_UWB_ANA_S4 G3 VDDA_UWB_1P0
PP1V8_S4 E4 VDDA_HPA_1P8
PP1V8_S4 E3 VDDA_HPA_1P8
PP1V24_S4 K8 VDDIO
VDD_SOC J7 PP1V0_S4
VDDIO_DCP H11 PP1V8_S4
VDDIOB K4 PP1V24_S4
VPP_OTP J10 UWB_VPP_OTP
1 R203_R 0 0% 1/32W 2
U_ARROW_R
A1 A3 A5 A6 A7 A9 A11 B1 B2 B3 B4 B5 B6 B7 B8 B9 B11 C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C11 D1 D2 D3 D4 D5 D6 D7 D8
D9 D10 D11 E2 E5 E6 E7 E8 E9 E10 E11 F2 F3 F4 F5 F6 F8 F9 F10 F11 G2 G4 G6 H1 H2 H3 J3 J9 K1 K6 K9 K11 L1 L2 L10 L11
VSS
PP1V0_UWB_ANA_S4
1 C201_R 2.2UF 20% 6.3V 2
1 C203_R 5.6PF +/-0.05PF 16V 2
PP1V24_S4
1 C207_R 2.2UF 20% 6.3V 2
1 C206_R 5.6PF +/-0.05PF 16V 2
PP1V0_S4
1 C205_R 2.2UF 20% 6.3V 2
1 C204_R 5.6PF +/-0.05PF 16V 2
PP1V8_S4
1 C200_R 2.2UF 20% 6.3V 2
1 C202_R 5.6PF +/-0.05PF 16V 2
PP200_R P2MM-NSM PP 1 GPIO_SEQ_S4_PMU_TO_UWB_RESET_L
PP201_R P2MM-NSM PP 1 SPI0_AOP_TO_IMU_UWB_SCLK
PP202_R P2MM-NSM PP 1 SPI0_AOP_TO_IMU_UWB_MISO
PP203_R P2MM-NSM PP 1 GPIO_SCM_AOP_TO_UWB_SPI_CS_L
PP204_R P2MM-NSM PP 1 SPI0_AOP_TO_IMU_UWB_MOSI
PP205_R P2MM-NSM PP 1 GPIO_AOP_TO_UWB_COREDUMP_TRIGGER
PP206_R P2MM-NSM PP 1 GPIO_SCM_AOP_FROM_UWB_INT
PP207_R P2MM-NSM PP 1 GPIO_AOP_TO_UWB_TIME_SYNC_L
PP208_R P2MM-NSM PP 1 SPMI1_COEX_AOP_TO_BB_WLAN_UWB_CLK
PP209_R P2MM-NSM PP 1 SPMI1_COEX_AOP_BI_BB_WLAN_UWB_DATA_UWB_R
PP210_R P2MM-NSM PP 1 SPMI0_HEB_AOP_TO_BB_WLAN_NFC_UWB_CLK
PP211_R P2MM-NSM PP 1 SPMI0_HEB_AOP_BI_BB_WLAN_NFC_UWB_DATA_UWB_R
PP212_R P2MM-NSM PP 1 I2C_S4_UWB_TO_SE_SCL
PP213_R P2MM-NSM PP 1 I2C_S4_UWB_BI_SE_SDA

Title
此原理图由鑫智造图纸 、蓝锐图纸、五芯级图纸 、精诚图纸联合绘制

Size	Number	Revision
A4		

Date: 2024/8/16 Sheet of
File: D:\HCP\15美版原理图\PCB_Project_1\86.S Drawn By:


U_ARROW_R
ANT0
ANT1
ANT2
ANT3
A2
A4
A8
A10
50 NB LAT MATCH
50 UWB9 TO TOF DIV
50 UWB5 NB TO UAT MATCH
50 UWB9 TO UAT MATCH
GPIO S4 UWB TO LAA SW UAT CTRL1
GPIO S4 UWB TO LAA SW UAT CTRL2
GPIO UWB TO LAA SW LAT CTRL1
GPIO UWB TO LAA SW LAT CTRL2
J1
L3
J4
J2
RF_SW1
RF_SW2
RF_SW3
RF_SW4
UWB_RFFE_SCLK
UWB_RFFE_SDATA
UWB_RFFE_RST
E1
G1
F1
L300_R
C300_R
0.2PF
+/-0.05PF
16V
C301_R
0.2PF
+/-0.05PF
16V
50 UWB9 TOF DIV BPF IN
FL302_R
IN
OUT
6
4
1
2
3
5
50 UWB9 TOF DIV BPF OUT
L301_R
C302_R
0.2PF
+/-0.05PF
16V
C303_R
0.2PF
+/-0.05PF
16V
50 UWB9 TOF DIV ANT M
L302_R
50 NB LAT MATCH
50 NB TO 5G FEM LAT NORTH
C304_R
0.2PF
+/-0.05PF
16V
C305_R
0.2PF
+/-0.05PF
16V
L303_R
50 UWB5 NB TO UAT MATCH
50 TRX UWB ANT2 CH5
C306_R
0.2PF
+/-0.05PF
16V
C307_R
0.2PF
+/-0.05PF
16V
L304_R
50 UWB9 TO UAT MATCH
50 TRX UWB ANT3 CH9
C308_R
0.2PF
+/-0.05PF
16V
C309_R
0.2PF
+/-0.05PF
16V

Title
此原理图由鑫智造图纸 、蓝锐图纸、五芯级图纸 、精诚图纸联合绘制

Size	Number	Revision
A4		

Date: 2024/8/16 Sheet of
File: D:\HCP\15美版原理图\PCB_Project_1\87.SchDoc Drawn By:


1
2
3
4
A
B
C
D
R209100
R209101
R209102
R209103
R209104
R209105
R209106
R209107
R209108
R209109
R20960
R20961
R20962
R20963
R20964
R20965
R20966
R20967
R20968
R20969
R20970
R20971
R20972
R20973
R20974
R20975
R20976
R20977
R20978
R20979
R20990
R20991
R20980
R20981
R20982
R20983
R20984
R20985
R20986
R20987
R20988
R20989
R20992
R20993
R20950_W
R20951_W
R20952_W
R20953_W
R20954_W
R20955_W
R20956_W
R20957_W
R20966_W
R20958_W
R20959_W
R20960_W
R20961_W
R20962_W
R20963_W
R20964_W
R20965_W
R20967_W
R20950_E
R20951_E
R20952_E
R20953_E
R20954_E
R20955_E
R20956_E
R20957_E
R20958_E
R20959_E
0
FD20930
FD20933
FD20934
FD20935
FD20936
FD20937
FD20938
SH_RF_GNSS_EP
SH_RF_TXDSM_EP
SH_RF_HANGER
SH_RF_UPPER_RIGHT_E
CLIP_RF_BUNKER
SH_RF_MID_P
SH_RF_LOWER_P
SB0903
SB0904

Title
此原理图由鑫智造图纸 、蓝锐图纸、五芯级图纸 、精诚图纸联合绘制

Size	Number	Revision
A4		

Date: 2024/8/16
Sheet of
File: D:\HCP\15美版原理图\PCB_Project_1\88.SchDoc
Drawn By:


Baseband/BB PMU NTC
R5030
10KOHM-1%
01005
ROOM=BASEBAND
1
2
NTC_RADIO_BB_P
NTC_RADIO_BB_N
OMIT
XW5030
SHORT-20L-0.05MM-SM
1
2
ROOM=INTERPOSER
NO_XNET_CONNECTION
GND
Cassata/UAT PA NTC
R5040
10KOHM-1%
01005
ROOM=MMW_SIP
1
2
NTC_RADIO_PA_P
NTC_RADIO_PA_N
OMIT
XW5040
SHORT-20L-0.05MM-SM
1
2
ROOM=INTERPOSER
NO_XNET_CONNECTION
GND

Title
此原理图由鑫智造图纸 、蓝锐图纸、五芯级图纸 、精诚图纸联合绘制

Size	Number	Revision
A4		

Date: 2024/8/16
Sheet of
File: D:\HCP\15美版原理图\PCB_Project_1\90.SchDoc
Drawn By:


PP_VDD_MAIN
L6520
0.47UH-20%-5A-0.037OHM
C6591
15UF
20%
6.3V
C6593
220PF
5%
25V
LX_STROBE
R6520
1.0
1%
1/10W
C6520
8200PF
10%
6.3V
GND
IN
NTC_STROBE_MODULE
BI
I2C2_CAM_PMU2_SDA_1V8
IN
I2C2_CAM_PMU2_SCL_1V8
IN
GPIO_CAM_PMU2_TO_STROBE_HWEN_1V8
IN
GPIO_ISP_CAMS_TO_STROBE_TRIGGER_1V8
NC
U6500
LM3567A1
DSBGA
CRITICAL
353S02016
ROOM=STROBE
A3 IN
B1 SW
B2 SW
E3 TEMP1
D3 TEMP2
A5 SDA
B5 SCL
A4 EN
B3 SCL
B4 STR2
C5 TORCH/TX
GND
A1
A2
OUT C1
OUT C2
OUT C3
OUT C4
D1 E1
D1 E2
D2 D1
D2 D2
D3 D4
D3 D5
D4 E4
D4 E5
PP_STROBE_BOOST_OUT_S0
C6505
220PF
5%
25V
C6506
15UF
20%
6.3V
C6507
15UF
20%
6.3V
XW6500
AMUX_STROBE_BOOST_OUT_R
R6530
1K
1%
1/32W
AMUX_DIV_STROBE_BOOST_OUT
R6531
4.7K
1%
1/32W
C6530
0.1UF
20%
6.3V
PP_STROBE_DRIVER_GENTER_LED
OUT
OUT
PP_STROBE_DRIVER_CORNER_LED
PP_STROBE_DRIVER_SIDE_LED
OUT

Title

此原理图由鑫智造图纸 、蓝锐图纸、五芯级图纸 、精诚图纸联合绘制

Size	Number	Revision
A4		

Date: 2024/8/16
Sheet of
File: D:\HCP\15美版原理图\PCB_Project_1\91.SchDoc
Drawn By:


1
2
3
4
A
B
C
D
J10400
29
25
26
RET_CODEC_FROM_MIC2_REAR_CONN
ANALOG_MIC2_REAR_TO_CODEC_AIN2_CONN_P
PP3V0_REAR_LS_S0
PP_STROBE_DRIVER_SIDE_LED
ANALOG_MIC2_REAR_TO_CODEC_AIN2_CONN_N
PP_CODEC_TO_MIC2_REAR_BIAS_CONN
PP_STROBE_DRIVER_CORNER_LED
PP_STROBE_DRIVER_CENTER_LED
PAC_WLCHGR_COIL2
PAC_WLCHGR_COIL1
NTC_STROBE_MODULE_CONN
ANALOG_GRIMALDI_VIS_IR_TO_CODEC_AIN5_AIN6_CONN_N
ANALOG_GRIMALDI_IR_TO_CODEC_AIN5_P
ANALOG_GRIMALDI_VIS_TO_CODEC_AIN6_P
I2C0_AOP_SDA
I2C0_AOP_SCL
PP1V2_MAGUARI_VDDIO
PP1V8_S2
GPIO_SCM_AOP_FROM_MAGUARI_INT_L
NFC_F_ANT_POS
NFC_F_ANT_NEG
27
28
30
OUT
RET_CODEC_FROM_MIC2_REAR
XW10405
C10419
56PF
5%
25V
PP_CODEC_TO_MIC2_REAR_BIAS
XW10401
C10416
220PF
ANALOG_MIC2_REAR_TO_CODEC_AIN2_P
XW10402
C10417
56PF
ANALOG_MIC2_REAR_TO_CODEC_AIN2_N
XW10404
C10418
56PF
BI
PAC_WLCHGR_COIL1
C10405
220PF
2%
50V
C10406
220PF
PAC_WLCHGR_COIL2
C10403
220PF
C10404
220PF
OUT
PP1V8_S2
XW10401
C10401
220PF
C10450
2.2UF
20%
6.3V
IN
GPIO_SCM_AOP_FROM_MAGUARI_INT_L
XW10402
C10402
220PF
OUT
I2C0_AOP_SCL
XW10407
C10407
56PF
BI
I2C0_AOP_SDA
XW10408
C10408
56PF
PP1V2_MAGUARI_VDDIO
C10451
1.0UF
OUT
NTC_STROBE_MODULE
XW10403
NTC_STROBE_MODULE_CONN
R10401
19.1K
1%
1/32W
C10413
220PF
PP_STROBE_DRIVER_CENTER_LED
C10414
220PF
PP_STROBE_DRIVER_CORNER_LED
C10415
220PF
PP_STROBE_DRIVER_SIDE_LED
C10409
220PF
OUT
ANALOG_GRIMALDI_IR_TO_CODEC_AIN5_P
C10412
56PF
OUT
ANALOG_GRIMALDI_VIS_TO_CODEC_AIN6_P
C10412
56PF
PP3V0_REAR_LS_S0
C10411
220PF
OUT
ANALOG_GRIMALDI_IR_TO_CODEC_AIN5_N
XW10421
ANALOG_GRIMALDI_IR_TO_CODEC_AIN5_AIN6_CONN_N
OUT
ANALOG_GRIMALDI_VIS_TO_CODEC_AIN6_N
XW10422
ANALOG_GRIMALDI_VIS_IR_TO_CODEC_AIN5_AIN6_CONN_N
XW10411
R10402
0
0%
1/32W

Title
此原理图由鑫智造图纸 、蓝锐图纸、五芯级图纸 、精诚图纸联合绘制

Size	Number	Revision
A4		

Date: 2024/8/16 Sheet of
File: D:\HCP\15美版原理图\PCB_Project_1\92.SchDoc Drawn By:


JBG2
1
28
3
29
5
30
7
31
9
19
2
20
4
21
6
22
8
23
32
33
34
35
36
11
39
13
38
15
37
17
10
24
12
25
14
26
16
27
18
40
41
42
43
44
50_UMB9_TOF_DIV_ANT_M_R
SMR545_S11H_VPOL
SMR545_S2H_HPOL
SMR545_S9H_VPOL
SMR545_S10L_VPOL
SMR545_S2L_HPOL
SMR545_S9L_VPOL
SMR545_S1L_HPOL
SMR545_S3H_HPOL

Title
此原理图由鑫智造图纸 、蓝锐图纸、五芯级图纸 、精诚图纸联合绘制

Size	Number	Revision
A4		

Date: 2024/8/16 Sheet of
File: D:\HCP\15美版原理图\PCB_Project_1\93.SchDoc Drawn By:


1
2
3
4
A
B
C
D
J_INT_TOP
SNT-PAD
SYM 1 OF 4
998-24849
CMIT
IO1 1 GND
IO2 2 GND
IO3 3 GND
IO4 4 GND
IO5 5 GND
IO6 6 PP VDD BOOST
IO7 7 GND
IO8 8 PP VDD MAIN BBPMU
IO9 9 GND
IO10 10 PP VDD MAIN BBPMU
IO11 11 GND
IO12 12 PP VDD MAIN BBPMU
IO13 13 GND
IO14 14 PP VDD MAIN BBPMU
IO15 15 GPIO SEQ PMU TO BBPMU RESET L
IO16 16 PP VDD MAIN BBPMU
IO17 17 GND
IO18 18 PP VDD BOOST
IO19 19 GND
IO20 20 GND
IO21 21 IO TOUCH TO MANY SCAN ACTIVE
IO22 22 I2C DISPLAY SDA 1V8
IO23 23 GPIO AP FROM BT AUDIO SYNC
IO24 24 I2C DISPLAY SCL 1V8
IO25 25 GND
IO26 26 ANALOG PCPU SENSE P
IO27 27 ANALOG PCPU SENSE N
IO28 28 ANALOG GPU SENSE P
IO29 29 ANALOG GPU SENSE N
IO30 30 GPIO WLAN TO AP TIME SYNC 1V2
IO31 31 ANALOG ECPU SENSE SE
IO32 32 NTC STROBE MODULE
IO33 33 GND
IO34 34 GND
IO35 35 GND
IO36 36 GND
IO37 37 GND
IO38 38 GND
IO39 39 GND
IO40 40 PP STROBE DRIVER CORNER LED
IO41 41 GND
IO42 42 PP STROBE DRIVER SIDE LED
IO43 43 GND
IO44 44 PP STROBE DRIVER CENTER LED
IO45 45 GND
IO46 46 PP STROBE DRIVER CENTER LED
IO47 47 GND
IO48 48 GND
IO49 49 GND
IO50 50 GND
IO51 51 GND
IO52 52 GPIO S4 SE TO BT PKT RDY
IO53 53 GND
IO54 54 ANALOG MIC2 REAR TO CODEC AIN2 N
IO55 55 GND
IO56 56 ANALOG MIC2 REAR TO CODEC AIN2 P
IO57 57 GPIO NUB FROM BB RESET DETECT L
IO58 58 RET CODEC FROM MIC2 REAR
IO59 59 GPIO AOP TO BB GNSS TIME MARK
IO60 60 PP CODEC TO MIC2 REAR BIAS
IO61 61 GPIO AOP TO NFC IRONMAN EN
IO62 62 ANALOG GRIMALDI IR TO CODEC AIN5 N
IO63 63 GND
IO64 64 ANALOG GRIMALDI IR TO CODEC AIN5 P
IO65 65 GND
IO66 66 ANALOG_GRIMALDI_VIS_TO_CODEC_AIN6_N
IO67 67 GND
IO68 68 ANALOG GRIMALDI VIS TO CODEC AIN6 P
IO69 69 GND
IO70 70 GND
IO71 71 NFC P TO NFC F COEX
IO72 72 GND
IO73 73 GND
IO74 74 GND
IO75 75 NFC F TO NFC P COEX
IO76 76 SPMI0_HEB_AOP_BI_BB_WLAN_NFC_UWB_DATA
IO77 77 GND
IO78 78 SPMI0_HEB AOP TO BB WLAN NFC UWB CLK
IO79 79 NFC P TEST OUT
IO80 80 GND
IO81 81 GND
IO82 82 SHIELD RFFE0 SDATA SDR0
IO83 83 GND
IO84 84 SHIELD RFFE0 SCLK SDR0
IO85 85 GND
IO86 86 SHIELD RFFE S4 WLAN TO UAT FEMS DATA
IO87 87 RFFE S4 WLAN TO UAT 5G FEM RST L
IO88 88 SHIELD RFFE S4 WLAN TO UAT FEMS CLK
IO89 89 GND
IO90 90 GND
IO91 91 GND
IO92 92 50_RX_XCVR_L_D_NA_LAAFEM_U_LAA_R
IO93 93 GND
IO94 94 GND
IO95 95 GND
IO96 96 GND
IO97 97 GND
IO98 98 50 NB TO 5G FEM LAT NORTH
IO99 99 GND
IO100 100 GND
IO101 101 50 WLAN A C0 TXRX FEM M
IO102 102 GND
IO103 103 GND
IO104 104 50 TRX ANT2 LB LMB MB HB L1
IO105 105 GND
IO106 106 GND
IO107 107 50 TRX ANT8 UHB N79
IO108 108 GND
IO109 109 GND
IO110 110 50 UWB9 TOF DIV ANT M
IO111 111 GND
IO112 112 GND
IO113 113 GND
IO114 114 GND
IO115 115 GND
IO116 116 GND
IO117 117 GND
IO118 118 GND
IO119 119 GND
IO120 120 GND
IO121 121 GND
IO122 122 GND
IO123 123 GND
IO124 124 GND
IO125 125 GND
IO126 126 GND
IO127 127 GND
IO128 128 GND
IO129 129 50 RX GNSS L5
IO130 130 GND
IO131 131 GND
IO132 132 PP VIO RFFE 1V8 RX
IO133 133 PP1V24 S2
IO134 134 GPIO AOP FROM GNSS HOST REQ
IO135 135 GND
IO136 136 GND
IO137 137 ANALOG UAT 5G FEM TO WLAN PDTS
IO138 138 GND
IO139 139 GND
IO140 140 GPIO AOP TO GNSS ENABLE
IO141 141 SPI1 AOP FROM GNSS MISO
IO142 142 GPIO AOP TO GNSS CS
IO143 143 SPI1 AOP TO GNSS MOSI
IO144 144 GNSS L5 ELNA EN
IO145 145 SPI1 AOP TO GNSS SCLK
IO146 146 GND
IO147 147 CLK GPIO S4 PMU TO WLAN UWB GNSS_32K
IO148 148 GND
IO149 149 SAWTOOTH UAT A
IO150 150 GND
IO151 151 SAWTOOTH UAT B
IO152 152 GND
IO153 153 PP1V8 S4
IO154 154 GND
IO155 155 PP VDD MAIN UAT
IO156 156 GND
IO157 157 PP VDD MAIN UAT
IO158 158 GND
IO159 159 GND
IO160 160 GND
IO161 161 GND
IO162 162 GND
IO163 163 GND
IO164 164 GND
IO165 165 GND
IO166 166 GND
IO167 167 GND
IO168 168 GND
IO169 169 GND
IO170 170 GND
IO171 171 GND
IO172 172 GND
IO173 173 GND
IO174 174 GND
IO175 175 GND
IO176 176 GND
IO177 177 GND
IO178 178 GND
IO179 179 GND
IO180 180 IO S4 BT TO UWB WAKE
J_INT_TOP
SNT-PAD
SYM 2 OF 4
998-24849
CMIT
IO181 181 GND
IO182 182 IO S4 BT TO UWB TIME SYNC
IO183 183 GND
IO184 184 GPIO_WLAN TO UAT 5G FEM LNA BYP EN
IO185 185 GND
IO186 186 SPMI1_COEX_AOP_BI_BB_WLAN_UWB_DATA
IO187 187 GND
IO188 188 SPMI1 COEX AOP TO BB WLAN UWB CLK
IO189 189 GND
IO190 190 GND
IO191 191 GND
IO192 192 GND
IO193 193 GND
IO194 194 GND
IO195 195 GND
IO196 196 GND
IO197 197 GND
IO198 198 GND
IO199 199 GND
IO200 200 GND
IO201 201 GND
IO202 202 GND
IO203 203 GND
IO204 204 GND
IO205 205 GND
IO206 206 GND
IO207 207 GND
IO208 208 GND
IO209 209 GND
IO210 210 GND
IO211 211 GND
IO212 212 GPIO NUB TO BBPMU DEBUG EN 1V8
IO213 213 I2C S4 BT TO SE SCL
IO214 214 GND
IO215 215 PP1V8 S2
IO216 216 I2C S4 BT BI SE SDA
IO217 217 GND
IO218 218 GND
IO219 219 GND
IO220 220 GND
IO221 221 GND
IO222 222 GND
IO223 223 GND
IO224 224 GND
IO225 225 GND
IO226 226 GND
IO227 227 GPIO SCM AOP FROM MAGUARI INT L
IO228 228 GPIO NUB TO BB FORCE PWM
IO229 229 GND
IO230 230 I2C0 AOP SCL
IO231 231 I2C0 AOP SDA
IO232 232 GND
IO233 233 GND
IO234 234 GND
IO235 235 GND
IO236 236 GND
IO237 237 GND
IO238 238 GND
IO239 239 GND
IO240 240 GND
IO241 241 GND
IO242 242 GND
IO243 243 GND
IO244 244 GND
IO245 245 GND
IO246 246 GND
IO247 247 GND
IO248 248 GND
IO249 249 GPIO BB TO NUB GSM TXBURST IND 1V8
IO250 250 GND
IO251 251 GND
IO252 252 GND
IO253 253 GND
IO254 254 GND
IO255 255 GND
IO256 256 GND
IO257 257 GND
IO258 258 GND
IO259 259 90 PCIE GP1 AP TO BB TX P
IO260 260 GND
IO261 261 90 PCIE GP1 AP TO BB TX N
IO262 262 GND
IO263 263 90 PCIE GP1 AP FROM BB RX N
IO264 264 GND
IO265 265 90 PCIE GP1 AP FROM BB RX P
IO266 266 GND
IO267 267 90 PCIE GP1 AP TO BB REFCLK N
IO268 268 GND
IO269 269 90 PCIE GP1 AP TO BB REFCLK P
IO270 270 GND
IO271 271 GND
IO272 272 GND
IO273 273 GND
IO274 274 GND
IO275 275 GND
IO276 276 50 TRX ANT4 MB HB WLAN24
IO277 277 GND
IO278 278 GND
IO279 279 GND
IO280 280 GND
IO281 281 GND
IO282 282 90 PCIE GP0 AP FROM WLAN RX P
IO283 283 GND
IO284 284 90 PCIE GP0 AP FROM WLAN RX N
IO285 285 GND
IO286 286 90 PCIE GP0 AP TO WLAN TX N
IO287 287 GND
IO288 288 90 PCIE GP0 AP TO WLAN TX P
IO289 289 GND
IO290 290 90 PCIE GP0 AP TO WLAN REFCLK P
IO291 291 GND
IO292 292 90 PCIE GP0 AP TO WLAN REFCLK N
IO293 293 GND
IO294 294 GND
IO295 295 GND
IO296 296 PCIE GP1 AP TO BB PERST L
IO297 297 GND
IO298 298 GPIO AP TO BB COREDUMP
IO299 299 GND
IO300 300 PCIE GP0 AP TO WLAN PERST L
IO301 301 GND
IO302 302 PCIE GP0 AP BI WLAN CLKREQ L
IO303 303 GND
IO304 304 GND
IO305 305 GND
IO306 306 PCIE GP1 AP BI BB CLKREQ L
IO307 307 GND
IO308 308 GPIO PMU FROM BB PCIE HOST WAKE_L
IO309 309 GND
IO310 310 SWD AP TO MANY SWCLK
IO311 311 GND
IO312 312 SWD AP BI BB SWDIO
IO313 313 GND
IO314 314 NTC RADIO PA P
IO315 315 GND
IO316 316 NTC RADIO BB P
IO317 317 GND
IO318 318 PP3V0 REAR LS S0
IO319 319 GND
IO320 320 PP VDD MAIN SERNIK
IO321 321 GND
IO322 322 PP VDD MAIN SERNIK
IO323 323 GND
IO324 324 GND
IO325 325 GND
IO326 326 GND
IO327 327 GND
IO328 328 GND
IO329 329 GND
IO330 330 GND
IO331 331 GND
IO332 332 GND
IO333 333 GND
IO334 334 GND
IO335 335 GND
IO336 336 GND
IO337 337 GND
IO338 338 GND
IO339 339 GND
IO340 340 GND
IO341 341 GND
IO342 342 GND
IO343 343 GND
IO344 344 GND
IO345 345 GND
IO346 346 GND
IO347 347 RFFE WLAN TO LAT 5G FEM RST L
IO348 348 GND
IO349 349 GPIO S4 BT TO BOT SPKR TRIG
IO350 350 GND
IO351 351 GND
IO352 352 GND
IO353 353 GND
IO354 354 GND
IO355 355 GND
IO356 356 GND
IO357 357 GND
IO358 358 GND
IO359 359 GND
IO360 360 GND

Title
此原理图由鑫智造图纸 、蓝锐图纸、五芯级图纸 、精诚图纸联合绘制

Size	Number	Revision
A4		

Date: 2024/8/16
Sheet of
File: D:\HCP\15美版原理图\PCB_Project_1\94.SchDoc
Drawn By:


J_INT_TOP
SNT-PAD
SYM 3 OF 4
998-24849
CMIT
I2C2 SMC CHARGER BI GG SDA 1V8 361 IO361
GND 362 IO362
I2C2 SMC CHARGER TO GG SCL 1V8 363 IO363
IO ACE TO CHARGER VBUS1 VALID L HV 364 IO364
GND 365 IO365
GND 366 IO366
GND 367 IO367
GND 368 IO368
GND 369 IO369
GND 370 IO370
GND 371 IO371
GND 372 IO372
GND 373 IO373
GND 374 IO374
GND 375 IO375
GND 376 IO376
GND 377 IO377
GND 378 IO378
GND 379 IO379
GND 380 IO380
GND 381 IO381
GND 382 IO382
GND 383 IO383
GND 384 IO384
GND 385 IO385
GND 386 IO386
GND 387 IO387
GND 388 IO388
GND 389 IO389
GND 390 IO390
GND 391 IO391
GND 392 IO392
GND 393 IO393
GND 394 IO394
GND 395 IO395
PP VDD MAIN LAT 396 IO396
GND 397 IO397
PP VDD MAIN LAT 398 IO398
GND 399 IO399
PP VDD MAIN LAT 400 IO400
GND 401 IO401
PP VDD MAIN LAT 402 IO402
GND 403 IO403
PP VDD MAIN LAT 404 IO404
GND 405 IO405
GND 406 IO406
GND 407 IO407
GND 408 IO408
GND 409 IO409
GND 410 IO410
GND 411 IO411
PAC WLCHGR COIL2 412 IO412
GND 413 IO413
PAC WLCHGR COIL2 414 IO414
GND 415 IO415
GND 416 IO416
GND 417 IO417
GND 418 IO418
GND 419 IO419
PAC WLCHGR COIL1 420 IO420
GND 421 IO421
PAC WLCHGR COIL1 422 IO422
GND 423 IO423
GND 424 IO424
GND 425 IO425
GND 426 IO426
GND 427 IO427
GND 428 IO428
GND 429 IO429
GND 430 IO430
GND 431 IO431
GND 432 IO432
GND 433 IO433
GND 434 IO434
GND 435 IO435
GND 436 IO436
GND 437 IO437
GND 438 IO438
GND 439 IO439
PP WLCHGR VRECT 440 IO440
GND 441 IO441
GND 442 IO442
GND 443 IO443
GND 444 IO444
GND 445 IO445
GND 446 IO446
GND 447 IO447
GND 448 IO448
GND 449 IO449
GND 450 IO450
IO451 451 GND
IO452 452 GND
IO453 453 GND
IO454 454 GND
IO455 455 GND
IO456 456 GND
IO457 457 GND
IO458 458 GND
IO459 459 GND
IO460 460 GND
IO461 461 PP WLCHGR VMID
IO462 462 GND
IO463 463 GND
IO464 464 GND
IO465 465 PP VBUS2 WLCHGR
IO466 466 GND
IO467 467 CLK BBPMU TO WLCHGR 38M4
IO468 468 GND
IO469 469 GPIO WLCHGR TO BBPMU CLK EN
IO470 470 GND
IO471 471 GND
IO472 472 GND
IO473 473 PP1V24 S4
IO474 474 GND
IO475 475 PP1V8 S4
IO476 476 GND
IO477 477 GND
IO478 478 GND
IO479 479 GPIO WLAN TO LAT 5G FEM LNA BYP_EN
IO480 480 GND
IO481 481 GPIO PMU FROM WLAN HOST WAKE
IO482 482 GND
IO483 483 GND
IO484 484 GND
IO485 485 GND
IO486 486 GND
IO487 487 GND
IO488 488 GND
IO489 489 GND
IO490 490 GND
IO491 491 ANALOG PP5V25 ACC SENSE
IO492 492 AMUX PMU AY
IO493 493 AMUX PMU BY
IO494 494 GND
IO495 495 GND
IO496 496 GND
IO497 497 GND
IO498 498 GND
IO499 499 GND
IO500 500 GND
IO501 501 GND
IO502 502 GND
IO503 503 GND
IO504 504 GND
IO505 505 GND
IO506 506 GND
IO507 507 GND
IO508 508 50 TRX UHBPAD LAT ANT9
IO509 509 GND
IO510 510 GND
IO511 511 50 TRX ANT3 MB HB WLAN24
IO512 512 GND
IO513 513 GND
IO514 514 50 TRX ANT1 LB LMB MB HB
IO515 515 GND
IO516 516 GND
IO517 517 50 TRX UHBPAD LAT ANT7
IO518 518 GND
IO519 519 GND
IO520 520 GND
IO521 521 GND
IO522 522 GND
IO523 523 GND
IO524 524 GND
IO525 525 GND
IO526 526 PP1V8 S2
IO527 527 GND
IO528 528 SHIELD RFFE0 SDATA BB
IO529 529 GND
IO530 530 GND
IO531 531 SHIELD RFFE0 SCLK SDR
IO532 532 GND
IO533 533 GND
IO534 534 GND
IO535 535 GND
IO536 536 GND
IO537 537 GND
IO538 538 SHIELD RFFE5 SDATA SDR0
IO539 539 SHIELD RFFE5 SCLK SDR0
IO540 540 GND
J_INT_TOP
PP VIO RFFE 1V8 RX 541 IO541
GND 542 IO542
GND 543 IO543
GND 544 IO544
GND 545 IO545
GND 546 IO546
GND 547 IO547
GND 548 IO548
GND 549 IO549
GND 550 IO550
GND 551 IO551
GND 552 IO552
GND 553 IO553
GND 554 IO554
GND 555 IO555
GND 556 IO556
90 USB BB R N 557 IO557
GND 558 IO558
90 USB BB R P 559 IO559
GND 560 IO560
GND 561 IO561
GND 562 IO562
GND 563 IO563
GND 564 IO564
GND 565 IO565
GND 566 IO566
GND 567 IO567
GND 568 IO568
GND 569 IO569
GND 570 IO570
GND 571 IO571
GND 572 IO572
ANALOG LAT 5G FEM TO WLAN PDTS 573 IO573
GND 574 IO574
GND 575 IO575
50 WLAN A C1 TXRX FEM M 576 IO576
GND 577 IO577
GND 578 IO578
50 RX XCVR L P NA LAAFEM L LAA R 579 IO579
GND 580 IO580
GND 581 IO581
50 NB TO 5G FEM LAT SOUTH 582 IO582
GND 583 IO583
GND 584 IO584
SHIELD RFFE WLAN TO LAT FEMS CLK 585 IO585
GND 586 IO586
SHIELD RFFE WLAN TO LAT FEMS DATA 587 IO587
GND 588 IO588
GPIO SEQ S4 PMU TO WLAN REG ON 589 IO589
GND 590 IO590
PP3V0 S2 591 IO591
GND 592 IO592
GND 593 IO593
GND 594 IO594
GND 595 IO595
GND 596 IO596
J_INT_TOP
SNT-PAD
SYM 4 OF 4
GND H_A1 H_A1
GND H_A2 H_A2
GND H_A3 H_A3
GND H_A4 H_A4
GND H_A5 H_A5
GND H_A6 H_A6
GND H_A7 H_A7
GND H_A8 H_A8
GND H_A9 H_A9
GND H_A10 H_A10
GND H_A11 H_A11
GND H_A12 H_A12
GND H_A13 H_A13
GND H_A14 H_A14
GND H_A15 H_A15
GND H_A16 H_A16
GND H_A17 H_A17
GND H_A18 H_A18
GND H_B1 H_B1
GND H_B2 H_B2
GND H_B3 H_B3
GND H_B4 H_B4
GND H_B5 H_B5
GND H_B6 H_B6
GND H_B7 H_B7
GND H_B8 H_B8
GND H_B9 H_B9
GND H_B10 H_B10
GND H_B11 H_B11
GND H_B12 H_B12
GND H_B13 H_B13
GND H_B14 H_B14
GND H_C1 H_C1
GND H_C2 H_C2
H_C3 H_C3 GND
H_C4 H_C4 GND
H_C5 H_C5 GND
H_C6 H_C6 GND
H_C7 H_C7 GND
H_C8 H_C8 GND
H_C9 H_C9 GND
H_C10 H_C10 GND
H_C11 H_C11 GND
H_C12 H_C12 GND
H_C13 H_C13 GND
H_C14 H_C14 GND
H_C15 H_C15 GND
H_C16 H_C16 GND
H_C17 H_C17 GND
H_C18 H_C18 GND
H_D1 H_D1 GND
H_D2 H_D2 GND
H_D3 H_D3 GND
H_D4 H_D4 GND
H_D5 H_D5 GND
H_D6 H_D6 GND
H_D7 H_D7 GND
H_D8 H_D8 GND
H_D9 H_D9 GND
H_D10 H_D10 GND
H_D11 H_D11 GND
H_D12 H_D12 GND
H_D13 H_D13 GND
H_D14 H_D14 GND
H_D15 H_D15 GND
H_D16 H_D16 GND
H_D17 H_D17 GND
H_D18 H_D18 GND

Title

此原理图由鑫智造图纸 、蓝锐图纸、五芯级图纸 、精诚图纸联合绘制

Size A4	Number	Revision
Date:	2024/8/16	Sheet of
File:	D:\HCP\15美版原理图\PCB Project 1\95.SchDoc	Drawn By:


1
2
3
4
A
B
C
D
NFC
TP32790
NFC_P_TEST_OUT
TP32791
NFC_F_TEST_OUT
TOUCH
TP32692
I2C2_SMC_CHARGER_TO_GG_SCL_1V8
TP32693
I2C2_SMC_CHARGER_BI_GG_SDA_1V8
AUMX
TP32785
AMUX_PMU_AY
TP32786
AMUX_PMU_BY
TP32740
ANALOG_PP5V25_ACC_SENSE
TP32735
IO_ACE_TO_CHARGER_VBUS1_VALID_L_HV
TP32720
PP_VDD_MAIN_LAT
TP32721
PP_VDD_MAIN_LAT
TP32722
PP_VDD_MAIN_UAT
TP32723
PP_VDD_MAIN_UAT
TP32724
PP_VDD_MAIN_BBPMU
TP32725
PP_VDD_MAIN_BBPMU
DPMIC
TP32768
I2C_DISPLAY_SCL_1V8
TP32769
I2C_DISPLAY_SDA_1V8
Wireless Chareging
TP32732
PP_VBUS2_WLCHGR
TP32752
PP_WLCHGR_VRECT
TP32753
PP_WLCHGR_VMID
TP32701
TP32702
TP32703
TP32704
TP32705
TP32706
TP32707
TP32708
TP32709
LVCC
TP32660
ANALOG_GPU_SENSE_P
TP32661
ANALOG_GPU_SENSE_N
TP32662
ANALOG_PCPU_SENSE_P
TP32663
ANALOG_PCPU_SENSE_N
TP32664
ANALOG_ECPU_SENSE_SE
Dotara Power
TP32650
PAC_WLCHGR_COIL1
TP32651
PAC_WLCHGR_COIL2
1
A

Title		
此原理图由鑫智造图纸 、蓝锐图纸、五芯级图纸 、精诚图纸联合绘制		
Size A4	Number	Revision
Date: 2024/8/16	Sheet of	
File: D:\HCP\15美版原理图\PCB_Project_1\96.SchDoc	Drawn By:	


SPMI0 HEB AOP BI BB WLAN NFC UWB DATA
1
R33800
2
33.2
SPMI0 HEB AOP BI BB WLAN NFC P UWB DATA R
CLK BBPMU TO WLCHGR 38M4
1
R33804
2
33.2
CLK BBPMU TO WLCHGR 38M4 R
SPMI0 HEB AOP BI BB WLAN NFC UWB DATA
1
R33801
2
33.2
SPMI0 HEB AOP BI BB WLAN NFC UWB DATA_BB_R
SPMI0 HEB AOP BI BB WLAN NFC UWB DATA
1
R33900
2
33.2
SPMI0 HEB AOP BI BB WLAN NFC UWB DATA R
SPMI1 COEX AOP BI BB WLAN UWB DATA
1
R33803
2
33.2
SPMI1 COEX AOP BI BB WLAN UWB DATA R
SPMI1 COEX AOP BI BB WLAN UWB DATA
1
R34201
2
33.2
SPMI1 COEX AOP BI BB WLAN UWB DATA WLAN R

Title
此原理图由鑫智造图纸 、蓝锐图纸、五芯级图纸 、精诚图纸联合绘制

Size	Number	Revision
A4		

Date: 2024/8/16
Sheet of
File: D:\HCP\15美版原理图\PCB_Project_1\98.SchDoc
Drawn By:


U_BBPMU_E
VIN_1P8_SYS 41 PP_1V9_SMPS4
VREG_1P8_SYS 49 VREG_1P8_SYS
C324_E 2.2UF
C323_E 4UF
REF_BYP 56 PMX_REF_BYP
REF_GND 57 PMX_REF_BYP_GND
C322_E 0.1UF
XW301_E
VDD_S1 61 PP_VDD_MAIN_BBPMU
VDD_S2 129 136 137 PP_VDD_MAIN_BBPMU
VDD_S3 7 8 15 PP_VDD_MAIN_BBPMU
VDD_S4 142 143 PP_VDD_MAIN_BBPMU
VDD_S5 76 PP_VDD_MAIN_BBPMU
VDD_S6 1 9 PP_VDD_MAIN_BBPMU
VDD_S7 83 PP_VDD_MAIN_BBPMU
VDD_S8 75 PP_VDD_MAIN_BBPMU
VSW_S1 46 54 LX_SMPS1
L301_E 0.47UH-20%-4.9A-0.025OHM PP_0V752_SMPS1_6
VFB_S1 40 VREG_S1_S6_SENSE_P
VSW_S2 114 121 122 LX_SMPS2
L302_E 0.47UH-20%-4.9A-0.025OHM PP_1V242_SMPS2
VREG_S2 130 PP_1V242_SMPS2_SNS XW302_E
C314_E 20UF 20% 4V
C325_E 4UF 20% 6.3V
VSW_S3 22 23 LX_SMPS3
VFB_S3 30
L303_E 0.47UH-20%-4.9A-0.025OHM PP_0V776_SMPS3
VREG_S3 14 PP_0V82_SMPS3_SNS XW303_E
C319_E 20UF 20% 4V
C311_E 20UF 20% 4V
VSW_S4 127 128 135 LX_SMPS4
L304_E 0.47UH-20%-4.9A-0.025OHM PP_1V9_SMPS4
VREG_S4 134 PP_1V9_SMPS4_SNS XW304_E
C312_E 20UF 20% 4V
C316_E 20UF 20% 4V
VSW_S5 84 91 LX_SMPS5
L305_E 0.47UH-20%-4.9A-0.025OHM PP_0V752_SMPS5
VREG_S5 100 PP_0V752_SMPS5_SNS XW305_E
C313_E 20UF 20% 4V
VSW_S6 16 24 LX_SMPS6
L306_E 0.47UH-20%-4.9A-0.025OHM PP_0V752_SMPS1_6
VREG_S6 17 VREG_S1_S6_SENSE_P
VSW_S7 90 98 LX_SMPS7
L307_E 0.47UH-20%-4.9A-0.025OHM PP_0V936_SMPS7
VSW_S7 97 PP_0V75_SMPS7_SNS XW307_E
C317_E 20UF 20% 4V
C315_E 20UF 20% 4V
VSW_S8 60 68 LX_SMPS8
L308_E 0.47UH-20%-4.9A-0.025OHM PP_0V824_SMPS8
VSW_S8 67 PP_0V824_SMPS8_SNS XW308_E
C320_E 20UF 20% 4V
C321_E 20UF 20% 4V
C310_E 20UF 20% 4V
PP_VDD_MAIN_BBPMU
C302_E 15UF 20% 6.3V
C304_E 2.2UF 20% 6.3V
C305_E 15UF 20% 6.3V
C318_E 15UF 20% 6.3V
C307_E 15UF 20% 6.3V
C308_E 2.2UF 20% 6.3V
C303_E 15UF 20% 6.3V
C309_E 2.2UF 20% 6.3V
C301_E 15UF 20% 6.3V
C333_E 2.2UF 20% 6.3V
GND
U_BBPMU_E
GND_S1 39 47
GND_S2 106 107
GND_S3 37 38
GND_S4 113 120
GND_S5 92 99
GND_S6 31 32
GND_S7 105 112
GND_S8 52 53
CMN_GND 72 80 87 95
RMT_GND_S1 55 VREG_S1_S6_SENSE_N
RMT_GND_S6 25
VREF_IX 45 NC
VREF_IXAON 44 NC

Title

此原理图由鑫智造图纸 、蓝锐图纸、五芯级图纸 、精诚图纸联合绘制

Size A4
Number
Revision

Date: 2024/8/16
Sheet of

File: D:\HCP\15美版原理图\PCB_Project_1\99.SchDoc
Drawn By:


U_BBPMU_E
C422_E
0.22UF
20%
6.3v
VDD_IO_AP 81 VDD_IO_AP
PP_1V242_SMPS2 131 VDD_L1
71 VDD_L2_L18
PP_0V824_SMPS8 21 VDD_L3
PP_0V936_SMPS7 58 VDD_L4
PP_1V9_SMPS4 88 VDD_L5_L6_L16
PP_0V776_SMPS3 124 VDD_L7
PP_0V824_SMPS8 19 VDD_L8_L9
PP_VDD_BOOST 77 VDD_L10
42 VDD_L11_L13
C431_E
2.2UF
20%
6.3v
PP_1V242_SMPS2 123 VDD_L12
PP_0V776_SMPS3 133 VDD_L14
94 VDD_L15
PP_0V824_SMPS8 13 VDD_L17
11 VDD_L19
PP_0V936_SMPS7 66 VDD_L20
35 VDD_L21
VREG_L1 139 PP_1V2_LDO1
VREG_L2 64 PP_1V1_LDO2
VREG_L18 79 PP_1V2_LDO18
VREG_L3 6 PP_0V8_LDO3
VREG_L4 50 PP_0V912_LDO4
VREG_L5 96 PP_1V8_LDO5
VREG_L6 103 PP_VIO_RFFE_1V8_RX
VREG_L16 73 PP_1V776_LDO16
VREG_L7 132 PP_0V752_LDO7
VREG_L8 12 PP_0V8_LDO8
VREG_L9 4 PP_0V8_LDO9
VREG_L10 69 PP_3V1_LDO10
VREG_L11 36 PP_UIM1_LDO11
VREG_L13 43 PP_UIM2_LDO13
VREG_L12 136 PP_1V2_LDO12
VREG_L14 140 PP_0V624_LDO14
VREG_L15 56 PP_1V2_LDO15
VREG_L17 5 PP_0V744_LDO17
VREG_L19 3 PP_0V752_LDO19
VREG_L20 66 PP_0V912_LDO20
VREG_L21 28 PP_0V912_LDO21
VREG_L18 117
VREG_L14_S 125
VREG_L17_S 20
PP_0V744_LDO17_SNS
XW402_E
PP_0V624_LDO14
PP_0V624_LDO14_SNS
XW403_E
PP_0V752_LDO7
PP_0V752_LDO7_SNS
XW401_E
PP_1V2_LDO15
VDD_IO_AP
C401_E 4UF 20% 6.3V
C402_E 4UF 20% 6.3V
C418_E 1UF 20% 6.3V
C403_E 4UF 20% 6.3V
C404_E 4UF 20% 6.3V
C405_E 4UF 20% 6.3V
C406_E 4UF 20% 6.3V
C416_E 4UF 20% 6.3V
C407_E 10UF 20% 6.3V
C408_E 4UF 20% 6.3V
C409_E 4UF 20% 6.3V
C410_E 0.47UF 20% 6.3V
C411_E 0.47UF 20% 6.3V
C412_E 4UF 20% 4V
C414_E 10UF 20% 6.3V
C415_E 4UF 20% 6.3V
C419_E 4UF
C420_E 4UF
C421_E 4UF

Title
此原理图由鑫智造图纸、蓝锐图纸、五芯级图纸、精诚图纸联合绘制

Size	Number	Revision
A4		

Date: 2024/8/16 Sheet of
File: D:\HCP\15美版原理图\PCB_Project_1\100.SchDoc Drawn By:


U_BBPMU_E
IO_TOUCH_TO_MANY_SCAN_ACTIVE 33 GPIO_01
NC 26 GPIO_02
NC 34 GPIO_03
SDR0_TO_GNSS_PULSE_BLANK_1V2 48 GPIO_04
NC 63 GPIO_05
GPIO_NFC_TO_BBPMU_CLK_EN 18 GPIO_06
GPIO_WLCHGR_TO_BBPMU_CLK_EN 10 GPIO_07
NC 2 GPIO_08
NC 111 GPIO_09
NC 126 GPIO_10
NC 119 GPIO_11
NC 89 GPIO_12
GPIO_NUB_TO_BB_FORCE_PWM 74 GPIO_13
NC 82 GPIO_14
SDR0_TO_GNSS_PULSE_BLANK_1V8 104 GPIO_15
NC 59 GPIO_16
SP1 78 NC
SP2 85 NC
VDD_IO 115 NC
VREG_1P2_SYS 62 NC
1
10K
R508_E
2
5%
1/32W


U_BBPMU_E
SKU_ID 110 AUMX1
BOARD_ID 118 AUMX2
PLATFORM_ID 109 AUMX3
SIM_SKU_ID 141 AUMX4
PMX_OPTION_DECODE 101 AUMX5
NC 93 AUMX6
102 XOADC_GND
1
3.6K
R506_E
2
5%
1/32W


SKU_ID
BOARD_ID
PLATFORM_ID
SIM_SKU_ID
1
5.6K
R501_E
2
1%
1/32W
1
5.6K
R502_E
2
1%
1/32W
1
27K
R503_E
2
1%
1/32W
1
5.6K
R504_E
2
1%
1/32W


U_BBPMU_E
BBPMU_FAULT 51 FAULT*
BB_BBPMU_SPMI_CLK 108 SPMI_CLK
BB_BBPMU_SPMI_DATA 116 SPMI_DATA
GPIO_NUB_TO_BBPMU_DEBUG_EN_1V8 27 VBUS_DET
VPH_PWR 70
PP_VDD_MAIN_BBPMU
TEST_EN_VPP 29
C505_E
1
2
0.22UF
10%
6.3V

Title
此原理图由鑫智造图纸、蓝锐图纸、五芯级图纸、精诚图纸联合绘制

Size
A4

Number

Revision

Date: 2024/8/16
Sheet of

File: D:\HCP\15美版原理图\PCB_Project_1\101.SchDoc
Drawn By:


PP_PMK_VREG_BB
VDD_COIN
PP_1V2_LDO18
VREG_1P8_SYS
PP_BBPMK_VREG_RF
PP_BBPMK_VREG_XO
XDVDD_BYP
C604_E 1.0UF 20% 6.3V
C605_E 1.0UF 20% 6.3V
C610_E 1.0UF 20% 6.3V
GND
C607_E 1.0UF 20% 6.3V
R606_E 1K 5% 1/32W
C612_E 1.0UF 20% 6.3V
C611_E 1.0UF 20% 6.3V
PP_PMK_REF_BYP
C606_E 1.0UF
VDD_1P8_SYS
VDD_ACTIVE
VDD_COIN
VREG_BB
VREG_RF
VREG_XO
XDVDD_BYP
UBBPMK_E
POWER
REF_BYP
Y_XTAL_E
XO_THERM
C601_E 1000PF 10% 6.3V
THERM_GND
XW605_E
BB_BBPMU_SPMI_DATA R607_E 0 BB_BBPMU_SPMI_DATA_PMK
BB_BBPMU_SPMI_CLK R608_E 0 BB_BBPMU_SPMI_CLK_PMK
BBPMU_FAULT R613_E 0 BBPMU_FAULT_R
PS_HOLD
PMK_RESOUT_L R614_E 0 PMK_RESOUT_L_R
GPIO_SEQ_PMU_TO_BBPMU_RESET_L R612_E 1K APPMU_TO_BBPMU_RESET_L_R
100K R605_E 5% 1/32W
XO_THERM
SHIELD_THERMAL_GNSS_NTC1
SHIELD_THERMAL_GNSS_NTC2
SPMI_DATA
SPMI_CLK
FAULT*
KPD_PWR*
PS_HOLD
PON_RESET*
RESIN*
CONTROL
XO_THERM
GPIO_01
GPIO_02
GPIO_03
GPIO_04
ANALOG
CLOCK
XTAL_IN
XTAL_OUT
XTAL_76P8M_IN
XTAL_76P8M_OUT
RFCLK1
RFCLK2
RFCLK3
RFCLK4
RFCLK5
LNBBCK1
LNBBCK2
LNBBCK3
SLEEP_CLK
SHIELD_SDR0_76P8M_CLK
SHIELD_SDR1_76P8M_CLK
SHIELD_SMR_76P8M_CLK
SHIELD_NFC_76P8M_CLK_R R610_E 0 CLK_BBPMU_TO_NFC_76P8M
SHIELD_MDM_19P2M_CLK
CLK_BBPMU_TO_WLCHGR_38M4_R
SHIELD_SLEEP_CLK_32K
NC
100KOHM-1% R621_E
100KOHM-1% R622_E
GROUND
GND
GND_RF
GND_XO
GND_XOADC
REF_GND
R601_E 0
R603_E 0
R604_E 0
R609_E 0
R611_E 0
R615_E 0

Title
此原理图由鑫智造图纸、蓝锐图纸、五芯级图纸、精诚图纸联合绘制

Size	Number	Revision
A4		

Date: 2024/8/16
Sheet of
File: D:\HCP\15美版原理图\PCB_Project_1\102.SchDoc
Drawn By:


1 2 3 4
A B C D
U_BB_E
PP_0V624_LDO14
P6 VDD_IO_EBI_0_CK
K6 M6 T6 V6 VDD_IO_EBI_0_PHY
C710_E 2.2UF 20% 6.3V
C713_E 2.2UF 20% 6.3V
C716_E 0.22UF 10% 6.3V
C719_E 0.22UF 10% 6.3V
J9 L11 L27 M26 N11 R21 R27 R29 T14 U13 U19 U21 VDD_MX_C
PP_0V752_LDO7
C705_E 2.2UF 20% 6.3V
C707_E 2.2UF 20% 6.3V
C711_E 2.2UF 20% 6.3V
C714_E 2.2UF 20% 6.3V
C717_E 0.22UF 10% 6.3V
C720_E 0.22UF 10% 6.3V
C722_E 0.22UF 10% 6.3V
H30 K14 L13 M18 N19 V22 V24 Y16 Y22 AA11 AA29 AB30 AC11 VDDMX
PP_0V752_LDO19
C702_E 4UF 20% 6.3V
C706_E 2.2UF 20% 6.3V
C708_E 2.2UF 20% 6.3V
C712_E 2.2UF 20% 6.3V
C715_E 2.2UF 20% 6.3V
C718_E 0.22UF 10% 6.3V
C721_E 0.22UF 10% 6.3V
C723_E 0.22UF 10% 6.3V
VDD_MODEM
H10 H12 J29 K16 K18 K20 K22 K24 L29 M12 M16 M20 M22 M24 N13 N15 N17 N21 N23 N25 N27 N29 P30 T12 T16 T18 T20 T22 T24 T26 T30 T32 T34 U11 U15 U17 U25 U27 U29 U31 U33 W11 W13 W17 W19 W21 W25
C733_E 20UF 20% 4V
C737_E 20UF 20% 4V
C739_E 20UF 20% 4V
XW701_W 1 2 VREG_S1_S6_SENSE_P
XW702_E 1 2 VREG_S1_S6_SENSE_N
PP_0V752_SMPS1_6
C703_E 4UF 20% 6.3V
C724_E 2.2UF 20% 6.3V
C725_E 0.22UF 10% 6.3V
C726_E 0.22UF 10% 6.3V
C727_E 0.22UF 10% 6.3V
C728_E 0.22UF 10% 6.3V
C729_E 0.22UF 10% 6.3V
C730_E 0.22UF 10% 6.3V
C731_E 0.22UF 10% 6.3V

Title
此原理图由鑫智造图纸、蓝锐图纸、五芯级图纸、精诚图纸联合绘制

Size	Number	Revision
A4		

Date: 2024/8/16 Sheet of
File: D:\HCP\15美版原理图\PCB_Project_1\103.SchDoc Drawn By:


1
2
3
4
A
B
C
D
U_BB_E
PP_VIO_RFFE_1V8_RX
C821_E
C827_E
C834_E
2.2UF
20%
6.3V
PP_1V1_LDO2
C812_E
C818_E
C824_E
C831_E
C837_E
0.22UF
10%
PP_0V624_LDO14
C809_E
C814_E
C819_E
C825_E
C832_E
PP_0V752_SMPS5
C801_E
C810_E
C815_E
C820_E
C826_E
C833_E
4UF
C867_E
PP_UIM1_LDO11
PP_UIM2_LDO13
PP_PMK_VREG_BB
PP_1V2_LDO15
C802_E
C803_E
C804_E
C806_E
C808_E
C813_E
C817_E
C823_E
C829_E
C836_E
C805_E
C807_E
C811_E
C816_E
C822_E
C828_E
C835_E
PP_0V912_LDO4
C830_E
G1 VDD1
AC1 VDD1
L1 VDD2
M2 VDD2
N1 VDD2
U1 VDD2
AA1 VDD2
F2 VDDQ
H2 VDDQ
T2 VDDQ
V2 VDDQ
Y2 VDDQ
W9 VDDCX
Y24 VDDCX
Y26 VDDCX
AA9 VDDCX
AA13 VDDCX
AA15 VDDCX
AA17 VDDCX
AA21 VDDCX
AC9 VDDCX
AC13 VDDCX
AC15 VDDCX
AC17 VDDCX
AC19 VDDCX
AC21 VDDCX
AC27 VDDCX
AC29 VDDCX
AD12 VDDCX
AD14 VDDCX
AD16 VDDCX
AD18 VDDCX
AH36 VDD_PX0
AC37 VDD_PX4
AD36 VDD_PX5
AF30 VDD_PX11
W37 VDD_PX74
AK4 VDD_PX701
AJ3 VDD_PX702
AJ13 VDD_PX703
P36 VDD_PX706
A35 VDD_PX708
M36 VDD_PX712
B36 VDD_PX3
C1 VDD_PX3
N37 VDD_PX3
AH2 VDD_PX3
AJ5 VDD_PX3
G29 VDD_NAV
AE9 VDD_QFPROM
VDD_A_EBI_0_PHY K8
VDD_A_EBI_0_PHY M8
VDD_A_EBI_0_PHY P8
VDD_A_EBI_0_PHY T8
VDD_A_EBI_0_CC_0P75 V8
VDD_A_EBI_CCPLL_0P9 U7
VDD_A_PCIE_0P9 AE25
VDD_A_PCIE_0P9 AE27
VDD_A_PCIE_1P2 AD26
VDD_A_USBHS_0P75 AD22
VDD_A_USBHS_1P8 AE21
VDD_A_USBHS_3P3 AF22
VDD_A_USBSS_0P9 AE23
VDD_A_USBSS_1P2 AD24
VDD_A_QREFS_0_0P9 AA31
VDD_A_QREFS_1_0P9 G31
VDD_A_QLINK_0_1P2 F26
VDD_A_QLINK_1_1P2 F16
VDD_A_QLINK_2_1P2 F22
VDD_A_QLINK_0_0P9 H24
VDD_A_QLINK_0_0P9 H26
VDD_A_QLINK_1_0P9 H16
VDD_A_QLINK_1_0P9 H18
VDD_A_QLINK_2_0P9 H20
VDD_A_QLINK_2_0P9 H22
VDD_A_QLINK_0_CK_0P9 G25
VDD_A_QLINK_0_CK_0P9 G27
VDD_A_QLINK_1_CK_0P9 G15
VDD_A_QLINK_1_CK_0P9 G17
VDD_A_QLINK_2_CK_0P9 G21
VDD_A_QLINK_2_CK_0P9 G23
PP_0V752_LDO19
C839_E
C842_E
C845_E
C848_E
C852_E
PP_1V2_LDO1
C850_E
C853_E
PP_0V912_LDO4
PP_1V8_LDO5
PP_3V1_LDO10
C843_E
C846_E
C849_E
C855_E
PP_1V2_LDO1
C857_E
C860_E
C863_E
PP_0V912_LDO21
C858_E
C861_E
C864_E
PP_0V912_LDO4
C838_E
C841_E
C844_E
C847_E
C851_E
C854_E
C856_E
C859_E
C862_E
C865_E
C866_E
1
2

Title
此原理图由鑫智造图纸 、蓝锐图纸、五芯级图纸 、精诚图纸联合绘制

Size	Number	Revision
A4		

Date: 2024/8/16 Sheet of
File: D:\HCP\15美版原理图\PCB_Project_1\104.SchDoc Drawn By:


U_BB_E
A1 GND
A7 GND
A13 GND
A19 GND
A25 GND
A31 GND
A37 GND
B4 GND
B10 GND
B16 GND
B22 GND
B28 GND
B34 GND
C5 GND
C7 GND
C9 GND
C11 GND
C13 GND
C15 GND
C17 GND
C19 GND
C21 GND
C23 GND
C25 GND
C27 GND
C29 GND
C31 GND
C33 GND
D2 GND
D10 GND
D16 GND
D22 GND
D28 GND
D34 GND
E1 GND
E3 GND
E7 GND
E13 GND
E19 GND
E25 GND
E31 GND
F4 GND
F6 GND
F8 GND
F10 GND
F12 GND
F14 GND
F18 GND
F20 GND
GND F24
GND F28
GND F30
GND F32
GND F34
GND G3
GND G5
GND G7
GND G9
GND G11
GND G13
GND G19
GND H4
GND H6
GND H8
GND H14
GND H28
GND J3
GND J5
GND J7
GND J31
GND K2
GND K4
GND K12
GND K26
GND K30
GND L3
GND L5
GND L7
GND L9
GND L15
GND L17
GND L19
GND L21
GND L23
GND L25
GND L31
GND L37
GND M4
GND M14
GND M30
GND N3
GND N5
GND N7
GND N9
GND N31
GND P2
GND P12
GND P14
U_BB_E
P16 GND
P18 GND
P20 GND
P22 GND
P24 GND
P26 GND
P32 GND
P34 GND
R3 GND
R5 GND
R9 GND
R11 GND
R13 GND
R15 GND
R17 GND
R19 GND
R23 GND
R25 GND
R31 GND
R33 GND
R35 GND
T4 GND
U3 GND
U5 GND
U9 GND
U23 GND
V4 GND
V12 GND
V14 GND
V16 GND
V18 GND
V20 GND
V26 GND
V30 GND
W1 GND
W3 GND
W5 GND
W7 GND
W15 GND
W23 GND
W27 GND
W29 GND
Y8 GND
Y12 GND
Y14 GND
Y20 GND
Y30 GND
AA3 GND
AA19 GND
GND AA23
GND AA25
GND AA27
GND AB2
GND AB8
GND AB36
GND AC23
GND AC25
GND AD8
GND AD10
GND AD20
GND AD28
GND AE1
GND AE11
GND AE13
GND AE15
GND AE17
GND AE19
GND AF16
GND AF18
GND AF20
GND AF24
GND AF28
GND AF32
GND AF34
GND AG15
GND AG17
GND AG19
GND AG21
GND AG23
GND AG25
GND AG29
GND AH22
GND AH26
GND AH30
GND AH32
GND AJ1
GND AJ11
GND AJ15
GND AJ17
GND AJ19
GND AJ21
GND AJ37
GND AK2
GND AK6
GND AK22
GND AK26
GND AK30
GND AK32

Title
此原理图由鑫智造图纸、蓝锐图纸、五芯级图纸、精诚图纸联合绘制

Size	Number	Revision
A4		

Date: 2024/8/16
Sheet of
File: D:\HCP\15美版原理图\PCB_Project_1\105.SchDoc
Drawn By:


1
2
3
4
A
B
C
D
U_BB_E
85 SUB6 SDR0 QLINK L0 P
85 SUB6 SDR0 QLINK L0 N
85 SUB6 SDR0 QLINK L1 P
85 SUB6 SDR0 QLINK L1 N
85 SUB6 SDR0 QLINK L2 P
85 SUB6 SDR0 QLINK L2 N
85 SUB6 SDR0 QLINK L3 P
85 SUB6 SDR0 QLINK L3 N
85 SUB6 SDR0 QLINK L4 P
85 SUB6 SDR0 QLINK L4 N
85 SUB6 SDR0 QLINK CLK P
85 SUB6 SDR0 QLINK CLK N
85 MMW QLINK L0 P
85 MMW QLINK L0 N
85 MMW QLINK L1 P
85 MMW QLINK L1 N
85 MMW QLINK L2 P
85 MMW QLINK L2 N
85 MMW QLINK L3 P
85 MMW QLINK L3 N
85 MMW QLINK L4 P
85 MMW QLINK L4 N
85 MMW QLINK L5 P
85 MMW QLINK L5 N
85 MMW QLINK L6 P
85 MMW QLINK L6 N
85 MMW QLINK L7 P
85 MMW QLINK L7 N
85 MMW QLINK L8 P
85 MMW QLINK L8 N
85 MMW QLINK CLK P
85 MMW QLINK CLK N
B30
A29
E27
D26
D30
E29
B26
A27
A33
B32
D32
E33
A5
B6
D8
E9
A3
B2
A11
B12
E5
D6
D12
E11
B14
A15
C3
D4
E15
D14
B8
A9
QLINK0_L0_P
QLINK0_L0_M
QLINK0_L1_P
QLINK0_L1_M
QLINK0_L2_P
QLINK0_L2_M
QLINK0_L3_P
QLINK0_L3_M
QLINK0_L4_P
QLINK0_L4_M
QLINK0_CLK_P
QLINK0_CLK_M
QLINK1_L0_P
QLINK1_L0_M
QLINK1_L1_P
QLINK1_L1_M
QLINK1_L2_P
QLINK1_L2_M
QLINK1_L3_P
QLINK1_L3_M
QLINK1_L4_P
QLINK1_L4_M
QLINK1_L5_P
QLINK1_L5_M
QLINK1_L6_P
QLINK1_L6_M
QLINK1_L7_P
QLINK1_L7_M
QLINK1_L8_P
QLINK1_L8_M
QLINK1_CLK_P
QLINK1_CLK_M
QLINK2_L0_P
QLINK2_L0_M
QLINK2_L1_P
QLINK2_L1_M
QLINK2_L2_P
QLINK2_L2_M
QLINK2_L3_P
QLINK2_L3_M
QLINK2_L4_P
QLINK2_L4_M
QLINK1_CLK_P
QLINK1_CLK_M
A21
B20
D18
E17
E21
D20
A17
B18
B24
A23
E23
D24
85 SUB6 SDR1 QLINK L0 P
85 SUB6 SDR1 QLINK L0 N
85 SUB6 SDR1 QLINK L1 P
85 SUB6 SDR1 QLINK L1 N
85 SUB6 SDR1 QLINK L2 P
85 SUB6 SDR1 QLINK L2 N
85 SUB6 SDR1 QLINK L3 P
85 SUB6 SDR1 QLINK L3 N
85 SUB6 SDR1 QLINK L4 P
85 SUB6 SDR1 QLINK L4 N
85 SUB6 SDR1 QLINK CLK P
85 SUB6 SDR1 QLINK CLK N
U_BB_E
SHIELD SLEEP CLK 32K
AG37
SLEEP_CLK
SHIELD MDM 19P2M CLK
AG31
CXO
NC V34
SRST*
PMK RESOUT L
AJ33
RESIN*
NC AG33
MODE_0
NC AH34
MODE_1
BB JTAG TCK SWD CLK 1V8
Y32
TCK
NC W33
TRST*
V32
TMS
NC W31
TDI
BB JTAG TMS SWD IO 1V8
NC Y34
TDO
ZQ
J1
SHIELD BB BDM ZQ
EBI0_CAL
R1
SHIELD BB EBI1 CAL
RESOUT*
AK34
BB RESOUT L
PS_HOLD
AG35
PS HOLD R
PP 0V624 LDO14
R1002_E
240
1%
1/32W
ER1004_E
240
1%
1/32W
33.2
R1005_E
PS HOLD
DNC
P4 NC
R7 NC
AC31 NC
AD30 NC
AD32 NC
AE29 NC
AE31 NC
AE33 NC
AK36 NC
REFGEN0_REXT
AJ31
SHIELD PCIE CAL RES
R1001_E
100
PMIC_SPMI_CLK
AE37
BB BBPMU SPMI CLK
PMIC_SPMI_DATA
AF36
BB BBPMU SPMI DATA
C1003_E
10PF
5%
16V
C1004_E
10PF
5%
16V
U_BB_E
PCIE_REFCLK_P
AG11
90 PCIE GP1 AP TO BB REFCLK P
PCIE_REFCLK_M
AF10
90 PCIE GP1 AP TO BB REFCLK N
PCIE_TX0_P
AJ23
90 PCIE BB TO AP RX SDX P
PCIE_TX0_M
AH24
90 PCIE BB TO AP RX SDX N
C1001_E
0.22UF
90 PCIE GP1 AP FROM BB RX P
C1002_E
0.22UF
90 PCIE GP1 AP FROM BB RX N
PCIE_TX1_P
AK24 NC
PCIE_TX1_M
AJ25 NC
PCIE_RX0_P
AJ27
90 PCIE GP1 AP TO BB TX P
PCIE_RX0_M
AH28
90 PCIE GP1 AP TO BB TX N
PCIE_RX1_P
AK28 NC
PCIE_RX1_M
AJ29 NC
USB_HS_DP
AH16
90 USB RADIO R P
USB_HS_DM
AK16
90 USB RADIO R N
NC AH18
USB_SS_TX_P
NC AK18
USB_SS_TX_M
NC AH20
USB_SS_RX_P
NC AK20
USB_SS_RX_M
R1006_E
90 USB BB R P
R1003_E
90 USB BB R N
0
0
PP1V24 S2
PP VIO RFFE 1V8 RX
C1005_E
0.22UF
10%
6.3V
C1006_E
0.22UF
10%
6.3V
VCCA
VCCB
OE
U_SWD_E
SWD AP TO MANY SWCLK
A1
SWD AP BI BB SWDIO
A2
B1
B2
BB JTAG TCK SWD CLK 1V8
BB JTAG TMS SWD IO 1V8
GND

Title
此原理图由鑫智造图纸 、蓝锐图纸、五芯级图纸 、精诚图纸联合绘制

Size	Number	Revision
A4		

Date: 2024/8/16 Sheet of
File: D:\HCP\15美版原理图\PCB_Project_1\106.SchDoc Drawn By:


U_BB_E
BB_SIM2_DATA AC33 GPIO_0
BB_SIM2_DETECT AC35 GPIO_1
BB_SIM2_RESET_L AD34 GPIO_2
BB_SIM2_CLK AE35 GPIO_3
NC M32 GPIO_4
NC M34 GPIO_5
NC N33 GPIO_6
NC N35 GPIO_7
UART_B2B_FROM_BB AH6 GPIO_8
UART_B2B_TO_BB AJ7 GPIO_9
BB_EEPROM_I2C_SDA Y6 GPIO_10
BB_EEPROM_I2C_SCL AA7 GPIO_11
NC AH10 GPIO_12
NC AK10 GPIO_13
NC AG9 GPIO_14
NC AJ9 GPIO_15
GPIO_NUB_FROM_BB_RESET_DETECT_L AH8 GPIO_16
NC AF8 GPIO_17
NC AK8 GPIO_18
NC AG7 GPIO_19
NC AE7 GPIO_20
NC AE5 GPIO_21
NC AH12 GPIO_22
NC AF12 GPIO_23
BOOST_CFG2 AE3 GPIO_24
NC AF2 GPIO_25
NC J35 GPIO_26
ANT4_TPLX_GPIO_BB H36 GPIO_27
SHIELD_BB_TO_SDR0_WMSS_RESET_L C35 GPIO_28
SHIELD_RFFE4_SCLK_BB G35 GPIO_29
SHIELD_RFFE4_SDATA_BB G37 GPIO_30
NC AH14 GPIO_31
NC AF14 GPIO_32
GPIO_BB_TO_NUB_GSM_TXBURST_IND_1V8 J33 GPIO_33
QLINK_EN_BB_TO_SDR0 C37 GPIO_34
QLINK_REQ_SDR0_TO_BB D36 GPIO_35
SHIELD_RFFE0_SDATA_BB K36 GPIO_36
SHIELD_RFFE0_SCLK_BB J37 GPIO_37
SHIELD_RFFE1_SDATA_BB L35 GPIO_38
SHIELD_RFFE1_SCLK_BB K32 GPIO_39
GPIO_40 K34 LB_DPDT_GRFC
GPIO_41 L33 NC
GPIO_42 AG11 NC
GPIO_43 AD4 NC
GPIO_44 AK14 NC
GPIO_45 AG13 NC
GPIO_46 AD2 NC
GPIO_47 AF6 NC
GPIO_48 AH4 GPIO_AP_TO_BB_COREDUMP
GPIO_49 AG5 NC
GPIO_50 AC7 NC
GPIO_51 AC5 NC
GPIO_52 AC3 NC
GPIO_53 AG1 PCIE_BB_TO_PMU_HOST_WAKE_1V2_L_R
GPIO_54 AD6 NC
GPIO_55 AB4 NC
GPIO_56 AG3 PCIE_GP1_AP_BI_BB_CLKREQ_L
GPIO_57 AF4 PCIE_GP1_AP_TO_BB_PERST_L
GPIO_58 Y4 BOOT_CFG1
GPIO_59 AB6 NC
GPIO_60 AA5 NC
GPIO_61 E35 SHIELD_BB_TO_SDR1_WMSS_RESET_L
GPIO_62 AF10 NC
GPIO_63 R37 NC
GPIO_64 T36 NC
GPIO_65 U37 NC
GPIO_66 U35 NC
GPIO_67 AA33 BB_SIM1_DATA
GPIO_68 AA35 BB_SIM1_DETECT
GPIO_69 AB34 BB_SIM1_RESET
GPIO_70 AB32 BB_SIM1_CLK
GPIO_71 E37 QLINK_EN_BB_TO_SDR1
GPIO_72 H34 QLINK_EN_BB_TO_SMR
GPIO_73 G33 QLINK_REQ_SMR_TO_BB
GPIO_74 H32 SHIELD_BB_TO_SMR_WMSS_RESET_L
GPIO_75 Y36 SPMI1_COEX_AOP_BI_BB_WLAN_UWB_DATA_BB_R
GPIO_76 AA37 SPMI1_COEX_AOP_TO_BB_WLAN_UWB_CLK
GPIO_77 F36 QLINK_REQ_SDR1_TO_BB
GPIO_78 W35 SPMI0_HEB_AOP_BI_BB_WLAN_NFC_UWB_DATA_BB_R
GPIO_79 V36 SPMI0_HEB_AOP_TO_BB_WLAN_NFC_UWB_CLK
PP_1V2_LDO15
R1101_E 4.7K
R1102_E 4.7K
R1126_E 33.2
GPIO_PMU_FROM_BB_PCIE_HOST_WAKE_L
PP_VIO_RFFE_1V8_RX
BOOT_CFG1
R1131_E 1K 5% 1/32W MF 01005
R1132_E 1K 5% 1/32W MF 01005
BOOT_CFG2
R1133_E 1K 5% 1/32W MF 01005
R1134_E 1K 5% 1/32W MF 01005
PP_VIO_RFFE_1V8_RX
R1119_E 150K 1% 1/32W MF 01005
R1122_E 100K 5% 1/32W MF 01005
BB_SIM1_DETECT
BB_SIM2_DETECT
R1120_E 100K 5% 1/32W MF 01005
R1130_E 100K 5% 1/32W MF 01005
BB EEPROM
PP_VIO_RFFE_1V8_RX
C1102_E 0.47UF 20% 6.3V
R1118_E 10K 1% 1/32W MF 01005
R1121_E 10K 1% 1/32W MF 01005
U_EEPROM_E
VCC A1
SCL B1
SDA B2
VSS A2
BB_EEPROM_I2C_SCL
BB_EEPROM_I2C_SDA

Title
此原理图由鑫智造图纸、蓝锐图纸、五芯级图纸、精诚图纸联合绘制

Size	Number	Revision
A4		

Date: 2024/8/16 Sheet of
File: D:\HCP\15美版原理图\PCB_Project_1\107.SchDoc Drawn By:


J_SIDEFR_E
1 GND
2 GND
3 GND
4 GND
50_SMR546_IFV2
5 IFV
6 GND
7 GND
8 GND
9 GND
10 GND
SMR_TO_SERNIK_PON_FILT
11 VPON
12 GND
13 GND
PP_VDD_IO_1P85V_SERNIK_FILT
14 1.85V
15 GND
16 GND
PP_VDD_MAIN_SERNIK_FILT
17 VBATT
18 GND
19 GND
20 VBATT
21 GND
22 GND
23 GND
24 GND
25 GND
50_SMR546_IFH1
26 IFH
27 GND
28 GND
29 GND
30 GND
31 GND
32 GND
PP_VDD_MAIN_SERNIK
L4603_E
1
2
PP_VDD_MAIN_SERNIK_FILT
C4655_E
220PF
+/-0.05PF
16V
C4658_E
220PF
+/-0.05PF
16V
C4661_E
120PF
+/-0.05PF
16V
PP_1V9_SMPS4
L4606_E
1
2
PP_VDD_IO_1P85V_SERNIK_FILT
C4644_E
220PF
+/-0.05PF
16V
C4667_E
220PF
+/-0.05PF
16V
C4670_E
120PF
+/-0.05PF
16V
SMR_TO_SERNIK_PON
R4608_E
1
2
0.00
SMR_TO_SERNIK_PON_FILT
C4673_E
220PF
+/-0.05PF
16V
C4676_E
220PF
+/-0.05PF
16V
C4679_E
120PF
+/-0.05PF
16V

Title

Size
A4

Number

Revision

Date: 2024/8/16

Sheet of

File: D:\HCP\15美版原理图\PCB_Project_1\108.SchDoc

Drawn By:


U_XCVR0_E
PP_0V912_LDO20
PP_0V8_LDO3
PP_0V912_LDO4
PP_VIO_RFFE_1V8_RX
PP_0V8_LDO8
PP_SDR0_VDDAL_D0
PP_SDR0_VDDAL_D1_XO
PP_SDR0_VDDAL_D2
PP_SDR0_VDDAL_GPS_L1_L5_ICON
PP_SDR0_VDDAL_RX0
PP_SDR0_VDDAL_RX1
PP_SDR0_VDDAL_RX_RX2
PP_SDR0_VDDAL_TX0_1
PP_SDR0_VDDAL_TX0
PP_SDR0_VDDAM_RX_0_D_E
PP_SDR0_VDDAM_RX_1_C
PP_SDR0_VDDAM_RX_A
PP_SDR0_VDDAM_RX_B
PP_SDR0_VDDAM_FBRX
PP_SDR0_VDDAM_RX0
PP_SDR0_VDDAM_RX1
PP_SDR0_VDDAM_RX2
PP_SDR0_VDDAM_TX0_1
PP_SDR0_VDDAM_TX1_1
PP_SDR0_VDDAM_TX0
PP_SDR0_VDDAM_XO
PP_SDR0_VDDAH_TX0_1_0_FBRX
PP_SDR0_VDDAH_TX1_1_1
PP_SDR0_VDDAH_TX0
PP_SDR0_VDDAH_TX1
PP_1V2_LDO1
PP_1V776_LDO16
XW1302_E
XW1303_E
XW1304_E
XW1306_E
XW1308_E
XW1309_E
XW1310_E
XW1312_E
XW1314_E
XW1321_E
XW1322_E
XW1324_E
XW1325_E
XW1326_E
XW1327_E
XW1328_E
XW1329_E
XW1332_E
XW1333_E
XW1334_E
XW1336_E
XW1338_E
XW1339_E
XW1340_E
XW1341_E
C1326_E 4UF 20% 6.3V
C1305_E 0.22UF 10% 6.3V
C1307_E 4UF 20% 6.3V
C1325_E 0.22UF 10% 6.3V
C1304_E 4UF 20% 6.3V
C1324_E 0.22UF 10% 6.3V
C1303_E 4UF 20% 6.3V
C1322_E 0.22UF 10% 6.3V
C1321_E 0.22UF 10% 6.3V
C1319_E 0.22UF 10% 6.3V
C1301_E 4UF 20% 6.3V
C1311_E 0.22UF 10% 6.3V
C1308_E 0.22UF 10% 6.3V
C1312_E 0.22UF 10% 6.3V
C1317_E 0.22UF 10% 6.3V
C1309_E 0.22UF 10% 6.3V
C1313_E 0.22UF 10% 6.3V
C1328_E 0.22UF 10% 6.3V
C1330_E 0.22UF 10% 6.3V
C1334_E 0.22UF 10% 6.3V
C1342_E 0.22UF 10% 6.3V
C1336_E 4UF 20% 6.3V
C1329_E 0.22UF 10% 6.3V
C1332_E 0.22UF 10% 6.3V
C1335_E 0.22UF 10% 6.3V
C1343_E 0.22UF 10% 6.3V
C1337_E 0.22UF 10% 6.3V
C1345_E 0.22UF 10% 6.3V
C1338_E 0.22UF 10% 6.3V
C1339_E 0.22UF 10% 6.3V
C1340_E 0.22UF 10% 6.3V
C1348_E 0.22UF 10% 6.3V
C1344_E 4UF 20% 6.3V
C1333_E 0.22UF 10% 6.3V
C1341_E 0.22UF 10% 6.3V
L13 VDD_CX
M14 VDD_CX
K12 VDD_MX
M12 VDDMX_TX
M18 VDD_PHY
P12 VDD_PX
N11 VDD_PXM
K10 VDDAL_DIG0
A11 VDDAL_DIG_1
AC11 VDDAL_DIG_2
E9 VDDAL_DIG_XO
AA5 VDDAL_GPS_L1
AB4 VDDAL_GPS_L5
N7 VDDAL_ICON
U7 VDDAL_RX0
L7 VDDAL_RX1
E7 VDDAL_RX2
B6 VDDAL_RX
AC13 VDDAL_TX0_1
A13 VDDAL_TX1_1
AC15 VDDAL_TX0
A15 VDDAL_TX1
VDDAM_RX_E A5
VDDAM_RX_C P6
VDDAM_RX_D H6
VDDAM_RX_A B10
VDDAM_RX_B AC9
VDDAM_FBRX T10
VDDAM_RX0 U5
VDDAM_RX1 L5
VDDAM_RX2 E5
VDDAM_RX_0 A3
VDDAM_RX_1 AB2
VDDAM_TX0_1 AB12
VDDAM_TX1_1 B12
VDDAM_TX0 AB14
VDDAM_TX1 B14
VDDAM_XO D10
VDDAH_0 AC7
VDDAH_FBRX U11
VDDAH_1 L9
VDDAH_TX0 V18
VDDAH_TX1 F18
VDDAH_TX0_1 U13
VDDAH_TX1_1 G13
1
2
3
4
A
B
C
D

Title

此原理图由鑫智造图纸 、蓝锐图纸、五芯级图纸 、精诚图纸联合绘制

Size	Number	Revision
A4		

Date: 2024/8/16 Sheet of

File: D:\HCP\15美版原理图\PCB_Project_1\109.SchDoc Drawn By:


U_XCVR1_E
PP_0V912_LDO20
PP_0V8_LDO3
PP_0V912_LDO4
PP_VIO_RFFE_1V8_RX
PP_0V8_LDO8
PP_1V2_LDO1
PP_1V776_LDO16
C1426_E 4UF 20% 6.3V
C1405_E 0.22UF 10% 6.3V
C1407_E 4UF 20% 6.3V
C1425_E 0.22UF 10% 6.3V
C1404_E 4UF 20% 6.3V
C1424_E 0.22UF 10% 6.3V
C1403_E 4UF 20% 6.3V
C1422_E 0.22UF 10% 6.3V
C1421_E 0.22UF 10% 6.3V
C1419_E 0.22UF 10% 6.3V
C1402_E 4UF 20% 6.3V
C1411_E 0.22UF 10% 6.3V
C1408_E 0.22UF 10% 6.3V
C1412_E 0.22UF 10% 6.3V
C1417_E 0.22UF 10% 6.3V
C1428_E 0.22UF 10% 6.3V
C1430_E 0.22UF 10% 6.3V
C1434_E 0.22UF 10% 6.3V
C1442_E 0.22UF 10% 6.3V
C1431_E 4UF 20% 6.3V
C1329_E 0.22UF 10% 6.3V
C1432_E 0.22UF 10% 6.3V
C1435_E 0.22UF 10% 6.3V
C1443_E 0.22UF 10% 6.3V
C1439_E 0.22UF 10% 6.3V
C1440_E 0.22UF 10% 6.3V
C1448_E 0.22UF 10% 6.3V
C1444_E 4UF 20% 6.3V
XW1402_E PP_SDR1_VDDAL_D0
XW1403_E PP_SDR1_VDDAL_D1_XO
XW1404_E PP_SDR1_VDDAL_D2
XW1406_E PP_SDR1_VDDAL_GPS_L1_L5_ICON
XW1408_E PP_SDR1_VDDAL_RX0
XW1409_E PP_SDR1_VDDAL_RX1
XW1410_E PP_SDR1_VDDAL_RX_RX2
XW1412_E PP_SDR1_VDDAL_TX0_1
XW1413_E PP_SDR1_VDDAL_TX1_1
XW1414_E PP_SDR1_VDDAL_TX0
XW1415_E PP_SDR1_VDDAL_TX1
XW1421_E PP_SDR1_VDDAM_RX_0_D_E
XW1422_E PP_SDR1_VDDAM_RX_1_C
XW1424_E PP_SDR1_VDDAM_RX_A
XW1425_E PP_SDR1_VDDAM_RX_B
XW1426_E PP_SDR1_VDDAM_FBRX
XW1427_E PP_SDR1_VDDAM_RX0
XW1428_E PP_SDR1_VDDAM_RX1
XW1429_E PP_SDR1_VDDAM_RX2
XW1432_E PP_SDR1_VDDAM_TX0_1
XW1433_E PP_SDR1_VDDAM_TX1_1
XW1434_E PP_SDR1_VDDAM_TX0
XW1435_E PP_SDR1_VDDAM_TX1
XW1436_E PP_SDR1_VDDAM_XO
XW1438_E PP_SDR1_VDDAH_TX0_1_0_FBRX
XW1439_E PP_SDR1_VDDAH_TX1_1_1
XW1440_E PP_SDR1_VDDAH_TX0
XW1441_E PP_SDR1_VDDAH_TX1
L13 VDD_CX
M14 VDD_CX
K12 VDD_MX
M12 VDDMX_TX
M18 VDD_PHY
P12 VDD_PX
N11 VDD_PXM
K10 VDDAL_DIG0
A11 VDDAL_DIG_1
AC11 VDDAL_DIG_2
E9 VDDAL_DIG_XO
AA5 VDDAL_GPS_L1
AB4 VDDAL_GPS_L5
N7 VDDAL_ICON
U7 VDDAL_RX0
L7 VDDAL_RX1
E7 VDDAL_RX2
B6 VDDAL_RX
AC13 VDDAL_TX0_1
A13 VDDAL_TX1_1
AC15 VDDAL_TX0
A15 VDDAL_TX1
VDDAM_RX_E A5
VDDAM_RX_C P6
VDDAM_RX_D H6
VDDAM_RX_A B10
VDDAM_RX_B AC9
VDDAM_FBRX T10
VDDAM_RX0 U5
VDDAM_RX1 L5
VDDAM_RX2 E5
VDDAM_RX_0 A3
VDDAM_RX_1 AB2
VDDAM_TX0_1 AB12
VDDAM_TX1_1 B12
VDDAM_TX0 AB14
VDDAM_TX1 B14
VDDAM_XO D10
VDDAH_0 AC7
VDDAH_FBRX U11
VDDAH_1 L9
VDDAH_TX0 V18
VDDAH_TX1 F18
VDDAH_TX0_1 U13
VDDAH_TX1_1 G13
1
2
3
4
A
B
C
D

Title
此原理图由鑫智造图纸、蓝锐图纸、五芯级图纸、精诚图纸联合绘制

Size	Number	Revision
A4		

Date: 2024/8/16 Sheet of
File: D:\HCP\15美版原理图\PCB_Project_1\110.SchDoc Drawn By:


SHIELD_SDR0_76P8M_CLK
U_XCVR0_E
F10 XO_IN
N13 GND
SHIELD_BB_TO_SDR0_WMSS_RESET_L F6 WMSS_RESETN
SDR0_SP3T_GRFC_V1 H10 W_GRFC_0
SDR0_SP3T_GRFC_V2 J9 W_GRFC_1
SHIELD_RFFE4_SCLK_SDR0 AB10 W_GRFC_2
SHIELD_RFFE4_SDATA_SDR0 AA9 W_GRFC_3
SHIELD_RFFE5_SCLK_SDR0 R1506_E 0 SHIELD_RFFE5_SCLK_SDR0_R A7 W_GRFC_4
SHIELD_RFFE5_SDATA_SDR0 R1507_E 0 SHIELD_RFFE5_SDATA_SDR0_R A9 W_GRFC_5
SHIELD_RFFE4_SCLK_BB R1502_E 0 SHIELD_RFFE_ALT_SCLK_SDR0 N9 RFFE_ALT_CLK
SHIELD_RFFE4_SDATA_BB R1503_E 0 SHIELD_RFFE_ALT_SDATA_SDR0 P8 RFFE_ALT_DATA
SHIELD_RFFE0_SCLK_SDR0 F12 RFFE0_CLK
SHIELD_RFFE0_SDATA_SDR0 H12 RFFE0_DATA
SHIELD_RFFE1_SCLK_SDR0 R1510_E 0 SHIELD_RFFE1_SCLK_SDR0_R T12 RFFE1_CLK
SHIELD_RFFE1_SDATA_SDR0 R1511_E 0 SHIELD_RFFE1_SDATA_SDR0_R R11 RFFE1_DATA
SHIELD_RFFE2_SCLK_SDR0 R1512_E 0 SHIELD_RFFE2_SCLK_SDR0_R P14 RFFE2_CLK
SHIELD_RFFE2_SDATA_SDR0 R1513_E 0 SHIELD_RFFE2_SDATA_SDR0_R N15 RFFE2_DATA
SHIELD_RFFE3_SCLK_SDR0 R1514_E 0 SHIELD_RFFE3_SCLK_SDR0_R K14 RFFE3_CLK
SHIELD_RFFE3_SDATA_SDR0 R1515_E 0 SHIELD_RFFE3_SDATA_SDR0_R L15 RFFE3_DATA
SDR0_TO_GNSS_PULSE_BLANK_1V8 L11 W_GRFC_14
ETDAC0_OUTA_P T16
ETDAC0_OUTA_M T14
ETDAC0_OUTB_P U15 ETDAC_7100_QET0_P
ETDAC0_OUTB_M V14 ETDAC_7100_QET0_N
ETDAC1_OUTA_P H16
ETDAC1_OUTA_M H14
ETDAC1_OUTB_P G15 ETDAC_7100_QET1_P
ETDAC1_OUTB_M F14 ETDAC_7100_QET1_N
QLINK_REQ AB8 QLINK_REQ_SDR0_TO_BB_R R1501_E 0 QLINK_REQ_SDR0_TO_BB
QLINK_EN Y10 QLINK_EN_BB_TO_SDR0
QLINK_L0_P K16 85_SUB6_SDR0_QLINK_L0_P
QLINK_L0_M L17 85_SUB6_SDR0_QLINK_L0_N
QLINK_L1_P R19 85_SUB6_SDR0_QLINK_L1_P
QLINK_L1_M T18 85_SUB6_SDR0_QLINK_L1_N
QLINK_L2_P N19 85_SUB6_SDR0_QLINK_L2_P
QLINK_L2_M P18 85_SUB6_SDR0_QLINK_L2_N
QLINK_L3_P P16 85_SUB6_SDR0_QLINK_L3_P
QLINK_L3_M N17 85_SUB6_SDR0_QLINK_L3_N
QLINK_L4_P H18 85_SUB6_SDR0_QLINK_L4_P
QLINK_L4_M J19 85_SUB6_SDR0_QLINK_L4_N
QLINK_CLK_P L19 85_SUB6_SDR0_QLINK_CLK_P
QLINK_CLK_M K18 85_SUB6_SDR0_QLINK_CLK_N
U_XCVR0_E
GND G9 G11 V16 F16 F8 A1 A19 AC1 AC19 R7 J7 C7 AA11 C11 K6 D6 Y6 AA3 D12 Y8
GND C9 H8 T8 W9 E11 J13 J17 M16 P10 R17 V12 W11 AA7 M10 J11 J15 R15 R13 U17 G17 M8 R5 W13 J5 C5 E13
U_XCVR0_E
GND R9 B4 AA13 N3 W3 U19 G19 AC5 B8 V10 K8 V8 AA17 Y16 C17 D16 W15 E15 AA15 D8 N5 V6 G7 M6 W17 Y14 D14 E17
GND C3 E3 T4 K4 D4 G3 H4 F4 G5 R3 U3 J3 L3 M4 P4 T6 Y12 C15 C13

Title
此原理图由鑫智造图纸﹑蓝锐图纸、五芯级图纸﹑精诚图纸联合绘制

Size	Number	Revision
A4		

Date: 2024/8/16 Sheet of
File: D:\HCP\15美版原理图\PCB_Project_1\111.SchDoc Drawn By:


SHIELD_SDR1_76P8M_CLK
F10
XO_IN
N13
GND
SHIELD BB TO SDR1 WMSS RESET L
F6
WMSS_RESETN
U_XCVR1_E
NC H10
W_GRFC_0
NC J9
W_GRFC_1
NC AB10
W_GRFC_2
NC AA9
W_GRFC_3
NC A7
W_GRFC_4
NC A9
W_GRFC_5
R1602_E
SHIELD RFFE4 SCLK BB
1
2 0
SHIELD RFFE ALT SCLK SDR1
N9
RFFE_ALT_CLK
SHIELD RFFE4 SDATA BB
1
2 0
SHIELD RFFE ALT SDATA SDR1
P8
RFFE_ALT_DATA
R1603_E
NC F12
RFFE0_CLK
NC H12
RFFE0_DATA
NC T12
RFFE1_CLK
NC R11
RFFE1_DATA
NC P14
RFFE2_CLK
NC N15
RFFE2_DATA
NC K14
RFFE3_CLK
NC L15
RFFE3_DATA
NC L11
W_GRFC_14
ETDAC0_OUTA_P
T16 NC
ETDAC0_OUTA_M
T14 NC
ETDAC0_OUTB_P
U15 NC
ETDAC0_OUTB_M
V14 NC
ETDAC1_OUTA_P
H16 NC
ETDAC1_OUTA_M
H14 NC
ETDAC1_OUTB_P
G15 NC
ETDAC1_OUTB_M
F14 NC
QLINK_REQ
AB8
QLINK REQ SDR1 TO BB R
R1601_E
1
0
2
QLINK REQ SDR1 TO BB
QLINK_EN
Y10
QLINK EN BB TO SDR1
QLINK_L0_P
K16
85 SUB6 SDR1 QLINK L0 P
QLINK_L0_M
L17
85 SUB6 SDR1 QLINK L0 N
QLINK_L1_P
R19
85 SUB6 SDR1 QLINK L1 P
QLINK_L1_M
T18
85 SUB6 SDR1 QLINK L1 N
QLINK_L2_P
N19
85 SUB6 SDR1 QLINK L2 P
QLINK_L2_M
P18
85 SUB6 SDR1 QLINK L2 N
QLINK_L3_P
P16
85 SUB6 SDR1 QLINK L3 P
QLINK_L3_M
N17
85 SUB6 SDR1 QLINK L3 N
QLINK_L4_P
H18
85 SUB6 SDR1 QLINK L4 P
QLINK_L4_M
J19
85 SUB6 SDR1 QLINK L4 N
QLINK_CLK_P
L19
85 SUB6 SDR1 QLINK CLK P
QLINK_CLK_M
K18
85 SUB6 SDR1 QLINK CLK N
U_XCVR1_E
G9 GND
G11 GND
V16 GND
F16 GND
F8 GND
A1 GND
A19 GND
AC1 GND
AC19 GND
R7 GND
J7 GND
C7 GND
AA11 GND
C11 GND
K6 GND
D6 GND
Y6 GND
AA3 GND
D12 GND
Y8 GND
GND C9
GND H8
GND T8
GND W9
GND E11
GND J13
GND J17
GND M16
GND P10
GND R17
GND V12
GND W11
GND AA7
GND M10
GND J11
GND J15
GND R15
GND R13
GND U17
GND G17
GND M8
GND R5
GND W13
GND J5
GND C5
GND E13
U_XCVR1_E
R9 GND
B4 GND
AA13 GND
N3 GND
W3 GND
U19 GND
G19 GND
AC5 GND
B8 GND
V10 GND
K8 GND
V8 GND
AA17 GND
Y16 GND
C17 GND
D16 GND
W15 GND
E15 GND
AA15 GND
D8 GND
N5 GND
V6 GND
G7 GND
M6 GND
W17 GND
Y14 GND
D14 GND
E17 GND
GND C3
GND E3
GND T4
GND K4
GND D4
GND G3
GND H4
GND F4
GND G5
GND R3
GND U3
GND J3
GND L3
GND M4
GND P4
GND T6
GND Y12
GND C15
GND C13

Title
此原理图由鑫智造图纸 、蓝锐图纸、五芯级图纸 、精诚图纸联合绘制

Size	Number	Revision
A4		
Date: 2024/8/16		Sheet of
File: D:\HCP\15美版原理图\PCB_Project_1\112.SchDoc		Drawn By:


PP3V0_S2
1
FL1701_E
2
10-OHM-1.1A
PP_VDD_3V0_SP3T
1
C1701_E
2.2UF
2
20%
6.3V
9
VDD
SP3T_L_E
ANT
10
SDR0 SP3T GRFC V1
2
CTL1
SDR0 SP3T GRFC V2
1
CTL2
PORT1
3
PORT2
5
PORT3
7
GND
4
6
8
50 TX CPLR U CPL OUT
50 TX UHB PAD L FBRX OUT
50 TX CPLR L CPL OUT
50 TX XCVR L FBRX IN
U_XCVR0_E
AB6
GNSS_IN_L1
AC3
GNSS_IN_L5
U9
FBRX_IN
50 RX XCVR L D L LBDSM OUT2 R
C1
D_L
B2
D_LMH
50 RX XCVR L D MH TXDSM OUT2 R
Y2
D_MH
50 RX XCVR L D JMH TXDSM OUT4 R
H2
D_JMH
50 RX XCVR L D UN UHBDSM OUT1 R
T2
D_UN
50 RX XCVR L D NA LAAFEM U LAA R
L1
D_NA
50 RX XCVR L DM MH MIMO U OUT4 R
AA1
DM_MH
50 RX XCVR L DM JMH MIMO U OUT2 R
J1
DM_JMH
50 RX XCVR L DM UN UHBDSM OUT2 R
U1
DM_UN
K2
DM_NA
W5
GND
V4
GND
50 TX 0 HB1 XCVR L HBTXDSM N41 MB IN
AA19
TX0_HB1
50 TX IN XCVR L 2G PA 2G MB IN R
AB18
TX0_GSM_MB1
50 TX IN XCVR L LBPAD TX 2G IN R
AB16
TX0_GSM_LB1
50 TX IN XCVR L LBPAD TX LB INQ R
AC17
TX0_LB2
50 TX 0 IN XCVR L UHBPAD L TX IN N77 R
W19
TX0_5GLM_UHB
50 TX 0 IN XCVR L UHBPAD L TX IN N79 R
Y18
TX0_MB2_5GH_ELAA
P_L
E1
50 RX XCVR L P L LBPAD OUT2 R
P_LMH
D2
P_MH
W1
50 RX XCVR L P MH HBPAD OUT2 R
P_JMH
G1
50 RX XCVR L P JMH HBPAD OUT4 R
P_UN
R1
50 RX XCVR L P UN UHBPAD L OUT1 R
P_NA
M2
50 RX XCVR L P NA LAAFEM L LAA R
PM_MH
V2
50 RX XCVR L PM MH MIMO L OUT4 R
PM_JMH
F2
50 RX XCVR L PM JMH MIMO L OUT2 R
PM_UN
P2
50 RX XCVR L PM UN UHBPAD L OUT2 R
PM_NA
N1
GND
W7
GND
Y4
TX1_HB1
C19
50 TX IN XCVR L HBPAD TX HB IN R
TX1_MB1
B18
50 TX IN XCVR L HBPAD TX MB IN R
TX1_LB1
B16
50 TX IN XCVR L LBPAD TX LB IN1 R
TX1_JB
A17
50 TX IN XCVR L HBPAD TX LMB IN R
TX1_5GLM_UHB
E19
TX1_5GH_ELAA
D18

Title

此原理图由鑫智造图纸 、蓝锐图纸、五芯级图纸 、精诚图纸联合绘制

Size A4	Number	Revision
Date:	2024/8/16	Sheet of
File:	D:\HCP\15美版原理图\PCB_Project_1\113.SchDoc	Drawn By:


U_XCVR1_E
AB6 GNSS_IN_L1
AC3 GNSS_IN_L5
U9 FBRX_IN
50_RX_XCVR_U_D_L_LBDSM_OUT1_R C1 D_L
B2 D_LMH
50_RX_XCVR_U_D_MH_TXDSM_OUT3_R Y2 D_MH
50_RX_XCVR_U_D_JMH_TXDSM_OUT1_R H2 D_JMH
50_RX_XCVR_U_D_UN_UHBDSM_OUT3_R T2 D_UN
L1 D_NA
50_RX_XCVR_U_DM_MH_MIMO_U_OUT1_R AA1 DM_MH
50_RX_XCVR_U_DM_JMH_MIMO_U_OUT3_R J1 DM_JMH
50_RX_XCVR_U_DM_UN_UHBDSM_OUT4_R U1 DM_UN
K2 DM_NA
W5 GND
V4 GND
AA19 TX0_HB1
AB18 TX0_GSM_MB1
AB16 TX0_GSM_LB1
AC17 TX0_LB2
W19 TX0_5GLM_UHB
Y18 TX0_MB2_5GH_ELAA
P_L E1 50_RX_XCVR_U_P_L_LBPAD_OUT1_R
P_LMH D2
P_MH W1 50_RX_XCVR_U_P_MB_HBPAD_OUT3_R
P_JMH G1 50_RX_XCVR_U_P_JMH_HBPAD_OUT1_R
P_UN R1 50_RX_XCVR_U_P_UN_UHBPAD_L_OUT3_R
P_NA M2
PM_MH V2 50_RX_XCVR_U_PM_MH_MIMO_L_OUT1_R
PM_JMH F2 50_RX_XCVR_U_PM_JMH_MIMO_L_OUT3_R
PM_UN P2 50_RX_XCVR_U_PM_UN_UHBPAD_L_OUT4_R
PM_NA N1
GND W7
GND Y4
TX1_HB1 C19
TX1_MB1 B18
TX1_LB1 B16
TX1_JB A17
TX1_5GLM_UHB E19
TX1_5GH_ELAA D18

Title
此原理图由鑫智造图纸 、蓝锐图纸、五芯级图纸 、精诚图纸联合绘制

Size	Number	Revision
A4		

Date: 2024/8/16 Sheet of

File: D:\HCP\15美版原理图\PCB_Project_1\114.SchDoc Drawn By:



PP_VIO_RFFE_1V8_RX
PP_VDD_MAIN_BBPMU
C1902_E
0.1UF
10%
6.3V
C1904_E
15UF
20%
6.3V
C1905_E
2.2UF
20%
6.3V
C1906_E
10PF
2%
25V
XW1901_E
APTU_VCCFB
PP_APT_PA_UPPER
A4
C1
C2
C6
D5
AVDD
PVDD
VIO
VCCFB
SHIELD_RFFE4_SDATA_SDR0
SHIELD_RFFE4_SCLK_SDR0
C1901_E
10PF
2%
25V
C1903_E
10PF
2%
25V
B6
DATA
B5
CLK
C5
USID
C4
NC
B4
NC
U_APTU_E
LX
C3
D3
LX_PP_APT_U
L1901_E
C1909_E
2.2UF
20%
10V
B2
N1A1
PP_APT_U_EXT1_P1
B3
N2A1
PP_APT_U_EXT2_P1
C1907_E
2.2UF
20%
10V
B1
N1A2
PP_APT_U_EXT1_P2
A2
N2A2
PP_APT_U_EXT2_P2
C1908_E
2.2UF
20%
10V
GND
A1
A3
A5
A6
D1
D2
D4
D6
1
2

Title		
此原理图由鑫智造图纸 、蓝锐图纸、五芯级图纸 、精诚图纸联合绘制		
Size A4	Number	Revision
Date:	2024/8/16	Sheet of
File:	D:\HCP\15美版原理图\PCB_Project_1\115.SchDoc	Drawn By:


PP_VDD_MAIN_LAT
PP_1V2_LDO15
PP_VIO_RFFE_1V8_RX
C2003_E 1.0UF 20% 10V
C2004_E 1.0UF 20% 10V
C2007_E 2.2UF 20% 10V
C2012_E 15UF 20% 6.3V
C2013_E 15UF 20% 6.3V
QET1_VDDL
QET1_VDDH
QET1_VDD_AMP
C2014_E 1.0UF 20% 10V
U_ETIC1_E
VDDH 18
VDDL 11
VDDL 15
VIO 26
VPH 27
VDD_1P2 4
VDD_1P8_1 7
VDD_1P8_2 23
VDD_AMP 14
ETDAC_7100_QET1_P 12 IDAC_P
ETDAC_7100_QET1_N 16 IDAC_N
PP_VDD_MAIN_LAT 58 VPH_APTBCK
C2006_E 2.2UF 20% 10V
GND
FL2001_E 10-OHM-1.1A
QET1_VDDH
QET1_VBST 37 VBST_HVBCK
C2005_E 1.0UF 20% 10V
51 VPH_BST
C2020_E 0.1UF 20% 10V
GND
47 VBST_FB
21 USID
34 TEST_EN
17 TEST_EN2
PP_QET1_ET100 45 GSW_SW_IN
32 RESERVED
QET1_VBST 36 VBST_DA
VPA_FB 1 PP_QET1_ET100
VPA_HB 2
VPA_LB 3 PP_QET1_ET40
VBST_APTBCK 60 QET1_VBST
C2008_E 4.7UF 20% 10V GND
VSW_APTBCK 53
VSW_APTBCK 56
VSW_APTBCK 57 LX_QET1_VSW_APTBCK
L2001_E PP_QET1_ET100
VOUT_BCK_FB 33
VSW_HVBCK 42 LX_QET1_VSW_HVBCK
L2003_E QET1_VDDL
C2009_E 4.7UF 20% 10V
VBST 59
VSW_BST 50
VSW_BST 55 LX_QET1_VSW_BOOST
L2002_E PP_VDD_MAIN_LAT
QET1_VBST
C2010_E 4.7UF 20% 10V GND
SCLK 30 SHIELD_RFFE2_SCLK_SDR0
SDATA 25 SHIELD_RFFE2_SDATA_SDR0
GSM_SW_OUT 41 PP_QET1_2G_PA
C2011_E 4.7UF 20% 10V
TPP1 44
TPP2 40
TPP3 13
TPP4 19
AMP_OUT 5 QET1_AMP_OUT
C2021_E 1.0UF 20% 6.3V
C2022_E 1.0UF 20% 6.3V
PP_QET1_ET100
GND_AMP 10
GND_APTBCK 61
GND_APTBCK 62
GND_BST 54
GND_HVBCK 46
GND_SUB 20
GND_SUB 28
GND_SUB 49
GND_S 6
GND 8 9 22 24 29 31 35 38 39 43 48 52
GND
GND
GND

Title

此原理图由鑫智造图纸 、蓝锐图纸、五芯级图纸 、精诚图纸联合绘制

Size A4
Number
Revision
Date: 2024/8/16
Sheet of
File: D:\HCP\15美版原理图\PCB_Project_1\116.SchDoc
Drawn By:


PP_VDD_MAIN_LAT
PP_1V2_LDO15
PP_VIO_RFFE_1V8_RX
QET0_VDDL
QET0_VDDH
C2103_E 1.0UF 20% 10V
C2104_E 1.0UF 20% 10V
C2107_E 2.2UF 20% 10V
C2113_E 15UF 20% 6.3V
QET0_VDD_AMP
C2114_E 1.0UF 20% 10V
U_ETIC0_E
VDDH VDDL VDDL VIO VPH VDD_1P2 VDD_1P8_1 VDD_1P8_2 VDD_AMP
ETDAC_7100_QET0_P
ETDAC_7100_QET0_N
IDAC_P IDAC_N
PP_VDD_MAIN_LAT
C2106_E 2.2UF 20% 10V
GND
FL2101_E 10-OHM-1.1A
QET0_VDDH
QET0_VBST
C2120_E 0.1UF 20% 10V
C2105_E 1.0UF 20% 10V
GND
VPH_APTBCK VBST_HVBCK VPH_BST VBST_FB USID TEST_EN TEST_EN2 GSW_SW_IN RESERVED VBST_DA
PP_QET0_ET100
QET0_VBST
VPA_FB VPA_HB VPA_LB VBST_APTBCK VSW_APTBCK VSW_APTBCK VSW_APTBCK VOUT_BCK_FB VSW_HVBCK VBST VSW_BST VSW_BST SCLK SDATA GSM_SW_OUT TPP1 TPP2 TPP3 TPP4 AMP_OUT
PP_QET0_ET100
PP_QET0_ET40
QET0_VBST
C2108_E 4.7UF 20% 10V
GND
LX_QET0_VSW_APTBCK
L2101_E
PP_QET0_ET100
L2103_E
LX_QET0_VSW_HVBCK
QET0_VDDL
C2109_E 4.7UF 20% 10V
LX_QET0_VSW_BOOST
L2102_E
PP_VDD_MAIN_LAT
SHIELD_RFFE3_SCLK_SDR0
SHIELD_RFFE3_SDATA_SDR0
QET0_VBST
C2110_E 4.7UF 20% 10V
GND
C2111_E 4.7UF 20% 10V
PP_QET0_2G_PA
GND_AMP GND_APTBCK GND_APTBCK GND_BST GND_HVBCK GND_SUB GND_SUB GND_SUB GND_S GND GND GND GND GND GND GND GND GND GND GND GND
QET0_AMP_OUT
C2121_E 1.0UF 20% 6.3V
C2122_E 1.0UF 20% 6.3V
PP_QET0_ET100
GND
GND
GND

Title
此原理图由鑫智造图纸、蓝锐图纸、五芯级图纸、精诚图纸联合绘制

Size	Number	Revision
A4		

Date: 2024/8/16 Sheet of
File: D:\HCP\15美版原理图\PCB_Project_1\117.SchDoc Drawn By:


PP_QET0_2G_PA
PP_VDD_BOOST
C2305_E 47PF
C2308_E 18PF 5% 16V
C2302_E 2.2UF 20% 10V
PP_VIO_RFFE_1V8_RX
SHIELD_RFFE3_SCLK_SDR0
SHIELD_RFFE3_SDATA_SDR0
C2303_E 5.6PF +/-0.1PF 16V
C2306_E 5.6PF +/-0.1PF 16V
C2309_E 47PF 5% 16V
PP_VIO_RFFE_1V8_TX
SHIELD_RFFE5_SCLK_SDR0
SHIELD_RFFE5_SDATA_SDR0
C2301_E 5.6PF +/-0.1PF 16V
C2304_E 5.6PF +/-0.1PF 16V
C2307_E 47PF 5% 16V
VDD_LNA_LB_PAD
R2306_E 0.00
PP_VDD_RF_1V2_LAT
C2310_E 47PF 5% 16V
SDATA_RX SCLK_RX VIO_RX SDATA_TX SCLK_TX VIO_TX VBIAS VPA_2G VDD_LNA
L10 L9 L11 G1 F1 H1 L3 J3 L13
U_LBSPAD_E
50_TX_IN_XCVR_L_LBPAD_TX_LB_IN0_R L6 TX_LB_IN0
50_TX_IN_XCVR_L_LBPAD_TX_2G_IN_R L5 TX_2G_IN
50_RX_XCVR_L_P_L_LBPAD_OUT2_R K14 RX_OUT2
50_RX_XCVR_U_P_L_LBPAD_OUT1_R J14 RX_OUT1
50_TX_IN_XCVR_L_LBPAD_TX_LB_IN1_R L7 TX_LB_IN1
DRX_OUT F14 50_TRX_LB_PORTB_RX1
R2307_E
50_TRX_LB_PORTB_RX1_M
L2301_E 10NH-+/-3%-0.25A
C2302_E 2.1PF +/-0.05PF 16V
ANT1 B14 50_TRX_LB_PORTA_TX_ANT2
R2308_E
50_TRX_LB_PORTA_LBPAD_DPDT_L_M
C2305_E 1.0PF +/-0.05PF 16v
L2306_E 0NH-+/-3%-0.25A
ANT2 D14 50_TRX_LB_PORTB_TX_ANT1
R2309_E 1NH-+/0.05NH-0.9A
50_TRX_LB_PORTB_TX_M
L2303_E 1.0PF +/-0.05PF 16V
L2304_E 10NH-+/-3%-0.25A
ET40_0 J5 PP_QET0_ET40
C2320_E 24PF 5% 16V
ET40_1 J7 PP_QET1_ET40
C2331_E 24PF
U_LBSPAD_E
A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 B1 B2 B8 B15 C1 C2 C8 C14 C15 D1 D2 D8 D15 E1 E2 E8 E14 E15
F2 F8 F15 G2 G8 G14 G15 H2 H8 H14 H15 J1 J2 J4 J6 J8 J15 K1 K2 K3 K4 K5 K6 K7 K8 K15 L1 L2 L4 L8 L12 L14 L15
GND

Title

此原理图由鑫智造图纸 、蓝锐图纸、五芯级图纸 、精诚图纸联合绘制

Size	Number	Revision
A4		

Date: 2024/8/16 Sheet of

File: D:\HCP\15美版原理图\PCB_Project_1\118.SchDoc Drawn By:


PP QET1 ET100
PP QET1 ET40
C2418_E
1.7PF
+/-0.1PF
16V
C2408_E
5.6PF
+/-0.1PF
16V
PP VDD BOOST
PP VIO RFFE 1V8 RX
SHIELD RFFE2 SCLK SDR0
SHIELD RFFE2 SDATA SDR0
C2403_E
5.6PF
+/-0.1PF
16V
C2415_E
5.6PF
+/-0.1PF
16V
C2405_E
10PF
5%
16V
C2407_E
1UF
20%
16V
C2427_E
5.6PF
+/-0.1PF
16V
PP VIO RFFE 1V8 RX
SHIELD RFFE5 SCLK SDR0
SHIELD RFFE5 SDATA SDR0
C2402_E
5.6PF
+/-0.1PF
16V
C2404_E
5.6PF
+/-0.1PF
16V
C2406_E
10PF
2%
25V
B2
C1
C2
H15
H16
J16
J15
Q15
Q16
A4
SDATA_RX
SCLK_RX
VIO_RX
SDATA_TX
SCLK_TX
VIO_TX
VBIAS
VCC_LMB_MB
VCC_HB
VDD_LNA
VDD LNA HB PAD
R2408_E
0.00
PP VDD RF 1V2 LAT
C2401_E
1000PF
10%
6.3V
U_HBSPAD_E
50 TX IN XCVR L HBPAD TX MB IN R
S15
TX_MB_IN
50 TX IN XCVR L HBPAD TX HB IN R
S16
TX_HB_IN
50 TX IN XCVR L HBPAD TX LMB IN R
S13
TX_LMB_IN
50 TRX IN 2G MB OUT M
A6
2G_IN
50 RX XCVR U P JMH HBPAD OUT1 R
S3
RXOUT1
50 RX XCVR L P MH HBPAD OUT2 R
S4
RXOUT2
50 RX XCVR U P MB HBPAD OUT3 R
S5
RXOUT3
50 RX XCVR L P JMH HBPAD OUT4 R
S6
RXOUT4
TRX
B14
50 TRX HBDSM LAT HBPAD IN
R2412_E
50 TRX HBDSM LAT M
C2413_E
0.5PF
+/-0.05PF
16V
C2417_E
0.5PF
+/-0.05PF
16V
ANT1
B10
50 TRX HB PAD ANT1
R2410_E
50 TRX HB PAD ANT1 MCH
C2409_E
0.7PF
+/-0.05PF
16v
C2410_E
0.5PF
+/-0.05PF
16V
ANT2
B8
50 TRX HB PAD ANT2
R2409_E
50 TRX HB PAD ANT2 MCH
C2411_E
0.2PF
+/-0.05PF
16V
C2414_E
0.5PF
+/-0.05PF
16V
ANTU
B12
50 TRX HBPAD UAT OUT
R2411_E
50 TRX HBPAD UAT M
C2412_E
0.3PF
+/-0.05PF
16V
C2416_E
0.2PF
+/-0.05PF
16V
MIMO_RX
C16
50 RX HBPAD MIMO L RX OUT
R2413_E
50 RX HBPAD MIMO L RX OUT MCH
C2419_E
0.2PF
+/-0.05PF
16V

Title
此原理图由鑫智造图纸 、蓝锐图纸、五芯级图纸 、精诚图纸联合绘制

Size	Number	Revision
A4		

Date: 2024/8/16
Sheet of
File: D:\HCP\15美版原理图\PCB_Project_1\119.SchDoc
Drawn By:


U_HBSPAD_E
A1 GND
A2 GND
A3 GND
A5 GND
A7 GND
A8 GND
A9 GND
A10 GND
A11 GND
A12 GND
A13 GND
A14 GND
A15 GND
A16 GND
A17 GND
A18 GND
B1 GND
B3 GND
B4 GND
B5 GND
B6 GND
B7 GND
B9 GND
B11 GND
B13 GND
B15 GND
B16 GND
B17 GND
B18 GND
C3 GND
C4 GND
C5 GND
C6 GND
C7 GND
C13 GND
C14 GND
C15 GND
C17 GND
C18 GND
D1 GND
D2 GND
D3 GND
D4 GND
D5 GND
D6 GND
D7 GND
D13 GND
D14 GND
D15 GND
D16 GND
D17 GND
D18 GND
E1 GND
E6 GND
E7 GND
E13 GND
E14 GND
E15 GND
E16 GND
E17 GND
E18 GND
F1 GND
F7 GND
F13 GND
F14 GND
F15 GND
F16 GND
F17 GND
F18 GND
G1 GND
G7 GND
G13 GND
G14 GND
G15 GND
G16 GND
GND G17
GND G18
GND H1
GND H2
GND H3
GND H4
GND H5
GND H6
GND H7
GND H13
GND H14
GND H17
GND H18
GND J5
GND J6
GND J7
GND J13
GND J14
GND J17
GND J18
GND K6
GND K7
GND K8
GND K9
GND K18
GND L6
GND L7
GND L8
GND L9
GND L18
GND M6
GND M7
GND M8
GND M9
GND M18
GND N6
GND N7
GND N8
GND N9
GND N18
GND P6
GND P7
GND P8
GND P9
GND P18
GND Q6
GND Q7
GND Q8
GND Q9
GND Q17
GND Q18
GND R6
GND R7
GND R8
GND R9
GND R10
GND R11
GND R12
GND R13
GND R14
GND R15
GND R16
GND R17
GND R18
GND S1
GND S2
GND S7
GND S8
GND S9
GND S10
GND S11
GND S12
GND S14
GND S17
GND S18

Title

此原理图由鑫智造图纸 、蓝锐图纸、五芯级图纸 、精诚图纸联合绘制

Size	Number	Revision
A4		

Date: 2024/8/16
Sheet of
File: D:\HCP\15美版原理图\PCB_Project_1\120.SchDoc
Drawn By:


PP_1V8_VOUT_AUX
C6300_E
0.01UF
10%
6.3V
VCC
Y_TCXO_E
NC/GND
OUT
GND
GNSS_26MHZ_TCXO
XW6300_E
TCXO_GND2
XW2607_E
TCXO_GND
PP_VOUT_CORE_GNSS
C6305_E
16UF
20%
4V
GNSS_GND
PP1V8_AUX_CAP
C6306_E
16UF
GNSS_GND
PP_1V8_VOUT_AUX
C6304_E
1.0UF
20%
6.3V
PP_VOUT_RF_GNSS
L6302_E
PP_VOUT_RF_GNSS_A
C6314_E
16UF
GNSS_GND
PP_VDD_MAIN_UAT
C6301_E
4UF
20%
6.3V
C6311_E
4UF
GNSS_GND
PP_VOUT_CORE_GNSS
PP_1V8_VOUT_AUX
PP1V8_AUX_CAP
L6301_E
LX_PP_GNSS_SR_VLX
PP_GNSS_SR_VLY
PP1V24_S2
C6307_E
0.22UF
10%
6.3V
J3
M4
H4
G3
F4
K4
M2
L3
VDD_IO
VDD_MAIN_IN
VOUT_RF
VOUT_CORE
VOUT_AUX
VOUT_AUXCAP
SR_VLX
SR_VLY
U_GNSS_E
CLK_GPIO_S4_PMU_TO_WLAN_UWB_GNSS_32K
N1
CLK_32
GPIO_AOP_TO_GNSS_ENABLE
E3
STANDBY*
GNSS_26MHZ_TCXO
D4
GNSS_TCXO
50_RX_GNSS_L1
B2
GNSS_RFIN_L1
50_RX_GNSS_L5
A3
GNSS_RFIN_L5
SDR0_TO_GNSS_PULSE_BLANK_1V2
R6300_E
100K
SDR0_TO_GNSS_PULSE_BLANK_1V2_R
B4
IF_TEST_OUT/IFVALID/CNTIN
HOST_00/H_SPI_CLK/H_UART_TX
L1
SPI1_AOP_TO_GNSS_SCLK
HOST_01/H_SPI_CS*/H_UART_RX
J1
GPIO_AOP_TO_GNSS_CS
HOST_02/H_SPI_MOSI/H_UART_CTS*
G1
SPI1_AOP_TO_GNSS_MOSI
HOST_03/H_SPI_MISO/H_UART_RTR*
E1
SPI1_AOP_FROM_GNSS_MISO
GPIO_04/H_CHIP_REQ/H_DATA_REQ
C1
GPIO_AOP_FROM_GNSS_HOST_REQ
GPIO_05/SYNC_IN/IFVALID/PPS_OUT
A1
GPIO_AOP_TO_BB_GNSS_TIME_MARK
GPIO_06/L1_LNA_EN
H2
GNSS_L1_ELNA_EN
GPIO_07/L5_LNA_EN
F2
GNSS_L5_ELNA_EN
R6302_E
100K
VSS_PMU
VSS_CORE
VSS_RFL1
VSS_RFL5
N3
K2
D2
C3
GNSS_GND
GNSS_GND
XW6302_E
XW2601_E
XW2602_E
XW2603_E
XW2604_E
XW2605_E
XW2606_E

Title
此原理图由鑫智造图纸 、蓝锐图纸、五芯级图纸 、精诚图纸联合绘制

Size	Number	Revision
A4		

Date: 2024/8/16 Sheet of
File: D:\HCP\15美版原理图\PCB_Project_1\121.SchDoc Drawn By:


PP VIO RFFE 1V8 RX
SHIELD RFFE1 SCLK SDR0
SHIELD RFFE1 SDATA SDR0
PP VIO RFFE 1V8 RX
SHIELD RFFE5 SCLK SDR0
SHIELD RFFE5 SDATA SDR0
C2507_E 2.7PF +/-0.1PF 16V
C2509_E 2.7PF +/-0.1PF 16V
C2506_E 5.6PF +/-0.1PF 16V
C2508_E 5.6PF +/-0.1PF 16V
C2511_E 18PF 5% 16V
C2510_E 18PF 5% 16V
PP VDD BOOST
PP QET0 ET100
VDD LNA UHBLAT PAD
R2506_E 0.00
PP VDD RF 1V2 LAT
C2501_E 1.0UF 6.3V 10%
C2502_E 2.7PF +/-0.05PF 16V
C2504_E 1000PF 6.3V 10%
E6 SDATA_RX
E7 SCLK_RX
E5 VIO_RX
G1 SDATA_TX
H1 SCLK_TX
G2 VIO_TX
H2 VBIAS
C3 VCC1
E3 VDD_LNA
U_UHBPA_L_E
50 TX 0 IN XCVR L UHBPAD L TX IN N77 R
E1 TX_N77_IN
50 TX 0 IN XCVR L UHBPAD L TX IN N79 R
C1 TX_N79_IN
A4 FBRX_IN
50 TX UHB PAD L FBRX OUT
A6 FBRX_OUT
50 RX XCVR L P UN UHBPAD L OUT1 R
J5 RXOUT_1
50 RX XCVR L PM UN UHBPAD L OUT2 R
J7 RXOUT_2
50 RX XCVR U P UN UHBPAD L OUT3 R
J4 RXOUT_3
50 RX XCVR U PM UN UHBPAD L OUT4 R
J8 RXOUT_4
ANT1 B9 50 TRX UHBPAD LAT ANT1 TO ANT7 MCH
R2510_E
50 TRX UHBPAD LAT ANT7
L2503_E 0.3PF +/-0.05PF 16V
L2505_E
ANT2 D9 50 TRX UHBPAD LAT ANT2 TO ANT9 MCH
R2507_E
50 TRX UHBPAD LAT ANT9
L2504_E 0.4PF +/-0.05PF 16v
L2506_E
ANTU F9
50 TRX UHB PAD L PORTB TX
R2505_E
50 TRX UHB PORTB TX
C2505_E 0.5PF +/-0.05PF 16V
U_UHBPA_L_E
A1 GND
A2 GND
A3 GND
A5 GND
A7 GND
A8 GND
A9 GND
B1 GND
B2 GND
B3 GND
C2 GND
C9 GND
D1 GND
D2 GND
D3 GND
E2 GND
E4 GND
E8 GND
E9 GND
F1 GND
F2 GND
G9 GND
H9 GND
J1 GND
J2 GND
J3 GND
J6 GND
J9 GND
1
2
3
4
A
B
C
D

Title
此原理图由鑫智造图纸 、蓝锐图纸、五芯级图纸 、精诚图纸联合绘制

Size
A4

Number

Revision

Date: 2024/8/16
Sheet of
File: D:\HCP\15美版原理图\PCB_Project_1\122.SchDoc
Drawn By:


PP_QET1_2G_PA
C2601_E
100PF
5%
35V
C2602_E
2.2UF
20%
10V
PP_VDD_BOOST
C2606_E
2.2UF
20%
10V
9
VBIAS
3
VCC
50_TX_IN_XCVR_L_2G_PA_2G_MB_IN_R
50_TX_IN_XCVR_L_2G_PA_2G_MB_IN_R
10
RF_IN_MB
PA_2G_E
6
VIO
7
SDATA
8
SCLK
5
RF_OUT_MB
GND
1
2
4
11
12
13
14
15
16
PP_VIO_RFFE_1V8_RX
SHIELD_RFFE3_SDATA_SDR0
SHIELD_RFFE3_SCLK_SDR0
C2603_E
47PF
5%
16v
50_TRX_IN_2G_MB_OUT
R2604_E
50_TRX_IN_2G_MB_OUT_M
C2604_E
0.3PF
+/-0.05PF
16v
C2605_E
0.8PF
+/-0.05PF
16v
1
2
A
B
C
D
3
4

Title
此原理图由鑫智造图纸 、蓝锐图纸、五芯级图纸 、精诚图纸联合绘制

Size	Number	Revision
A4		

Date: 2024/8/16
Sheet of
File: D:\HCP\15美版原理图\PCB_Project_1\123.SchDoc
Drawn By:


PP_VIO_RFFE_1V8_RX
SHIELD_RFFE0_SCLK_SDR0
SHIELD_RFFE0_SDATA_SDR0
C2703_E
0.1UF
20%
6.3V
1
2
D1
C1
E1
F2
SDATA
SCLK
VIO
VDD
VDD_LB_DSM
R2703_E
0.00
PP_VDD_RF_1V2_UAT
C2704_E
0.1UF
6.3V
10%
U_LBDSM_E
TXIN
B5
50_TRX_LB_PORTB_TX
R2704_E
0.00
50_TRX_LB_PORTB_TX_M
L2704_E
L2701_E
F4
OUT2
50_RX_XCVR_L_D_L_LBDSM_OUT2_R
ANT2
A2
50_TRX_LB_PORTB_RX1_ANT2
R2705_E
50_TRX_LB_PORTB_RX1_M
L2703_E
L2702_E
U_LBDSM_E
SYM 2 OF 2
A1 GND
A3 GND
A5 GND
B1 GND
C5 GND
D5 GND
F1 GND
F3 GND
F5 GND
E5
OUT1
50_RX_XCVR_U_D_L_LBDSM_OUT1_R
ANT1
A4
50_TRX_LBDSM_ANT1
R3303_E
0.00
50_TRX_LBDSM_ANT1_M
L3302_E
0.6PF
+/-0.05PF
16V

Title
此原理图由鑫智造图纸、蓝锐图纸、五芯级图纸、精诚图纸联合绘制

Size	Number	Revision
A4		

Date: 2024/8/16 Sheet of
File: D:\HCP\15美版原理图\PCB_Project_1\124.SchDoc Drawn By:


PP_VIO_RFFE_1V8_RX
SHIELD_RFFE0_SCLK_SDR0
SHIELD_RFFE0_SDATA_SDR0
C2802_E
0.1UF
20%
6.3V
C2804_E
5.6PF
+/-0.1PF
16V
C2805_E
5.6PF
+/-0.1PF
16V
PP_VIO_RFFE_1V8_RX
SHIELD_RFFE4_SCLK_SDR0
SHIELD_RFFE4_SDATA_SDR0
C2803_E
0.1UF
20%
6.3V
C2806_E
5.6PF
+/-0.1PF
16V
C2807_E
5.6PF
+/-0.1PF
16V
PP_VDD_BOOST
PP_APT_PA_UPPER
VDD_HB_DSM
R2811_E
0.00
PP_VDD_RF_1V2
C2828_E
5.6PF
+/-0.01PF
16V
C2808_E
1.0UF
20%
10V
C2809_E
2.5PF
+/-0.01PF
16V
C2810_E
1.0UF
20%
10V
C2811_E
0.1UF
20%
6.3V
J10 K10 H10 F10 G10 E10 K9 P5 P6 C10
TXDATA TXCLK VIOTX RXDATA RXCLK VIORX VBIAS HBVCC MBVCC VDDLNA
U_TXDSM_E
50_TRX_HBDSM_LAT_M
R2802_E
0.5NH-+/-0.05NH-1A
50_TRX_HBDSM_LAT_OUT
F1 ANTL
C2801_E
0.5PF
+/-0.05PF
16V
50_RX_XCVR_U_D_JMH_TXDSM_OUT1_R
A6 OUT_1
50_RX_XCVR_L_D_MH_TXDSM_OUT2_R
A7 OUT_2
50_RX_XCVR_U_D_MH_TXDSM_OUT3_R
A8 OUT_3
50_RX_XCVR_L_D_JMH_TXDSM_OUT4_R
A9 OUT_4
FROMLAT H1
50_TRX_HBPAD_UAT_HBDSM_IN
R2807_E
0.00
50_TRX_HBPAD_UAT_M
C2812_E
0.5PF
+/-0.05PF
16V
TX_MB_N41_IN M9
50_TX_0_IN_XCVR_L_HBTXDSM_N41_IN
R2801_E
0.00
50_TX_0_HB1_XCVR_L_HBTXDSM_N41_MB_IN
ANT1 D1
50_TRX_HBDSM_HB_ANT1
R3301_E
0.4NH-+/-0.05NH-1A
50_TRX_HBDSM_HB_ANT1_M
L3501_E
0.2PF
+/-0.05PF
16V
L3301_E
13NH-3%-0.21A-0.99OHM
ANT2 B1
50_TRX_HBDSM_HB_ANT2
R2808_E
1.3NH-+0.05NH_0.7A
50_TRX_HBDSM_HB_ANT2_M
L3001_E
0.3PF
+/-0.05PF
16V
L2801_E
4.7NH-3%-0.270A
MIMO_RX_OUT K1
50_TRX_HBDSM_MIMO2_RX_OUT
R2809_E
2.2NH-+/-0.1NH-0.50A
01005
50_TRX_HBDSM_MIMO2_RX_OUT_M
L3002_E
4.7NH-3%-0.270A
L2802_E
4.7NH-3%-0.270A
U_TXDSM_E
A1 A2 A3 A4 A5 A10 B2 B3 B4 B5 B6 B7 B8 B9 B10 C1 D10 E1 G1 J1 K7 K8 L1 L7 L8 L9
GND
L10 M1 M7 M8 M10 N1 N7 N8 N9 N10 P1 P2 P7 P8 P9 P10 Q1 Q2 Q3 Q4 Q5 Q6 Q7 Q8 Q9 Q10

Title
此原理图由鑫智造图纸 、蓝锐图纸、五芯级图纸 、精诚图纸联合绘制

Size
A4

Number

Revision

Date: 2024/8/16

Sheet of

File: D:\HCP\15美版原理图\PCB_Project_1\125.SchDoc

Drawn By:


PP_VIO_RFFE_1V8_RX
SHIELD_RFFE0_SCLK_SDR0
SHIELD_RFFE0_SDATA_SDR0
C3103_E
1
2
0.1UF
20%
6.3V
F3
F2
F4
F5
SDATA_RX
SCLK_RX
VIO_RX
VDD_LNA
VDD_MIMO2_DSM
R3105_E
1
2
0.00
0%
1/32W
PP_VDD_RF_1V2_UAT
C3104_E
1
2
0.1UF
20%
6.3V
U_MDSM_U_E
50_RX_XCVR_U_DM_MH_MIMO_U_OUT1_R
E6
RXOUT_DRX1
ANT
C1
50_TRX_HBDSM_MIMO2_RX_OUT_M
50_RX_XCVR_L_DM_JMH_MIMO_U_OUT2_R
D6
RXOUT_DRX2
50_RX_XCVR_U_DM_JMH_MIMO_U_OUT3_R
C6
RXOUT_DRX3
50_RX_XCVR_L_DM_MH_MIMO_U_OUT4_R
B6
RXOUT_DRX4
U_MDSM_U_E
A1
A2
A3
A4
A5
A6
B1
D1
E1
F1
F6
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND

Title

此原理图由鑫智造图纸 、蓝锐图纸、五芯级图纸 、精诚图纸联合绘制

Size A4	Number	Revision
Date: 2024/8/16		Sheet of
File: D:\HCP\15美版原理图\PCB_Project_1\126.SchDoc		Drawn By:


PP_VIO_RFFE_1V8_RX
SHIELD_RFFE5_SCLK_SDR0
SHIELD_RFFE5_SDATA_SDR0
C3003_E
1
2
0.1UF
20%
6.3V
F3
F2
F4
F5
SDATA_RX
SCLK_RX
VIO_RX
VDD_LNA
VDD_MIMO1_DSM
C3004_E
1
2
0.1UF
20%
6.3V
R3005_E
1
2
0.00
0%
1/32W
PP_VDD_RF_1V2_LAT
U_MDSM_L_E
50_RX_XCVR_U_PM_MH_MIMO_L_OUT1_R
E6
RXOUT_DRX1
ANT
C1
50_RX_HBPAD_MIMO_L_RX_OUT_MCH
50_RX_XCVR_L_PM_JMH_MIMO_L_OUT2_R
D6
RXOUT_DRX2
50_RX_XCVR_U_PM_JMH_MIMO_L_OUT3_R
C6
RXOUT_DRX3
50_RX_XCVR_L_PM_MH_MIMO_L_OUT4_R
B6
RXOUT_DRX4
U_MDSM_L_E
A1 GND
A2 GND
A3 GND
A4 GND
A5 GND
A6 GND
B1 GND
D1 GND
E1 GND
F1 GND
F6 GND

Title
此原理图由鑫智造图纸 、蓝锐图纸、五芯级图纸 、精诚图纸联合绘制

Size
A4

Number

Revision

Date: 2024/8/16
Sheet of
File: D:\HCP\15美版原理图\PCB_Project_1\127.SchDoc
Drawn By:


1
2
3
4
A
B
C
D
PP VIO RFFE 1V8 RX
SHIELD RFFE2 SCLK SDR0
SHIELD RFFE2 SDATA SDR0
PP VDD BOOST
C3207_E
47PF
5%
16V
C3208_E
47PF
5%
16V
11
6
1
12
7
SDATA
SCLK
VIO
VDD
USID
U_CPLRL1_E
CPL1_ANT
20
50 TRX CPLR L CPL1 ANT LB LMB MB HB
C3209_E
0.8PF
+/-0.05PF
16V
R3204_E
1NH-+/-0.05NH-0.9A
01005
50 TRX ANT1 LB LMB MB HB
C3210_E
0.5PF
+/-0.05PF
16V
DPLX1_E
LB
MLB_MB_HB
ANT
GND
50 TRX LB PORTA DPDT DPLX1 L M
50 TRX HB PAD ANT1 MCH
7.5NH-3%-0.3A-0.5OHM
50 TRX DPLX LB LMB MB HB ANT1
R3203_E
1NH-+/-0.05NH-0.9A
0%
1/32W
C3203_E
0.5PF
0.05PF
16V
50 TRX CPLR L CPL1 IN LB LMB MB HB
C3205_E
0.2PF
+/-0.05PF
16V
25
CPL1_IN
CPL2_ANT
22
50 TRX CPLR L CPL2 ANT LMB MB HB MCH
CPL3_ANT
10
50 TRX CPLR L CPL3 ANT TPLX LB
50 TRX HB PAD ANT2 MCH
21
CPL2_IN
CPL_OUT
2
50 TX CPLR L CPL OUT
50 TRX LB PORTA LBPAD CPLR L
5
CPL3_IN
FL3201_E
PP3V0 S2
01005
PP3V0 DPDT
C3211_E
2.2UF
20%
6.3V
C3212_E
100PF
5%
35V
U_CPLRL1_E
GND
3
4
8
9
13
14
15
16
17
18
19
23
24
VDD
RF1
RF4
U_DPDT_E
RF3
RF2
VC
GND
NC
GND
NC
50 TRX LB PORTA LBPAD DPDT L M
50 TRX LB PORTA DPDT DPLX1 L
R3206_E
50 TRX LB PORTA LBPAD CPLR L
01005
50 TRX LB PORTA DPDT CPLR L M
C3213_E
0.4PF
+/-0.05PF
16V
R3201_E
49.9
C3214_E
0.5PF
+/-0.05PF
16V
R3202_E
1NH-+/-0.05NH-0.9A
01005
50 TRX LB PORTA DPDT DPLX1 L M
R3207_E
LB DPDT GRFC
0.00
LB DPDT GRFC M
R3205_E
100K

Title
此原理图由鑫智造图纸 、蓝锐图纸、五芯级图纸 、精诚图纸联合绘制

Size
A4

Number

Revision

Date: 2024/8/16

Sheet of

File: D:\HCP\15美版原理图\PCB_Project_1\128.SchDoc

Drawn By:


PP VIO RFFE 1V8 RX
SHIELD RFFE4 SCLK SDR0
SHIELD RFFE4 SDATA SDR0
C3307_E
47PF
5%
16V
1
2
PP VDD BOOST
C3308_E
47PF
5%
16V
C3309_E
0.1UF
20%
6.3V
11
6
1
12
2
SDATA
SCLK
VIO
VDD
USID
U_CPLRU1_E
SKY59723
SYM 1 OF 2
CPL1_ANT
5
50 TRX CPLR U CPL1 ANT LB LMB MB HB L1
C3310_E
0.5PF
+/-0.05PF
16V
R3305_E
0.00
50 TRX ANT2 LB LMB MB HB L1
C3311_E
0.5PF
+/-0.05PF
16V
4
CPL1_IN
CPL2_ANT
15
50 TRX CPLR U CPL2 ANT LMB MB HB
20
CPL2_IN
CPL_OUT
16
50 TX CPLR U CPL OUT
50 TRX TPLX ANT LB LMB MB HB L1
R3304_E
0.00
50 TRX CPLR U CPL1 IN LB LMB MB HB L1
C3303_E
0.7PF
+/-0.05PF
16V
L3304_E
01005
C3304_E
0.5PF
+/-0.05PF
16V
50 TRX HBDSM HB ANT2 M
U_CPLRU1_E
3 GND
8 GND
9 GND
10 GND
12 GND
13 GND
14 GND
17 GND
18 GND
19 GND

Title
此原理图由鑫智造图纸 、蓝锐图纸、五芯级图纸 、精诚图纸联合绘制

Size
A4

Number

Revision

Date: 2024/8/16

Sheet of

File: D:\HCP\15美版原理图\PCB_Project_1\129.SchDoc

Drawn By:


PP1V24_S2
C3401_E
1
2
0.1UF
20%
6.3V
50_TRX_HBDSM_HB_ANT1_M
50_TRX_LBDSM_ANT1_M
50_RX_GNSS_L1
C1
VDD
L1TPLX_E
C4
HB
7
LB
E2
GPS
E4
LNA_EN
ANT
A1
50_TRX_TPLX_ANT_LB_LMB_MB_HB_L1
GND
A2
A3
B1
B2
B3
B4
C3
D1
D4
D3
E1
E3
1
1.4NH+/-0.1NH-220MA
L3402_E
2
1
C3403_E
2
0.5PF
+/-0.05PF
16V
GNSS_L1_ELNA_EN
1
C3402_E
2
33PF
5%
16V

Title		
此原理图由鑫智造图纸 、蓝锐图纸、五芯级图纸 、精诚图纸联合绘制		
Size A4	Number	Revision
Date: 2024/8/16		Sheet of
File: D:\HCP\15美版原理图\PCB_Project_1\130.SchDoc		Drawn By:


50_TRX_CPLR_L_CPL3_ANT_TPLX_LB
R3802_E
1
2
1NH-+/-0.05NH-0.9A
50_TRX_CPLR_L_CPL3_ANT_TPLX_LB_M
L3803_E
1.0PF
+/-0.05PF
16V
L3804_E
4.7NH-3%-0.270A
50_TRX_CPLR_L_CPL2_ANT_LMB_MB_HB_MCH
R3801_E
1NH-+/-0.05NH-0.9A
50_TRX_CPLR_L_CPL2_ANT_LMB_MB_HB_MCH_M
L3801_E
0.2PF
L3802_E
0.4PF
50_TRX_WLAN_G_BT_ANT3_NPLXR
2
4
6
8
9
GND
3
LB
5
MB_HB
7
WIFI
U_TPLX3_E
ANT
1
50_TRX_ANT3_LB_MBHB_WLAN24_TPLX
R3803_E
0.8NH-+/-0.05NH-0.9A
50_TRX_ANT3_MB_HB_WLAN24
L3805_E
4.7NH-3%-0.270A
L3806_E
4.7NH-3%-0.270A

Title 此原理图由鑫智造图纸 、蓝锐图纸、五芯级图纸 、精诚图纸联合绘制		
Size A4	Number	Revision
Date: 2024/8/16		Sheet of
File: D:\HCP\15美版原理图\PCB_Project_1\131.SchDoc		Drawn By:


PP1V8_S4
C4005_E
0.1UF
20%
6.3V
C4006_E
1UF
20%
6.3V
R4003_E
1
2
50_TRX_CPLR_U_CPL2_ANT_LMB_MB_HB
50_TRX_CPLR_U_CPL2_ANT_LMB_MB_HB_TPLX
C4001_E
0.5PF
+/-0.05PF
16V
C4002_E
0.5PF
+/-0.05PF
16V
50_TRX_WLAN_G_BT_ANT4_NPLXR
50_TRX_UHBDSM_ANT2_TO_ANT4
D4
VCC
E3
HB
D1
WIFI
A4
UHB
SW_ANT4_E
ANT
A1
GPIO
C4
GND
A2
A3
B1
B4
C1
E1
E2
E4
50_TRX_ANT4_MB_HB_WLAN24_M
ANT4_TPLX_GPIO
R4001_E
0.5NH-/-0.05NH-0.1A
50_TRX_ANT4_MB_HB_WLAN24
C4207_E
0.2PF
0.05PF
16V
C4003_E
0.3PF
0.05PF
16V
TP4201_E
A
R4212_E
10K
ANT4_TPLX_GPIO_BB
R4213_E
1K
ANT4_TPLX_GPIO_WLAN
C4210_E
5.6PF
R4211_E
100K

Title
此原理图由鑫智造图纸 、蓝锐图纸、五芯级图纸 、精诚图纸联合绘制

Size	Number	Revision
A4		

Date: 2024/8/16 Sheet of
File: D:\HCP\15美版原理图\PCB_Project_1\132.SchDoc Drawn By:



FL4102_E
10-OHM-1.1A
1
2
PP1V8_S4
PP1V8_S4_UAT_BRIDGE_VIO
SHIELD_RFFE1_SCLK_BB
SHIELD_RFFE1_SDATA_BB
C4104_E
33PF
5%
16V
C4105_E
33PF
5%
16V
C4106_E
0.22UF
10%
6.3V
U4102_E
B3
VIO
A2
SCLK
A3
SDATA
C2
VSU
GND
B2
BYP
C3
BRIDGE_UAT_REF_BYP
SUBUS_A
A1
SAWTOOTH_UAT_A
SUBUS_B
B1
SAWTOOTH_UAT_B
SUBUS_C
C1
NC
C4302_E
0.01UF
10%
6.3V

Title

此原理图由鑫智造图纸 、蓝锐图纸、五芯级图纸 、精诚图纸联合绘制

Size	Number	Revision
A4		

Date: 2024/8/16 Sheet of

File: D:\HCP\15美版原理图\PCB_Project_1\133.SchDoc Drawn By:


U_WLAN_W
PP1V8_S4
PP1V24_S4
PP_VDD_MAIN_LAT
C252_W 27PF 5% 16V
C257_W 27PF 5% 16V
C250_W 27PF 5% 16V
C246_W 27PF 5% 16V
C247_W 2.2UF 20% 10V
C245_W 10UF 5% 16V
C233_W 4.7PF +/-0.1PF 16V
C232_W 10UF 20% 10V
36 VDDIO1P2
10 VDDIO1P8
12 VDDIO_RF
31 VBAT
32 VBAT
85 VBAT
89 VBAT_RF
CLK_GPIO_S4_PMU_TO_WLAN_UWB_GNSS_32K 199 WLBT_CLK_32K
GPIO_SEQ_S4_PMU_TO_WLAN_REG_ON 227 WLBT_WL_REG_ON
GPIO_PMU_FROM_WLAN_HOST_WAKE 69 WLBT_WL_HOST_WAKE
PCIE_GP0_AP_TO_WLAN_PERST_L 144 WLBT_WL_PCIE_PERST_L
PCIE_GP0_AP_BI_WLAN_CLKREQ_L 132 WLBT_WL_PCIE_CLKREQ_L
C226_W 100PF 5% 16V
90_PCIE_GP0_AP_TO_WLAN_REFCLK_P 18 90_WLBT_WL_PCIE_REFCLK_P
90_PCIE_GP0_AP_TO_WLAN_REFCLK_N 19 90_WLBT_WL_PCIE_REFCLK_N
90_PCIE_GP0_AP_FROM_WLAN_RX_P 21 90_WLBT_WL_PCIE_TD_P
90_PCIE_GP0_AP_FROM_WLAN_RX_N 22 90_WLBT_WL_PCIE_TD_N
90_PCIE_GP0_AP_TO_WLAN_TX_P 24 90_WLBT_WL_PCIE_RD_P
90_PCIE_GP0_AP_TO_WLAN_TX_N 25 90_WLBT_WL_PCIE_RD_N
JTAG_WLAN_SEL 192 JTAG_SEL
JTAG_WLAN_TCK 120 WLAN_SCT/SWD_CLK
JTAG_WLAN_TMS 168 WLAN_TMS/SWD_DAT
131 WLAN_TDI/CXT_A
119 WLAN_TDO/CXT_B
JTAG_WLAN_TRST_L 156 WLAN_TRST_L
GPIO_WLAN_TO_AP_TIME_SYNC_1V2 179 WLAN_TIME_SYNC
155 WL_GPIO_11
WL_GPIO_18 166 WL_GPIO_18
164 WL_GPIO_22
143 WL_GPIO_7/DAP_SEL
191 LHL_GPIO2
142 WLBT_SECI_IN
154 WLBT_SECI_OUT
239 WLBT_BT_REG_ON
GPIO_S4_BT_TO_BOT_SPKR_TRIG 238 WLBT_BT_DEV_WAKE
165 WL_GPIO_21/BT_OVER_UART
225 WLBT_BT_UART_CTS_L
224 WLBT_BT_UART_RTS_L
236 WLBT_BT_UART_RXD
237 WLBT_BT_UART_TXD
GPIO_AP_FROM_BT_AUDIO_SYNC 201 BT_TO_AP_TIME_SYNC
202 SOC_TO_BT_TIME_SYNC
180 1V2_WIFI_TO_SENSORA_COEX
213 1V2_BT_TO_SENSORA_COEX
GPIO_S4_SE_TO_BT_PKT_RDY 226 GPIO_SENSORB_TO_BT_SYNC
152 WIFI_TO_SENSORC_COEX
167 SENSORC_TO_WIFI_COEX
IO_S4_BT_TO_UWB_WAKE 200 BT_TO_SENSORC_WAKE
IO_S4_BT_TO_UWB_TIME_SYNC 212 BT_TO_SENSORC_TIME_SYNC
I2C_S4_BT_TO_SE_SCL 214 SE_I2C_CLK
I2C_S4_BT_TO_SE_SDA 215 SE_I2C_DAT
SPMI0_HEB_AOP_TO_BB_WLAN_NFC_UWB_CLK 187 SPMI_HEB_CLK
SPMI0_HEB_AOP_BI_BB_WLAN_NFC_UWB_DATA 188 SPMI_HEB_DAT
SPMI1_COEX_AOP_TO_BB_WLAN_UWB_CLK 190 SPMI_IDC_CLK
SPMI1_COEX_AOP_BI_BB_WLAN_UWB_DATA 178 SPMI_IDC_DAT
2G_C0_ANT 46 50_WLAN_G_C0_TXRX_R
2G_C1_ANT 50 50_WLAN_G_C1_TXRX_R
5G_C0_ANT 56 50_WLAN_A_C0_TXRX
5G_C1_ANT 2 50_WLAN_A_C1_TXRX
R237_W 50_WLAN_G_C0_TXRX_FEM_M
C230_W 0.2PF
C243_W 0.2PF
R238_W 50_WLAN_G_C1_TXRX_FEM_M
C231_W 0.2PF
C244_W 0.2PF
R233_W 50_WLAN_A_C0_TXRX_BPF_R
C201_W 0.3PF
C202_W 0.3PF
FL_ISG_U_W IN OUT
50_WLAN_A_C0_TXRX_BPF
R201_W
50_WLAN_A_C0_TXRX_FEM_M
C203_W 0.3PF
C204_W 0.3PF
R235_W 50_WLAN_A_C1_TXRX_BPF_R
C228_W 0.2PF
C241_W 0.2PF
FL_ISG_L_W IN OUT
50_WLAN_A_C1_TXRX_BPF
R202_W
50_WLAN_A_C1_TXRX_FEM_M
C205_W 0.2PF
C206_W 0.3PF
2GTSSI_C0 40 ANALOG_UAT_2G_FEM_TO_WLAN_PDTS
2GTSSI_C1 52 ANALOG_LAT_2G_FEM_TO_WLAN_PDTS
5GTSSI_C0 5 ANALOG_UAT_5G_FEM_TO_WLAN_PDTS
5GTSSI_C1 6 ANALOG_LAT_5G_FEM_TO_WLAN_PDTS
LNA_EN_2GC0 67 GPIO_WLAN_TO_UAT_2G_FEM_LNA_BYP_EN
LNA_EN_2GC1 141 GPIO_WLAN_TO_LAT_2G_FEM_LNA_BYP_EN
LNA_EN_5GC0 127 GPIO_WLAN_TO_UAT_5G_FEM_LNA_BYP_EN
LNA_EN_5GC1 11 GPIO_WLAN_TO_LAT_5G_FEM_LNA_BYP_EN
2G_C0_RESET 140 RFFE_S4_WLAN_TO_UAT_2G_FEM_RST_L
5G_C0_RESET 139 RFFE_S4_WLAN_TO_UAT_5G_FEM_RST_L
C0_MIPI_CLK 116 SHIELD_RFFE_S4_WLAN_TO_UAT_FEMS_CLK_R
C0_MIPI_DATA 128 SHIELD_RFFE_S4_WLAN_TO_UAT_FEMS_DATA_R
2G_C1_RESET 118 RFFE_WLAN_TO_LAT_2G_FEM_RST_L
5G_C1_RESET 130 RFFE_WLAN_TO_LAT_5G_FEM_RST_L
C1_MIPI_CLK 129 SHIELD_RFFE_WLAN_TO_LAT_FEMS_CLK
C1_MIPI_DATA 117 SHIELD_RFFE_WLAN_TO_LAT_FEMS_DATA
SHIELD_RFFE_S4_WLAN_TO_UAT_FEMS_CLK_R R239_W 33.2 SHIELD_RFFE_S4_WLAN_TO_UAT_FEMS_CLK
SHIELD_RFFE_S4_WLAN_TO_UAT_FEMS_DATA_R R240_W 33.2 SHIELD_RFFE_S4_WLAN_TO_UAT_FEMS_DATA
RF_SW_CTRL_3 115 ANT4_TPLX_GPIO_WLAN
RF_SW_CTRL_8 138 NC
RF_SW_CTRL_9 151 NC
RF_SW_CTRL_25 153 NC
CSR_VLX 28 LX_CSR
CSR_VLX 29
L255_W
PP0V72_CBUCK_L
C256_W 7.5UF
CBUK_0P72 14
CBUK_0P72 15
CBUK_0P72 71
PP0V72_CBUCK
PW_ASR_VLX 34 LX_ASR
PW_ASR_VLX 87
L253_W
PP1V02_ABUCK_L
C254_W 7.5UF 20% 4V
ABUCK_WL2G_BT_1P02 38
ABUCK_WL2G_BT_1P02 91
ABUCK_WL5G_1P02 222
ABUCK_WL5G_1P02 234
PP1V02_ABUCK
TCXO_IN 8
CLK_REQ 203
BTLDO3V3 48 PP3V3_BTLDO
C270_W 27PF 5% 16V

Title

此原理图由鑫智造图纸、蓝锐图纸、五芯级图纸、精诚图纸联合绘制

Size	Number	Revision
A4		

Date: 2024/8/16 Sheet of

File: D:\HCP\15美版原理图\PCB_Project_1\135.SchDoc Drawn By:


PP243_W
P2MM-NSM
ANT4_TPLX_GPIO_WLAN
PP210_W
P2MM-NSM
GPIO_S4_BT_TO_BOT_SPKR_TRIG
PP232_W
P2MM-NSM
JTAG_WLAN_SEL
PP204_W
P2MM-NSM
JTAG_WLAN_TCK
PP205_W
P2MM-NSM
JTAG_WLAN_TMS
PP203_W
P2MM-NSM
JTAG_WLAN_TRST_L
PP242_W
P2MM-NSM
GPIO_WLAN_TO_AP_TIME_SYNC_1V2
PP207_W
P2MM-NSM
WL_GPIO_18
PP237_W
P2MM-NSM
I2C_S4_BT_TO_SE_SCL
PP238_W
P2MM-NSM
I2C_S4_BT_BI_SE_SDA
PP214_W
P2MM-NSM
SPMI0_HEB_AOP_TO_BB_WLAN_NFC_UWB_CLK
PP215_W
P2MM-NSM
SPMI0_HEB_AOP_BI_BB_WLAN_NFC_UWB_DATA_R
PP239_W
P2MM-NSM
CLK_GPIO_S4_PMU_TO_WLAN_UWB_GNSS_32K
PP206_W
P2MM-NSM
GPIO_SEQ_S4_PMU_TO_WLAN_REG_ON
PP244_W
P2MM-NSM
GPIO_PMU_FROM_WLAN_HOST_WAKE
PP211_W
P2MM-NSM
GPIO_S4_SE_TO_BT_PKT_RDY
PP212_W
P2MM-NSM
IO_S4_BT_TO_UWB_WAKE
PP235_W
P2MM-NSM
IO_S4_BT_TO_UWB_TIME_SYNC
PP236_W
P2MM-NSM
GPIO_AP_FROM_BT_AUDIO_SYNC
PP261_W
P2MM-NSM
SPMI1_COEX_AOP_TO_BB_WLAN_UWB_CLK
PP262_W
P2MM-NSM
SPMI1_COEX_AOP_BI_BB_WLAN_UWB_DATA_WLAN_R
PP222_W
P2MM-NSM
PCIE_GP0_AP_TO_WLAN_PERST_L
PP223_W
P2MM-NSM
PCIE_GP0_AP_BI_WLAN_CLKREQ_L
PP228_W
P2MM-NSM
90_PCIE_GP0_AP_TO_WLAN_REFCLK_P
PP229_W
P2MM-NSM
90_PCIE_GP0_AP_TO_WLAN_REFCLK_N
PP226_W
P2MM-NSM
90_PCIE_GP0_AP_FROM_WLAN_RX_P
PP227_W
P2MM-NSM
90_PCIE_GP0_AP_FROM_WLAN_RX_N
PP224_W
P2MM-NSM
90_PCIE_GP0_AP_TO_WLAN_TX_P
PP225_W
P2MM-NSM
90_PCIE_GP0_AP_TO_WLAN_TX_N
PP254_W
P2MM-NSM
GPIO_WLAN_TO_LAT_2G_FEM_LNA_BYP_EN
PP251_W
P2MM-NSM
GPIO_WLAN_TO_UAT_5G_FEM_LNA_BYP_EN
PP252_W
P2MM-NSM
GPIO_WLAN_TO_LAT_5G_FEM_LNA_BYP_EN
PP258_W
P2MM-NSM
RFFE_WLAN_TO_LAT_2G_FEM_RST_L
PP255_W
P2MM-NSM
RFFE_S4_WLAN_TO_UAT_5G_FEM_RST_L
PP256_W
P2MM-NSM
RFFE_WLAN_TO_LAT_5G_FEM_RST_L
PP
1
GPIO_SEQ_S4_PMU_TO_WLAN_REG_ON
R258_W
200K
GPIO_PMU_FROM_WLAN_HOST_WAKE
R259_W
100K
PP1V24_S4
R257_W
10K
JTAG_WLAN_SEL
1
2
U_WLAN_W
GND
1 3 4 7 9 13 16 17 20 23 26 27 30 33 35 37 39 41 42 43 44 45 47 49 51 53 54 55 57 58 59 60 61 62 63 64 65 66 68 70 72 73 74 75 76 77 78 79 80 81 82 83 84 86 88 90 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109
110 111 112 113 114 121 122 123 124 125 126 133 134 135 136 137 145 146 147 148 149 150 157 158 159 160 161 162 163 169 170 171 172 173 174 175 176 177 181 182 183 184 185 186 189 193 194 195 196 197 198 204 205 206 207 208 209 210 211 216 217 218 219 220 221 223 228 229 230 231 232 233 235 240

Title

此原理图由鑫智造图纸 、蓝锐图纸、五芯级图纸 、精诚图纸联合绘制

Size	Number	Revision
A4		

Date: 2024/8/16 Sheet of
File: D:\HCP\15美版原理图\PCB_Project_1\136.SchDoc Drawn By:


PP_VDD_MAIN_UAT
C405_W 10UF 20% 10V
C406_W 33PF 5% 16V
C407_W 1.0UF 20% 10V
PP1V8_S4
C408_W 2.2UF 20% 6.3V
C404_W 33PF 5% 16V
L463_W
50_WLAN_G_C0_TXRX_FEM_M
50_WLAN_G_C0_TXRX_FEM
C461_W 0.3PF +/-0.05PF 16V
C466_W 0.3PF +/-0.05PF 16V
RFFE_S4_WLAN_TO_UAT_2G_FEM_RST_L
SHIELD_RFFE_S4_WLAN_TO_UAT_FEMS_CLK
SHIELD_RFFE_S4_WLAN_TO_UAT_FEMS_DATA
GPIO_WLAN_TO_UAT_2G_FEM_LNA_BYP_EN
C479_W 10PF 5% 16V
R482_W 1M 5% 1/32W
U_2G_U_W
32 VBAT
33 VBAT
35 VDD_1V8
19 WLAN_TX/RX
34 WLAN_RFFE_RST_L
27 WLAN_RFFE_CLK
28 WLAN_RFFE_DATA
22 WLAN_GPIO_0
24 ANT
7 PDET/TSENSE
GND
1 2 3 4 5 6 8 9 10 11 12 13 14 15 16 17 18 20 21 23 25 26 29 30 31 36
50_WLAN_BT_ANT4_M
L468_W 1.2NH-+/-0.1NH-0.80A 0% 1/32W
50_TRX_WLAN_G_BT_ANT4_NPLXR
C467_W 0.4PF +/-0.05PF 16V
C469_W 0.3PF +/-0.05PF 16V
ANALOG_UAT_2G_FEM_TO_WLAN_PDTS
C491_W 10PF 5% 16V
PP253_W P2MM-NSM PP GPIO_WLAN_TO_UAT_2G_FEM_LNA_BYP_EN
PP216_W P2MM-NSM PP ANALOG_UAT_2G_FEM_TO_WLAN_PDTS
PP217_W P2MM-NSM PP SHIELD_RFFE_S4_WLAN_TO_UAT_FEMS_CLK
PP218_W P2MM-NSM PP SHIELD_RFFE_S4_WLAN_TO_UAT_FEMS_DATA
PP219_W P2MM-NSM PP RFFE_S4_WLAN_TO_UAT_2G_FEM_RST_L

Title
此原理图由鑫智造图纸、蓝锐图纸、五芯级图纸、精诚图纸联合绘制

Size A4
Number
Revision
Date: 2024/8/16
Sheet of
File: D:\HCP\15美版原理图\PCB_Project_1\137.SchDoc
Drawn By:



PP_VDD_MAIN_LAT
C415_W
10UF
20%
10V
C416_W
33PF
5%
16V
C417_W
1.0UF
20%
10V
PP1V8_S2
C418_W
2.2UF
20%
6.3V
C414_W
33PF
5%
16V
50_WLAN_G_C1_TXRX_FEM_M
32
33
35
VBAT
VBAT
VDD_1V8
19
WLAN_TX/RX
RFFE_WLAN_TO_LAT_2G_FEM_RST_L
34
WLAN_RFFE_RST_L
SHIELD_RFFE_WLAN_TO_LAT_FEMS_CLK
27
WLAN_RFFE_CLK
SHIELD_RFFE_WLAN_TO_LAT_FEMS_DATA
28
WLAN_RFFE_DATA
GPIO_WLAN_TO_LAT_2G_FEM_LNA_BYP_EN
22
WLAN_GPIO_0
U_2G_L_W
ANT
24
50_WLAN_G_BT_LAT
L466_W
1.2NH-+/-0.1NH-0.80A
0%
1/32W
50_TRX_WLAN_G_BT_ANT3_NPLXR
C489_W
0.4PF
+/-0.05PF
16V
C490_W
0.5PF
+/-0.05PF
16V
PDET/TSENSE
7
ANALOG_LAT_2G_FEM_TO_WLAN_PDTS
C492_W
10PF
5%
16V
GND
1 2 3 4 5 6 8 9 10 11 12 13 14 15 16 17 18 20 21 23 25 26 29 30 31 36
R483_W
1M
5%
1/32W
R486_W
1M
5%
1/32W
PP307_W
P2MM-NSM
PP
ANALOG_LAT_2G_FEM_TO_WLAN_PDTS
PP308_W
P2MM-NSM
PP
SHIELD_RFFE_WLAN_TO_LAT_FEMS_CLK
PP309_W
P2MM-NSM
PP
SHIELD_RFFE_WLAN_TO_LAT_FEMS_DATA

Title 此原理图由鑫智造图纸 、蓝锐图纸、五芯级图纸 、精诚图纸联合绘制		
Size A4	Number	Revision
Date:	2024/8/16	Sheet of
File:	D:\HCP\15美版原理图\PCB_Project_1\138.SchDoc	Drawn By:


1
2
3
4
A
B
C
D
PP_NFC_F_MIX
PP_NFC_F_VDDNV
C7537_I
0.22UF
10%
6.3V
C7509_I
0.47UF
20%
6.3V
PP1V24_S2
PP_NFC_F_VDDC
PP_NFC_F_AVDD
C7527_I
0.22UF
10%
6.3V
C7538_I
0.22UF
10%
6.3V
C7522_I
0.22UF
10%
6.3V
PP_NFC_F_VDDPLL
C7536_I
0.22UF
10%
6.3V
PP_NFC_F_TVDD
C7530_I
100PF
5%
25V
C7506_I
2.2UF
20%
10V
C7519_I
10UF
20%
10V
FL7500_I
10OHM-50%-1A-0.05OHM
PP_NFC_F_VUP
C7500_I
2.2UF
20%
10V
C7526_I
2.2UF
20%
10V
C7521_I
100PF
5%
25V
PP_NFC_F_VDDBOOST
C7505_I
10UF
20%
10V
C7517_I
10UF
20%
10V
PP_VDD_MAIN_BBPMU
C7532_I
0.22UF
10%
6.3V
PP_NFC_F_TVDD
C7540_I
0.22UF
10%
6.3V
NFC_F
F1 VDDBOOST
G1 VDDBOOST
B4 VDDA
D7 VDDC
F6 VDDIO
A5 VDDMIX
E7 VDDNV
B2 VDDPA
B5 VDDPLL
A2 VUP
A7 VBAT
G3 VBATPWR
NFC_F_TEST_OUT G5 NFC_GPIO0
NFC_F_TO_NFC_P_COEX G4 NFC_GPIO1
NC G7 NFC_GPIO2
NFC_P_TO_NFC_F_COEX F7 NFC_GPIO3
SPMI0_HEB_AOP_TO_BB_WLAN_NFC_UWB_CLK F4 NFC_SPMI_SCLK
SPMI0_HEB_AOP_BI_BB_WLAN_NFC_F_UWB_DATA_R E4 NFC_SPMI_SDATA
GPIO_NFC_TO_BBPMU_CLK_EN F5 NFC_CLK_REQ
CLK_BBPMU_TO_NFC_76P8M A6 NFC_CLK_XTAL1
NC B6 NFC_XTAL2
G6 TM
NFC_F_RXP A3 RXP
NFC_F_RXN A4 RXN
TXVCASCP C2 NFC_F_TXVCASCP
TXVCASCN D1 NFC_F_TXVCASCN
RXVCM B3 NFC_F_RXVCM
TXVCM D2 NFC_F_TXVCM
TX1 A1 NFC_F_TXP
TX2 C1 NFC_F_TXN
VCASCLO D3 PP_NFC_F_VCASLO
VCASCHI E3 PP_NFC_F_VCASCHI
BOOST_LX F2
BOOST_LX G2 LX_NFC_F_BOOST
VHV B7 PP_NFC_F_VHV
VEN E6 GPIO_AOP_TO_NFC_IRONMAN_EN
VREF C5 PP_NFC_F_VREF
AIO D5 NC
VSS_DIG D4
VSS_DIG E5
VSS_NFC C3
VSS_PA B1
VSS_PLL C4
VSS_PMU C7
VSS_PWR E1
VSS_PWR E2
VSS_REF C6
VSS_SUB D6
VSS_SUB F3
C7539_I
0.22UF
20%
10V
C7525_I
0.1UF
20%
6.3V
C7524_I
0.22UF
10%
6.3V
L7502_I
1UH-20%-2.1A-0.1OHM
PP_VDD_MAIN_BBPMU
C7511_I
15UF
C7534_I
0.1UF
20%
6.3V
R7569_I
100K
5%
1/32W
C7535_I
0.22UF
10%
6.3V
PP_NFC_F_VDDBOOST
C7508_I
0.22UF
10%
6.3V
PP_NFC_F_VCASCHI
PP_NFC_F_VCASLO
C7528_I
0.22UF
10%
6.3V
PP7612_I PP_NFC_F_VDDC
PP7613_I PP_NFC_F_VREF
PP7614_I PP_NFC_F_VDDNV
PP7601_I PP1V24_S2
PP7602_I GPIO_AOP_TO_NFC_IRONMAN_EN
PP7603_I PP_NFC_F_VDDBOOST
PP7604_I NFC_F_RXP_CAP
PP7605_I NFC_F_RXN_CAP
PP7607_I CLK_BBPMU_TO_NFC_76P8M
PP7608_I NFC_P_TO_NFC_F_COEX
PP7609_I NFC_F_TO_NFC_P_COEX
PP7610_I SPMI0_HEB_AOP_TO_BB_WLAN_NFC_UWB_CLK
PP7611_I SPMI0_HEB_AOP_BI_BB_WLAN_NFC_F_UWB_DATA_R
PP

Title
此原理图由鑫智造图纸、蓝锐图纸、五芯级图纸、精诚图纸联合绘制

Size	Number	Revision
A4		

Date: 2024/8/16 Sheet of
File: D:\HCP\15美版原理图\PCB_Project_1\139.SchDoc Drawn By:


C7512_I
4.7PF
+/-0.05PF
25V
NFC_F_RXP
R7508_I
390
1%
1/20W
NFC_F_RXP_CAP
C7507_I
1000PF
2%
25V
NFC_F_ANT_MATCH_POS
C7515_I
1000PF
C7514_I
1000PF
NFC_F_ANT_POS
TP7507_I
L7500_I
82NH-2.5%-0.55A-0.39OHM
NFC_F_TXP
PP7580_I
SM
PP
C7510_I
1000PF
C7550_I
470PF
C7545_I
1000PF
C7546_I
1000PF
C7547_I
820PF
C7548_I
47PF
50V
C7565_I
1000PF
C7566_I
1000PF
C7567_I
820PF
C7568_I
47PF
L7501_I
82NH-2.5%-0.55A-0.39OHM
NFC_F_TXN
C7513_I
1000PF
C7551_I
470PF
PP7581_I
C7542_I
1000PF
NFC_F_ANT_MATCH_NEG
NFC_F_ANT_NEG
TP7508_I
C7541_I
1000PF
C7543_I
4.7PF
NFC_F_RXN
R7509_I
390
NFC_F_RXN_CAP
C7503_I
1000PF

Title
此原理图由鑫智造图纸、蓝锐图纸、五芯级图纸、精诚图纸联合绘制

Size A4
Number
Revision
Date: 2024/8/16
Sheet of
File: D:\HCP\15美版原理图\PCB_Project_1\140.SchDoc
Drawn By:


NFC_P
C7535_S 0.22UF 10% 6.3V
PP1V24_NFC_S2
PP_NFC_P_VDDNV
C7537_S 0.22UF 10% 6.3V
C7502_S 2.2UF 20% 6.3V
PP1V24_S4
PP_NFC_P_VDDC
PP_NFC_P_VDDIO_AO
C7540_S 0.22UF 10% 6.3V
C7538_S 0.22UF 10% 6.3V
C7527_S 0.22UF 10% 6.3V
PP_NFC_P_TVDD
C7530_S 100PF 5% 16V
C7506_S 2.2UF 20% 10V
C7519_S 10UF 20% 10V
PP_NFC_P_VDDPLL
C7536_S 0.22UF 10% 6.3V
PP_NFC_P_VDDRF
C7509_S 0.22UF 10% 6.3V
PP_NFC_P_AVDD
C7522_S 0.22UF 10% 6.3V
PP_NFC_P_VDDBOOST
C7505_S 10UF 20% 10V
C7517_S 10UF 20% 10V
PP_NFC_P_SIMVCC
PP_NFC_P_VUP
C7500_S 2.2UF 20% 10V
C7526_S 2.2UF 20% 10V
C7521_S 100PF 5% 16V
FL7500_S 10OHM-50%-1A-0.05OHM
PP_VDD_MAIN_UAT
C7532_S 0.22UF 10% 6.3V
PP_NFC_P_SIMVCC
R7510_S 47K 1% 1/32W
NTC_STOCKHOLM
R7511_S 60.4K
C7510_S 0.22UF 10% 6.3V
C7512_S 0.47UF 20% 6.3V
PP1V24_S4
R7500_S 2.2K
R7501_S 2.2K
R7502_S 2.2K
R7503_S 2.2K
I2C_S4_BT_TO_SE_SCL
I2C_S4_BT_BI_SE_SDA
I2C_S4_UWB_TO_SE_SCL
I2C_S4_UWB_TO_SE_SDA
B7 PMUVCC
C8 SIMVCC
C1 VDDBOOST
G1 VDDA
A4 VDDAO
A7 VDDC
A6 VDDCIN_IO_SE
G8 VDDIO
G2 VDDIO_AO
D8 VDDIO_ISO
B8 VDDNV
J8 VDDPA
K1 VDDPLL
K2 VDDRF
H8 VUP
J6 VBAT
A3 VBATPWR
B3 VBATPWR
B4 VBATLIN
NC J4 AIO1
NC H2 AIO2
NTC_STOCKHOLM H5 AIO3
NFC_P_CLK_XTAL1 J1 NFC_CLK_XTAL1
NFC_P_TEST_OUT G4 NFC_GPIO0
NFC_P_TO_NFC_F_COEX G5 NFC_GPIO1
GPIO_S4_NFC_TO_ARCAMP_RESET_L_1V8 G3 NFC_GPIO2_AO
GPIO_S4_NFC_TO_ARCAMP_TRIG_1V8 E1 NFC_GPIO3_AO
NC H6 NFC_GPIO4_AO
NFC_F_TO_NFC_P_COEX F7 NFC_GPIO5
GPIO_AOP_FROM_NFC_P_IRQ F2 NFC_GPIO6
NC G6 NFC_I3C_SCL
NC F3 NFC_I3C_SDA
NC B6 NFC_SIM_SWIO1
NC C7 NFC_SIM_SWIO2
SPMI0_HEB_AOP_TO_BB_WLAN_NFC_UWB_CLK G7 NFC_SPMI_SCLK
SPMI0_HEB_AOP_BI_BB_WLAN_NFC_P_UWB_DATA F6 NFC_SPMI_SDATA
NFC_P_XTAL2 H1 NFC_XTAL2
NFC_P_RXP K4 RXP
NFC_P_RXN K3 RXN
H4 TM
SE_GPIO0 C2 NC
SE_GPIO1 D3 GPIO_S4_SE_TO_BT_PKT_RDY
SE_GPXC E2 NC
SE_GPXI D1 NC
SE_I2C_SCL E8 I2C_S4_UWB_TO_SE_SCL
SE_I2C_SDA C6 I2C_S4_UWB_TO_SE_SDA
SE_I3C_SCL D5 I2C_S4_BT_TO_SE_SCL
SE_I3C_SDA D4 I2C_S4_BT_BI_SE_SDA
SE_ISO_CLK E3 NC
SE_ISO_IO D2 NC
SE_ISO_RST C5 NC
SE_SPI_CLK E7 NC
SE_SPI_CS E4 NC
SE_SPI_MISO E6 NC
SE_SPI_MOSI E5 NC
SE_SPMI_SCLK D7 NC
SE_SPMI_SDATA D6 NC
RXVCM K5 NFC_P_RXVCM
TXVCM J7 NFC_P_TXVCM
TX1 K8 NFC_P_TXP
TX2 K6 NFC_P_TXN
BOOST_LX A1
BOOST_LX B1 PP_NFC_P_BOOST_LX
RST* F5 GPIO_SEQ_PMU_TO_NFC_RST_L IN
VREF J2 PP_NFC_P_VREF
VSS_DIG F4
VSS_DIG A8
VSS_DIG C3
VSS_DIG C4
VSS_NFC F8
VSS_PA F1
VSS_PA K7
VSS_RFPLL J3
VSS_PWR A5
VSS_PWR A2
VSS_PWR B2
VSS_SUB H7
VSS_SUB B5
VSS_SUB H3
Y7500_S
NFC_P_CLK_XTAL1
NFC_P_XTAL2
C7529_S 8PF +/-0.1PF 16V
C7531_S 8PF +/-0.1PF 16V
C7539_S 0.22UF
C7525_S 0.1UF
L7502_S 1UH-20%-2.1A-0.1OHM
PP_VDD_MAIN
C7534_S 0.1UF 20% 6.3V
C7511_S 15UF 20% 6.3V
PP_VIO_RFFE_1V8_UAT
R5002_E 0
R5003_E 0
PP1V8_S4
PP1V8_S2
PP7501_S
GPIO_SEQ_PMU_TO_NFC_RST_L
PP7502_S
SPMI0_HEB_AOP_TO_BB_WLAN_NFC_UWB_CLK
PP7503_S
SPMI0_HEB_AOP_BI_BB_WLAN_NFC_P_UWB_DATA_R
PP7526_S
GPIO_AOP_FROM_NFC_P_IRQ
PP
1
2
3
4
A
B
C
D

Title
此原理图由鑫智造图纸 、蓝锐图纸、五芯级图纸 、精诚图纸联合绘制

Size	Number	Revision
A4		

Date: 2024/8/16
Sheet of
File: D:\HCP\15美版原理图\PCB_Project_1\141.SchDoc
Drawn By:


NFC_P_RXP
R7508_S
560
1%
1/20W
NFC_P_RXP_CAP
C7507_S
1000PF
2%
25V
C7561_S
100PF
5%
35V
NFC_P_TXP
L7500_S
75NH-4%-1.25A-0.12OHM
NFC_P_BAL_POS
C7554_S
1000PF
C7550_S
470PF
C7552_S
470PF
2%
25V
T7500_S
BAL0
GND
BAL1
UNBAL
C7562_S
100PF
NFC_P_TXN
L7501_S
75NH-4%-1.25A-0.12OHM
NFC_P_BAL2
C7513S
1000PF
C7551_S
470PF
C7553_S
470PF
NFC_P_RXN
R7509_S
560
NFC_P_RXN_CAP
C7503_S
1000PF
NFC_P_ANT_MATCH_POS
C7555_S
4.7PF
C7515_S
390PF
C7514_S
390PF
+/-0.05PF
C7546_S
220PF
C7547_S
220PF
C7548_S
47PF
C7558_S
4.7PF
2%
50V
C7559_S
4.7PF
C7560_S
4.7PF
NFC_P_ANT_POS
OUT
TP7507_S
NFC_P_ANT_MATCH_NEG
C7542_S
390PF
C7541_S
4.7PF
C7543_S
4.7PF
NFC_P_ANT_NEG
OUT
TP7508_S
A

Title		
此原理图由鑫智造图纸 、蓝锐图纸、五芯级图纸 、精诚图纸联合绘制		
Size A4	Number	Revision
Date: 2024/8/16	Sheet of	
File: D:\HCP\15美版原理图\PCB_Project_1\142.SchDoc	Drawn By:	



U_MMW_E
PP4417_E
PP
1
PP_VDD_MAIN_CASS_FILT
19 VBATT
20 VBATT
21 VBATT
37 VBATT
38 VBATT
PP4418_E
PP
1
PP_VDD_IO_1P85V_CASS_FILT
23 PP_VDD_1V8
40 PP_VDD_1V8
PP4419_E
PP
1
SMR_TO_CASS_PON_FILT
57 VPON
50_SMR546_IFV1
178 50_IFV_REFCLK
50_SMR546_IFH2
175 50_IFH_CTL
VBATT
PP_VDD_1V8
IF I/O
RF I/O
TP
PP4401_E PP 1 CASSATA_TP1 223 TP1
PP4402_E PP 1 CASSATA_TP2 224 TP2
PP4403_E PP 1 CASSATA_TP3 112 TP3
339 TP4
PP4405_E PP 1 CASSATA_TP5 243 TP5
PP4406_E PP 1 CASSATA_TP6 376 TP6
PP4407_E PP 1 CASSATA_TP7 375 TP7
PP4408_E PP 1 CASSATA_TP8 374 TP8
PP4409_E PP 1 CASSATA_TP9 357 TP9
PP4410_E PP 1 CASSATA_TP10 343 TP10
PP4411_E PP 1 CASSATA_TP11 377 TP11
PP4412_E PP 1 CASSATA_TP12 222 TP12
PP4413_E PP 1 CASSATA_TP13 324 TP13
PP4414_E PP 1 CASSATA_TP14 360 TP14
PP4415_E PP 1 CASSATA_TP15 359 TP15
PP4416_E PP 1 CASSATA_TP16 342 TP16
50_RFH_Q1_39G_S1 26
50_RFH_Q1_28G_S1 313 SMR545_S1L_HPOL
50_RFH_Q1_39G_S2 43 SMR545_S2H_HPOL
50_RFH_Q1_28G_S2 296 SMR545_S2L_HPOL
50_RFH_Q1_39G_S3 60 SMR545_S3H_HPOL
50_RFH_Q1_28G_S3 279
50_RFH_Q1_39G_S4 77 SMR545_S4H_HPOL
50_RFH_Q1_28G_S4 262 SMR545_S4L_HPOL
50_RFH_Q2_39G_S5 97 SMR545_S5H_HPOL
50_RFH_Q2_28G_S5 262 SMR545_S5L_HPOL
50_RFH_Q2_39G_S6 114 SMR545_S6H_HPOL
50_RFH_Q2_28G_S6 228 SMR545_S6L_HPOL
50_RFH_Q2_39G_S7 131 SMR545_S7H_HPOL
50_RFH_Q2_28G_S7 211 SMR545_S7L_HPOL
50_RFH_Q2_39G_S8 148 SMR545_S8H_HPOL
50_RFH_Q2_28G_S8 194 SMR545_S8L_HPOL
50_RFV_Q3_39G_S9 27 SMR545_S9H_VPOL
50_RFV_Q3_28G_S9 314 SMR545_S9L_VPOL
50_RFV_Q3_39G_S10 44
50_RFV_Q3_28G_S10 297 SMR545_S10L_VPOL
50_RFV_Q3_39G_S11 61 SMR545_S11H_VPOL
50_RFV_Q3_28G_S11 280
50_RFV_Q3_39G_S12 78 SMR545_S12H_VPOL
50_RFV_Q3_28G_S12 263 SMR545_S12L_VPOL
50_RFV_Q4_39G_S13 98 SMR545_S13H_VPOL
50_RFV_Q4_28G_S13 246 SMR545_S13L_VPOL
50_RFV_Q4_39G_S14 115 SMR545_S14H_VPOL
50_RFV_Q4_28G_S14 229 SMR545_S14L_VPOL
50_RFV_Q4_39G_S15 132 SMR545_S15H_VPOL
50_RFV_Q4_28G_S15 212 SMR545_S15L_VPOL
50_RFV_Q4_39G_S16 149 SMR545_S16H_VPOL
50_RFV_Q4_28G_S16 195 SMR545_S16L_VPOL

Title
此原理图由鑫智造图纸 、蓝锐图纸、五芯级图纸 、精诚图纸联合绘制

Size
A4
Number
Revision

Date: 2024/8/16
Sheet of
File: D:\HCP\15美版原理图\PCB_Project_1\146.SchDoc
Drawn By:


R411_R
0.6NH-+/-0.5NH-0.95A
1
2
0%
1/32W
50_UWB9_TOF_DIV_ANT_M
50_UWB9_TOF_DIV_ANT_M_R
C410_R
1
2
0.2PF
+/-0.05PF
16V
C412_R
1
2
0.3PF
+/-0.05PF
16V
R414_R
1
2
0
0%
1/32W
50_NB_TO_5G_FEM_LAT_NORTH
50_NB_TO_5G_FEM_LAT_SOUTH
C413_R
1
2
0.3PF
+/-0.05PF
16V
C415_R
1
2
0.3PF
+/-0.05PF
16V

Title		
Size A4	Number	Revision
Date:	2024/8/16	Sheet of
File:	D:\HCP\15美版原理图\PCB_Project_1\144.SchDoc	Drawn By:


1
2
3
4
A
B
C
D
PP_VIO_RFFE_1V8_RX
SHIELD_RFFE0_SCLK_SDR0
SHIELD_RFFE0_SDATA_SDR0
C2913_E
10PF
5%
16V
C2915_E
10PF
5%
16V
C2917_E
18PF
5%
16V
D7
C7
E7
RXDATA
RXCLK
VIORX
A6
VDDLNA
XW2911_E
VDD_LNA_UHBDSM_PAD
PP_VDD_RF_1V2_UAT
C2910_E
1000PF
6.3V
10%
DSMUHB_E
50_RX_XCVR_L_D_UN_UHBDSM_OUT1_R
G2
OUT_1
50_RX_XCVR_L_DM_UN_UHBDSM_OUT2_R
G3
OUT_2
50_RX_XCVR_U_D_UN_UHBDSM_OUT3_R
G5
OUT_3
50_RX_XCVR_U_DM_UN_UHBDSM_OUT4_R
G6
OUT_4
ANT1
A2
50_TRX_UHBDSM_ANT1_TO_ANT8_MCH
R2913_E
50_TRX_ANT8_UHB_N79
L2901_E
0.2PF
+/-0.05PF
16v
L2903_E
2.7NH-/+/-0.1NH-0.45A
ANT2
A4
50_TRX_UHBDSM_ANT2_TO_ANT4_MCH
R2914_E
50_TRX_UHBDSM_ANT2_TO_ANT4
L2906_E
0.4PF
+/-0.05PF
16V
L2907_E
2.7NH-+/-0.1NH-0.45A-0.2OHM
ANTL
C1
50_TRX_UHB_DSM_PORTB_TX
R2909_E
50_TRX_UHB_PORTB_TX
C2911_E
0.5PF
1
2

Title		
Size A4	Number	Revision
Date:	2024/8/16	Sheet of
File:	D:\HCP\15美版原理图\PCB_Project_1\145.SchDoc	Drawn By:


U_MMW_E
U_MMW_E
GND
PP_VDD_MAIN_UAT
L4501_E
PP_VDD_MAIN_CASS_FILT
C4501_E
220PF
+/-0.05PF
16V
C4502_E
220PF
+/-0.05PF
16V
C4503_E
120PF
+/-0.05PF
16V
PP_1V9_SMPS4
L4502_E
PP_VDD_IO_1P85V_CASS_FILT
C4504_E
220PF
+/-0.05PF
16V
C4505_E
220PF
+/-0.05PF
16V
C4506_E
120PF
+/-0.05PF
16V
SMR_TO_CASS_PON
R4501_E
0.00
SMR_TO_CASS_PON_FILT
C4507_E
220PF
+/-0.05PF
16V
C4508_E
220PF
+/-0.05PF
16V
C4509_E
120PF
+/-0.05PF
16V

Title			
此原理图由鑫智造图纸、蓝锐图纸、五芯级图纸、精诚图纸联合绘制			
Size A4	Number		Revision
Date:	2024/8/16	Sheet of	
File:	D:\HCP\15美版原理图\PCB_Project_1\147.SchDoc	Drawn By:	


1
2
3
4
A
B
C
D
U_XCVRFR2_E
SHIELD_SMR_76P8M_CLK
K7
XO_IN
PP_VIO_RFFE_1V8_RX
L14
PAD_SEL
XO
50_SMR546_IFH1
P3
IFH1
50_SMR546_IFH2
T3
IFH2
T1
IFH3
P1
IFH4
IF
50_SMR546_IFV1
F3
IFV1
50_SMR546_IFV2
D3
IFV2
D1
IFV3
F1
IFV4
D13
GRFC0
P9
GRFC1
G10
GRFC2
U12
GRFC3
M9
GRFC4
F9
GRFC5
D15
GRFC6
SMR_TO_CASS_PON
C12
GRFC7_QTM3_PON
C14
GRFC8_QTM1_PON
SMR_TO_SERNIK_PON
P13
GRFC9_QTM2_PON
T13
GRFC10_QTM0_PON
GRFC
SHIELD_RFFE4_SDATA_BB
D17
RFFE_DATA
SHIELD_RFFE4_SCLK_BB
C16
RFFE_CLK
RFFE
QLINK_REQ_SMR_TO_BB
B17
QLINK1_REQ
QLINK_EN_BB_TO_SMR
B15
QLINK1_EN
SHIELD_BB_TO_SMR_WMSS_RESET_L
A16
WMSS_RESET*
QLINK1_L0_P
R16
85_MMW_QLINK_L0_P
QLINK1_L0_M
P17
85_MMW_QLINK_L0_N
QLINK1_L1_P
K15
85_MMW_QLINK_L1_P
QLINK1_L1_M
L16
85_MMW_QLINK_L1_N
QLINK1_L2_P
V17
85_MMW_QLINK_L2_P
QLINK1_L2_M
W16
85_MMW_QLINK_L2_N
QLINK1_L3_P
J18
85_MMW_QLINK_L3_P
QLINK1_L3_M
H17
85_MMW_QLINK_L3_N
QLINK1_L4_P
U18
85_MMW_QLINK_L4_P
QLINK1_L4_M
T17
85_MMW_QLINK_L4_N
QLINK1_L5_P
H15
85_MMW_QLINK_L5_P
QLINK1_L5_M
J14
85_MMW_QLINK_L5_N
QLINK1_L6_P
F17
85_MMW_QLINK_L6_P
QLINK1_L6_M
E18
85_MMW_QLINK_L6_N
QLINK1_L7_P
V15
85_MMW_QLINK_L7_P
QLINK1_L7_M
U14
85_MMW_QLINK_L7_N
QLINK1_L8_P
E14
85_MMW_QLINK_L8_P
QLINK1_L8_M
F15
85_MMW_QLINK_L8_N
QLINK1_CLK_P
M17
85_MMW_QLINK_CLK_P
QLINK1_CLK_M
L18
85_MMW_QLINK_CLK_N
U_XCVRFR2_E
A2 GND
A8 GND
A12 GND
A18 GND
B1 GND
B3 GND
B9 GND
B13 GND
C2 GND
C4 GND
C8 GND
C10 GND
C18 GND
D7 GND
D9 GND
D11 GND
D10 GND
E2 GND
E4 GND
E8 GND
E10 GND
E12 GND
E16 GND
F5 GND
F7 GND
F11 GND
G2 GND
G4 GND
G12 GND
G14 GND
G18 GND
H3 GND
H5 GND
H7 GND
H9 GND
H11 GND
H13 GND
J2 GND
J8 GND
J16 GND
K3 GND
K5 GND
K9 GND
GND K11
GND K13
GND K17
GND L4
GND L6
GND L8
GND M3
GND M7
GND M11
GND N2
GND N4
GND N6
GND N8
GND N10
GND N12
GND N18
GND P5
GND P7
GND P11
GND R2
GND R4
GND R8
GND R10
GND R12
GND R18
GND T7
GND T9
GND T11
GND T15
GND U2
GND U4
GND U8
GND U10
GND U16
GND V1
GND V3
GND V9
GND V13
GND W2
GND W8
GND W12
GND W18

Title
此原理图由鑫智造图纸 、蓝锐图纸、五芯级图纸 、精诚图纸联合绘制

Size	Number	Revision
A4		

Date: 2024/8/16
Sheet of
File: D:\HCP\15美版原理图\PCB_Project_1\148.SchDoc
Drawn By:


R5001_E
0
1
2
PP_VDD_MAIN_BBPMU
PP_VDD_BOOST

Title
此原理图由鑫智造图纸 、蓝锐图纸、五芯级图纸 、精诚图纸联合绘制

Size
A4
Number
Revision
Date: 2024/8/16
Sheet of
File: C:\Users\..\43.SchDoc
Drawn By:


U_BG1_E
ACADIA=ES2
SIP
SYM 1 OF 4
SMR545_S5L_HPOL 347 50_LB1_H
SMR545_S12L_VPOL 138 50_LB1_V
SMR545_S4L_HPOL 346 50_LB2_H
SMR545_S13L_VPOL 137 50_LB2_V
SMR545_S6L_HPOL 345 50_LB3_H
SMR545_S14L_VPOL 136 50_LB3_V
SMR545_S7L_HPOL 344 50_LB4_H
SMR545_S15L_VPOL 135 50_LB4_V
SMR545_S8L_HPOL 343 50_LB5_H
SMR545_S16L_VPOL 134 50_LB5_V
50_HB1_H 299 SMR545_S8H_HPOL
50_HB1_V 229 SMR545_S16H_VPOL
50_HB2_H 298 SMR545_S7H_HPOL
50_HB2_V 228 SMR545_S15H_VPOL
50_HB3_H 297 SMR545_S6H_HPOL
50_HB3_V 227 SMR545_S14H_VPOL
50_HB4_H 296 SMR545_S5H_HPOL
50_HB4_V 226 SMR545_S13H_VPOL
50_HB5_H 295 SMR545_S4H_HPOL
50_HB5_V 225 SMR545_S12H_VPOL
U_BG1_E
ACADIA-ES2
SIP
SYM 2 OF 4
GND 1–93
GND 94–191
U_BG1_E
ACADIA-ES2
SIP
SYM 3 OF 4
GND 192–289
GND 290–392
U_BG1_E
ACADIA-ES2
SYM 4 OF 4
GND 393–482
GND 483–572

Title
此原理图由鑫智造图纸 、蓝锐图纸、五芯级图纸 、精诚图纸联合绘制

Size	Number	Revision
A4		

Date: 2024/8/16
Sheet of
File: C:\Users\..\72.SchDoc
Drawn By:


U_XCVRFR2_E
SMR546
PSP
SYM 2 OF 3
VDD_CX
VDD_PX
VDD_MX
VDD_PAD
VDD_PHY
VDDAH1
VDDAH2
VDDAH3
VDDAH4
VDDAH5
VDDAH6
VDDAL_1
VDDAL_16
VDDAM_1
VDDAM_9
XW4703_E
PP_0V744_LDO17_SNS
C4651_E 16UF 20% 4V
PP_0V744_LDO17
C4652_E
C4608_E
C4612_E
C4614_E
0.22UF 10% 6.3V
PP_VIO_RFFE_1V8_RX
C4601_E 4UF 20% 6.3V
C4613
XW4701
PP_0V912_LDO21_VDD_MX
C4602_E
C4609
C4610_E
CW4702_E
PP_0V912_LDO21
0.912V
PP_0V912_LDO21_VDD_PHY
C4604_E 4UF 20% 6.3V
C4607_E
PP_SMR_VDDAH_1
PP_SMR_VDDAH_2
PP_SMR_VDDAH_3
PP_SMR_VDDAH_4
PP_SMR_VDDAH_5
PP_SMR_VDDAH_6
XW4601_E
XW4704_E
XW4302_E
XW4304_E
XW4305_E
C4615_E 4UF 20% 6.3V
C4701_E 4UF 20% 6.3V
C4620_E
C4622_E
C4624_E
C4626_E
C4628_E
C4630_E
PP_SMR_VDDAL_1
PP_SMR_VDDAL_15
XW4707_E
XW4708_E
XW4614_E
XW4709_E
XW4616_E
XW4617_E
XW4618_E
XW4710_E
XW4711_E
XW4712_E
XW4622_E
XW4713_E
XW4714_E
XW4715_E
XW4716_E
PP_0V8_LDO9
C4617_E 0.22UF 20% 6.3V
C4619_E 0.22UF 20% 6.3V
C4621_E
C4623_E
C4625_E
C4627_E
C4629_E
C4631_E
C4632_E
C4634_E
C4636_E
C4638_E
C4640_E
C4642_E
C4644_E
C4646_E
C4648_E
C4650_E
PP_SMR_VDDAH_1
PP_SMR_VDDAH_9
XW4603_E
XW4604_E
XW4605_E
XW4606_E
XW4607_E
XW4608_E
XW4706_E
XW4610_E
XW4718_E
C4702_E 4UF 20% 6.3V
C4618_E 4UF 20% 6.3V
C4633_E
C4635_E
C4637_E
C4639_E
C4641_E
C4643_E
C4645_E
C4647_E
C4609_E

Title
此原理图由鑫智造图纸、蓝锐图纸、五芯级图纸、精诚图纸联合绘制

Size: A4
Number
Revision
Date: 2024/8/16
Sheet of
File: C:\Users\..\73.SchDoc
Drawn By:


J_BBDBG_E
PP_VDD_MAIN_BBPMU
90_USB_BB_PADIO_R_P
90_USB_BB_PADIO_R_N
BB_JTAG_TMS_SWD_1V8
BB_JTAG_TCK_SWD_CLK_1V8
GPIO_NUB_TO_BBPMU_DEBUG_EN_1V8
GPIO_SEQ_PMU_TO_BBPMU_RESET_L
PP3V0_S2
UART_B28_FROM_BB
UART_B28_TO_BB
BB_SIM1_CLK
BB_SIM1_DATA
BB_SIM1_DETECT
BB_SIM1_RESET
PP_UIM1_LDO11
AP POWER
PP_VDD_MAIN_BBPMU
PP1V24_S4
DOTARA
GPIO_WLCHGR_TO_BBPMU_CLK_EN
STOCKHOLM
PMX_OPTION_DECODE
LB_DPDT_GRFC
SHILED_BB_TO_SMR_WMSS_RESET_L
PCIE
90_PCIE_GP1_AP_TO_BB_REFCLK_P
90_PCIE_GP1_AP_TO_BB_REFCLK_N
90_PCIE_GP1_AP_TO_BB_TX_P
90_PCIE_GP1_AP_TO_BB_TX_N
90_PCIE_GP1_AP_FROM_BB_RX_P
90_PCIE_GP1_AP_FROM_BB_RX_N
GPIO_PMU_FROM_BB_PCIE_HOST_WAKE_L
PCIE_GP1_AP_TO_BB_PERST_L
PCIE_GP1_AP_BI_BB_CLKREQ_L
CLOCKS
SHIELD_MDM_19P2M_CLK
SHIELD_SDR0_76P8M_CLK
SHIELD_SDR1_76P8M_CLK
SHIELD_SMR_76P8M_CLK
SHIELD_NFC_38P4M_CLK_IN_NFC_SCH
CLK_BBPMU_TO_WLCHGR_38M4_R
SHIELD_SLEEP_CLK_32K
BB_JTAG_TMS_SWD_IO_1V8
BASEBAND
PP_PMX_VREG_BB
BB_RESOUT_L
GPIO_AP_TO_BB_COREDUMP
GPIO_AP_TO_BB_GNSS_TIME_MARX
SPMI1_COEX_AOP_BI_BB_WLAN_UWB_DATA_BB_R
SPMI1_COEX_AOP_TO_BB_WLAN_UWB_CLK
SPMI0_HEB_AOP_BI_BB_WLAN_NFC_UWB_DATA_BB_R
SPMI0_HEB_AOP_TO_BB_WLAN_NFC_UWB_CLK
BB_BBPMU_SPMI_CLK
BB_BBPMU_SPMI_DATA
BB_EEPROM_I2C_SCL
BB_EEPROM_I2C_SDA
GPIO_NUB_FROM_BB_RESET_DETECT_L
PS_HOLD
PMK_RESOUT_L
GPIO_BB_TO_NUB_GSM_TXBURST_IND_1V8
IO_TOUCH_TO_MANY_SCAN_ACTIVE
GPIO_NUB_TO_BB_FORCE_PWM
GPIO_NFC_TO_BBPMU_CLK_EN
SDR0_TO_GNSS_PULSE_BLANK_1V8
GPIO_NUB_TO_BBPMU_DEBUG_EN_1V8
SHIELD_BB_TO_SDR0_WMSS_RESET_L
SDR0_SP3T_GRFC_V1
SDR0_SP3T_GRFC_V2
SHIELD_BB_TO_SDR1_WMSS_RESET_L
SAWTOOTH_UAT_A
SAWTOOTH_UAT_B
SWD_AP_BI_BB_SWDIO
SWD_AP_TO_MANY_SWCLK
BB_JTAG_TCK_SWD_CLK_1V8
QLINK
85_MMW_QLINK_L0_N
85_MMW_QLINK_L0_P
85_SBU6_SDR0_QLINK_L0_N
85_SBU6_SDR0_QLINK_L0_P
QLINK_REQ_SDR0_TO_BB_R
85_SBU6_SDR1_QLINK_L0_P
QLINK_REQ_SMR_TO_BB
QLINK_EN_BB_TO_SMR
QLINK_REQ_SDR0_TO_BB
QLINK_EN_BB_TO_SDR0
QLINK_EN_BB_TO_BB
QLINK_EN_BB_TO_SDR1
POWER
PP_0V752_SMPS1_6
PP_1V242_SMPS2
PP_0V776_SMPS3
PP_1V9_SMPS4
PP_0V752_SMPS5
PP_0V936_SMPS7
PP_0V824_SMPS8
PP_1V2_LDO1
PP_1V2_LDO2
PP_0V8_LDO3
PP_0V912_LDO4
PP_1V8_LDO5
PP_VIO_RFFE_1V8_RX
GNSS
SPI1_AOP_TO_GNSS_SCLK
GPIO_AOP_TO_GNSS_CS
SPI1_AOP_TO_GNSS_MOSI
SPI1_AOP_TO_GNSS_MISO
SDR0_TO_GNSS_PULSE_BLANK_1V2
POWER
PP_VDD_BOOST
VREG_1P8_SYS
PP_0V752_LDO7
PP_0V8_LDO8
PP_0V744_LDO17
PP_3V1_LDO10
PP_1V2_LDO12
PP_0V624_LDO14
PP_1V2_LDO15
PP_1V776_LDO16
PP_0V8_LDO9
PP_1V2_LDO18
PP_0V752_LDO19
PP_0V912_LDO20
BB RFFE
SHIELD_RFFE0_SCLK_BB
SHIELD_RFFE0_SDATA_BB
SHIELD_RFFE1_SCLK_BB
SHIELD_RFFE1_SDATA_BB
SHIELD_RFFE4_SCLK_BB
SHIELD_RFFE4_SDATA_BB
CLK_GPIO_S4_PMU_TO_WLAN_UWB_GNSS_32K
GPIO_AOP_TO_GNSS_ENABLE
GPIO_AOP_FROM_GNSS_HOST_REQ
GNSS_L1_ELNA_EN
GNSS_L5_ELNA_EN
GNSS_26MHZ_TCXO
SDR0 RFFE
SHIELD_RFFE0_SCLK_SDR0
SHIELD_RFFE0_SDATA_SDR0
SHIELD_RFFE1_SCLK_SDR0
SHIELD_RFFE1_SDATA_SDR0
SHIELD_RFFE2_SCLK_SDR0
SHIELD_RFFE2_SDATA_SDR0
SHIELD_RFFE3_SCLK_SDR0
SHIELD_RFFE3_SDATA_SDR0
SHIELD_RFFE4_SCLK_SDR0
SHIELD_RFFE4_SDATA_SDR0
SHIELD_RFFE5_SCLK_SDR0
SHIELD_RFFE5_SDATA_SDR0
BB SIM
PP_UIM1_LDO11
BB_SIM1_CLK
BB_SIM1_DATA
BB_SIM1_RESET
PP_UIM2_LDO13
BB_SIM2_CLK
BB_SIM2_DATA
BB_SIM2_RESET_L
BB_SIM2_DETECT
1
2
3
4
A
B
C
D

Title

此原理图由鑫智造图纸、蓝锐图纸、五芯级图纸 、精诚图纸联合绘制

Size	Number	Revision
A4		

Date: 2024/8/16

Sheet of

File: C:\Users\..\134.SchDoc

Drawn By:

鑫智造智能维修设备查询系统 XinZhiZao Maintenance Inquiry System