




		8	7	6		5	4		3	2			1	— ¬				
	SHEET	ET SHEET NAME			SHEET	SHEET	NAME		STOC	KTON	FΔI	3 C						
	1	NONE			41	CONN: M.2			DIOC				_					
$\mid_{D}\mid$	2	SOC: PCIEX,CLOCKS			42	CONN: ODD				F	77.FI S	0.1	2	D				
	3	SOC: VIDEO			43	CONN: FRONT PANEL, FAN,	NEXUS				/TT /	0 • 1	4					
	4	SOC POWER: MEMIO, CPUCORE, SOC			44	CONN: POWER	1.2.10.0											
	5	SOC: POWER: GFXCORE, MEMPHY, MISC SOC: POWER: VSS SOC: POWER: VSS			45	VREGS: V_12P0_GATED												
	6				46	VREGS: INPUT DECOUPLING												
	7				47 VREGS: V_CPUCORE, V_GFXCORE CONTROLLER													
	8	SOC: DEBUG, SB SIGNALS, V_BAT, VOLTAGE SENSE			48	VREGS: V_GFXCORE OUTPUT												
	9	SOC: V_GFXCORE DECOUPLING			49	VREGS: V GFXCORE OUTPUT												
	10	SOC: V_SOC DECOUPLING			50	VREGS: V_CPUCORE OUTPUT												
	11	SOC: V_MEMIO/V_MEMPHY DECOUPLING			51	VREGS: V_MEMIO, V_MEMPH												
	12	SOC: V_CPUCORE DECOUPLING SOC & Memory: CHA/PHY0			52	VREGS: V_MEMIO, V_MEMPH												
	13				53	VREGS: V_MEMIO AND V_ME												
C	14	MEMORY: PWR/VSS & DECAP, A			54	VREGS: V_SOC OUTPUT								C				
	15	SOC & Memory: CHB/PHY1			55	VREGS: V_5P0	A 1											
	16	MEMORY: PWR/VSS & DECAP, B			56	VREGS: V_SOC1P8, V_DRAM	1P8	y										
	17	SOC & Memory: CHC/PHY2			57	VREGS: V_SOCPHY, V_FUSE												
	18	MEMORY: PWR/VSS & DECAP, C			58	VREGS: V_SB1P8, V_SB1P1												
	19	SOC & Memory: CHD/PHY3			59	VREGS: V_3P3STBY												
H	20	MEMORY: PWR/	VSS & DECAP, D		60	VREGS: V_3P3_GATED, V_3	P3_CFX							\vdash				
	21	SB: SMC			61	VREGS: V_1P1STBY, V_1P8												
	22	SB: USB			62	12C												
	23	SB: PCIEX, SATA, VIDEO SB: SMM UART, SPI, JTAG, GPIO			63	DEBUG: MARGIN V_SOCPHY,	SOC1P8, V_DRAM1P8											
	24				64	DEBUG: MONITOR V_SOC1P8												
В	25	SB: POWER (VSS)			65	DEBUG: MONITOR M.2. CFE	XPRESS							B				
	26	SB: POWER SB: DECOUPLING SB: CLOCKS, STRAPPING, POR CLOCK: PCIE 100MHZ SS			66 DEBUG: FACET HEADER 67 DEBUG: FTDI BRIDGE 68 DEBUG: FTDI BUFF, USB, PWR													
	27																	
	28																	
	29				69													
	30	CLOCK: PCIE 100MHZ NS			70	DEBUG: HDT												
	31	ETHERNET CON	TROLLER		71	DEBUG: VR HEADERS, TEST	POINTS, CONNECTORS							\vdash				
	32	SB: EMMC (LE	GACY)		72	LABELS AND MOUNTING												
	33	MEMORY: SPI	FLASH SOC		73	BOM DEFINITIONS												
	34	MEMORY: SPI	FLASH		74	STOCKTON_NEXUS												
	35	HDMI: VIDEO OUT HDMI: LOAD SWITCHES			75	B2B CONN AND LABELS												
	36				76	NEXUS LED AND POWER SWI	ГСН											
	37	AUDIO: PREMIUM AND RETAIL			1													
	38	CONN: RJ45, SPDIF, CFEXPRESS			1													
A	39	CONN: USB (FRONT & REAR)												A				
	40	CONN: WIFI																
	RULES: (APPLIED WHEN POSSIBLE) 1. MSB TO LSB IS TOP TO BOTTOM 2. WHEN POSSIBLE: INPUTS ON LEFT, OUTPUTS ON RIGHT 3. ORDER OF PAGES=CHIP INTERFACES, TERMINATION, POWER, DECOUPLING 4. AVOID USING OFF PAGE CONNECTORS FOR ON PAGE CONNECTIONS 5. LANED SIGNALS ARE GROUPED ON SYMBOLS 6. TRANSIMITTER NAME USED AS PREFIX WITH RX AND TX CONNECTIONS 7. SUFFIX V IS USED FOR VOLTAGE RAIL SIGNAL NAMES 8. SUFFIX _DP AND _DN ARE USED FOR DIFFERIENTAL PAIRS					9. UNNAMED NETS ARE 10.SUFFIX N FOR ACT 12.SUFFIX P FOR P J 13.SUFFIX EN FOR EN 14.'CLK' FOR CLOCKS, 15.PWRGD FOR POWER G 16.REV AND FAB ARE TOOLS>OPTIONS>VA	NAMED WITH /2 TEXT SIZIVE LOW OR N JUNCTION UNCTION ABLE 'RST' FOR RESETS OOD SET USING CUSTOM VARI	ZE TABLES		OSOFT PROJI	ECT NAME	Jun 25 13:3	FAB VE	R				
_	8 7 6				5	4		3	2		1 1 / / 0 1 / / 0	1						
	8 7 6				<u> </u>	<u> </u>		J										

















































































































































































































	8	7	6	5	4	3	2	1	$\overline{}$
		,			1		2		-
	BOM DEFINITIONS								
D	BOM	DEFINITION							
	AUDIO								
	AUDIO_PREM	INCLUDES COMPONENTS FOR THE P		LONI					
	COMMON	ALL COMPONENTS WITH NO BOM PR	·	LON					
DEBUG COMPONENTS REQUIRED FOR BRING UP & DEBUG DEBUG_HDT HDT-RELATED DEBUG COMPONENTS									
	-	COMPONENTS WHICH ARE ON DEBUG BOARDS, BUT ARE REMOVED/SHORTED ON RETAIL DIMMY DIACE HOLDED FOR EMMC DEVICE & DESIGNOR NEVER USE THIS IN THE RECIDE FILE. SELECT ONE OF THESE INSTEAD: FMMC HYNLY 16NM, FMMC TOSHIRA 15NM, FMMC SAMSING 14NM							
	EMMC_BASE	DUMMY PLACE HOLDER FOR EMMC DEVICE & RESISTORS. NEVER USE THIS IN THE RECIPE FILE. SELECT ONE OF THESE INSTEAD: EMMC_HYNIX_16NM, EMMC TOSHIBA_15NM, EMMC SAMSUNG_14NM							
	EMMC_HYNIX_16NM	HYNIX EMMC DEVICE							
	EMMC_SAMSUNG_14NM	SAMSUNG EMMC DEVICE							
l cl	EMMC_TOSHIBA_15NM SANTO_BASE	TOSHIBA EMMC DEVICE DUMMY PLACE HOLDER FOR SANTO SB. NEVER USE THIS IN THE RECIPE FILE. USE ONE OF THESE INSTEAD: SANTO DEV OR SANTO RETAIL						lc l	
	SANTO_DEV								
	SANTO_RETAIL	DEBUG VERSION OF SANTO SB RETAIL VERSION OF SANTO SB							
	M2_ONLY								
	NO_M2	POPULATE TO SUPPORT AN M.2 INTERFACE POPULATE WHEN THERE IS NO M2. INTERFACE							
	PCB_GI	FAB TYPE: GOLD							
									\vdash
	PCB_OSP_BLACK	FAB TYPE: ORGANIC SOLDERABILITY PRESERVATIVE GREEN SOLDERMASK							
	RTC_RETAIL	FAB TYPE: ORGANIC SOLDERABILITY PRESERVATIVE BLACK SOLDERMASK RTC CIRCUIT IMPLEMENTATION FOR RETAIL BOARDS							
	_	RTC CIRCUIT IMPLEMENTATION FOR RETAIL BOARDS RTC CIRCUIT IMPLEMENTATION FOR XDK BOARDS							
	RTC_XDK SOC_BASE	DUMMY PLACE HOLDER FOR SOC. NEVER USE THIS IN THE RECIPE FILE. SELECT ONE OF THESE INSTEAD: EMMC_HYNIX_16NM, EMMC TOSHIBA_15NM, EMMC SAMSUNG_14NM							
В	SOC_BASE SOC_EMPTY	DOES NOT STUFF SPARKMAN							В
	SOC_INCLUDE	STUFFS SPARKMAN							
	VR_FIXED	SET ALL VRS TO FIXED VOLTAGES (NON-MARGINED). EXCLUDES V_MEMIO. MUST BE USED IN CONJUNCTION WITH NOT VR_MM							
	VR_MM	ALLOWS MOST VRS TO BE MARGINED FOR M&M BOARDS. EXCLUDES V_MEMIO. MUST BE USED IN CONJUNCTION WITH NOT VR_FIXED							
	RETAIL	COMPONENTS STUFFED FOR A RETAIL CONSOLE. DO NOT USE WITH DEBUG PHASES USED FOR INITIAL POWER UP							
	DEBUG_PHASE DRAM_VPP_DEBUG	SEPARATES SOC 1.8V AND DRAM 1.8V. USE IF MARGINING SOC 1.8V OUTSIDE OF DRAM 1.8V LIMITS. NEVER USE WITH DRAM_VPP_RETAIL							
Щ	DRAM_VPP_RETAIL	COMBINES SOC 1,8V AND DRAM1.8V USEING A FILTER NETWORK. NEVER USE WITH DRAM_VPP_DEBUG							Ш
	DEBUG_FTDI	STUFFS INTERCEPT CIRCUITRY FOR DEBUG							
	NO_DEBUG_FTDI SPI FLASH BASE	BYPASSES INTERCEPT CIRCUITRY FOR NO DEBUG DUMMY PLACE HOLDER FOR SPI FLASH. NEVER USE THIS IN THE RECIPE FILE.							
	SPI_FLASH_MACRONIX	STUFFS MACRONIX SPI FLASH							
	SPI_FLASH_WINBOND	STUFFS WINBOND SPI FLASH							
									A
	0	7		_	A	2	MICROSOFT PROJECT Stockto	PAGE	- 1 - 1
	8	/	6	5	4	3	2		

