





I2C	AP , SCP, SSPM	Function	I2C Spec.	Budget Timing	I2C Slave Address (7-bit mode)
I2C-0	AP	CTP	400 Kbps	Yes.	GT1151 I2C address: 0X5D (Write:0xBA, Read:0xBB) or 0x14 (Write:0x28, Read:0x29)
I2C-1(I3C)	AP ,SCP	M Sensor	400 Kbps	Yes.	AK09915C / M-Sensor I2C Address 0x0C (Write: 0x18, Read: 0x19)
		RGB / PS Sensor	400 Kbps	Yes.	CM36558 / UV + PS I2C address: 0X51 (Write:0xA2, Read:0xA3) - default CM36652 / RGB + PS I2C address: 0X60 (Write:0xC0, Read:0xC1)
		Barometer	400 Kbps	Yes.	BMP280 I2C address: 0X77 (Write:0xEE, Read:0xEF)
I2C-2 (I3C)	AP	Rear Camera - 21M	400 Kbps		Rear camera I2C address: 0X1A (Write:0x34, Read:0x35) AF driver I2C address: 0X0C (Write:0x18, Read:0x19) EEPROM I2C address: 0X50 (Write:0xA0, Read:0xA1)
		Dual camera module Rear Camera - 16M	400 Kbps	Yes.	Rear camera I2C address: 0X (Write:0x, Read:0x) AF driver I2C address: 0X (Write:0x, Read:0x) EEPROM I2C address: 0X (Write:0x, Read:0x)
I2C-3	AP	NFC	400K bps	Yes.	NFC I2C address: 0X08 (Write:0x10, Read:0x11)
I2C-4 (I3C)	AP	Front Camera - 5M	400 Kbps	Yes.	Front camera I2C address:0X35 (Write:0x6A, Read:0x6B) EEPROM I2C address: 0X54 (Write:0xA8, Read:0xA9)
		Dual camera module Rear Camera - 20M	400 Kbps	Yes.	Rear camera I2C address: 0X (Write:0x, Read:0x) AF driver I2C address: 0X (Write:0x, Read:0x) EEPROM I2C address: 0X (Write:0x, Read:0x)
I2C-5	SSPM	MT6370	3.4Mbps	Yes.	MT6370 PD's I2C address: 0X4E (Write:0X9C, Read:0X9D) MT6370 PMU's I2C address: 0X34 (Write:0X68, Read:0X69)
I2C-6	AP ,SCP	Smart PA	400 Kbps	Yes.	RT5509 Speaker AMP I2C Address: 0x34 (Write:0x68, Read:0x69)
		Slave charger	400 Kbps	Yes.	RT9465 / slave charger I2C address: 0X4B (Write:0x96, Read:0x97)

Note : I2C Spec. : Standard mode (100 kbps) and Fast mode (400 kbps), Fast mode Plus (1 Mbps) and High-speed mode (3.4 Mbps)


Title 02_I2C_ID_Overview		
Size C	Project	Rev V1
Date: Tuesday, November 13, 2018	Sheet 2 of 99	



Title    05_Change_Notice		
Size C	Project	Rev V1
Date:    Tuesday, November 13, 2018		Sheet   5   of   99



**Note 10-4:** Differential pair of DVDD\_CORE remote sense must be close to BB's ball.  
Remote sense trace with GND shielding to PMIC (Differential)





Note 11-1: C1130 closed DVDD18\_MSDC0 150mil  
C1113 closed DVDD18\_MSDC1 150mil

Note 11-2: C1114 closed DVDD28\_MSDC1 150mil

Note 11-2: C1114 closed DVDD28\_MSDC1 150mil

Note 11-3: Connects "AVDD09\_SSUSB" to GND when USB3.0 is not used.

Note 11-3: Connects "AVDD09\_SSUSB" to GND when USB3.0 is not used.

Note 11-4: Connects "AVDD09\_UFS" to GND when UFS is not used.


Note 11-4: Connects "AVDD09\_UFS" to GND when UFS is not used.



Title 11\_BB\_POWER\_IO

Size	Project	Rev
D		v1

Date: Tuesday, November 13, 2018 Sheet 11 of 99



阶段	R1206	R1208	BOARD_ID1 (V)	备注		
EVT0			1.2			
EVT1			1.0			
DVT1			0.8			
DVT2			0.6			
DVT3			0.4			
PVT			0.2			
MP			0			

Schematic design notice of "12\_BB\_1" page.

Note 12-1: "PWRAP\_SPI0\_CSN" and "AUD\_DAT\_MISO0" are bootstrap pins to select which interface will be the JTAG pin out.

	AUD_DAT_MISO0	AP_JTAG	IO_JTAG
HI	LO	N/A	N/A
HI	HI	SPI_CS/SPI_CLK/ SPI_MO/SPI_MIEINT8	N/A
LO	LO	SPI_CS/SPI_CLK/ SPI_MO/SPI_MIEINT8	DPI_11/DPI_HSYNC/DPI_VSYNC/DPI_DE/ DPI_CK/DPI_D8/DPI_D9
LO	HI	MSDC1_CLK/CMD/ DAT0/DAT1/DAT2	N/A

Note 12-2: "AUD\_DAT\_MISO0" is bootstrap pin to enable serial JTAG output over USB2.0 interface or not.  
When "AUD\_DAT\_MISO0" is pulled to high in system start up and then USB2.0 interface will be switched into serial JTAG mode.

"AUD_DAT_MISO1" bootstrap pin to select system booting up from eMMC or UFS device.	Booting device
LO	eMMC
HI	UFS

Note 12-3: To shunt a 1uF capacitor in the AUXIN ADC input to prevent noise coupling. It should be placed as close to BB as possible. Connect the unused AUX ADC input to GND.

Note 12-4: The de-coupling cap. for REFP (AJ18 ball) have to be placed as close to BB as possible.

Note 12-5: AUD\_SYNC\_MISO and AUD\_CLK\_MISO are DDR type feature in bootstrap

AUD_SYNC_MISO	AUD_CLK_MISO	DDR
LO	LO	LPDDR4X
LO	HI	LPDDR4X(Ext x 2 EN)
HI	LO	LPDDR3
HI	HI	LPDDR4X(Ext x 1 EN)



Title12\_BB\_1

SizeD

Project

Revv1

Date: Tuesday, November 13, 2018Sheet 12 of 99




# Schematic design notice of "13\_BB\_2" page.

Note 13-1: CSI ports which are not use could be connected to GND or set in NC.  
For detail information, please refer to MT6771 Design Notice

Note 13-2: Please check eMCP LP3 and eMCP LP4X pin mux

Title 13_BB_2		
Size D	Project	Rev v1
Date: Tuesday, November 13, 2018	Sheet 13 of 99	




#### Schematic design notice of "14\_BB\_3" page.

Note 14-1: The resistor of EMI\_EXTR for DRAM has to be placed near to BB as close as possible  
R1400 please select 34.5 ohm (1%) resistor

Title 14_BB_3		
Size D	Project	Rev v1
Date: Tuesday, November 13, 2018	Sheet 14 of 99	






change to NCP03WF104F05RL Murata

#### Thermistor to sense RF PA temperature

1. NTC1502 must close to LTE Band 7 PA or the hottest PA <2mm.
2. The distance is the shortest distance from package edge to edge.

#### Thermistor / To sense board level temperature



Distance to AP is 5-7mm and away from other heat resource 10mm-12mm

Title 15_BB_AUXADC_Thermal		
Size D	Project	Rev v1
Date: Tuesday, November 13, 2018	Sheet 15 of 99	

MT6358 BUCK output

Input Power	Power Name	Output Voltage (V)	Output Current	Default Voltage
BUCK from VSYS	VPA	0.5~3.4V	1A	0.5V
	VPROC11	0.55~1.1V	5A	0.8V
	VPROC12	0.55~1.1V	5A	0.8V
	VGPU	0.55~1.1V	5A	0.8V
	VCORE	0.55~1.1V	5A	0.8V
	VMODEM	0.45~1.1V	3.25A	0.8V
	VS1	1.86~2.2V	2A	2V
	VS2	1.25~1.5V	2A	1.35V
	VDRAM1	1.225/1.125	2A	1.225/1.125

IP	Inductance	IDC (A)	
VS1	1	2.6	
VS2	1	2.5	
VDRAM	1	2.5	
VPA	1	4	
VMODEM	1	4	
VPROC11	0.47	5.3	
VPROC12	0.47	3.85	
VCORE	0.47	5.3	
VGPU	0.47	3.9	


Schematic design notice of "20\_POWER\_MT6358-Buck" page.

Note 20-1: Please select C2011 with 0402 size

Title 20_POWER_MT6358_Buck		
Size D	Project	Rev v1
Date: Tuesday, November 13, 2018Sheet 20 of 99		

MT6358 LDO output

Input Power	Power Name	Output Voltage (V)	Output Current	Default Voltage
LDO from VSYS	VFE28	2.8	50mA	2.8V
	VXO22	2.24	50mA	2.24V
	VGN28	2.8	50mA	2.8V
	VCAMA	1.8/2.5/2.8	200mA	2.8V
	VAUX18	1.8	20mA	1.8V
	VAUD28	2.8	50mA	2.8V
	VBTF28	2.8	1mA	2.8V
	VGN33	3.3/3.4/3.5/3.6	800mA	3.5V
	VLD028	2.8/3.0	360mA	2.8V
	VIO28	2.8	200mA	2.8V
	VMC	1.86/2.9/3.0/3.3	200mA	3.0V
	VMCH	2.9/3.0/3.3	800mA	3.0V
	VEMC	2.9/3.0/3.3	800mA	3.3V
	VSIM1	1.7/1.8/1.86/2.76/3.0/3.3	200mA	1.86V
	VSIM2	1.7/1.8/1.86/2.76/3.0/3.3	200mA	1.86V
	VIBR	1.2/1.3/1.5/1.8/2.0/2.8/3.0/3.3	200mA	2.8V
LDO from VS1	VUSB	3.07	200mA	3.07V
	VRF18	1.81	450mA	1.81V
	VMIPI	1.71/1.8/1.84	300mA	1.84V
	VGN18	1.8	300mA	1.8V
	VCAMD	1/1.05/1.1/1.2/1.3/1.5/1.8	600mA	1.2V
LDO from VS2	VCAMIO	1.8	300mA	1.8V
	VIO18	1.8	700mA	1.8V
	VRF12	1.2	800mA	1.2V
	VAL12	1.2	300mA	1.2V
	VSRAM_PROC11	0.6-1.2	600mA	1.2V
	VSRAM_OTHERS	0.55-1.2	600mA	0.9V
	VSRAM_GPU	0.65-1.2	600mA	0.9V
VDRAM2		0.6/1.8	600/100mA	NO USE
VSRAM_PROC12		0.6-1.2	600mA	1.2V



Schematic design notice of "21\_POWER\_MT6358-LDO" page.

Note 21-1: Please set SH2103 close to C2132, making star connection between VIO18\_PMU and AVDD18\_SOC near to LDO cap. C2132  
Please also refer to MT6358 design notice for further detail design information


Note 21-2: If these power trace can meet LDO layout constraint, these CAP can be NC or removed.  
Please refer to MT6358 design notice.

Title 21\_POWER\_MT6358\_LDO

Size D Project

Rev v1

Date: Tuesday, November 13, 2018 Sheet 21 of 99




#### Schematic design notice of "22\_POWER\_MT6358-General"

Note 22-1: EXT\_PMIC\_EN1 : For UFS\_1V8, and keep floating if it is not used  
EXT\_PMIC\_EN2 : For VA09 of SSUSB/UFS, and keep floating if it is not used


Please connect to battery connector

Title 22_POWER_MT6358_IF		
Size D	Project	Rev v1
Date: Tuesday, November 13, 2018	Sheet 22 of 99	



Note 23-1: VDRAM 2 / VDRAM1 output voltage vs. trap pin.

HW GPIO configuration		Trapping Option		DRAM type	VDRAM2 Power source (VSS2_LDO1_ball)
AUD_SYNC_MISO	AUD_CLK_MISO	VDRAM1	VDRAM2		
0	0	1.25V	0.6V	LP4X	VDRAM1
0	1	OFF	1.8V	LP4X (Ext x 2 EN)	VS1
1	0	1.225V	OFF	LP3	VDRAM1
1	1	1.125V	1.8V	LP4X (Ext x 1 EN)	VS1




Title 24\_POWER\_MT6358\_Clock



Size D Project

Rev V1

Date: Tuesday, November 13, 2018 Sheet 24 of 99



Title      25_POWER_MT6370-General		
Size D	Project	Rev v1
Date:	Tuesday, November 13, 2018	Sheet    25   of    99




**Note 26-1:** For better ESD or surge performance we need choose suitable device for system protection. Please refer to [Surge device selection guide V2.0] provide by MTK.

Title     26_POWER_MT6370-Charger + PP		
Size D	Project	Rev V1
Date: Tuesday, November 13, 2018	Sheet 26 of 99	






主供NT50358 IIC Address 0X3E  
二供SM5109 HQ11150971000; IIC Address 0X3E



Schematic design notice of "27\_POWER\_SubPMIC-HV powers" page.

Note 27-1: It is recommended to reserve 0-ohm and cap. for BOM fine tune to minimize RF de-sense.

Note 27-2: It is recommended to reserve 0-ohm for BOM fine tune to minimize RF de-sense.




Title 27\_Driver+-5V/flash

Size D Project 27\_POWER\_MT6370-HV powers Rev v1

Date: Tuesday, November 13, 2018 Sheet 27 of 99




# LDO for EMI\_VDD1 of LPDDR3 VDD1



Title 28_POWER_ThirdParty_Powers		
Size D	Project	Rev v1
Date: Tuesday, November 13, 2018	Sheet 28 of 99	


PRX/DRX 1-8 For LB/MB:600M-2025M  
PRX/DRX 9-12 For HB/MB:1805M-2690M




Title 31\_RF\_MT6177\_Pin\_Out

Size D	Project	Rev V1
--------	---------	--------

Date: Tuesday, November 13, 2018 Sheet 31 of 99





Title 32_RF_MT6177_RF_TX		
Size E	Project _MB_V1	Rev v1
Date: Tuesday, November 13, 20	Sheet 32 of	99




Title 33_RF_MT6177_RF_PRX			
Size E	Project _MB_V1	Rev V1	
Date:	Tuesday, November 13, 2018	Sheet	33 of 99


## DIV\_ANT




## B5 DRX




## B8 DRX




## B20 DRX




## B28 DRX




## B1&3 DRX




## B40 DRX



## B38/B41 DRX



## B7 DRX




Title 34_RF_MT6177_RF_DRX		
Size E	Project _MB_V1	Rev v1
Date: Tuesday, November 13, 20	Sheet 34 of	99



Title	35_RF_eLNA				
Size C	Project  _MB_V1				Rev V1
Date:	Tuesday, November 13, 2018	Sheet	35	of	99









Note 44-1: Please refer to power supply related page select VDRAM1 output voltage properly for LPDDR3

Note 44-3: Please refer to eMCP vendor's datasheet or MTK common design notice to

Note 44-4: VDD2 VDDQ VDDCA decoupling cap: closed to DRAM ball.  
For other cap for PMIC [ $>10\mu\text{F}$ , at PMIC page]:  
please also refer to MMD and layout guide for placement.


<b>Title      44_Memory_eMMC_LPDDR3</b>					
<b>Size D</b>	<b>Project                          _MB_V1</b>				<b>Rev v1</b>
<b>Date:</b> Tuesday, November 13, 2018			<b>Sheet 44 of 99</b>		



#### Schematic design notice of "46\_MEMORY\_SD Card" page.

Note 46-1: For better ESD performance, please select suitable components for system protection.

SIM1/SIM2



Title 46_Memory_SD		
Size D	Project _MB_V1	Rev v1
Date: Tuesday, November 13, 2018	Sheet 46 of 99	




**Note 51-4:** Pin 36 (AVDD28\_FM) must be connected to VCN28 even if FM not support

Title 51_CONNECTIVITY_CONSYS_MT6631		
Size D	Project _MB_V1	Rev V1
Date: Tuesday, November 13, 2018		Sheet 51 of 99




B2B Connector - Pin mapping		
Pin1	MICBIAS0	B2B_MB_PIN1
Pin2	GND	
Pin3	AU_VIN0_P	B2B_MB_PIN3
Pin4	AU_VIN0_N	B2B_MB_PIN4
Pin5	GND	
Pin6	MICBIAS0x	B2B_MB_PIN6
Pin7	GND	
Pin8	AU_VIN0x_P	B2B_MB_PIN8
Pin9	AU_VIN0x_N	B2B_MB_PIN9
Pin10	GND	
Pin11	GND	
Pin12	SPK_N	B2B_MB_PIN12n13
Pin13	SPK_N	
Pin14	SPK_P	B2B_MB_PIN14n15
Pin15	SPK_P	


## Receiver




## Main MIC




Title		
63_PERI_AUDIO_IO2(2 AMIC)		
Size	Project	Rev
D	_MB_V1	V1
Date:	Tuesday, November 13, 2018	Sheet 63 of 99



Title 65_PERI_SPEAKER_AMP		
Size D	Project _MB_V1	Rev v1
Date: Tuesday, November 13, 2018	Sheet 65 of 99	




First using OR ,Second using EMI Filter.




Title	67_PERI_LCD_CTP_FP	
Size D	Project  _MB_V1	Rev v1
Date:	Tuesday, November 13, 2018	Sheet 67 of 99

Rear Camera



注意：AGND AFGND都要单独下主地



Rear Camera 2



Front Camera - 8M



Title 69_PERI_CAMERA			
Size D	Project	_MB_V1	Rev v1
Date: Tuesday, November 13, 2018	Sheet 69 of 99		

Note 71-1: For better ESD or surge performance we need choose suitable device for system protection. Please refer to [Surge device selection guide V2.0] provide by MTK.

[illegible]

**Note: 71.**

Platform	MP6357	
Mode	ACC mode	DCC mode
EINT	SP_EINT	HP_EINT
Key-Detection	accept	all_VIN_P
R7112	10F	0 ohm
R7113	10F	0 ohm
R7114	1K	NC
R7116	1.5K	NC
R7118	NC	2.49K
R7119	4.7K	0 ohm
R7119	0 ohm	NC
R7107	47K	47K ohm

Title 71_B2B_OVP		
Size D	Project _MB_V1	Rev v1
Date: Tuesday, November 13, 2018	Sheet 71 of 99	






### Power Key / Key Pad

DO NOT put pull-up resistor on PWRKEY



## Side Keys



Schematic design notice of "65\_PERI\_Dual\_SIM\_ICUSB\_KEYPAD" page.

Note 75-1: DO NOT put pull-up resistor on PWRKEY


Note 75-2: Volume Up : HOME Key / GND  
Volume Down : KPROW0/KPCOL0

Note 75-3: For better ESD performance, please select suitable components for system protection.

<b>Title      75_PERI_KEYPAD</b>					
<b>Size D</b>	<b>Project                                  _MB_V1</b>				<b>Rev V1</b>
<b>Date:</b> Tuesday, November 13, 2018			<b>Sheet</b> 75 of 99		


## M-Sensor

AK09918 / M-Sensor I2C Address : 0x0C (Write:0x18, Read:0x19)



## G Sensor


Qyco sensor 安装位置在U7701, 不占用I2C。  
 如图I2C地址11, 含有以下风险:  
 1. 必须通过软件, 120Hz 频率来使用, 耗时120ms~137.70ms, 其频率不可知。  
 2. 必须通过软件, 120Hz 频率来使用, 耗时120ms~137.70ms, 其频率不可知。  
 3. 120Hz 频率来使用, 耗时120ms~137.70ms, 其频率不可知。



## ALS SENSOR

ALS: VDD 2.7~3.6V TSL25913FN 2K2.

ALS: VDD 1.7~2.0V TSL25403FN 2K2X0



## P SENSOR


## SPRING

PS: VCSEL VDD:1.7~2V VLEDA 2.8~3.3V TMD3702V 2.84X1.44X0.65mm

VDD:1.7~3V VLEDA 2.8~3.6V STK3338 1.44x2.84x0.65mm

VDD 2.3~3.6V BH1726NUC 2.1X2X0.6mm

IR VDD 1.7~3.0V VLEDA 2.8~4.6V STK3332 4X1.5X1mm







Title 77\_PERI\_SENSORS\_MEMs\_ALS/PS

Size D Project \_MB\_V1

Rev v1

Date: Tuesday, November 13, 2018 Sheet 77 of 99



Schematic design notice of "90\_DEBUG\_IO" page.

Note 90-1: UART Default support : UART0.  
JTAG Default support : AP JTAG, MD\_IO\_JTAG and C2K\_JTAG concurrency with MD\_SIB\_JTAG

Title 90_DEBUG_IO		
Size D	Project _MB_V1	Rev V1
Date: Tuesday, November 13, 2018	Sheet 90 of 99	

- 1, 增加DVDD\_core反馈PIN

2, 增加R2799,R2798

3, EMI器件T6702,T6705,T7101, 为走线顺畅, 上下翻转-----0908

4, BTB的VBUS大电源PIN旁边不能有地PIN和信号PIN; 调整Vbus旁边的信号网络-----0908

5, 更改TP1测试点的网络连接-----0908

6, 增加PWR\_SUBPMIC\_VBATS网络连接-----0909

7, 更新 LDO U6900的输出VCAMA\_EXT的网络连接-----0909

8,C2306更新100nF -----0910

9, 删去C6704 ---0911

10, R6300/2由R0201变更为R0402封装 ---0911

11,J6301/2 变更库封装 ---0911

12,删去R4405 ---0913

13,增加C7723 100PF ---0913

14, C2701更换为25V库 ---0913

15 ,C2004更换为0402 10UF ---0914

16 ,删去R2202\_0915

17 ,删去D2704\_0916

18.指纹识别SPI口更改为SPI0

19.更改B7 TRX口位由14到13口位, 减小通道插损

20.依据客户意见, 更改天线地点匹配设计

21.增加TP6701测试点。

22,C1021/C1004/C1018变更为0402 22UF电容

23,F9001,F9002,F9003,F9004 激光定位点变更菱形库。--0918

24.C2600 换成1UF 0402 35V

25 ,C2601 C2701换C0402 16V电容封装--0919

26 ,C2724 换C0402 4.7uF --0919

27 ,增加SH9008,SH9009,SH9010 罩子及挡筋 --0919

28 ,删去SH9010 罩子 --0920

29,更新L2002,J4601 PCB FOOTPRINT --0920

30,断开J6301 3 pin与REC\_N连接 --0920

V3.0 31.修改DRXB40,B41,B1,B3,B7口位

32.修改主集B7 TRX口位变更到TRX12

33, 删去USB/UART CTRL SW网络

34 ,兼容WSA3218与KTU1002设计, 量产采用WSA3218

35, D7107/8,D7109/10放置于T7101 (R7105/6) 前面

36, Config 0/1各增加R1335/6 100K上拉

37, AUD PA CTRL上增加一颗R6508 0201 NC电阻

38,TP9000/1改为1.0测试点

39 ,删去TP7100 USB OTG 测试点

V4.0

40, 增加C2308电容 (优化HP EINT插耳机座POP音)

41, C6304/5与D6300交换位置(增强耦合TDD抑制能力)

42, R7109/R7110靠近PMIC放置 (优化耳机电性能)

43, 增加C2613 0201 220nf 10V电容 (USB\_ID)

44,C2612更改为0402 220nf 25V电容

45,增加R7126 R7127 和C7117 C7118 (充电干扰)

46,增加R6929 0201 (前摄DESENSE)

47,更改J6301 3 PIN (库修改)

48, D7109/10更改到靠近CPU端

49,增加WIFI / GPS天线兼容设计, 增加位号R5116,R5117,R5118,C5131,C5132。

50, 删除R5116, 小板端2.8V供电VFE28\_PMU增加LC网络就, 增加R7128 , C7119。

50, 增加D7111/2(预留CD方案)。
- |  |                |        |
|--|----------------|--------|
| Title 91_CHANGELIST                            |                |        |
| Size D   | Project _MB_V1 | Rev v1 |
| Date: Tuesday, November 13, 2018Sheet 91 of 99 |                |        |

V5.0



51, OVP更改为独立IC方案, 不用WS3218

52, 更改K6L IIC上拉电源域为VCAMIO\_PMU, 规避漏电问题

53, 增加C6723 1uF 0201电容

54, 增加D3303预留位置

55, 增加C1304 C1305

56, 删去R3346

57, 删去C5131 C5132 R5116 R5117

58, 删去TP9010 TP1301

Title 92_CHANGELIST		
Size D	Project _MB_V1	Rev v1
Date: Tuesday, November 13, 2018	Sheet 92 of 99	