




PAGE CONTENTS (1.) COVER PAGE (1.) COVER PAGE (1.) COVER PAGE (1.) COVER PAGE (1.) SOCI STAND COMES (1.) SOCI		8	7	6	5	4	3		2	1	<u> </u>	
CACTUS SOC POLEX, CLOCKS SPANDED SOCIETY SOC STRAINS SOCIETY SOC SOCIETY S		PAGE CO	ONTENTS									
D 3 SOC: POLES, CHOCKS 141 SOC: POLES; MEMORIS MEMORIS, CHUCKER, NECCEE, MISC 151 CORN: PORT PARK TO AN AUDITO 151 SOC: POLES; VASS 152 CORN: POWER: MEMORIS VASS 153 VARIABRES; MEMORIS VASS 154 CORN: POWER: MEMORIS VASS 155 VARIABRES; MEMORIS PARK THOM SERVED VASSA 156 SOC: POLES; VASSA 157 VARIABRES; MEMORIS PARK THOM SERVED VASSA 158 VARIABRES; MEMORIS PARK THOM SERVED VASSA 159 SOC: MEMORIS PARK THOM SERVED VASSA 151 SOC: MEMORIS PARK THOM SERVED VASSA 152 VARIABRES; MEMORIS REPRESENTED VARIABRES 153 VARIABRES; MEMORIS REPRESENTED VARIABRES 154 VARIABRES; MEMORIS REPRESENTED VARIABRES 155 VARIABRES; MEMORIS REPRESENTED VARIABRES 156 VARIABRES; MEMORIS REPRESENTED VARIABRES 157 VARIABRES; MEMORIS REPRESENTED VARIABRES 158 VARIABRES; MEMORIS REPRESENTED VARIABRES 159 VARIABRES; MEMORIS REPRESENTED VARIABRES 150 VARIABRES; VARIABRES; VARIABRES 151 VARIABRES; VARIABRES; VARIABRES 152 VARIABRES; VARIABRES; VARIABRES; VARIABRES 153 VARIABRES; V						[48] CONN: HDMI OUT						
D									- CACIUS			
[51] COMN: FRONT PARIEL, FAN. AUDIO [51] SOC: POWER: V. GENCORE. [53] SOC: POWER: V. GENCORE. [53] SOC: POWER: V. GENCORE. [54] SOC: POWER: V. GENCORE. [55] WERSS: INSURE FAN. AUDIO [56] SOC: POWER: V. GENCORE. [57] SOC: POWER: V. GENCORE. [58] SOC: MEMORY PARITION PL & FO. [58] SOC: MEMORY PARITION PL & FO. [59] WERSS: GENCORE OUTFUT PHASE & 4 [50] SOC: MEMORY PARITION DL & DO. [57] WERSS: CHUCKE OUTFUT PHASE & 4 [51] SOC: MEMORY PARITION DL & DO. [57] WERSS: CHUCKE OUTFUT PHASE & 4 [52] SOC: MEMORY PARITION DL & DO. [53] WERSS: MEMORY PARITION DL & DO. [54] WERSS: MEMORY PARITION DL & DO. [55] WERSS: MEMORY PARITION DL & DO. [56] WERSS: MEMORY PARITION DL & DO. [57] WERSS: MEMORY PARITION DL & DO. [58] WERSS: MEMORY PARITION DL & DO. [59] WERSS: MEMORY PARITION DL & DO. [59] WERSS: MEMORY PARITION DL & DO. [59] WERSS: MEMORY PARITION DL & DO. [50] WERSS: MEMORY PARITION DL & DO. [50] WERSS: MEMORY PARITION DL & DO. [51] WERSS: MEMORY PARITION DL & DO. [52] WERSS: WERD OUTPUT [53] WERSS: V. SOCIE & DO. [54] WERSS: V. PO. [55] WERSS: WERD OUTPUT [56] WERSS: V. PO. [57] WERSS: WERD OUTPUT [58] WERSS: V. PO. [59] WERSS: WERD OUTPUT [59] WERSS: WERD OUTPUT [50] WERSS: WERD OUTPUT [51] WERSS: WERD OUTPUT [52] WERSS: WERD OUTPUT [53] WERSS: WERD OUTPUT [54] WERSS: WERD OUTPUT [55] WERSS: WERD OUTPUT [56] WERSS: WERD OUTPUT [57] WERSS: WERD OUTPUT [58] WERSS: WERD OUTPUT [58] WERSS: WERD OUTPUT [59] WERSS: WERD OUTPUT [50] WERSS: WERD OUTPUT [50] WERSS: WERD OUTPUT [51] WERSS: WERD OUTPUT [52] WERSS: WERD OUTPUT [53] WERSS: WERSS: WERD OUTPUT [54] WERSS: WERS OUTPUT [55] WERSS: WERS OUTPUT [56] WERSS: WERD OUTPUT [57] WERSS: WERS OUTPUT [58] WERSS: WERS OUTPUT [59] WERSS: WERS OUTPUT [59] WERSS: WERS OUTPUT [50] WERSS: WERS OUTPUT [50] WERSS: WERS OUTPUT [51] WERSS: WERS OUTPUT [52] WERSS: WERS OUTPUT [53] WERSS: WERSS OUTPUT [54] WERSS: WERS OUTPUT [55] WERSS: WERSS OUTPUT [56] WERSS: WERSS OUTPUT [57] WERSS: WERSS OUTPUT [58] WERSS: WERSS OUTPUT [59] WERSS: WERSS OUTPUT [0 00	1	
[53] SOC: PORRE: V.SC SC. PORRE: V	الا ا								REV	0.99	<u></u>	٦٦
[63] SOC: FOWER: VSS [73] WRESS: CHUCAGE & GENCORE [73] SOC: MEMORY PARTITION FL & FO [73] SOC: MEMORY PARTITION FL & FO [74] SOC: MEMORY PARTITION FL & FO [75] SOC: MEMORY PARTITION FL & FO [75] SOC: MEMORY PARTITION FL & FO [75] WRESS: GENCORE OUTPUT PHASE 1 & 2 [75] WRESS: GENCORE OUTPUT PHASE 2 & 4 [75] WRESS: GENCORE OUTPUT PHASE 3 & 4 [75] WRESS: CHUCAGE & GENCORE OUTPUT PHASE 4 & 4 [75] WRESS: CHUCAGE & GENCORE OUTPUT PHASE 3 & 4 [75] WRESS: MEMORY PARTITION FL & FO [75] WRESS: MEMORY PARTITION FL & FO [75] WRESS: MEMORY PARTITION FL & FO [75] WRESS: MEMORY OUTPUT [75] WRESS: MEMORY PARTITION FL & FO [75] WRESS: MEMORY OUTPUT [75] WRESS: MEMORY PARTITION FL & FO [75] WRESS: MEMORY OUTPUT [75] WRESS: WEST OFF [75] WRESS: WEST OF												
[7] SOC: FOWER: VSS [8] SOC: MEMORY PARTITION F1 & FO [9] SOC: MEMORY PARTITION F1 & FO [15] VRESS: GRACORE OUTPUT PHASE 1 & 2 [16] SOC: MEMORY PARTITION D1 & BO [17] SOC: MEMORY PARTITION D1 & BO [18] SOC: MEMORY PARTITION D1 & CO [18] MEMORY: CHANNEL D1 [19] MEMORY: CHANNEL D1 [19] MEMORY: CHANNEL D1 [10] MEMOR						VREGS: INPUT FILTERS			FAB G	RETAI	ГТ	
19 SOC: MEMORY PARTITION B1 & DO						VREGS: CPUCORE & GFXCORE				1111111		
10 SOC: MEMORY PARTITION 01 & DO		[8] SOC: MEMORY PARTITION F1 & F0			[55]	VREGS: GFXCORE OUTPUT PHASE 1 & 2						
[11] SOC: MEMORY PARTITION C1 & C0 [12] SOC: MEMORY PARTITION D1 & B0 [13] SOC: MEMORY PARTITION D1 & B0 [14] SOC: MEMORY PARTITION D1 & B0 [15] SOC: MEMORY PARTITION D1 & B0 [16] VREGS: MEMIO DUTFUT [14] SOC: DEBUG, SS SIGNALS, V_BAT [16] VREGS: MEMIO DUTFUT [17] SOC: DECOUPLING [18] MEMORY CHANNEL AD [18] MEMORY: CHANNEL AD [19] MEMORY: CHANNEL AD [19] MEMORY: CHANNEL AD [19] MEMORY: CHANNEL B1 [10] MEMORY: CHANNEL B1 [10] MEMORY: CHANNEL B1 [10] MEMORY: CHANNEL B1 [11] MEMORY: CHANNEL B1 [12] MEMORY: CHANNEL B1 [13] MEMORY: CHANNEL C1 [14] MEMORY: CHANNEL C1 [15] MEMORY: CHANNEL C1 [16] MEMORY: CHANNEL C1 [17] MEMORY: CHANNEL C1 [18] MEMORY: CHANNEL C1 [19] MEMORY: C		[9] SOC: MEMORY PARTITION E1 & E0			[56]	VREGS: GFXCORE OUTPUT PHASE 3 & 4						
[12] SOC: MEMORY PARTITION BL & BO [13] SOC: MEMORY PARTITION AL & AO [14] SOC: DEBUG, SB SIGNALS, V_BAT [15] VRESS: MEMORE [16] VRESS: MEMORE [16] VRESS: MEMORE [17] SOC: DEBUG, SB SIGNALS, V_BAT [18] SOC: DEBUG, SB SIGNALS, V_BAT [18] MEMORY: CHANNEL AD [18] MEMORY: CHANNEL AO [18] MEMORY: CHANNEL AD [19] MEMORY: CHANNEL AD [19] MEMORY: CHANNEL BO [10] MEMORY: CHANNEL FO [10] MEMORY: CHANNEL CHANNEL CHANNEL CHANNEL CHANNEL CHANNEL CHANNEL CHANNEL CHANNEL C	Н				[57]	VREGS: CPUCORE OUTPUT PHASE						
[13] SOC: MEMORY PARTITION AL & AO [61] VREGS: MEMO OUTPUT [61] SOC: DECOUPLING [62] VREGS: V5P0 [63] VREGS: V5P0 [63] VREGS: V5P0 [63] VREGS: V5P0 [64] VREGS: V5P0 [65] VREGS: V3P3, VSOCIP8 [65] VREGS: VSP0 [66] VREGS: VSP0 [67] VREGS: V3P3, VSOCIP8 [68] VREGS: VSP0 [68] VREGS: VSP0 [69] VREGS					[58]							
[61] VREGS: NECORE [15] SOC: DECOUPLING [62] VREGS: VSP0 [63] VREGS: VSP0 [64] SOC: DECOUPLING [65] VREGS: VSP0 [65] VREGS: VSOCPBY VRUSE [66] VREGS: VSOCPBY VRUSE [67] VREGS: VSOCPBY VRUSE [68] VREGS: VSOCPBY VRUSE [69] VREGS												
C [15] SOC: DECOUPLING [62] VREGS: V5PO												
[16] SOC: DECOUPLING [63] VREGS: V3P3, VSOCLPB [17] SOC: DECOUPLING [64] VREGS: V3P3, VSOCLPB [65] VREGS: V3P3, VSOCLPB [65] VREGS: V3P3, VSOCLPB [65] VREGS: V3P3, VSOCLPB [65] VREGS: V3P3, VSDCPHY/VIUSE [65] VREGS: V3P3, VSDCPHY/VIUSE [65] VREGS: V3P3, VSDCPHY/VIUSE [65] VREGS: V3P3, VSDCPHY, VSDCPH [65] VREGS: V3P3, V												
[17] SOC: DECOUPLING [18] MEMORY: CHANNEL A0 [19] MEMORY: CHANNEL A1 [20] MEMORY: CHANNEL B0 [21] MEMORY: CHANNEL B0 [21] MEMORY: CHANNEL B1 [22] MEMORY: CHANNEL B1 [22] MEMORY: CHANNEL B1 [23] MEMORY: CHANNEL C0 [24] MEMORY: CHANNEL C1 [25] MEMORY: CHANNEL C1 [26] MEMORY: CHANNEL C1 [27] MEMORY: CHANNEL C1 [28] MEMORY: CHANNEL D1 [29] MEMORY: CHANNEL D1 [29] MEMORY: CHANNEL D1 [27] MEMORY: CHANNEL D1 [28] MEMORY: CHANNEL D1 [29] MEMORY: CHANNEL D1 [29] MEMORY: CHANNEL D1 [21] MEMORY: CHANNEL D1 [22] MEMORY: CHANNEL D1 [23] MEMORY: CHANNEL D1 [24] MEMORY: CHANNEL D1 [25] MEMORY: CHANNEL D1 [27] MEMORY: CHANNEL D1 [28] MEMORY: CHANNEL D1 [29] MEMORY: CHANNEL D1 [20] MEMORY: CHANNEL D1 [21] MEMORY: CHANNEL D1 [22] MEMORY: CHANNEL D1 [23] MEMORY: CHANNEL D1 [24] MEMORY: CHANNEL D1 [25] MEMORY: CHANNEL D1 [26] MEMORY: CHANNEL D1 [27] MEMORY: CHANNEL D1 [28] MEMORY: CHANNEL D1 [29] MEMORY: CHANNEL D1 [20] MEMORY: CHANNEL D1 [20] MEMORY: CHANNEL D1 [21] MEMORY: CHANNEL D1 [22] MEMORY: CHANNEL D2 [23] MEMORY: CHANNEL D3 [24] MEMORY: CHANNEL D4 [25] MEMORY: CHANNEL D4 [26] MEMORY: CHANNEL D5 [27] MEMORY: CHANNEL D6 [28] MEMORY: CHANNEL D6 [29] MEMORY: CHANNEL D6 [20] MEMORY: CHANNEL D6 [20] MEMORY: CHANNEL D7 [20] MEMORY: CHANNEL D7 [20] MEMORY: CHANNEL D7 [21] MEMORY: CHANNEL D7 [22] MEMORY: CHANNEL D7 [23] MEMORY: CHANNEL D7 [24] MEMORY: CHANNEL D7 [25] MEMORY: CHANNEL D7 [26] MEMORY: CHANNEL D7 [27] MEMORY: CHANNEL D7 [28] MEMORY: CHANNEL D7 [29] MEMORY: CHANNEL D7 [20] MEMORY: CHANNEL D7 [20] MEMORY: CHANNEL D7 [20] MEMORY: CHANNEL D7 [21] MEMORY: CHANNEL D7 [22] MEMORY: CHANNEL D7 [23] MEMORY: CHANNEL D7 [24] MEMORY: CHANNEL D7 [25] MEMORY: CHANNEL D7 [26] MEMORY: CHANNEL D7 [27] MEMORY: CHANNEL D7 [28] MEMORY: CHANNEL D7 [29] MEMORY: CHANNEL D7 [29] MEMORY: CHANNEL D7 [20] MEMORY: CHANNEL D7 [20] MEMORY: CHANNEL D7 [20] MEMORY: CHANNEL D7 [22] MEMORY: CHANNEL D7 [25] MEMORY: CHANNEL D7 [26] MEMORY: CHANNEL D7 [27] MEMORY: CHANNEL D7 [28] MEMORY: CHANNEL D7 [28] MEMORY: CHANNEL D7 [29] MEMORY: CHANNEL D7 [29] MEMO												C
181 MEMORY: CHANNEL A0 [65] VREGS: V_SB1P8, V_SB1P1 [19] MEMORY: CHANNEL B1 [66] VREGS: VJP1 STANDBY [67] VREGS: VJP1 STANDBY VREGS: VJP1 STANDBY VREGS: VJP1 STANDBY [67] VREGS: VJP1 STANDBY VREGS: VJP1 STANDBY [67] VREGS: VJP1 STANDBY VREGS: VJP1 ST												
[19] MEMORY: CHANNEL AI [20] MEMORY: CHANNEL BO [67] VREGS: V3P3 STANDBY [68] STANDBY CHANNEL BI [68] STANDBY CATES [68] STANDBY CATES [68] STANDBY CATES [68] STANDBY CATES [69] IR BLASTER [70] I2C [70] I2C [70] MEMORY: CHANNEL CO [71] MARGIN: SOCPHY, SOC1P8, MEMIO, NECORE [72] MEMORY: CHANNEL DO [73] CONN: FACET BOARD [74] MEMORY: CHANNEL DI [75] MEMORY: CHANNEL DI [76] MEMORY: CHANNEL DI [77] MEMORY: CHANNEL CO [78] MEMORY: CHANNEL CO [79] MEMORY: CHANNEL EO [79] MEMORY: CHANNEL EI [70] MEMORY: CHANNEL EI [70] MEMORY: CHANNEL FI [70] MEMORY: CHANNEL												
[20] MEMORY: CHANNEL B0 [67] VREGS: V1P1 STANDBY, V1P8 STANDBY [21] MEMORY: CHANNEL A/B DECOUPLING [69] IR BLASTER [23] MEMORY: CHANNEL C0 [70] IZC [24] MEMORY: CHANNEL C1 [71] MARGIN: SOCPHY, SOC1P8, MEMIO, NBCORE [25] MEMORY: CHANNEL D1 [72] MONTOR: VSOC1P8, VSOCPHY, V12P0 [26] MEMORY: CHANNEL D1 [73] ONN: FACET BOARD [27] MEMORY: CHANNEL CO [75] CONN: HDT [28] MEMORY: CHANNEL E1 [75] CONN: HDT [29] MEMORY: CHANNEL E1 [76] CONN: M.2 [31] MEMORY: CHANNEL F0 [78] PREMIUM SPEAKER (SE/LE) [32] MEMORY: CHANNEL F1 [78] PREMIUM SPEAKER (SE/LE) [33] MEMORY: CHANNEL FF DECOUPLING [80] LABELS AND MOUNTING [34] KIC: USB [81] FRONT PANEL USB - NESTED PCB [35] KIC: FOLEX, SATA, VIDEO [82] BOM DEFINITIONS [81] KIC: POWER [38] KIC: POWER [39] KIC: CLOCKS, STRAPPING, POR												
[21] MEMORY: CHANNEL B1 [22] MEMORY: CHANNEL A/B DECOUPLING [23] MEMORY: CHANNEL C0 [24] MEMORY: CHANNEL C1 [25] MEMORY: CHANNEL C1 [26] MEMORY: CHANNEL D0 [27] MEMORY: CHANNEL D1 [27] MEMORY: CHANNEL D1 [27] MEMORY: CHANNEL C/D DECOUPLING [28] MEMORY: CHANNEL C/D DECOUPLING [29] MEMORY: CHANNEL E0 [29] MEMORY: CHANNEL E1 [30] MEMORY: CHANNEL F0 [31] MEMORY: CHANNEL F0 [31] MEMORY: CHANNEL F1 [32] MEMORY: CHANNEL F7 DECOUPLING [33] MEMORY: CHANNEL F7 DECOUPLING [34] KIC: USB [35] KIC: POLEX, SATA, VIDEO [37] KIC: FACET [38] KIC: FACET [38] KIC: POWER [39] KIC: FOWER [30] KIC: CLOCKS, STRAPPING, POR												
[22] MEMORY: CHANNEL A/B DECOUPLING [23] MEMORY: CHANNEL CO [24] MEMORY: CHANNEL C1 [25] MEMORY: CHANNEL D0 [26] MEMORY: CHANNEL D0 [27] MEMORY: CHANNEL D1 [27] MEMORY: CHANNEL D1 [28] MEMORY: CHANNEL D1 [29] MEMORY: CHANNEL C/D DECOUPLING [28] MEMORY: CHANNEL E0 [29] MEMORY: CHANNEL E1 [29] MEMORY: CHANNEL E1 [30] MEMORY: CHANNEL F1 [31] MEMORY: CHANNEL F1 [32] MEMORY: CHANNEL F1 [32] MEMORY: CHANNEL F1 [33] MEMORY: ADDITIONAL DECOUPLING [34] KIC: USB [35] KIC: PCIEX, SATA, VIDEO [37] KIC: FACET [38] KIC: FOWER [38] KIC: POWER [39] KIC: CLOCKS, STRAPPING, POR							PO STANDBI					
[23] MEMORY: CHANNEL CO [24] MEMORY: CHANNEL CI [25] MEMORY: CHANNEL DO [26] MEMORY: CHANNEL DO [27] MEMORY: CHANNEL DI [27] MEMORY: CHANNEL DI [28] MEMORY: CHANNEL C/D DECOUPLING [29] MEMORY: CHANNEL EI [30] MEMORY: CHANNEL EI [31] MEMORY: CHANNEL FO [31] MEMORY: CHANNEL FO [32] MEMORY: CHANNEL FO [33] MEMORY: CHANNEL FO [33] MEMORY: CHANNEL FO [34] KIC: USB [35] KIC: PCIEX, SATA, VIDEO [36] KIC: SMC [37] KIC: FACET [38] KIC: POWER [38] KIC: POWER [39] KIC: CLOCKS, STRAPPING, POR												
[24] MEMORY: CHANNEL C1 [71] MARGIN: SOCPHY, SOC1P8, MEMIO, NBCORE [25] MEMORY: CHANNEL D0 [72] MONTOR: VSOC1P8, VSOCPHY, V12P0 [26] MEMORY: CHANNEL D1 [73] CONN: FACET BOARD [27] MEMORY: CHANNEL C/D DECOUPLING [74] CONN: SWITCHES [28] MEMORY: CHANNEL E0 [75] CONN: HDT [29] MEMORY: CHANNEL E1 [76] CONN: M.2 [30] MEMORY: CHANNEL F0 [76] CONN: M.2 [31] MEMORY: CHANNEL F1 [78] PREMIUM SPEAKER (SE/LE) [32] MEMORY: CHANNEL E/F DECOUPLING [80] LABELS AND MOUNTING [34] KIC: USB [81] FRONT PANEL USB - NESTED PCB [35] KIC: PCIEX, SATA, VIDEO [82] BOM DEFINITIONS [36] KIC: FACET [38] KIC: FACET [38] KIC: FACET [38] KIC: FOWER												
[25] MEMORY: CHANNEL D0 [72] MONITOR: VSOC1P8, VSOCPHY, V12P0 [26] MEMORY: CHANNEL D1 [73] CONN: FACET BOARD [27] MEMORY: CHANNEL C/D DECOUPLING [74] CONN: SWITCHES [28] MEMORY: CHANNEL E0 [75] CONN: HDT [29] MEMORY: CHANNEL E1 [76] CONN: M.2 [30] MEMORY: CHANNEL F0 [77] CLOCK BUFFER [31] MEMORY: CHANNEL F1 [78] PREMIUM SPEAKER (SE/LE) [32] MEMORY: ADDITIONAL DECOUPLING [79] DEBUG: VR HEADERS, TEST POINTS, CONNECTORS [33] MEMORY: ADDITIONAL DECOUPLING [80] LABELS AND MOUNTING [34] KIC: USB [81] FRONT PANEL USB - NESTED PCB [35] KIC: PCIEX, SATA, VIDEO [82] BOM DEFINITIONS [38] KIC: POWER [39] KIC: CLOCKS, STRAPPING, POR							EMTO NBCORE					
B [26] MEMORY: CHANNEL D1 [73] CONN: FACET BOARD [74] CONN: SWITCHES [75] CONN: SWITCHES [75] CONN: M.2 [76] CONN: M.2												
[27] MEMORY: CHANNEL C/D DECOUPLING [28] MEMORY: CHANNEL E0 [29] MEMORY: CHANNEL E1 [30] MEMORY: CHANNEL F0 [31] MEMORY: CHANNEL F0 [31] MEMORY: CHANNEL FO [32] MEMORY: CHANNEL E/F DECOUPLING [33] MEMORY: CHANNEL E/F DECOUPLING [34] KIC: USB [35] KIC: PCIEX, SATA, VIDEO [36] KIC: SMC [37] KIC: FACET [38] KIC: POWER [39] KIC: CLOCKS, STRAPPING, POR												_
[28] MEMORY: CHANNEL E0 [29] MEMORY: CHANNEL E1 [30] MEMORY: CHANNEL F0 [31] MEMORY: CHANNEL F1 [32] MEMORY: CHANNEL F1 [32] MEMORY: CHANNEL E/F DECOUPLING [33] MEMORY: ADDITIONAL DECOUPLING [34] KIC: USB [35] KIC: PCIEX, SATA, VIDEO [37] KIC: FACET [38] KIC: POWER [38] KIC: POWER [39] KIC: CLOCKS, STRAPPING, POR												В
[30] MEMORY: CHANNEL F0 [31] MEMORY: CHANNEL F1 [32] MEMORY: CHANNEL E/F DECOUPLING [33] MEMORY: ADDITIONAL DECOUPLING [34] KIC: USB [35] KIC: PCIEX, SATA, VIDEO [36] KIC: SMC [37] KIC: FACET [38] KIC: POWER [39] KIC: CLOCKS. STRAPPING. POR						CONN: HDT						
[31] MEMORY: CHANNEL F1 [32] MEMORY: CHANNEL E/F DECOUPLING [33] MEMORY: ADDITIONAL DECOUPLING [34] KIC: USB [35] KIC: PCIEX, SATA, VIDEO [36] KIC: SMC [37] KIC: FACET [38] KIC: POWER [39] KIC: CLOCKS, STRAPPING, POR		[29] MEMORY: CHANNEL E1			[76]	CONN: M.2						
[32] MEMORY: CHANNEL E/F DECOUPLING [33] MEMORY: ADDITIONAL DECOUPLING [34] KIC: USB [35] KIC: PCIEX, SATA, VIDEO [36] KIC: SMC [37] KIC: FACET [38] KIC: POWER [39] KIC: CLOCKS, STRAPPING, POR		[30] MEMORY: CHANNEL FO			[77]	CLOCK BUFFER						
[33] MEMORY: ADDITIONAL DECOUPLING [34] KIC: USB [35] KIC: PCIEX, SATA, VIDEO [36] KIC: SMC [37] KIC: FACET [38] KIC: POWER [39] KIC: CLOCKS, STRAPPING, POR		[31] MEMORY: CHANNEL F1			[78]	PREMIUM SPEAKER (SE/LE)						
[34] KIC: USB [35] KIC: PCIEX, SATA, VIDEO [36] KIC: SMC [37] KIC: FACET [38] KIC: POWER [39] KIC: CLOCKS, STRAPPING, POR	Н	[32] MEMORY: CHANNEL E/F DECOUPLING			[79]	DEBUG: VR HEADERS, TEST	POINTS, CONNECT	rors				\vdash
[35] KIC: PCIEX, SATA, VIDEO [36] KIC: SMC [37] KIC: FACET [38] KIC: POWER [39] KIC: CLOCKS, STRAPPING, POR					[80]							
[36] KIC: SMC [37] KIC: FACET [38] KIC: POWER [39] KIC: CLOCKS, STRAPPING, POR												
[37] KIC: FACET [38] KIC: POWER [39] KIC: CLOCKS, STRAPPING, POR					[82]	BOM DEFINITIONS						
[38] KIC: POWER [39] KIC: CLOCKS, STRAPPING, POR												
[39] KIC: CLOCKS, STRAPPING, POR												
A [39] KIC: CLOCKS, STRAPPING, POR [40] KIC: POWER [41] KIC: DECOUPLING [42] ETHERNET CONTROLLER [43] EMMC MEMORY [44] CONN: RJ45,TOSLINK [44] CONN: RJ45,TOSLINK [45] CONN: USB (FRONT & REAR) [46] CONN: WIFI [46] CONN: WIFI [47] WIC: CLOCKS, STRAPPING, POR [48] RULES: (APPLIED WHEN POSSIBLE) 1. MSB TO LSB IS TOP TO BOTTOM 2. WHEN POSSIBLE: INPUTS ON LEFT, OUTPUTS ON RIGHT 2. WHEN POSSIBLE: INPUTS ON LEFT, OUTPUTS ON RIGHT 3. ORDER OF PAGES-CHIP INTERFACES, TERMINATION, POWER, DECOUPLING 4. AVOID USING OFF PAGE CONNECTIONS 5. LANED SIGNALS ARE GROUPED ON SYMBOLS 6. TRANSIMITTER NAME USED AS PREFIX WITH RX AND TX CONNECTIONS 7. SUFFIX V IS USED FOR DIFFERIENTAL PAIRS 9. UNNAMED NETS ARE NAMED WITH /2 TEXT SIZE 10. SUFFIX N FOR ACTIVE LOW OR N JUNCTION 11. SUFFIX P FOR P JUNCTION 12. SUFFIX P FOR P JUNCTION 13. SUFFIX P FOR P JUNCTION 14. APP 20 16:18:				<u> </u>								
A [40] KIC: POWER [41] KIC: DECOUPLING [42] ETHERNET CONTROLLER [43] EMMC MEMORY [44] CONN: RJ45, TOSLINK [45] CONN: USB (FRONT & REAR) [46] CONN: WIFI [46] CONN: WIFI [47] KIC: POWER RULES: (APPLIED WHEN POSSIBLE) 1. MSB TO LSB IS TOP TO BOTTOM 2. WHEN POSSIBLE: INPUTS ON RIGHT 3. ORDER OF PAGE CONNECTIONS FOR ON PAGE CONNECTIONS 5. LANED SIGNALS ARE GROUPED ON SYMBOLS 6. TRANSINITTER NAME USED AS PREFIX WITH RX AND TX CONNECTIONS 7. SUFFIX V IS USED FOR VOLTAGE RAIL SIGNAL NAMES 8. SUFFIX DP AND DN ARE USED FOR DIFFERIENTAL PAIRS 9. UNNAMED NETS ARE NAMED USED FOR DIFFERIENTAL PAIRS 10. SUFFIX N FOR ACTIVE LOW OR N JUNCTION 12. SUFFIX POR P JUNCTION 13. SUFFIX POR P JUNCTION Thu Apr 20 16:18:					(
2. WHEN POSSIBLE: INPUTS ON LEFT, OUTPUTS ON RIGHT [42] ETHERNET CONTROLLER [43] EMMC MEMORY [44] CONN: RJ45, TOSLINK [45] CONN: USB (FRONT & REAR) [46] CONN: WIFI [46] CONN: WIFI [47] ETHERNET CONTROLLER 2. WHEN POSSIBLE: INPUTS ON LEFT, OUTPUTS ON RIGHT 3. ORDER OF PAGES=CHIP INTERFACES, TERMINATION, POWER, DECOUPLING 4. AVOID USING OFF PAGE CONNECTIONS 5. LANED SIGNALS ARE GROUPED ON SYMBOLS 6. TRANSIMITTER NAME USED AS PREFIX WITH RX AND TX CONNECTIONS 7. SUFFIX V IS USED FOR VOLTAGE RAIL SIGNAL NAMES 8. SUFFIX DP AND DN ARE USED FOR DITFERIENTAL PAIRS 9. UNNAMED NETS ARE NAMED WITH / ITEXT SIZE 10. SUFFIX N FOR ACTIVE LOW OR N JUNCTION 12. SUFFIX P FOR P JUNCTION 13. SUFFIX P FOR P JUNCTION 14. AVOID USING OFF PAGE CONNECTIONS 5. LANED SIGNAL NAMES ARE RAIL SIGNAL NAMES 6. TRANSIMITTER NAME USED FOR VOLTAGE RAIL SIGNAL NAMES 7. SUFFIX DP AND DN ARE USED FOR DAIL PAIRS 9. UNNAMED NETS ARE NAMED WITH / ITEXT SIZE 10. SUFFIX N FOR ACTIVE LOW OR N JUNCTION 12. SUFFIX P FOR P JUNCTION 13. SUFFIX EN FOR ENABLE	A				RULES: 1. MSB	RULES: (APPLIED WHEN POSSIBLE) 1. MSB TO LSB IS TOP TO BOTTOM 2. WHEN POSSIBLE: INPUTS ON LEFT, OUTPUTS ON RIGHT 3. ORDER OF PAGES=CHIP INTERFACES, TERMINATION, POWER, DECOUPLING 4. AVOID USING OFF PAGE CONNECTORS FOR ON PAGE CONNECTIONS 5. LANED SIGNALS ARE GROUPED ON SYMBOLS 6. TRANSIMITTER NAME USED AS PREFIX WITH RX AND TX CONNECTIONS						A
[43] EMMC MEMORY [44] CONN: RJ45,TOSLINK [45] CONN: USB (FRONT & REAR) [46] CONN: WIFI [46] CONN: WIFI [47] WILLIAM OF FAGE CONNECTIONS 5. LANED SIGNALS ARE GROUPED ON SYMBOLS 6. TRANSIMITTER NAME USED AS PREFIX WITH RX AND TX CONNECTIONS 7. SUFFIX V IS USED FOR VOLTAGE RAIL SIGNAL NAMES 8. SUFFIX DP AND DN ARE USED FOR DIFFERIENTAL PAIRS 9. UNNAMED NETS ARE NAMED WITH /2 TEXT SIZE 10. SUFFIX N FOR ARE NOW OR N JUNCTION 12. SUFFIX P FOR P JUNCTION 13. SUFFIX P FOR P JUNCTION 13. SUFFIX EN FOR ENABLE												
[44] CONN: RJ45,TOSLINK [45] CONN: USB (FRONT & REAR) [46] CONN: WIFI Thu Apr 20 16:18					— 4. AVOI 5. LANE 6. TRAN							
[45] CONN: USB (FRONT & REAR) [46] CONN: WIFI [46] CONN: WIFI [47] WINAMED NETS ARE NAMED WITH /2 TEXT SIZE 10.SUFFIX N FOR ACTIVE LOW OR N JUNCTION 12.SUFFIX P FOR P JUNCTION 13.SUFFIX EN FOR ENABLE Thu Apr 20 16:18					T. SUFF	IX V IS USED FOR VOLTAGE RAIL IX DP AND DN ARE USED FOR DI	SIGNAL NAMES FFERIENTAL PATRS					
Thu Apr 20 16:18 [46] CONN: WIFI 12.SUFFIX P FOR P JUNCTION 13.SUFFIX EN FOR ENABLE					— 9. UNN 10.SUFF	IAMED NETS ARE NAMED WITH /2 TEXTILL N FOR ACTIVE LOW OR N JUNC	XT SIZE FION				DRAWING	_
					— 12.SUFF 13.SUFF	'IX _P FOR P JUNCTION 'IX EN FOR ENABLE			T.	nu Apr 20 16:	18:47 201	7
[47] CONN: HDMI IN 14.'CLK' FOR CLOCKS, 'RST' FOR RESETS 15. PWRGD FOR POWER GOOD MICROSOFT PROJECT NAME PAGE CSA PAGE						FOR CLOCKS, 'RST' FOR RESETS FOR POWER GOOD MICROSOFT			PROJECT NAME		FAB VE	R
16.REV AND FAB ARE SET USING CUSTOM VARIABLES TOOLS>OPTIONS>VARIABLES Cactus PAGE CONFIDENTIAL Cactus 1/82 1/82					TOOI	ND FAB ARE SET USING CUSTOM VARIABLES SOPTIONS>VARIABLES CONFIDENT:		CONFIDENTIAL	L Cactus		G-R 0.9	91
8 7 6 5 4 3 2 1		8	7	6	5	4	3		2		1	_












































































































































































































































	8	7	6	5	4	3	2	1	
		BOM DEFINITIONS							
			<u>-</u>	ROM DELTI	ITITOMS				
D BOM DEFINTION									D
	AUDIO	INCLUDES COMPONENTS FOR THE STANDARD AUDIO SOLUTION							
	AUDIO_PREM	INCLUDES COMPONENTS FOR THE PREMIUM SE/LE SPEAKER SOLUTION							
	COMMON	ALL COMPONENTS WITH NO BOM PROPERTY							
	DEBUG	COMPONENTS REQUIRED FOR BRING	UP & DEBUG						
DEBUG_HDT HDT-RELATED DEBUG COMPONENTS									
Ш	DEBUG_SHUNT	COMPONENTS WHICH ARE ON DEBUG BOARDS, BUT ARE REMOVED/SHORTED ON RETAIL							\vdash
	EMMC_BASE	DUMMY PLACE HOLDER FOR EMMC DEVICE & RESISTORS. NEVER USE THIS IN THE RECIPE FILE. SELECT ONE OF THESE INSTEAD: EMMC_HYNIX_16NM, EMMC TOSHIBA_15NM, EMMC SAMSUNG_14NM							
H	EMMC_HYNIX_16NM	HYNIX EMMC DEVICE							
	EMMC_SAMSUNG_14NM	SAMSUNG EMMC DEVICE							
	EMMC_TOSHIBA_15NM	TOSHIBA EMMC DEVICE							
	GDDR5_BASE	DUMMY PLACE HOLDER FOR GDDR5. NEVER USE THIS IN THE RECIPE FILE. SELECT ONE OF THESE INSTEAD: EMMC_HYNIX_16NM, EMMC TOSHIBA_15NM, EMMC SAMSUNG_14NM							
	GDDR5_HYNIX	HYNIX GDDR5 MEMORY							
H	GDDR5_SAMSUNG	SAMSUNG GDDR5 MEMORY							
H	FRONT_USB	COMPONENTS ON THE FRONT PANEL USB							
	KIC_BASE	DUMMY PLACE HOLDER FOR KIC. NEVER USE THIS IN THE RECIPE FILE. USE ONE OF THESE INSTEAD: KIC_DEV OR KIC_RETAIL							
	KIC_DEV	DEBUG VERSION OF KRAKEN							
Н	KIC_RETAIL	RETAIL VERSION OF KRAKEN							
H	M2_ONLY	POPULATE TO SUPPORT AN M.2 INTERFACE							
H	NO_M2	POPULATE WHEN THERE IS NO M2. INTERFACE							
	PCB_GI	FAB TYPE: GOLD FAB TYPE: ORGANIC SOLDERABILITY PRESERVATIVE GREEN SOLDERMASK							
H	PCB_OSP								
$ \Box $	PCB_OSP_BLACK	FAB TYPE: ORGANIC SOLDERABILITY PRESERVATIVE BLACK SOLDERMASK							
B	RTC_RETAIL	RIC CIRCUIT IMPLEMENTATION FOR RETAIL BOARDS							
	RTC_XDK	RTC CIRCUIT IMPLEMENTATION FOR XDK BOARDS DUMMY PLACE HOLDER FOR SOC. NEVER USE THIS IN THE RECIPE FILE. SELECT ONE OF THESE INSTEAD: EMMC_HYNIX_16NM, EMMC TOSHIBA_15NM, EMMC SAMSUNG_14NM							
H	_SOC_BASE _SOC_EMPTY	DUMMY PLACE HOLDER FOR SOC. NEVER USE THIS IN THE RECIPE FILE. SELECT ONE OF THESE INSTEAD: EMMC_HYNIX_16NM, EMMC TOSHIBA_15NM, EMMC SAMSUNG_14NM DOES NOT STUFF ANUBIS							
H	_SOC_INCLUDE	STUFFS ANUBIS		<u> </u>					
H	_VR_FIXED	SET ALL VRS TO FIXED VOLTAGES (NON-MARGINED). EXCLUDES V_MEMIO. MUST BE USED IN CONJUNCTION WITH NOT VR_MM							
Н	_VR_MM	ALLOWS MOST VRS TO BE MARGINEI	D FOR M&M BOARDS. EXCLUDES	V_MEMIO. MUST BE USED IN	CONJUNCTION WITH NOT VR_FIXED				\vdash
H									
H									
H									
H									
A									
									1
H									
H									
							MICROSOFT PROJEC	T NAME DAGE CSA	
							MICROSOFT PROJEC CONFIDENTIAL Cactus	PAGE	VER
L		7		г	4	2		02/82 82/82 0	0.991
	8	/	6	5	4	3	2	<u> </u>	