




	8 7 6	5	4	3	2	1	
	PAGE   CONTENTS						
	[1] COVER PAGE	[48] VREG	S: VTT TERMINATION		KING	STON	
	[2] SOC: PCIEX,CLOCKS,VIDEO		[49] VREGS: VII TERMINATION [49] VREGS: NBCORE [50] VREGS: MEMIO [51] VREGS: V5P0			REV 1.01	
	[3] SOC: POWER: MEMIO, CPUCORE, NBCORE, MISC	<del></del>					
	[4] SOC: POWER: V_GFXCORE, VSS						٦٦
	[5] SOC: MEMORY PARTITION C & D		[52] VREGS: V3P3, VSOC1P8			RETAIL	
	[6] SOC: MEMORY PARTITION A & B		[53] VREGS: VSOCPHY/VFUSE				
	[7] SOC: VSS, SPARE		[54] VREGS: V_SB1P8, V_SB1P1				
	[8] SOC: DEBUG, SB SIGNALS	[55] VREG	[55] VREGS: V3P3 STANDBY				
	[9] SOC: DECOUPLING	[56] VREGS: V1P1 STANDBY, V1P8 STANDBY					
	[10] SOC: DECOUPLING	[57] STAN	DBY GATES				
	[11] SOC: DECOUPLING	[58] IR B	LASTER				
	[12] MEMORY: CHANNEL D	[59] I2C					
	[13] MEMORY: CHANNEL D	[60] MARG	IN: SOCPHY, SOC1P8, MEN	MIO,NBCORE			
	[14] MEMORY: CHANNEL D, DECOUPLING & TERMINATION	[61] V_BA					
C	[15] MEMORY: CHANNEL C	[62] MONI	TOR: NBCORE, MEMIO				C
	[16] MEMORY: CHANNEL C		TOR: VSOC1P8, VSOCPHY	Z			
	[17] MEMORY: CHANNEL C, DECOUPLING & TERMINATION		TOR: V12P0				
	[18] MEMORY: CHANNEL B		: FACET BOARD				
	[19] MEMORY: CHANNEL B		: SWITCHES				
	[20] MEMORY: CHANNEL B, DECOUPLING & TERMINATION		: HDT				
	[21] MEMORY: CHANNEL A		G: V_BURN				
	[22] MEMORY: CHANNEL A		G: VR HEADERS & TEST	POINTS			
	[23] MEMORY: CHANNEL A, DECOUPLING & TERMINATION		G: CONNECTORS				
	[24] KIC: USB		LS AND MOUNTING				
	[25] KIC: PCIEX, SATA, VIDEO	[72] BOM	DEFINITIONS				
В	[26] KIC: SMC						В
	[27] KIC: FACET						
	[28] KIC: POWER	_					
	[29] KIC: CLOCKS, STRAPPING, POR	- <del> </del>					
	[30] KIC: POWER	_					
	[31] KIC: DECOUPLING [32] ETHERNET CONTROLLER						
$\square$							
	[33] EMMC						
	[34] CONN: RJ45, TOSLINK [35] CONN: USB (FRONT & REAR)						
	[36] CONN: USB (FRONT & REAR)						
	[37] CONN: WIFI						
	[38] CONN: HDMI OUT						
	[39] CONN: HDMI SUPPORT	<del></del>					
	[40] CONN: ODD & HDD	RIII.EQ: /ADDI.TI	CD WHEN POSSIBLE)				
A	[41] CONN: FRONT PANEL, FAN, AUDIO	1. MSB TO LSB	ED WHEN POSSIBLE) IS TOP TO BOTTOM BLE: INPUTS ON LEFT, OUTPU	TS ON RIGHT			ļΑ
	[42] CONN: POWER	3. ORDER OF PA	GES=CHIP INTERFACES, TERM OFF PAGE CONNECTORS FOR	INATION, POWER, DECOUPLING ON PAGE CONNECTIONS			
	[43] VREGS: INPUT & OUTPUT FILTERS	—— 5. LÄNED SIGN 6. TRANSIMITTI	ALS ARE GROUPED ON SYMBOLS ER NAME USED AS PREFIX WIT	H RX AND TX CONNECTIONS			
	[44] VREGS: CPUCORE	7. SUFFIX V 8. SUFFIX DP	S USED FOR VOLTAGE RAIL S AND DN ARE USED FOR DIFF	IGNAL NAMES ERIENTAL PAIRS			
	[45] VREGS: GFXCORE	9. UNNĀMED NI 10.SUFFIX N I	ETS ARE NAMED WITH /2 TEXT FOR ACTIVE LOW OR N JUNCTI	SIZE ON		DRAWING	-
	[46] VREGS: GFXCORE OUTPUT PHASE 1 & 2	—— 12.SÜFFIX —P I 13.SUFFIX EN	FOR P JUNCTION FOR ENABLE		Mor	n Jan 18 12:03:57 201	δ <b> </b>
	[47] VREGS: CPUCORE OUTPUT PHASE		CLOCKS, 'RST' FOR RESETS POWER_GOOD	MICROSOFT	PROJECT NAME	PAGE CSA FAB VE	₹
		16.REV AND FA TOOLS>OPTI	B ARE SET USING CUSTOM V ONS>VARIABLES	TS ON RIGHT INATION, POWER, DECOUPLING ON PAGE CONNECTIONS H RX AND TX CONNECTIONS IGNAL NAMES ERIENTAL PAIRS SIZE ON  MICROSOFT CONFIDENTIA	L Kingston	PAGE   1/72   1/72   G   1.0	1
	8 7 6	5	4	3	2	1	_
	, ,		<u> </u>	<u> </u>	~	<u> </u>	













































































































































































































	8	7		6	5	4		3	2		1	
		BOM DEFINITIONS										
	BOM	DEFINTION										
D	AUX	HDMI STUFFING OPTION. NEVER USED IN PRODUCTION. REWORK PURPOSES ONLY										_  I
	COMMON	ALL COMPONENTS WITH NO BOM PROPERTY										_
	DDC	HDMI STUFFING OPTION. ALWAYS USED IN PRODUCTION										
	DDR_BASE	DUMMY PLACE HOLDER FOR DDR3 DEVICES. NEVER USE THIS IN THE RECIPE FILE. SELECT ONE OF THESE 3 INSTEAD: DDR_HYNIX, DDR_MICRON, DDR_SAMSUNG										
	DDR_HYNIX	HYNIX DDR3										
	DDR_MICRON	MICRON DDR3										
4	DDR_SAMSUNG	SAMSUNG DDR3										_
	DEBUG	COMPONENTS REQUIRED FOR BRING UP & DEBUG										
	DEBUG_HDT	HDT-RELATED DEBUG COMPONENTS										
	DEBUG_HDMI	DEBUG HDMI CONNECTOR USED 8L DEBUG BOARDS										
	DEBUG_SHUNT	COMPONENTS WHICH ARE ON DEBUG BOARDS, BUT ARE REMOVED/SHORTED ON RETAIL										
را ا	EMMC_BASE	DUMMY PLACE HOLDER FOR EMMC DEVICE & RESISTORS. NEVER USE THIS IN THE RECIPE FILE. SELECT ONE OF THESE INSTEAD: EMMC_HYNIX_20NM, EMMC_HYNIX_5P0,										
$^{\prime}$		EMMC_HYNIX_1XNM, EMMC_SAMSUNG AND EMMC_TOSHIBA									[	
	EMMC_HYNIX_5P0	HYNIX EMMC V5.0 EMMC DEVICE										
	FET_BASE	DUMMY PLACE HOLDER FOR HIGH AND LOW FETS. NEVER USE THIS IN THE RECIPE FILE. SELECT ONE OF THESE INSTEAD: FET_AOS, FET_OS_T6, FET_STM, OR FET_TOS										
	FET_IRF	INTERNATIONAL RECTIFIER FETS USED FOR VOLTAGE REGUALTORS										
	FET_OS_T6	ON-SEMI T6 FETS USED FOR VOLTAGE REGULATORS										
	FET_STM	STMICROELECTRONICS FETS USED FOR VOLTAGE REGULATORS										
	FET_TOS	TOSHIBA FETS USED FOR VOLTAGE REGULATORS										
	GARFIELD	CONTAINS GARFIELD (SOC) RELATED PASSIVE/ACTIVE COMPONENTS										
	KIC_BASE	DUMMY PLACE HOLDER FOR KIC. NEVER USE THIS IN THE RECIPE FILE. USE ONE OF THESE INSTEAD: KIC_DEV OR KIC_RETAIL										
	KIC_DEV	DEBUG VERSION OF KRAKEN										
	KIC_RETAIL	RETAIL VERSION OF KRAKEN										
B	MEM_FIXED	SETS V_MEMIO TO A FIXED VOLTAGE (NON-MARGINED). MUST BE USED IN CONJUNCTION WITH NOT MEM_MM										
	MEM_MM	ALLOWS V_MEMIO TO BE MARGINED FOR M&M BOARDS. MUST BE USED IN CONJUNCTION WITH NOT MEM_FIXED										
	PANTHER	CONTAINS PANTHER (SOC) RELATED PASSIVE/ACTIVE COMPONENTS										
	PANTHER_SOC	PANTHER SYSTEM-ON-CHIP (SOC)										
	PANTHER_SOC_LP	PANTHER SYSTEM-ON-CHIP (SOC) LOW POWER VERSION										
	PCB_GI	FAB TYPE: GOLD										_
	PCB_OSP	FAB TYPE: ORGANIC SOLDERABILITY PRESERVATIVE										_
	RTC_RETAIL	RTC CIRCUIT IMPLEMENTATION FOR RETAIL BOARDS										
	RTC_DEBUG	RTC CIRCUIT IMPLEMENTATION FOR DEBUG BOARDS										
	SOC_BASE	DUMMY PLACE HOLDER FOR SOC										_
	VR_FIXED	SET ALL VRS TO FIXED VOLTAGES (NON-MARGINED). EXCLUDES V_MEMIO. MUST BE USED IN CONJUNCTION WITH NOT VR_MM										
	VR_MM	ALLOWS MOST VRS TO BE MARGINED FOR M&M BOARDS. EXCLUDES V_MEMIO. MUST BE USED IN CONJUNCTION WITH NOT VR_FIXED										
	VRTB	BOOT STRAPPING RESISTOR ONLY TO BE POPULATED WHEN BUILDING VOLTAGE REGULATOR TEST BOARD WHICH CONTAINS NO SOC										_
	WW	CAPACITORS WHICH NEED TO BE NO-STUFFED WHEN AI CPU/GPU SOCKET IS INSTALLED										
$_{\mathtt{A}}$												1
								<u> </u>	CDOCOET PROJECT N	IAME PAGE	CSA FAB	VED
1									CROSOF 1		PAGE	
								l CO	ONFIDENTIAL Kingston	72/72	72/72 G	1.01