


SYNC MASTER=MIKE		SYNC DATE=N/A	
PAGE TITLE			
BLOCK DIAGRAM: SYSTEM			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-8962		D
REVISION		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		2 OF 106	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		2 OF 42	
IV ALL RIGHTS RESERVED			

D

C

B

A

D

C

B


A

SYNC MASTER=MIKE

SYNC DATE=N/A

PAGE TITLE

BOM TABLE

 Apple Inc.

DRAWING NUMBER

051-8962

SIZE

D

REVISION

A.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


BRANCH

PAGE

5 OF 106

SHEET

3 OF 42



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
-------------	---------------------------	------------	---------	-----------

NEED TO ADD BOM TABLE FOR ALT P/N OF HYNIX (?)

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
-------	-----	-------------	-------------------------	----------	------------

D

D

C

C


B


B

A

A

PAGE TITLE		SYNC MASTER=JAMES		SYNC DATE=N/A	
AP: MAIN		DRAWING NUMBER		SIZE	
Apple Inc.		051-8962		D	
REVISION		A.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY:		PAGE		6 OF 106	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET		4 OF 42	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE					
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					






SYNC MASTER=JAMES

SYNC DATE=N/A

PAGE TITLE

AP: NAND

 Apple Inc.

DRAWING NUMBER

051-8962

SIZE

D

REVISION

A.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE

8 OF 106

SHEET

6 OF 42

D

C

B


A


D


C

B


A




SYNC MASTER=JAMES		SYNC DATE=N/A	
PAGE TITLE			
AP: TV,DP,MIPI			
	Apple Inc.	DRAWING NUMBER	051-8962
		SIZE	D
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		9 OF 106	
SHEET		7 OF 42	



SYNC MASTER=JAMES		SYNC DATE=N/A	
PAGE TITLE			
AP: PWR		DRAWING NUMBER	
Apple Inc.		051-8962	
REVISION		SIZE	
A.0.0		D	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH		PAGE	
		10 OF 106	
SHEET		8 OF 42	





16GB FLASH CONFIGURATIONS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
335S0701	1	TOSHIBA 32NM 16GB RAW	U1400	16GB_PROD

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
335S0682	335S0701	16GB_PROD	U1400	SAMSUNG 35NM 16GB RAM
335S0790	335S0701	16GB_PROD	U1400	SAMSUNG 27NM 16GB RAM
335S0781	335S0701	16GB_PROD	U1400	HYNIX 26NM 16GB PFM

32GB FLASH CONFIGURATIONS



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
335S0701	2	TOSHIBA 32NM 16GB RAW	U1400,U1410	32GB_PROD


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
335S0682	335S0701	32GB_PROD	U1400,U1412	SAMSUNG 35NM 16GB RAM
335S0790	335S0701	32GB_PROD	U1400,U1412	SAMSUNG 27NM 16GB RAM
335S0781	335S0701	32GB_PROD	U1400,U1412	HYNIX 26NM 16GB PFM

64GB FLASH CONFIGURATIONS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
335S0702	2	TOSHIBA 32NM 32GB RAW	U1400,U1410	64GB_PROD


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
33550665	33550702	64GB_PROD	U1400,U1410	SAMSUNG 35NM 32GB RAM
33550791	33550702	64GB_PROD	U1400,U1410	SAMSUNG 27NM 32GB RAM
33550722	33550702	64GB_PROD	U1400,U1410	SANDISK 32NM 32GB RAM
33550782	33550702	64GB_PROD	U1400,U1410	HYNIX 26NM 32GB PPN







PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S2799	1	MLC EEPROM 100MHZ LVDS, 2MHZ SWI	U2001	CRITICAL	100MHZ_PANEL

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S0652	138S0618			RADAR:8377307


SYNC MASTER=MIKE		SYNC DATE=N/A	
PAGE TITLE			
VIDEO: MLC			
 Apple Inc.		DRAWING NUMBER	051-8962
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	20 OF 106
		SHEET	14 OF 42



14 MLC_SDA_3V3 == MLC_MUX_SDA_3V3 14
14 MLC_SCL_3V3 == MLC_MUX_SCL_3V3 14

SYNC_MASTER=MIKE		SYNC_DATE=N/A	
PAGE_TITLE VIDEO: MLC ALIASES			
 Apple Inc.		DRAWING_NUMBER 051-8962	SIZE D
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE 21 OF 106	
		SHEET 15 OF 42	

LVDS CONNECTOR




NOSTUFF RESISTORS ARE THERE TO INVESTIGATE POSSIBILITY OF REMOVING THE CHOKE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
34380525	1	IC,ASIC,GROUNDHOG B0,120B BGA	U3003	CRITICAL	


CONNECTORS TO GRAPE FLEX

P/N 518S0817



502250-8237
J3010


MATES WITH LEFTMOST GRAPE FLEX TAIL



502250-8237
J3011



MATES WITH RIGHTMOST GRAPE FLEX TAIL

BOOST CONVERTOR



MIN NECK WIDTH SHOULD BE 0.4MM

LOAD CURRENT ~ 153UA




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
31180523	31180485		U3007	
31180524	31180533		U3009	
31180525	31180532		U3010	


PAGE TITLE		SYNC DATE=N/A	
GRAPE: GROUNDHOG, CONN, BOOST		DRAWING NUMBER	
		051-8962	
		REVISION	
		A.0.0	
		BRANCH	
		PAGE	
		30 OF 106	
		SHEET	
		17 OF 42	

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


ARM9 MCU (Z2 BASED)




ZEPHYR 1+ ASIC



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S0652	138S0648		C3107	RADAR: 8392120
138S0618	138S0648		C3107	BOM CONSOLIDATION

SYNC MASTER=RAMSIN		SYNC DATE=N/A	
PAGE TITLE			
GRAPE: Z1, Z2			
 Apple Inc.		DRAWING NUMBER	051-8962
		SIZE	D
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	31 OF 106
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT		SHEET	18 OF 42
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

```
MIN_LINE_WIDTH=0.6MM
MIN_NECK_WIDTH=0.2MM
MAX_NECK_LENGTH=75 MM
```



```
MIN_LINE_WIDTH=0.6MM
MIN_NECK_WIDTH=0.2MM
MAX_NECK_LENGTH=75 MM
```

D

C

B

A

D

C

B

A

SPEAKER AMPLIFIER


APN:353S2958

TURN ON TIME: 7.5MS



80HZ +/- XXX%


TURN ON DELAY: 20MS



GAIN	VDD	GND
12DB	47K	NC
9DB	NC	47K
6DB	SHORT	NC
3DB	NC	NC
0DB	NC	SHORT





L63 LINEOUT2A IS CONNECTED TO U3700
L63 LINEOUT2B IS CONNECTED TO U3710



SYNC MASTER=LENG		SYNC DATE=N/A	
PAGE TITLE			
AUDIO: SPEAKER AMP			
 Apple Inc.		DRAWING NUMBER	051-8962
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH			
PAGE		37 OF 106	
SHEET		20 OF 42	



SYNC MASTER-LENG		SYNC DATE=N/A	
PAGE TITLE			
AUDIO: HEADPHONE OUT			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-8962	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		A.0.0	
		BRANCH	
		PAGE	38 OF 106
		SHEET	21 OF 42




SYNC MASTER=LENG

SYNC DATE=N/A

PAGE TITLE

AUDIO: BLANK

 Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-8962

SIZE

D

REVISION

A.0.0


BRANCH

PAGE

39 OF 106

SHEET

22 OF 42



D

C

B

A


D

C


B


A

HEADPHONE JACK CONNECTION IS ON FRONT PANEL FLEX, CSA 55/PDF 29
PLACE ALL COMPONENTS NEAR J5501



HEADSET JACK INSERTION DETECT



SYNC MASTER=LENG		SYNC DATE=N/A	
PAGE TITLE			
AUDIO: HP/MIC FILTERS			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-8962		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		
	A.0.0		
	BRANCH		
	PAGE		
	43 OF 106		
	SHEET		
	24 OF 42		


D

C




D


CB



CANADA FLEX CONN ON PG 54

CANADA FLEX SIGNAL FILTERS

SYNC MASTER=MARK B.		SYNC DATE=N/A	
PAGE TITLE			
CONNECTOR: CANADA FLEX FILTERS			
 Apple Inc.		DRAWING NUMBER	051-8962
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	55 OF 106
		SHEET	26 OF 42





SENSOR PANEL CONNECTOR
CABLINE-CA CONNECTOR: 518S0787


CRITICAL
J5600
CABLINE-CA
F-RT-SM

CONNECTED BY
PG 54 ALIASES

- CONN PP2V85 CAM REAR
- CONN PP1V8 SENSOR FILT
- CONN CLK CAM RF FILT
- CONN ISP AP 0 SCL
- CONN ISP AP 0 SDA
- CONN PM REAR CAM SHUTDOWN
- CONN MIPI0C_CAM_DATA_N<0>
- CONN MIPI0C_CAM_DATA_P<0>
- CONN MIPI0C_CAM_CLK_N
- CONN MIPI0C_CAM_CLK_P
- CONN I2C1 SDA 1V8
- CONN I2C1 SCL 1V8
- CONN I2C2 SCL 3V0
- CONN I2C2 SDA 3V0
- CONN AUD_VOL_DOWN_FTR_L
- CONN AUD_VOL_UP_FTR_L
- CONN SRL_FTR_L
- CONN ONOFF_FTR_L
- CONN DMIC_SD_SENSOR
- CONN DMIC_SCLK_SENSOR
- CONN PP3V0 OPTICAL SENS



SYNC MASTER=MARK B.		SYNC DATE=N/A	
PAGE TITLE			
CONNECTOR: SENSOR PANEL CONNECTOR			
 Apple Inc.		DRAWING NUMBER	8142
		051-8962	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.0.0
		BRANCH	
		PAGE	56 OF 106
		SHEET	27 OF 42



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS :
377S0090	377S0081		DZ5751	?
377S0111	377S0099		DZ5710, DZ5711	RADAR: 8379541
377S0107	377S0066		DZ5710, DZ5711, DZ5712	RADAR: 8289785
155S0625	155S0559		L5700, L5701	RADAR: 8423156

SYNC MASTER=JAMES

SYNC DATE=N/A

IO FLEX: DOCK COMPONENTS

Apple Inc.

DRAWING NUMBER

051-8962

SIZE

D

REVISION

A.0.0

BRANCH

PAGE


57 OF 106

SHEET


28 OF 42

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED



X23 WIFI/BT CONNECTOR



D



B

A

1


POWER	CONN	ALIAS
-------	------	-------


LDO RAILS


PROGRAMMABLE ON/OFF

BUCK RAILS


CHARGER MAIN




SYNC MASTER=YOSH		SYNC DATE=N/A	
PAGE TITLE			
POWER: ALIASES			
	Apple Inc.		DRAWING NUMBER 051-8962
			SIZE D
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		73 OF 106	
		SHEET 32 OF 42	





NOTE:
VERIFY PINOUT OF
BATTERY CONNECTOR
VERIFY MOUNTING CONN TO GND


SYNC MASTER=YOSH		SYNC DATE=N/A	
PAGE TITLE			
POWER: BATTERY		CONNECTOR	
 Apple Inc.		DRAWING NUMBER	051-8962
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.0.0
		BRANCH	
		PAGE	75 OF 106
		SHEET	33 OF 42


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0392	197S0299		Y8138	ALT FOUNDRY



SYNCH MASTER=YOSH		SYNCH DATE=N/A	
PAGE TITLE			
POWER: PMU			
 Apple Inc.		DRAWING NUMBER 051-8962	
		SIZE D	
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT		PAGE 81 OF 106	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET 34 OF 42	







SYNC MASTER=MIKE

SYNC DATE=N/A

FCT/ICT TEST/BRACKETS

Apple Inc.

DRAWING NUMBER

051-8962

SIZE

D

REVISION

A.0.0

BRANCH

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE

93 OF 106

SHEET

38 OF 42

Clock Signal Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
CLK_50S	*	50_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK	*	*	5:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
R100	CLK_50S	CLK	CLK 32K PMU	10 35
R101	CLK_50S	CLK	CLK 32K WLAN	30 35
R102	CLK_50S	CLK	CLK 32K GPS	31 35
R103	CLK_50S	CLK	CLK CAM FF	7 26
R104	CLK_50S	CLK	CLK CAM FF FILT	
R105	CLK_50S	CLK	CLK CAM FF CONN	25 26
R106	CLK_50S	CLK	CLK CAM RF	7 27
R107	CLK_50S	CLK	CLK CAM RF FILT	25 27
R108	CLK_50S	CLK	I2S AP 0 MCK	5
R109	CLK_50S	CLK	I2S AP 0 MCK R	5 19
R110	CLK_50S	CLK	CLK CAM FF R	7
R111	CLK_50S	CLK	CLK CAM RF R	7

NAND

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
NAND_50S	*	50_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
NAND	*	*	2:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
R100	NAND_50S	NAND	F0AD<7...0>	6 12
R101	NAND_50S	NAND	F0CE0 L	6 12
R102	NAND_50S	NAND	F0CE1 L	6 12
R103	NAND_50S	NAND	F0CE2 L	6 12
R104	NAND_50S	NAND	F0CE3 L	6 12
R105	NAND_50S	NAND	F0CE4 L	6 12
R106	NAND_50S	NAND	F0CE5 L	6 12
R107	NAND_50S	NAND	F0CE6 L	6 12
R108	NAND_50S	NAND	F0CE7 L	6 12
R109	NAND_50S	NAND	F0CLE	6 12
R110	NAND_50S	NAND	F0ALE	6 12
R111	NAND_50S	NAND	FORE L	6 12
R112	NAND_50S	NAND	F0WE L	6 12
R113	NAND_50S	NAND	F0WP L	6 12
R114	NAND_50S	NAND	F1AD<7...0>	6 12
R115	NAND_50S	NAND	F1CE0 L	6 12
R116	NAND_50S	NAND	F1CE1 L	6 12
R117	NAND_50S	NAND	F1CE2 L	6 12
R118	NAND_50S	NAND	F1CE3 L	6 12
R119	NAND_50S	NAND	F1CE4 L	6 12
R120	NAND_50S	NAND	F1CE5 L	6 12
R121	NAND_50S	NAND	F1CE6 L	6 12
R122	NAND_50S	NAND	F1CE7 L	6 12
R123	NAND_50S	NAND	F1CLE	6 12
R124	NAND_50S	NAND	F1ALE	6 12
R125	NAND_50S	NAND	F1RE L	6 12
R126	NAND_50S	NAND	F1WE L	6 12
R127	NAND_50S	NAND	F1WP L	
R128	NAND_50S	NAND	F2AD<7...0>	
R129	NAND_50S	NAND	F2CE0 L	
R130	NAND_50S	NAND	F2CE1 L	
R131	NAND_50S	NAND	F2CE2 L	
R132	NAND_50S	NAND	F2CE3 L	
R133	NAND_50S	NAND	F2CLE	
R134	NAND_50S	NAND	F2ALE	
R135	NAND_50S	NAND	F2RE L	
R136	NAND_50S	NAND	F2WE L	
R137	NAND_50S	NAND	F2WP L	
R138	NAND_50S	NAND	F3AD<7...0>	
R139	NAND_50S	NAND	F3CE0 L	
R140	NAND_50S	NAND	F3CE1 L	
R141	NAND_50S	NAND	F3CE2 L	
R142	NAND_50S	NAND	F3CE3 L	
R143	NAND_50S	NAND	F3CLE	
R144	NAND_50S	NAND	F3ALE	
R145	NAND_50S	NAND	F3RE L	
R146	NAND_50S	NAND	F3WE L	
R147	NAND_50S	NAND	F3WP L	

JTAG

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
JTAG	*	*	2:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
R100		JTAG	JTAG AP TCK	4 28
R101		JTAG	JTAG AP TMS	4 28
R102		JTAG	JTAG AP TDI	4 10
R103		JTAG	JTAG AP TDO	4 10
R104		JTAG	JTAG AP TRST L	4 10

I2C

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
I2C_50S	*	50_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
I2C	*	*	1.5:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
R100	I2C_50S	I2C	I2C1 SDA 1V8	5 25
R101	I2C_50S	I2C	I2C1 SCL 1V8	5 25
R102	I2C_50S	I2C	I2C0 SDA 1V8	5 10 19 35
R103	I2C_50S	I2C	I2C0 SCL 1V8	5 10 19 35
R104	I2C_50S	I2C	I2C2 SDA 3V0	5 25 26
R105	I2C_50S	I2C	I2C2 SCL 3V0	5 25 26
R106	I2C_50S	I2C	ISP AP 0 SCL	7 25
R107	I2C_50S	I2C	ISP AP 0 SDA	7 25
R108	I2C_50S	I2C	ISP AP 1 SCL	7 26
R109	I2C_50S	I2C	ISP AP 1 SDA	7 26
R110	I2C_50S	I2C	I2C2 SCL 3V0 ALS	25 26
R111	I2C_50S	I2C	I2C2 SDA 3V0 ALS	25 26
R112	I2C_50S	I2C	ISP CAM 1 SCL	25 26
R113	I2C_50S	I2C	ISP CAM 1 SDA	25 26

XTAL

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CRYSTAL	*	*	5:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
R100		CRYSTAL	XTAL 24M I	4
R101		CRYSTAL	XTAL 24M O	4
R102		CRYSTAL	24M_O	4

VREF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
VREF	*	*	5:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
R100		VREF	PPVREF DDR0 CA	8
R101		VREF	PPVREF DDR0 DO	8
R102		VREF	PPVREF DDR1 CA	8
R103		VREF	PPVREF DDR1 DO	8

USB

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
USB_90D	*	90_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB	*	*	5:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
R100	USB_90D	USB	USB D P	4 28
R101	USB_90D	USB	USB D N	4 28
R102	USB_90D	USB	USB PT DK CON D P	28 29
R103	USB_90D	USB	USB PT DK CON D N	28 29
R104	USB_90D	USB	USB BB D P	11 31
R105	USB_90D	USB	USB BB D N	11 31
R106	USB_90D	USB	USB FS D P	4 11
R107	USB_90D	USB	USB FS D N	4 11
R108	USB_90D	USB	USB FS N ACC TX	11 28
R109	USB_90D	USB	USB FS P ACC RX	11 28
R110	USB_90D	USB	ACC PT DK CON TX	28 29
R111	USB_90D	USB	ACC PT DK CON RX	28 29

I2S

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
I2S_90S	*	45_OHM_SE


NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
I2S	*	*	3:1_SPACING
I2S	I2S	*	2:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
R100	I2S_50S	I2S	I2S AP 0 BCLK	5 19
R101	I2S_50S	I2S	I2S AP 0 LRCK	5 19
R102	I2S_50S	I2S	I2S AP 0 DIN	5 19
R103	I2S_50S	I2S	I2S AP 0 DOUT	5 19
R104	I2S_50S	I2S	L63 ASP SDOUT	19
R105	I2S_50S	I2S	I2S AP 2 BCLK	5 19 30
R106	I2S_50S	I2S	I2S AP 2 LRCK	5 19 30
R107	I2S_50S	I2S	I2S AP 2 DIN	5 19 30
R108	I2S_50S	I2S	I2S AP 2 DOUT	5 19 30
R109	I2S_50S	I2S	L63 VSP SDOUT	19
R110	I2S_50S	I2S	I2S AP 3 BCLK	5 19
R111	I2S_50S	I2S	I2S AP 3 LRCK	5 19
R112	I2S_50S	I2S	I2S AP 3 DIN	5 19
R113	I2S_50S	I2S	I2S AP 3 DOUT	5 19
R114	I2S_50S	I2S	L63 XSP SDOUT	19

DWI

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DWI	*	*	2:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
R100		DWI	DWI AP CLK	5 35
R101		DWI	DWI AP DI	5 35
R102		DWI	DWI AP DO	5 35

SYNC MASTER=MIKE		SYNC DATE=N/A	
PAGE TITLE		CONSTRAINTS: ASSIGNMENTS	
 Apple Inc.		DRAWING NUMBER	051-8962
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.0.0
		BRANCH	
		PAGE	100 OF 106
		SHEET	39 OF 42

ANALOG VIDEO CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
VID_50S	*	Y	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ANALOG_VIDEO	*	*	5:1_SPACING
ANALOG_VIDEO	ANALOG_VIDEO	*	3:1_SPACING

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
EE200	VID_50S	ANALOG_VIDEO	DAC AP OUT1 7 11
EE200	VID_50S	ANALOG_VIDEO	DAC AP OUT2 7 11
EE200	VID_50S	ANALOG_VIDEO	DAC AP OUT3 7 11
EE200	VID_50S	ANALOG_VIDEO	BUF C Y 11
EE200	VID_50S	ANALOG_VIDEO	BUF CVBS PB 11
EE200	VID_50S	ANALOG_VIDEO	BUF Y PR 11
EE200	VID_50S	ANALOG_VIDEO	VIDEO PT DK CON CVBS_PB 10 11 28
EE200	VID_50S	ANALOG_VIDEO	VIDEO EMI C Y 10 11 28
EE200	VID_50S	ANALOG_VIDEO	VIDEO EMI Y PR 10 11 28
EE200	VID_50S	ANALOG_VIDEO	VIDEO PT DK CON CVBS_PB 28 29
EE200	VID_50S	ANALOG_VIDEO	VIDEO PT DK CON_C_Y 28 29
EE200	VID_50S	ANALOG_VIDEO	VIDEO PT DK CON_Y_PR 28 29

LVDS

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS_100D	*	90_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	*	*	4:1_SPACING

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
EE200	LVDS_100D	LVDS	LVDS DATA P<2..0> 14 16
EE200	LVDS_100D	LVDS	LVDS DATA N<2..0> 14 16
EE200	LVDS_100D	LVDS	LVDS DATA CONN_P<2..0> 16
EE200	LVDS_100D	LVDS	LVDS DATA CONN_N<2..0> 16
EE200	LVDS_100D	LVDS	LVDS CLK P 14 16
EE200	LVDS_100D	LVDS	LVDS CLK N 14 16
EE200	LVDS_100D	LVDS	LVDS CLK CONN_P 16
EE200	LVDS_100D	LVDS	LVDS CLK CONN_N 16

DISPLAYPORT

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
DP_100D	*	90_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DP	*	*	5:1_SPACING

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
EE200	DP_100D	DP	DP AP TX P<0> 7 10 13
EE200	DP_100D	DP	DP AP TX N<0> 7 10 13
EE200	DP_100D	DP	DP AP TX P<1> 7 10 13
EE200	DP_100D	DP	DP AP TX N<1> 7 10 13
EE200	DP_100D	DP	DP AP AUX P 7 13
EE200	DP_100D	DP	DP AP AUX N 7 13
EE200	DP_100D	DP	DP EMI TX P<0> 13 28
EE200	DP_100D	DP	DP EMI TX N<0> 13 28
EE200	DP_100D	DP	DP EMI TX P<1> 13 28
EE200	DP_100D	DP	DP EMI TX N<1> 13 28
EE200	DP_100D	DP	DP EMI AUX P 13 28
EE200	DP_100D	DP	DP EMI AUX N 13 28
EE200	DP_100D	DP	DP PT DK CON_TX_P<0> 28 29
EE200	DP_100D	DP	DP PT DK CON_TX_N<0> 28 29
EE200	DP_100D	DP	DP PT DK CON_TX_P<1> 28 29
EE200	DP_100D	DP	DP PT DK CON_TX_N<1> 28 29
EE200	DP_100D	DP	DP PT DK CON_AUX_P 28 29
EE200	DP_100D	DP	DP PT DK CON_AUX_N 28 29

AUDIO/SPEAKER

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
AUDIO	*	1:1_DIFFPAIR
SPEAKER	*	SPEAKER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
AUDIO	*	*	3:1_SPACING

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
EE200	AUDIO	AUDIO	LEFT_CH_OUT_P 19 20
EE200	AUDIO	AUDIO	LEFT_CH_OUT_REF 19 20
EE200	AUDIO	AUDIO	LEFT_CH_P 20
EE200	AUDIO	AUDIO	SSM2375_L_IN_P 20
EE200	AUDIO	AUDIO	SSM2375_L_IN_N 20
EE200	AUDIO	AUDIO	RIGHT_CH_OUT_P 19 20
EE200	AUDIO	AUDIO	RIGHT_CH_OUT_REF 19 20
EE200	AUDIO	AUDIO	RIGHT_CH_P 20
EE200	AUDIO	AUDIO	SSM2375_R_IN_P 20
EE200	AUDIO	AUDIO	SSM2375_R_IN_N 20
EE200	AUDIO	AUDIO	EXT_MIC_P 19 23
EE200	AUDIO	AUDIO	EXT_MIC_REF 19 23

SDIO

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SDIO_50S	*	50_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SDIO	*	*	2:1_SPACING
SDIO_CLK	*	*	4:1_SPACING

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
EE200	SDIO_50S	SDIO_CLK	SDIO_WL_CLK 5 30
EE200	SDIO_50S	SDIO_CLK	SDIO_WL_CLK_R 5 30
EE200	SDIO_50S	SDIO	SDIO_WL_CMD 5 30
EE200	SDIO_50S	SDIO	SDIO_WL_DATA<3..0> 5 30

SPI

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SPI_50S	*	45_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SPI	*	*	2:1_SPACING

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
EE200	SPI_50S	SPI	SPI_GRAPE_MISO 5 31
EE200	SPI_50S	SPI	SPI_GRAPE_MOSI 5 31
EE200	SPI_50S	SPI	SPI_GRAPE_SCLK 5 31
EE200	SPI_50S	SPI	SPI_GRAPE_CS_L 5 31
EE200	SPI_50S	SPI	SPI_IPC_MISO 5 31
EE200	SPI_50S	SPI	SPI_IPC_MOSI 5 31
EE200	SPI_50S	SPI	SPI_IPC_SCLK 5 31
EE200	SPI_50S	SPI	SPI_IPC_MRDY 5 31

MIPI

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MIPI_100D	*	90_OHM_DIFF


NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI	*	*	4:1_SPACING

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
EE200	MIPI_100D	MIPI	MIPID_AP_DATA_P<0> 7 14
EE200	MIPI_100D	MIPI	MIPID_AP_DATA_N<0> 7 14
EE200	MIPI_100D	MIPI	MIPID_AP_DATA_P<1> 7 14
EE200	MIPI_100D	MIPI	MIPID_AP_DATA_N<1> 7 14
EE200	MIPI_100D	MIPI	MIPID_AP_DATA_P<2> 7 14
EE200	MIPI_100D	MIPI	MIPID_AP_DATA_N<2> 7 14
EE200	MIPI_100D	MIPI	MIPID_AP_DATA_P<3> 7 14
EE200	MIPI_100D	MIPI	MIPID_AP_DATA_N<3> 7 14
EE200	MIPI_100D	MIPI	MIPID_AP_CLK_P 7 14
EE200	MIPI_100D	MIPI	MIPID_AP_CLK_N 7 14
EE200	MIPI_100D	MIPI	MIPI0C_AP_DATA_P<0> 7 27
EE200	MIPI_100D	MIPI	MIPI0C_AP_DATA_N<0> 7 27
EE200	MIPI_100D	MIPI	MIPI0C_AP_CLK_P 7 27
EE200	MIPI_100D	MIPI	MIPI0C_AP_CLK_N 7 27
EE200	MIPI_100D	MIPI	MIPI0C_CAM_DATA_P<0> 25 27
EE200	MIPI_100D	MIPI	MIPI0C_CAM_DATA_N<0> 25 27
EE200	MIPI_100D	MIPI	MIPI0C_CAM_CLK_P 25 27
EE200	MIPI_100D	MIPI	MIPI0C_CAM_CLK_N 25 27
EE200	MIPI_100D	MIPI	MIPI1C_AP_DATA_P<0> 7 26
EE200	MIPI_100D	MIPI	MIPI1C_AP_DATA_N<0> 7 26
EE200	MIPI_100D	MIPI	MIPI1C_AP_CLK_P 7 26
EE200	MIPI_100D	MIPI	MIPI1C_AP_CLK_N 7 26
EE200	MIPI_100D	MIPI	MIPI1C_CAM_DATA_P<0> 25 26
EE200	MIPI_100D	MIPI	MIPI1C_CAM_DATA_N<0> 25 26
EE200	MIPI_100D	MIPI	MIPI1C_CAM_CLK_P 25 26
EE200	MIPI_100D	MIPI	MIPI1C_CAM_CLK_N 25 26

SYNC MASTER=MIKE

SYNC DATE=N/A

CONSTRAINTS: ASSIGNMENTS



Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER051-8962

SIZED

REVISIONA.0.0

BRANCH

PAGE101 OF 106

SHEET40 OF 42

MLB CONSTRAINTS

BOARD LAYERS	BOARD AREAS	BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, BOTTOM	NO_TYPE, BGA, BGA06-06	MM	15.2

PHYSICAL CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=45_OHM_SE	=45_OHM_SE	30 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT

SINGLE-ENDED PHYSICAL RULES
45 OHMS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	ISL2, ISL3, ISL8, ISL9	Y	0.055 MM	0.055 MM	3.0 MM		
45_OHM_SE	ISL4, ISL5, ISL6, ISL7	Y	0.060 MM	0.060 MM	3.0 MM		
45_OHM_SE	*	N	0.060 MM	0.060 MM	3.0 MM		

50 OHMS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.085 MM	0.085 MM	3.0 MM		
50_OHM_SE	*	N	0.050 MM	0.050 MM	3.0 MM		

50 OHMS - CLEAR ON LAYER 2 AND 5

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE_RF	TOP	Y	0.240 MM	0.240 MM	3.0 MM		
50_OHM_SE	ISL4	Y	0.060 MM	0.060 MM	3.0 MM		

50 OHMS - CLEAR ON TOP AND BOTTOM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	ISL2, ISL9	Y	0.090 MM	0.090 MM	3.0 MM		

DIFFERENTIAL PAIR PHYSICAL RULES

100 OHMS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	TOP, BOTTOM	Y	0.076 MM	0.076 MM		0.210 MM	0.210 MM
100_OHM_DIFF	N	Y	0.057 MM	0.057 MM	=STANDARD	0.300 MM	0.300 MM

90 OHMS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	TOP, BOTTOM	Y	0.095 MM	0.095 MM		0.200 MM	0.200 MM
90_OHM_DIFF	ISL2, ISL3, ISL8, ISL9	Y	0.054 MM	0.054 MM	=STANDARD	0.200 MM	0.100 MM
90_OHM_DIFF	ISL4, ISL5, ISL6, ISL7	Y	0.060 MM	0.060 MM	=STANDARD	0.200 MM	0.100 MM

AUDIO PHYSICAL RULES

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.08 MM	0.08 MM
SPEAKER	*	Y	0.3 MM	0.19MM	10 MM	0.08 MM	0.08 MM

BGA AREA PHYSICAL RULES

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
*	BGA	BGA_PHY

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
BGA_PHY	*	Y	0.060 MM	0.060 MM	=STANDARD	0.076 MM	0.075 MM

SPACING CONSTRAINTS

DEFAULT/BGA SPACING RULES

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.08 MM	?
STANDARD	*	=DEFAULT	?
BGA_SPA	*	=DEFAULT	?

REGULAR SPACING RULES

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.060 MM	?
0P08_SPACING	*	0.080 MM	?
1.5:1_SPACING	*	0.090 MM	?
2:1_SPACING	*	0.120 MM	?
2.5:1_SPACING	*	0.150 MM	?
3:1_SPACING	*	0.180 MM	?
4:1_SPACING	*	0.240 MM	?
5:1_SPACING	*	0.300 MM	?
0P5MM_SPACING	*	0.5 MM	?
0P64MM_SPACING	*	0.64 MM	?

*NOTE: ASSUMING 0.060MM DIELECTRIC THICKNESS

POWER/GND SPACING RULES

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PWR_P1SPACING	*	0.1 MM	900
GND_P1SPACING	*	0.1 MM	950
SWITCHNODE	*	0.5 MM	1000
SWITCHNODE	TOP, BOTTOM	0.2 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_SPA
CLK	*	BGA	BGA_SPA
PWR	*	*	PWR_P1SPACING
GND	*	*	GND_P1SPACING
SWITCHNODE	*	*	SWITCHNODE
ANLG	*	*	3:1_SPACING

NOTES:


- 0.075 MM ~ 3 MIL
- 0.089 MM ~ 3.5 MIL
- 0.102 MM ~ 4 MIL
- 0.114 MM ~ 4.5 MIL
- 0.125 MM ~ 5 MIL
- 0.140 MM ~ 5.5 MIL
- 0.15 MM ~ 6 MIL
- 0.18 MM ~ 7 MIL
- 0.2 MM ~ 8 MIL
- 0.25 MM ~ 10 MIL
- 0.3 MM ~ 12 MIL
- 0.33 MM ~ 13 MIL
- 0.4 MM ~ 16 MIL
- 1.0 MM = 39.37 MIL

SYNC MASTER=MIKE

SYNC DATE=N/A

PAGE TITLE

CONSTRAINTS: MLB RULES

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-8962

SIZE

D

REVISION

A.0.0


BRANCH

PAGE

102 OF 106

SHEET

41 OF 42




SYNC MASTER=MIKE

SYNC DATE=N/A

PAGE TITLE

CONSTRAINTS: RF RULES

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-8962

REVISION

A.0.0

BRANCH

PAGE

106 OF 106

SHEET

42 OF 42

SIZE

D