

8												7												6												5												4												3												2												1											
1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%. 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS. 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.												D54 TOP												LAST_MODIFICATION=Wed Jul 1 16:52:56 2020												LAST_MODIFICATION=Wed Jul 1 16:52:56 2020												LAST_MODIFICATION=Wed Jul 1 16:52:56 2020												REV				ECN				DESCRIPTION OF REVISION								CK APPD				DATE															
																																																												10				0024125573				ENGINEERING RELEASED								2020-07-01																			
PAGE CSA CONTENTS SYNC DATE												PAGE CSA CONTENTS SYNC DATE												PAGE CSA CONTENTS SYNC DATE																																																																							
1 1 TABLE OF CONTENTS												49 58 CAMERA: PMU 2: Aliases 0.143.0 05/14/2019												97 134 INTERPOSER: Aliases (3/4)																																																																							
2 2 SYSTEM: BOM Tables												50 59 CAMERA: Discrete LDOs + Misc 0.143.0 05/14/2019												98 135 INTERPOSER: Aliases (4/4)																																																																							
3 3 CONSTRAINTS: 90-Ohm temp 07/01/2019												51 62 CAMERA: Actuator Supply (Alex)												99 138 HIERARCHIES D53_ice_0.19.0 02/01/2019																																																																							
4 4 CONSTRAINTS: Power temp 07/01/2019												52 64 CAMERA: Will												100 1 FRONT PAGE																																																																							
5 5 CONSTRAINTS: Misc. temp 07/01/2019												53 65 CAMERA: Strobe Driver												101 2 MODULE																																																																							
6 6 CONSTRAINTS: 50-Ohm 07/01/2019												54 70 PEARL: VCSEL Driver												102 3 FILTERS MATCHING																																																																							
7 7 SYSTEM: Bootstrapping												55 71 PEARL: Aliases												103 1 FRONT PAGE																																																																							
8 8 SYSTEM: Mechanical												56 73 SENSORS: Accel / Gyro												104 17 QET_DISCRETE_1 08/01/2019																																																																							
9 10 SOC: NAND + USB & Misc												57 74 SENSORS: Jarvis (Top)												105 20 LB PAD 08/01/2019																																																																							
10 11 SOC: PCIE												58 78 AUDIO: Codec: Analog (1/2)												106 22 UHB LAT PAD 08/01/2019																																																																							
11 12 SOC: ISP												59 79 AUDIO: Codec: Power & I/O (2/2)												107 30 COUPLER LOWER 08/01/2019																																																																							
12 13 SOC: Display												60 80 AUDIO: Bot Speaker Amp												108 35 LOWER ANTENNA FEEDS_ANT3 08/01/2019																																																																							
13 14 SOC: Serial												61 81 AUDIO: Top Speaker Amp												109 36 LOWER ANTENNA FEEDS_ANT7 08/01/2019																																																																							
14 15 SOC: GPIO												62 82 AUDIO: Aliases 0.143.0 05/14/2019												110 38 LOWER ANTENNA FEEDS_ANT9 08/01/2019																																																																							
15 16 SOC: AOP & SMC & NUB												63 83 HAPTIC: Haptic Amp												111 40 UPPER ANTENNA FEEDS_ANT8 10/02/2019																																																																							
16 17 SOC: Ocelot												64 84 HAPTIC: Sakonnet												112 1 NFC: TABLE OF CONTENTS																																																																							
17 18 SOC: Power (CPU/GPU & SRAM & SOC)												65 90 TOP MODULE: Touch Processor												113 74 NFC_F																																																																							
18 19 SOC: Power (Fixed & 1V2)												66 91 TOP MODULE: Display Power												114 75 NFC_P_CP																																																																							
19 20 SOC: Power (DDR & AOP/AVE/ISP/USB)												67 93 LIGHTNING: Lightnning Controller												115 1 TABLE OF CONTENTS 05/08/2018																																																																							
20 21 SOC: Power (GND)												68 94 LIGHTNING: USB-PD												116 4 5G rFEM (UAT) D52_WIFI_MASTER_0.17.0																																																																							
21 23 SOC: Aliases: I2C AP/ISP												69 95 LIGHTNING: Accessory Buck												117 5 5G rFEM (LAT) D52_WIFI_MASTER_0.17.0																																																																							
22 24 SOC: Aliases: I2C AOP/SMC												70 96 LIGHTNING: eUSB																																																																																			
23 25 SOC: Aliases: GPIOs												71 97 LIGHTNING: Aliases																																																																																			
24 26 SOC: Aliases: Misc												72 99 LVL SHIFT: Misc Nets																																																																																			
25 27 SOC: Aliases: FF-Specific												73 100 B2B: Battery 0.99.0 06/20/2019																																																																																			
26 29 NAND												74 101 B2B: Cyclone 0.99.0 06/20/2019																																																																																			
27 31 NAND: Aliases												75 102 B2B: Camera Wide 0.99.0 04/03/2019																																																																																			
28 33 SYS PWR: PMU: Bucks (1/5)												76 105 B2B: Camera Superflex 0.99.0 04/03/2019																																																																																			
29 34 SYS PWR: PMU: Bucks (2/5)												77 106 B2B: Jasper 0.99.0 04/03/2019																																																																																			
30 35 SYS PWR: PMU: LDOs (3/5)												78 107 B2B: FCAM 0.99.0 04/03/2019																																																																																			
31 36 SYS PWR: PMU: GPIO (4/5)												79 108 B2B: Juliet 0.99.0 04/03/2019																																																																																			
32 37 SYS PWR: PMU: Misc (5/5)												80 109 B2B: Romeo 0.99.0 04/03/2019																																																																																			
33 38 SYS PWR: PMU: Aliases: GPIO												81 110 B2B: Sensor																																																																																			
34 39 SYS PWR: PMU: Aliases: Misc.												82 111 B2B: Strobe 0.99.0 04/03/2019																																																																																			
35 40 SYS PWR: Charger												83 112 B2B: Dock																																																																																			
36 41 SYS PWR: Charger/Boost: Aliases D52_AP_MASTER_0.175.0												84 113 B2B: Dock (Cont)																																																																																			
37 42 SYS PWR: Boost												85 117 B2B: Display/Touch Combo (1/2) 0.99.0 04/03/2019																																																																																			
38 44 SYS PWR: Wireless Charger												86 118 B2B: Display/Touch Combo (2/2) 0.99.0 04/03/2019																																																																																			
39 45 SYS PWR: Wireless Charger: Level Shifters												87 120 B2B: UAT1 D53_ice_0.19.0 02/01/2019																																																																																			
40 46 SYS PWR: Wireless Charger: Boost												88 121 B2B: UAT2																																																																																			
41 47 SYS PWR: Wireless Charger: Aliases												89 122 B2B: LAT																																																																																			
42 49 SYS PWR: NTCs (Top)												90 123 B2B: SIM																																																																																			
43 50 SYS PWR: NTCs (Bottom) 09/03/2019												91 126 TESTING: Test Points D52_AP_MASTER_0.199.0																																																																																			
44 53 CAMERA: PMU 1: Power (1/2)												92 128 TESTING: Probe Points D52_AP_MASTER_0.199.0																																																																																			
45 54 CAMERA: PMU 1: I/O (2/2)												93 130 INTERPOSER: Symbol (1/2)																																																																																			
46 55 CAMERA: PMU 1: Aliases 0.143.0 05/14/2019												94 131 INTERPOSER: Symbol (2/2)																																																																																			
47 56 CAMERA: PMU 2: Power (1/2)												95 132 INTERPOSER: Aliases (1/4)																																																																																			
48 57 CAMERA: PMU 2: I/O (2/2)												96 133 INTERPOSER: Aliases (2/4)																																																																																			
8												7												6												5												4												3												2												1											
APNs												Sub-designs Hierarchies												Packaging Options												TABLE OF CONTENTS																																																											
PART# QTY DESCRIPTION REFERENCE DESIGNATOR(S) CRITICAL BOM OPTION												SOURCE PROJECT SUB-DESIGN NAME VERSION HARD/ SOFT SYNC_DATE/TIME FORCE SUBDESIGN												PACK_OPTIONS TO INCLUDE IN NETLIST D54												DRAWING TITLE SCH, TOP, D54																																																											
051-05170 1 SCH, TOP, D54 SCH CRITICAL ?												D52 HIER_ARROW 0.49.0 S 2020_06_30_13:39:10 N																								DRAWING NUMBER 051-05170 SIZE D																																																											
820-01940 1 PCB, TOP, D54 PCB CRITICAL ?												D54 HIER_RADIO_NAV_TOP 3.25.0 S 2020_06_30_13:38:18 N																								REVISION 10.0.0																																																											
												D54 HIER_NFC_TOP 0.19.0 S 2020_06_30_13:40:07 N																								BRANCH																																																											
												D54 HIER_WIFI_TOP 0.15.0 S 2020_06_30_13:37:33 N																								PAGE 1 OF 138																																																											
																																				SHEET 1 OF 117																																																											

Multi-Vendor Criticals

Capacitors

In descending order of value, then package size

CRITICAL PART#	COMMENT
138S0979	CAP,CER,X5R,4.7UF,20V,10V,0402,B=0.65MM
138S0652	CAP,CER,X5R,4.7UF,20V,10V,0402,B=0.65MM,0402
138S00070	CAP,X5R,4.7UF,20V,25V,0402
132S0663	CAP,CER,X5R,1UF,10V,25V,0402
138S0683	CAP,CER,X5R,1UF,10V,25V,0402
138S0692	CAP,CER,X5R,1UF,20V,6.3V,0201
138S00014	CAP,CER,1UF,20V,16V,X5R,0201,B=0.39MM
132S0304	CAP,CER,X5R,0.22UF,20V,6.3V,0201
132S00008	CAP,CER,0.1UF,10V,50V,X7R,0402
132S0288	CAP,CER,X5R,0.1UF,10V,16V,0201
132S0288	CAP,CER,X5R,0.1UF,10V,16V,0201
132S0534	CAP,CER,X5R,0.1UF,10V,25V,0201
132S0664	CAP,CER,0.047UF,10V,25V,X5R,0201
132S00025	CAP,CER,X5R,0.047UF,20V,6.3V,01005
132S00093	CAP,X5R,0.022UF,20V,6.3V,01005
132S0245	CAP,CER,X5R,0.01UF,10V,6.3V,01005
132S0396	CAP,CER,X5R,1000PF,10V,10V,01005
132S0296	CAP,CER,X5R,1000PF,10V,6.3V,01005
132S0318	CAP,CER,X5R,820PF,10V,10V,01005
132S0275	CAP,CER,X5R,470PF,10V,10V,01005
131S0883	CAP,CER,NPO/COG,220PF,2V,50V,0201
131S00170	CAP,CER,COG,220PF,5V,25V,01005
131S00053	CAP,CER,COG,220PF,5V,10V,01005
132S0249	CAP,CER,X7R,220PF,10V,10V,01005
131S0307	CAP,CER,NPO/COG,100PF,5V,16V,01005

Capacitors (cont'd)

CRITICAL PART#	COMMENT
131S00303	CAP,CER,NPO/COG,100PF,5V,16V,01005
131S00323	CAP,CER,NPO/COG,56PF,5V,25V,01005
131S0643	CAP,CER,NPO/COG,56PF,5V,25V,01005
131S0216	CAP,CER,NPO/COG,47PF,5V,16V,01005
131S0804	CAP,CER,27PF,5V,COG,25V,0201
131S0223	CAP,CER,NPO/COG,27PF,5V,16V,01005
131S0215	CAP,CER,NPO/COG,22PF,5V,16V,01005
131S0225	CAP,CER,NPO/COG,15PF,5V,16V,01005
131S0220	CAP,CER,NPO/COG,12PF,5V,16V,01005
131S00353	CAP,CER,NPO/COG,10PF,5V,16V,01005

Ferrites

CRITICAL PART#	COMMENT
155S0576	FERR,BD,10 OHM,50H,750MA,0.07 DCR,01005
155S00168	FLTR,NOISE,65 OHM2,3.4OHM,0.7-2GHz,0605

Resistors

CRITICAL PART#	COMMENT
118S00068	RES,MF,1.3 MOHM,1A,200PPM,1/20W,0201
117S0055	RES,MF,1/20W,2M OHM,5,0201,SMD

Misc.

CRITICAL PART#	COMMENT
377S0106	SUPPR,TRANS,VARIATOR,12V,33PF,01005
107S0257	THERMISTOR,NTC,10K OHM,1A,B=3435,01005

Capacitor Alternates

0.1uF, 01005

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	CRITICAL PART#	COMMENT
132S00185	132S0316	?	ALL	CAP,CER,X5R,0.1UF,20V,6.3V,01005	132S0316	01005,0.1uF, 6.3V

0.22uF, 01005

RefDes field intentionally left blank to allow selective single-sourcing

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	CRITICAL PART#	COMMENT
132S00233	132S00014	?		01005,0.22uF,6.3V,Taiyo	132S00014	01005,0.22uF, 6.3V
132S00304	132S00014	?		01005,0.22uF,6.3V,Kyocera		

0.47uF, 01005

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	CRITICAL PART#	COMMENT
138S00133	138S00128	?	ALL	01005,0.47uF,6.3V,Murata	138S00128	01005,0.47uF,6.3V,Kyocera
138S00269	138S00128	?	ALL	01005,0.47uF,6.3V,Taiyo		
138S00269	138S00133	?	ALL	01005,0.47uF,6.3V,Taiyo		

1uF, 0201

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	CRITICAL PART#	COMMENT
138S0739	138S0706	?	ALL	CAP,CER,X5R,1UF,20V,10V,0201	138S0706	CAP,X5R,1UF,20V,10V,0201
138S0945	138S0706	?	ALL	CAP,CER,X5R,1UF,20V,10V,0201		

2.2uF, 0201

RefDes field intentionally left blank to allow selective single-sourcing

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	CRITICAL PART#	COMMENT
138S00049	138S0831	?		CAP,CER,X5R,2.2UF,20V,6.3V,0201	138S0831	CAP,CER,X5R,2.2UF,20V,6.3V,0201

3uF @ 1V, 0201

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	CRITICAL PART#	COMMENT
138S00138	138S00139	?	ALL	0201,3uF@1V,KYOCERA	138S00139	0201,3uF@1V
138S00164	138S00139	?	ALL	0201,3uF@1V,TAIYO		
138S00280	138S00139	?	ALL	0201,3uF@1V,SAMSUNG		

4uF, 0201

RefDes field intentionally left blank to allow selective single-sourcing

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	CRITICAL PART#	COMMENT
138S00116	138S00071	?		CAP,X5R,4UF,0201,0.55MM,TAIYO	138S00071	0201,X5R,4UF,0201,0.55MM,MURATA
138S00117	138S00071	?		CAP,X5R,4UF,0201,0.55MM,KYOCERA		

4.7uF, 0402

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	CRITICAL PART#	COMMENT
138S1103	138S0719	?	ALL	CAP,CER,X5R,4.7UF,20V,10V,0402	138S0719	0402,4.7uF,10V

15uF, 0402

All RefDes in () are single-sourced from Murata

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	CRITICAL PART#	COMMENT
138S00048	138S00003	?		0402,15uF,6.3V, Kyocera	138S00003	0402,15uF,6.3V

18uF, 0402

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	CRITICAL PART#	COMMENT
138S00221	138S00146	?	ALL	CAP,CER,X5R,18UF,20V,6.3V,MUR,0402	138S00146	CAP,CER,X5R,18UF,20V,6.3V,MUR,0402

20uF, 0402

All parts are single-sourced except for approved parts (listed below)

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	CRITICAL PART#	COMMENT
138S00339	138S0984	?		Taiyo	138S0984	CAP,CER,X5R,20UF,20V,6.3V,0402,B=0.7MM

C1302,C1312,C1313,C1350,C1344,C0991,C1412,C1423,C1426,C1435,C1443,C1457,C1465,C1474,C1491

Kyocera ALT removed due to 63646020

22uF, 0402

All RefDes in () do not include Kyocera ALT

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	CRITICAL PART#	COMMENT
138S00144	138S00279	?	ALL	CAP,X5R,22UF,20V,6V,MURATA,0402	138S00279	CAP,X5R,26UF,20V,4V,SEMCO,0402
138S00143	138S00279	?		C1414,C1415		

10uF @ 1V, 4-Term

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	CRITICAL PART#	COMMENT
138S00148	138S00149	?	ALL	0402-3T,10.5uF@1V, Kyocera	138S00149	0402-3T,10.5uF@1V
138S00150	138S00149	?	ALL	0402-3T,10.5uF@1V, SEMCO		
138S00151	138S00149	?	ALL	0402-3T,10.5uF@1V, TY		

22uF, 0402 3T (WiFi)

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	CRITICAL PART#	COMMENT
138S00024	138S0986	?	ALL	CAP,CER,3-TERM,2.2UF,20V,4V,0402	138S0986	CAP,CER,3-TERM,7.5UF,20V,4V,0402

Display Choke Alternates

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	CRITICAL PART#	COMMENT
155S00415	155S00524	?	ALL	FLTR,NOISE,35 OHM2,3 OHM,7GHz,50MA,0403	155S00524	FLTR,NOISE,35 OHM2,3 OHM,7GHz,50MA,0403

Level Shifter Alternates

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	CRITICAL PART#	COMMENT
311S00231	311S00232	?	ALL	IC,74AVC2745,KCVR,2 BIT,2 SPLY,X2SON6	311S00232	IC,74AVC2745,KCVR,2 BIT,2 SPLY,X2SON6
311S00230	311S00212	?	ALL	IC,74AVC1745,KCVR,1 BIT,2 SPLY,X2SON6	311S00212	IC,74AVC1745,KCVR,1 BIT,2 SPLY,X2SON6
311S00261	311S00233	?	ALL	IC,NV70202,KCVR,2 BIT,2 SPLY,8SOP,DPW8	311S00233	IC,LSF0101,KCVR,2 BIT CFG,2 SPLY,X2SON6
					311S00235	IC,NV70202,KCVR,2 BIT,2 SPLY,8SOP,DPW8

Power Inductor Alternates

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	CRITICAL PART#	COMMENT
152S00721	152S00876	?	ALL	TAIYO,300,062,220,3.5A,43MM,2014	152S00876	Cyntec, IND
152S00930	152S00897	?	ALL	CYNTAC,280,C162,7.12E-6,1A,43MM,2014	152S00897	Taiyo, IND
152S00826	152S00821	?	ALL	TAIYO,300,062,120,3.5A,43MM,2014	152S00821	Cyntec, IND
152S00831	152S00818	?	ALL	TAIYO,300,062,0.330E-3,5A,43MM,2014	152S00818	Cyntec, IND
152S00991	152S00984	?	ALL	TAIYO,300,062,0.470E-3,5A,43MM,2014	152S00984	Cyntec, IND
152S00992	152S00985	?	ALL	TAIYO,300,062,0.470E-3,5A,43MM,2014	152S00985	Cyntec, IND
152S00989	152S00982	?	ALL	TAIYO,300,062,0.470E-3,5A,43MM,2014	152S00982	Cyntec, IND
152S00872	152S00918	?	ALL	TAIYO,300,062,0.470E-3,5A,43MM,2014		
152S00847	152S00918	?	ALL	TAIYO,300,062,0.470E-3,5A,43MM,2014		
152S01282	152S01255	?	ALL	TAIYO,300,062,0.470E-3,5A,43MM,2014		
					Boost/Yeti (2117/0.8mm)	
					Boost/Yeti (2117/0.65mm)	

Misc. Alternates

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	CRITICAL PART#	COMMENT
155S00437	155S00402	?	ALL	FERR,BD,33OHM,25V,1.5A,55MMOHM DCR,0201	155S00402	FERR,BD,33OHM,25V,1.5A,55MMOHM DCR,0201
155S00194	155S00400	?	ALL	FERR,BD,150OHM,25V,200MA,0.70MM DCR,01005	155S00400	FERR,BD,150OHM,25V,200MA,0.70MM DCR,01005
155S00414	155S0876	?	ALL	FERR,BD,100OHM,50V,1.1A,0.050MM DCR,01005	155S0876	FERR,BD,100OHM,50V,1.1A,0.050MM DCR,01005
155S00131	155S0755	?	ALL	FERR,BD,140OHM,25V,200MA,1.0 DCR,01005	155S0755	FERR,BD,140 OHM,25V,200MA,1.0 DCR,01005
155S00583	155S00140	?	ALL	FERR,BD,33OHM,25V,400MA,0.20DCR,01005	155S00140	FERR,BD,33OHM,25V,400MA,0.20DCR,01005
377S00070	377S00001	?	ALL	TVS,BIDIR,5.8V,6PP,01005	377S00001	TVS,BIDIR,5.8V,6PP,01005
377S00140	377S00001	?	ALL	TVS,BIDIR,5V,6PP,01005	377S00001	TVS,BIDIR,5.8V,6PP,01005
377S0168	377S00129	?	ALL	SUPPRESS,TRANS,6.8V,100PF,01005	377S00129	SUPPRESS,TRANS,6.8V,100PF,01005
107S0245	107S0244	?	ALL	THERMISTOR,NTC,100K OHM,1A,B=4250,01005	107S0244	THERMISTOR,NTC,100K OHM,1A,B=4250,01005

ZRB Cap ALTs

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	CRITICAL PART#	COMMENT
138S00240	138S00187	?	ALL	CAP,X5R,4.7UF,20V,25V,0402	138S00175	CAP,X5R,4.7UF,20V,25V,0402

0-ohm, 0201, 4.5A

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	CRITICAL PART#	COMMENT
117S00040	117S00012	?	ALL	RES,MF,0 OHM,1/10W,4.5A,0201	117S00012	RES,MF,0 OHM,1/10W,4.5A,0201

Low-noise, 0201, 2.2uF

RefDes field intentionally left blank to allow selective single-sourcing

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S00185	138S00246	?		CAP,X5R,2.2UF,20V,25V,0402

22uF, 0704

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	CRITICAL PART#	COMMENT
138S00347	138S00296	?	ALL	CAP,X5R,22UF,20V,16V,MUR,B=0.8MM,0704	138S00296	CAP,X5R,22UF,20V,16V,MUR,B=0.8MM,0704

2020 MLCCs

16uF, 0402, 4V

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S00316	138S00313	?	ALL	CAP,X5R,16UF,20V,4V,M,0402
138S00314	138S00313	?	ALL	CAP,X5R,16UF,20V,4V,M,0402
138S00315	138S00313	?	ALL	CAP,X5R,16UF,20V,4V,M,0402

Primary: Murata

Taiyo

Kyocera

Samsung

11uF, 0402, 4V

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S00318	138S00317	?	ALL	CAP,X5R,11UF,20V,4V,M,0402-7T
138S00319	138S00317	?	ALL	CAP,X5R,11UF,20V,4V,M,0402-7T
138S00320	138S00317	?	ALL	CAP,X5R,11UF,20V,4V,M,0402-7T

Primary: Murata

Kyocera

Samsung

Taiyo

2.7uF, 0201, 6.3V

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S00326	138S00325		ALL	WARR,CAP,0201060025,0204
138S00327	138S00325	?	ALL	CAP,X5R,2.7UF,20V,6.3V,M,0201

Primary: Murata

Kyocera (61184814)

90-ohm Diff Pair Constraints

Electrical

	CLASS DEFINITIONS			COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*	CLASS CHANGES Y/N
	CLASS NAME	TYPE	CONSTRAINT SET		
LPDP	E_LPDP_WIDE	E	DIFF_PAIR	DP:DP_90_LPDP*_WIDE*	Y
	E_LPDP_SWIDE	E	DIFF_PAIR	DP:DP_90_LPDP*_SWIDE*	Y
	E_LPDP_TELE	E	DIFF_PAIR	DP:DP_90_LPDP*_TELE*	Y
	E_LPDP_FCAM	E	DIFF_PAIR	DP:DP_90_LPDP*_FCAM*	Y
	E_LPDP_JASPER	E	DIFF_PAIR	DP:DP_90_LPDP*_JASPER*	Y
MIPI	E_MIPI_DISPLAY	E	DIFF_PAIR_MIPI-D	DP:DP_90_MIPI*_DISPLAY*	N
	E_MIPI_IRCAM	E	DIFF_PAIR_MIPI-C	DP:DP_90_MIPI*_IRCAM*	N
PCIE	E_PCIE_NAND	E	DIFF_PAIR	DP:DP_90_PCIE*_NAND*	Y
	E_PCIE_WLAN	E	DIFF_PAIR	DP:DP_90_PCIE*_WLAN*	Y
	E_PCIE_BB	E	DIFF_PAIR	DP:DP_90_PCIE*_BB*	Y
USB	E_KRAKEN_DP	E	DIFF_PAIR	DP:DP_90_KRAKEN*	Y
	E_MIKEYBUS_DP	E	DIFF_PAIR	DP:DP_90_MIKEYBUS*	Y
	E_USB_DP	E	DIFF_PAIR	DP:DP_90_USB*	Y
	E_EUSB_DP	E	DIFF_PAIR	DP:DP_90_EUSB*	Y

Physical

	CLASS DEFINITIONS			COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*	CLASS CHANGES Y/N
	CLASS NAME	TYPE	CONSTRAINT SET		
LPDP	90_LPDP_WIDE	P	A_90_OHM_DIFF	DP:DP_90_LPDP*_WIDE*	Y
	90_LPDP_SWIDE	P	A_90_OHM_DIFF	DP:DP_90_LPDP*_SWIDE*	Y
	90_LPDP_TELE	P	A_90_OHM_DIFF	DP:DP_90_LPDP*_TELE*	Y
	90_LPDP_FCAM	P	A_90_OHM_DIFF	DP:DP_90_LPDP*_FCAM*	Y
	90_LPDP_JASPER	P	A_90_OHM_DIFF	DP:DP_90_LPDP*_JASPER*	Y
MIPI-D	90_MIPI_DISPLAY	P	A_90_OHM_DIFF	DP:DP_90_MIPI*_DISPLAY*	Y
MIPI-C	90_MIPI_IRCAM	P	A_90_OHM_DIFF	DP:DP_90_MIPI*_IRCAM*	Y
PCIE (Gen4)	90_PCIE_NAND	P	A_90_OHM_DIFF	DP:DP_90_PCIE*_NAND*	Y
	90_PCIE_BB	P	A_90_OHM_DIFF	DP:DP_90_PCIE*_BB*	Y
PCIE (Gen2)	90_PCIE_WLAN	P	A_90_OHM_DIFF	DP:DP_90_PCIE*_WLAN*	Y
USB	90_KRAKEN_DP	P	A_90_OHM_DIFF	DP:DP_90_KRAKEN*	Y
	90_USB_DP	P	A_90_OHM_DIFF	DP:DP_90_USB*	Y
	90_EUSB_DP	P	A_90_OHM_DIFF	DP:DP_90_EUSB*	Y
MIKEYBUS	90_MIKEYBUS_DP	P	A_90_OHM_DIFF	DP:DP_90_MIKEYBUS*	Y

Spacing

	CLASS DEFINITIONS			COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*	CLASS CHANGES Y/N
	CLASS NAME	TYPE	CONSTRAINT SET		
LPDP	90_LPDP_WIDE	S	A_DIELECTRIC_3X	DP:DP_90_LPDP*_WIDE*	Y
	90_LPDP_SWIDE	S	A_DIELECTRIC_3X	DP:DP_90_LPDP*_SWIDE*	Y
	90_LPDP_TELE	S	A_DIELECTRIC_3X	DP:DP_90_LPDP*_TELE*	Y
	90_LPDP_FCAM	S	A_DIELECTRIC_3X	DP:DP_90_LPDP*_FCAM*	Y
	90_LPDP_JASPER	S	A_DIELECTRIC_3X	DP:DP_90_LPDP*_JASPER*	Y
MIPI-D	90_MIPI_DISPLAY	S	A_DIELECTRIC_3X	DP:DP_90_MIPI*_DISPLAY*	Y
MIPI-C	90_MIPI_IRCAM	S	A_DIELECTRIC_2X	DP:DP_90_MIPI*_IRCAM*	Y
PCIE (Gen4)	90_PCIE_NAND	S	A_DIELECTRIC_3X	DP:DP_90_PCIE*_NAND*	Y
	90_PCIE_BB	S	A_DIELECTRIC_3X	DP:DP_90_PCIE*_BB*	Y
PCIE (Gen2)	90_PCIE_WLAN	S	A_DIELECTRIC_3X	DP:DP_90_PCIE*_WLAN*	Y
USB	90_KRAKEN_DP	S	A_DIELECTRIC_3X	DP:DP_90_KRAKEN*	Y
	90_USB_DP	S	A_DIELECTRIC_3X	DP:DP_90_USB*	Y
	90_EUSB_DP	S	A_DIELECTRIC_3X	DP:DP_90_EUSB*	Y
MIKEYBUS	90_MIKEYBUS_DP	S	A_DIELECTRIC_2X	DP:DP_90_MIKEYBUS*	Y

Class-Class Spacing

	CLASS TO CLASS SPACINGS		
	CLASS NAME	CLASS NAME	CONSTRAINT SET
LPDP <-> LPDP	90_LPDP_WIDE	90_LPDP_WIDE	A_DIELECTRIC_2X
	90_LPDP_WIDE	90_LPDP_SWIDE	A_DIELECTRIC_2X
	90_LPDP_WIDE	90_LPDP_TELE	A_DIELECTRIC_2X
	90_LPDP_WIDE	90_LPDP_FCAM	A_DIELECTRIC_2X
	90_LPDP_WIDE	90_LPDP_JASPER	A_DIELECTRIC_2X
	90_LPDP_SWIDE	90_LPDP_WIDE	A_DIELECTRIC_2X
	90_LPDP_SWIDE	90_LPDP_TELE	A_DIELECTRIC_2X
	90_LPDP_SWIDE	90_LPDP_FCAM	A_DIELECTRIC_2X
	90_LPDP_SWIDE	90_LPDP_JASPER	A_DIELECTRIC_2X
	90_LPDP_TELE	90_LPDP_WIDE	A_DIELECTRIC_2X
	90_LPDP_TELE	90_LPDP_SWIDE	A_DIELECTRIC_2X
	90_LPDP_TELE	90_LPDP_FCAM	A_DIELECTRIC_2X
	90_LPDP_TELE	90_LPDP_JASPER	A_DIELECTRIC_2X
	90_LPDP_FCAM	90_LPDP_WIDE	A_DIELECTRIC_2X
	90_LPDP_FCAM	90_LPDP_SWIDE	A_DIELECTRIC_2X
MIPI-D	90_MIPI_DISPLAY	90_MIPI_DISPLAY	A_DIELECTRIC_2X
	90_PCIE_WLAN	90_PCIE_WLAN	A_DIELECTRIC_2X
	90_KRAKEN_DP	90_KRAKEN_DP	A_DIELECTRIC_2X
	90_KRAKEN_DP	90_USB_DP	A_DIELECTRIC_2X
	90_KRAKEN_DP	90_EUSB_DP	A_DIELECTRIC_2X
	90_USB_DP	90_USB_DP	A_DIELECTRIC_2X
	90_USB_DP	90_EUSB_DP	A_DIELECTRIC_2X
PCIE (Gen2)	90_PCIE_WLAN	90_PCIE_WLAN	A_DIELECTRIC_2X
	90_KRAKEN_DP	90_KRAKEN_DP	A_DIELECTRIC_2X
USB	90_KRAKEN_DP	90_USB_DP	A_DIELECTRIC_2X
	90_KRAKEN_DP	90_EUSB_DP	A_DIELECTRIC_2X
MIKEYBUS	90_MIKEYBUS_DP	90_MIKEYBUS_DP	A_DIELECTRIC_2X
	90_MIKEYBUS_DP	90_USB_DP	A_DIELECTRIC_2X
MIKEYBUS	90_MIKEYBUS_DP	90_EUSB_DP	A_DIELECTRIC_2X
	90_MIKEYBUS_DP	90_MIKEYBUS_DP	A_DIELECTRIC_2X

Spacing CSet Definitions

DIELECTRIC BASED SPACING RULES	
RULE DEFINITION	LIST OF VALUES
A_DIELECTRIC_INX	1.5,2,2.5,3,4
A_DIELECTRIC_INXD	PLEASE USE HYBRID TABLE
A_DIELECTRIC_INXIN_INXOUT	?

Pin Delay Check

PIN DELAY MAPPING FILE	
REFERENCE DESIGNATOR	PIN DELAY CSV FILE NAME
U1000	SicilyPinDelay.csv
J10800	D54_JulietPinDelay.csv


*Location: /physicals/rule/pindelay

SYNCHMASTER+temp

SYNCHDATE=07/01/2019

PAGE TITLE

CONSTRAINTS: 90-Ohm



DRAWING NUMBER	051-05170	SIZE	D
REVISION	10.0.0		
BRANCH	1		
PAGE	3 OF 138		
SHEET	3 OF 117		

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I ALL RIGHTS RESERVED

Physical

Physical (continued)

NAME	NET RULE ASSIGNMENT	
CONSTRAINT SET	COMMA SEPARATED NET NAMES (WILDCARD SUPPORT EX: DDR*)	
P	PWR_100UM	ANALOG_NAND_Z0*

SYNC_MASTER=comp		SYNC_DATE=07/01/2019	
PAGE TITLE			
CONSTRAINTS: Power			
	DRAWING NUMBER		SIZE
	051-05170		D
	REVISION		
	10.0.0		
<p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED</p>	BRANCH		
	1		
	PAGE		
4 OF 138			SHEET
4 OF 117			

Power Spacing

Spacing

CLASS DEFINITIONS			COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*		CLEAR COVERAGE Y/N
CLASS NAME	---	CONSTRAINT SET	DP NAMES EX: DP:DP_AA*,DP_BB* (LINE STARTS WITH FLAG DP:)		
GND	S	MSAP_YIELD	GND		Y
PWR_DEFAULT	S	DEFAULT	=		Y
PWR_50UM	S	DEFAULT	=		Y
PWR_80UM	S	DEFAULT	=		Y
PWR_100UM	S	DEFAULT	=		Y
PWR_200UM	S	DEFAULT	=		Y
PWR_300UM	S	DEFAULT	=		Y
PWR_SHAPE	S	DEFAULT	=		Y
PWR_100UM_HV	S	HV_SPACING	=		Y
PWR_SHAPE_LX	S	NA_DIELECTRIC_2X_LX	=		Y
PWR_100UM_LX	S	NA_DIELECTRIC_2X_LX	=		Y
PWR_SHAPE_LX_DPMIC	S	NA_DIELECTRIC_2X_LX	=		Y

Class-Class Spacing

CLASS TO CLASS SPACING		
CLASS NAME	CLASS NAME	CONSTRAINT SET
PWR_100UM	GND	100UM-249UM_SPACING
PWR_100UM	PWR_100UM	100UM-249UM_SPACING
PWR_100UM	PWR_200UM	100UM-249UM_SPACING
PWR_100UM	PWR_300UM	100UM-249UM_SPACING
PWR_100UM	PWR_SHAPE	100UM-249UM_SPACING
PWR_200UM	GND	100UM-249UM_SPACING
PWR_200UM	PWR_200UM	100UM-249UM_SPACING
PWR_200UM	PWR_300UM	100UM-249UM_SPACING
PWR_200UM	PWR_SHAPE	100UM-249UM_SPACING
PWR_300UM	GND	250UM+ SPACING
PWR_300UM	PWR_300UM	250UM+ SPACING
PWR_SHAPE	GND	250UM+ SPACING
PWR_SHAPE	PWR_SHAPE	250UM+ SPACING
PWR_100UM_HV	GND	DEFAULT

Diff Pair Constraints

Electrical

CLASS DEFINITIONS			COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*		CLEAR COVERAGE Y/N
CLASS NAME	---	CONSTRAINT SET	DP NAMES EX: DP:DP_AA*,DP_BB* (LINE STARTS WITH FLAG DP:)		
E_DP_GENERIC	E	GENERIC_DP	DP:DP_CODECAOUT*		Y
E_DP_GENERIC	E	GENERIC_DP	DP:DP_MIC*		Y
E_DP_GENERIC	E	GENERIC_DP	DP:DP_PENROSE*		Y
E_DP_GENERIC	E	GENERIC_DP	DP:DP_NTC_*		Y
E_DP_GENERIC	E	GENERIC_DP	DP:DP_MTR*		Y
E_DP_GENERIC	E	GENERIC_DP	DP:DP_ANALOG*SENSE*		Y
E_DP_GENERIC	E	GENERIC_DP	DP:DP_ANALOG_VIN_SAKONNET_FROM_HALL*		Y
E_DP_GENERIC	E	GENERIC_DP	DP:DP_PMU_VDD_MAIN_SENSE*		Y
E_DP_NC	E	GENERIC_DP	DP:DP_NC*		Y
E_DP_GENERIC	E	GENERIC_DP	DP:DP_SHIELD_ETDAC_QBT1		Y

Physical

CLASS DEFINITIONS			COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*		CLEAR COVERAGE Y/N
CLASS NAME	---	CONSTRAINT SET	DP NAMES EX: DP:DP_AA*,DP_BB* (LINE STARTS WITH FLAG DP:)		
DP_PWR	P	PWR_DP	DP:DP_CODECAOUT*		Y
DP_MIC	P	GENERIC_DP	DP:DP_MIC*		Y
DP_PENROSE	P	GENERIC_DP	DP:DP_PENROSE*		Y
DP_NTC	P	GENERIC_DP	DP:DP_NTC_*		Y
DP_GENERIC	P	GENERIC_DP	DP:DP_MTR*		Y
DP_GENERIC	P	GENERIC_DP	DP:DP_ANALOG*GPU_SENSE*		Y
DP_GENERIC	P	GENERIC_DP	DP:DP_ANALOG*SOC_SENSE*		Y
DP_PCPU_SENSE	P	GENERIC_DP	DP:DP_ANALOG*PCPU_SENSE*		Y
DP_SAKONNET	P	GENERIC_DP	DP:DP_ANALOG_VIN_SAKONNET_FROM_HALL*		Y
DP_GENERIC	P	GENERIC_DP	DP:DP_PMU_VDD_MAIN_SENSE*		Y
DP_NC	P	GENERIC_DP	DP:DP_NC*		Y
DP_ETDAC_QBT1	P	GENERIC_DP	DP:DP_SHIELD_ETDAC_QBT1		Y

Spacing

CLASS DEFINITIONS			COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*		CLEAR COVERAGE Y/N
CLASS NAME	---	CONSTRAINT SET	DP NAMES EX: DP:DP_AA*,DP_BB* (LINE STARTS WITH FLAG DP:)		
DP_PWR	S	DEFAULT	=		Y
DP_MIC	S	A_DIELECTRIC_1.5X	=		Y
DP_PENROSE	S	A_DIELECTRIC_1.5X	=		Y
DP_NTC	S	A_DIELECTRIC_1.5X	=		Y
DP_SAKONNET	S	A_DIELECTRIC_1.5X	=		Y
DP_PCPU_SENSE	S	A_DIELECTRIC_1.5X	=		Y
DP_GENERIC	S	DEFAULT	=		Y
DP_NC	S	DEFAULT	=		Y
DP_ETDAC_QBT1	S	A_DIELECTRIC_1.5X	=		Y

Class-Class Spacing

CLASS TO CLASS SPACING		
CLASS NAME	CLASS NAME	CONSTRAINT SET
DP_MIC	DP_MIC	DEFAULT
DP_MIC	GND	DEFAULT
DP_MIC	PWR_MIC	DEFAULT
DP_MIC	DP_SAKONNET	DEFAULT
DP_MIC	ANALOG_SAKONNET	DEFAULT
DP_SAKONNET	DP_SAKONNET	DEFAULT
DP_SAKONNET	ANALOG_SAKONNET	DEFAULT
DP_SAKONNET	GND	DEFAULT
CLK	GND	DEFAULT
ANALOG	GND	DEFAULT
ANALOG_NTC	GND	DEFAULT
ANALOG_SAKONNET	GND	DEFAULT
ANALOG_AMP_FILT	GND	DEFAULT

Clocks

Physical

CLASS DEFINITIONS			COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*		CLEAR COVERAGE Y/N
CLASS NAME	---	CONSTRAINT SET	DP NAMES EX: DP:DP_AA*,DP_BB* (LINE STARTS WITH FLAG DP:)		
CLK	P	DEFAULT	CLK_*		Y
CLK	P	DEFAULT	SPM1*CLK*		Y
CLK	P	DEFAULT	I2S*MCLK*		Y
CLK	P	DEFAULT	SPI*SCCLK*		Y

Spacing

CLASS DEFINITIONS			COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*		CLEAR COVERAGE Y/N
CLASS NAME	---	CONSTRAINT SET	DP NAMES EX: DP:DP_AA*,DP_BB* (LINE STARTS WITH FLAG DP:)		
CLK	S	A_DIELECTRIC_1.5X	=		Y

Sensitive Analog

Physical

CLASS DEFINITIONS			COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*		CLEAR COVERAGE Y/N
CLASS NAME	---	CONSTRAINT SET	DP NAMES EX: DP:DP_AA*,DP_BB* (LINE STARTS WITH FLAG DP:)		
ANALOG_SAKONNET	P	DEFAULT	ANALOG*SAKONNET_TO_HALL*		Y
ANALOG	P	DEFAULT	ANALOG*DOTARA*		Y
ANALOG	P	DEFAULT	ANALOG*DOMBRA*		Y
ANALOG	P	DEFAULT	ANALOG*SENSE,ANALOG*SENSE_SE,ANALOG*SENSE_FILT		Y
ANALOG	P	DEFAULT	ANALOG*ZQ*		Y
ANALOG	P	DEFAULT	ANALOG*REXT*		Y
ANALOG	P	DEFAULT	ANALOG*CAL*		Y
ANALOG	P	DEFAULT	ANALOG*REF*		Y
ANALOG	P	DEFAULT	ANALOG_FB*		Y
ANALOG	P	DEFAULT	ANALOG*PDTS*		Y
ANALOG	P	DEFAULT	ANALOG_KRAKEN_BYPASS		Y
GRP_GPIO	P	DEFAULT	ANALOG_KRAKEN_B1_COG2B_CC		Y
ANALOG	P	DEFAULT	ANALOG_RIGEL_LSCP		Y
ANALOG_AMP_FILT	P	PWR_80UM	ANALOG*_SPK_FILT,ANALOG_ARC_FILT		Y
ANALOG	P	DEFAULT	VSS_PMU_XTAL		Y
ANALOG	P	DEFAULT	AMUX*		Y
ANALOG_NTC	P	DEFAULT	NTC_STROBE_MODULE*		Y
ANALOG_NTC	P	DEFAULT	NTC_PEARL_VCSSEL_TO_RIGEL		Y
ANALOG_NTC	P	DEFAULT	NTC_STOCKHOLM		Y
ANALOG	P	DEFAULT	COIL_TO_SPKRAMP*_VSENSE_*,SOLENOID_TO_ARCAMP_VSENSE_*		Y
PWR_MIC	P	PWR_DEFAULT	PP_CODECA_TO_MIC*_BIAS*,RET_CODECA_FROM_MIC*		Y

Spacing

CLASS DEFINITIONS			COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*		CLEAR COVERAGE Y/N
CLASS NAME	---	CONSTRAINT SET	DP NAMES EX: DP:DP_AA*,DP_BB* (LINE STARTS WITH FLAG DP:)		
ANALOG	S	A_DIELECTRIC_1.5X	=		Y
ANALOG_AMP_FILT	S	A_DIELECTRIC_1.5X	=		Y
ANALOG_NTC	S	A_DIELECTRIC_1.5X	=		Y
ANALOG_SAKONNET	S	A_DIELECTRIC_1.5X	=		Y
PWR_MIC	S	DEFAULT	=		Y

Grouping Constraints

Physical

Used to clean up CM


CLASS DEFINITIONS			COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*		CLEAR COVERAGE Y/N
CLASS NAME	---	CONSTRAINT SET	DP NAMES EX: DP:DP_AA*,DP_BB* (LINE STARTS WITH FLAG DP:)		
GRP_GPIO	P	DEFAULT	GPIO*, IO_*		Y
GRP_NC	P	DEFAULT	NC_*		Y
GRP_I2C	P	DEFAULT	I2C*		Y
GRP_I2S	P	DEFAULT	I2S*LRCLK*, I2S*BCLK*, I2S*DOUT*, I2S*DIN*		Y
GRP_SPI	P	DEFAULT	SPI*MOSI*, SPI*MISO*, SPI*CS*		Y
GRP_UART	P	DEFAULT	UART*		Y
GRP_SWD	P	DEFAULT	SWD*		Y
GRP_SPMI_DATA	P	DEFAULT	SPM1*DATA*		Y
GRP_PCIE_SIDE	P	DEFAULT	PCIE*CLKREQ*, PCIE*PERST*		Y
GRP_LPDP_AUX	P	DEFAULT	LPDP*AUX*		Y
GRP_RFFE_WLAN	P	DEFAULT	RFFE_WLAN_*		Y
GRP_RFFE_BB	P	DEFAULT	SHIELD_RFFE*		Y
GRP_CODECA_FILT	P	PWR_200UM	CODECA*_FILT*,CODEC*_FILT*		Y

Spacing

CLASS DEFINITIONS			COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*		CLEAR COVERAGE Y/N
CLASS NAME	---	CONSTRAINT SET	DP NAMES EX: DP:DP_AA*,DP_BB* (LINE STARTS WITH FLAG DP:)		
GRP_GPIO	S	DEFAULT	=		Y
GRP_NC	S	DEFAULT	=		Y
GRP_I2C	S	DEFAULT	=		Y
GRP_I2S	S	DEFAULT	=		Y
GRP_SPI	S	DEFAULT	=		Y
GRP_UART	S	DEFAULT	=		Y
GRP_SWD	S	DEFAULT	=		Y
GRP_SPMI_DATA	S	DEFAULT	=		Y
GRP_PCIE_SIDE	S	DEFAULT	=		Y
GRP_LPDP_AUX	S	DEFAULT	=		Y
GRP_RFFE_WLAN	S	DEFAULT	=		Y
GRP_RFFE_BB	S	DEFAULT	=		Y
GRP_CODECA_FILT	S	DEFAULT	=		Y


Class-Class Spacing

CLASS TO CLASS SPACING		
CLASS NAME	CLASS NAME	CONSTRAINT SET
PWR_SHAPE_LX	GND	DEFAULT
PWR_SHAPE_LX	PWR_SHAPE_LX	DEFAULT
PWR_SHAPE_LX	ANALOG	A_DIELECTRIC_3X
PWR_SHAPE_LX	ANALOG_AMP_FILT	A_DIELECTRIC_3X
PWR_SHAPE_LX	ANALOG_NTC	A_DIELECTRIC_3X
PWR_SHAPE_LX	ANALOG_SAKONNET	A_DIELECTRIC_3X
PWR_SHAPE_LX	CLK	A_DIELECTRIC_3X
PWR_100UM_LX	GND	DEFAULT
PWR_SHAPE_LX_DPMIC	GND	A_DIELECTRIC_3X

SYNCHMASTER+temp			SYNCHDATE=07/01/2019		
PAGE TITLE			CONSTRAINTS: Misc.		
			DRAWING NUMBER	051-05170	SIZE
			REVISION	10.0.0	D
			BRANCH	1	
			PAGE	5 OF 138	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			SHEET	5 OF 117	

BOOTSTRAPPING

BOARD REV + BOARD ID + BOOT CONFIG



Board Rev [3:0]

* Float = 0 | PU = 1

Note: iBoot uses the inverse of BOARD_REV[3:0], so that it counts up (Pre-Proto = 0x0, PVT = 0xF)


	BOARD_REV[3:0]	[3]	[2]	[1]	[0]
Pre-Proto	4'b1111	1	1	1	1
Proto 1	4'b1110	1	1	1	0
Proto 1.5	4'b1101	1	1	0	1
Proto 2	4'b1100	1	1	0	0
Proto 2.5	4'b1011	1	0	1	1
Pre-EVT	4'b1010	1	0	1	0
EVT	4'b1001	1	0	0	1
Carrier	4'b1000	1	0	0	0

(Allocate more as necessary in descending order)

DVT	4'b0001	0	0	0	1
PVT	4'b0000	0	0	0	0

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
117S0156	4	RES,MF,1K OHM,5%,1/32W,01005	R0723,R0722,R0721,R0720	BOARD_REV:PROTO0
117S0156	3	RES,MF,1K OHM,5%,1/32W,01005	R0723,R0722,R0721	BOARD_REV:PROTO1
117S0156	3	RES,MF,1K OHM,5%,1/32W,01005	R0723,R0722,R0720	BOARD_REV:PROTO1.5
117S0156	2	RES,MF,1K OHM,5%,1/32W,01005	R0723,R0722	BOARD_REV:PROTO2
117S0156	3	RES,MF,1K OHM,5%,1/32W,01005	R0723,R0721,R0720	BOARD_REV:PROTO2.5
117S0156	2	RES,MF,1K OHM,5%,1/32W,01005	R0723,R0721	BOARD_REV:PRE-EVT
117S0156	2	RES,MF,1K OHM,5%,1/32W,01005	R0723,R0720	BOARD_REV:EVT
117S0156	1	RES,MF,1K OHM,5%,1/32W,01005	R0723	BOARD_REV
		RES,MF,1K OHM,5%,1/32W,01005	R0720	BOARD_REV:DVT

(PVT NOSTUFF ALL)



Board ID [4:0]

* Float = 0 | PU = 1

	BOARD_ID[4:0]	[4] Unused	[3] 1=MAV20	[2]	[1]	[0] 0=, 1=DEV
D52G	5'b01010	0	1	0	1	0
DEV D52G	5'b01011	0	1	0	1	1
D53G	5'b01100	0	1	1	0	0
DEV D53G	5'b01101	0	1	1	0	1
D53P	5'b01110	0	1	1	1	0
DEV D53P	5'b01111	0	1	1	1	1
D54P	5'b01000	0	1	0	0	0
DEV D54P	5'b01001	0	1	0	0	1

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
117S0156	1	RES,MF,1K OHM,5%,1/32W,01005	R0712	BOARD_ID:D52
117S0156	1	RES,MF,1K OHM,5%,1/32W,01005	R0713	BOARD_ID:D53G
117S0156	2	RES,MF,1K OHM,5%,1/32W,01005	R0713,R0712	BOARD_ID:D53P

(D54 both NOSTUFF)

D52 = 01

D53G = 10

D53P = 11

D54 = 00

Boot Config [2:0]

* Float = 0 | PU = 1

	USAGE	SPEED	TEST	[2]	[1]	[0]
SPI1 NOR	--	12MHz	--	0	0	0
SPI1 NOR	--	12MHz	Test	0	0	1
SPI0 NAND	POR	12MHz	--	0	1	0
SPI0 NAND	Proto	12MHz	Test	0	1	1
SPI1 NOR	--	24MHz	--	1	0	0
SPI1 NOR	--	24MHz	Test	1	0	1
SPI1 NOR	--	6MHz	--	1	1	0
SPI1 NOR	--	6MHz	Test	1	1	1

<-- POR


<-- Proto Builds

<-- Remove at EVT


PAGE TITLE		
SYSTEM: Bootstrapping		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	DRAWING NUMBER	051-05170
	REVISION	10.0.0
	BRANCH	1
	PAGE	7 OF 138
SHEET	7 OF 117	

Conventions:


1. Nets which are not connected on FFs but probed out on dev board should start with "NC_DEV_"
2. Nets that contain "_lv8" are 1.8V logic, all other nets are implied 1.2V logic
3. Components with PACK_IGNORE=TRUE will not be included in the netlist




SHIELDS



SOC UF



NAND UF




Interposer Spacers

RefDes called out below

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
870-03604	20	SPACER, INTERPOSER, SMALL, X891		CRITICAL	?

SP0801, SP0802, SP0803, SP0804, SP0805, SP0806, SP0807, SP0808, SP0809, SP0810, SP0811, SP0812, SP0813, SP0814, SP0815, SP0816, SP0817, SP0818, SP0819, SP0820

PAGE TITLE		
SYSTEM: Mechanical		
	DRAWING NUMBER	051-05170
	REVISION	10.0.0
	BRANCH	1
	PAGE	8 OF 138
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		SHEET 8 OF 117

SOC

4GB DRAM

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
998-22473	1	Sicily,B1,4GB,M	U1000	CRITICAL	ROOM_ID=5538ROOM_ID=5539

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
998-22472	998-22473	ROOM_ID=5538ROOM_ID=5539	U1000	Sicily,B1,4GB,H
998-22471	998-22473	ROOM_ID=5538ROOM_ID=5539	U1000	Sicily,B1,4GB,S

6GB DRAM

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
998-22474	1	Sicily,B1,6GB,M	U1000	CRITICAL	ROOM_ID=5538ROOM_ID=554

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
998-22475	998-22474	ROOM_ID=5538ROOM_ID=554	U1000	Sicily,B1,6GB,H
998-22476	998-22474	ROOM_ID=5538ROOM_ID=554	U1000	Sicily,B1,6GB,S

24M XTAL Alternates


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0612	197S00118	?	Y1000	XTAL, 24M, 1612
197S00120	197S00118	?	Y1000	XTAL, 24M, 1612

SOC: Misc

REQUEST_DFUx: Legacy button detection
Hard tie to PP1V2_IO DEV:
Wire to PMU BUTTON0

PP (dev board only)

PP (dev board only)




BJ61 NC DEV SOC THROTTLE TRIGGER0
BJ60 IO AP FROM PMU SW SHDN L
BG62 IO AP FROM PMU PRE UVLO L
BG61 NC DEV SOC THROTTLE TRIGGER3
BE62 NC DEV SOC THROTTLE TRIGGER4



THROTTLE_TRIGGER[0:4]:
These need an internal pull-up enabled on Soc

Clocked by SWD_TCK_OUT1


PP0V6_VDDQL_S1



SOC: NAND + USB




A28 90 EUSB PARROT BI AP P
B28 90 EUSB PARROT BI AP N
D28 ANALOG_SOC_USB_RESREF
AG61 PP1V2_IO




SYNCING: D52, D53, D54

PAGE TITLE		
SOC: NAND + USB & Misc		
DRAWING NUMBER	051-05170	SIZE D
REVISION	10.0.0	
BRANCH	1	
PAGE	10 OF 138	
SHEET	9 OF 117	

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED







DO NOT SWIZZLE LPDP LANES UNLESS ROUTING NECESSITATES IT
LPDP Swizzle Options:
-P/N can be switched
-Non-sequential lanes can be grouped
(e.g. FCAM 0 -> SOC 5, FCAM 1 -> SOC 2)
-AUX pin (one per device) doesn't have to match lane numbers


SOC: ISP

Note: LPDP RX and AUX lanes need a series 0.1uF cap



SYNCING: D52, D53, D54, DEV

PAGE TITLE		
SOC: ISP		
	DRAWING NUMBER	051-05170
	REVISION	10.0.0
	BRANCH	1
	PAGE	12 OF 138
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET 11 OF 117



SOC: DISPLAY / ISP

998-22473 ROOM=SOC		U1000 SICILY-4GB-1YNM-M	
CSP		SYM 5 OF 21 OMIT_TABLE	
21		ISP_SPMI0_SCLK	BJ4
21		ISP_SPMI0_SDATA	BJ2
21		ISP_SPMI1_SCLK	BK2
21		ISP_SPMI1_SDATA	BJ3
21		CM3	NC SOC DWI_CLK
21		CK5	NC SOC DWI_DATA
21		CM11	NC TOUCH BSYNCO_DISP
21		CM6	NC TOUCH BSYNCL_DISP
21		CM9	NC SOC DISP TOUCH EB
21		F34	IO AOP FROM DISPLAY TR
21		D47	IO AOP TO DISPLAY MIPI PWR_DWN
21		CK61	NC EDP HPD_DISP
21		CL13	NC SOC DISP I2C_SCL
21		CL60	NC SOC DISP I2C_SDA
21		CL62	NC SOC DISP_POL
21		D45	NC SOC DISP_AGPIO
21		B63	NC SOC DISP_EXT_HPD
21		CK17	NC DEV SOC_DP_WAKEUP

SPMI Address Map

BUS	DEVICE	ADDR	LOCATION
SPMI0 ISP	Adams1	0x09	Top
SPMI1 ISP	Adams2	0x09	Top

NOTE: SPMI1 ISP is for D53P/D54 only

DISPLAY_TE also provides WDG functionality

PP (dev board only)

SYNCING: D52, D53, D54, DEV

PAGE TITLE			SOC: Display	
		DRAWING NUMBER	051-05170	SIZE
		REVISION	10.0.0	D
		BRANCH	1	
		PAGE	13 OF 138	
		SHEET	12 OF 117	

THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR PUBLISH IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

SOC: AP Serial

D

D

C


C

B

B

A

A





NOTE:
I2S DIN/DOUT are SOC-centric,
SOC DIN routes to load DOUT and vice-versa

AP I2S0
Used for MikeyBus
(MCLK to Top Spk)

AP I2S1
Used for Mics

SYNCING: D52, D53, D54, DEV

PAGE TITLE		
SOC: Serial		
	DRAWING NUMBER	051-05170
	REVISION	10.0.0
	BRANCH	1
	PAGE	14 OF 138
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET 13 OF 117




SOC: AP GPIO

998-22473	ROOM=SOC	U1000
		SICILY-4GB-1YNM-M
		CSP
		SYM 6 OF 21
		OMIT_TABLE
		GPIO


19	GPIO BOARD REV3	BT3	GPIO0
19	GPIO BOARD REV2	BV2	GPIO1
19	GPIO BOARD REV1	BY2	GPIO2
19	GPIO BOARD REV0	BV3	GPIO3
19	GPIO AP CANARY1	BY3	GPIO4
19	GPIO AP CANARY2	BY4	GPIO5
19	GPIO AP BI CCG2B SWDIO	CK58	GPIO6
19	GPIO AP TO CCG2B SWCLK	CL11	GPIO7
19	GPIO AP FROM DISPLAY PANEL ID	CM5	GPIO8
19	GPIO AP FROM WLAN TIME SYNC	CK15	GPIO9
19	GPIO AP TO BB PEAK PWR IND	CN9	GPIO10
19	GPIO AP TO BB COREDUMP	CP7	GPIO11
19	GPIO AP FROM BB RESET DETECT L	CK19	GPIO12
19	GPIO AP FROM CODEC INT L	CL17	GPIO13
19	NC AP GPIO14	CJ60	GPIO14
19	GPIO AP TO SPKRAMP TOP RESET L	BC62	GPIO15

GPIO16	BC61	GPIO AP FROM BT AUDIO SYNC	19
GPIO17	BC60	GPIO AP TO AMUX PMU SYNC	19
GPIO18	AW62	NC DEV AP GPIO18	19
GPIO19	AW61	NC DEV AP GPIO19	19
GPIO20	AW60	NC DEV AP GPIO20	19
GPIO21	AU62	NC DEV AP GPIO21	19
GPIO22	AU61	NC DEV AP GPIO22	19
GPIO23	AU60	NC DEV AP GPIO23	19
GPIO24	AR62	NC DEV AP GPIO24	19
GPIO25	AR61	GPIO AP TO BB TIME MARK	19
GPIO26	AN61	NC DEV AP GPIO26	19


SYNCING: D52, D53, D54, DEV


PAGE TITLE		SOC: GPIO			
	<p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED</p>	DRAWING NUMBER	051-05170	SIZE	D
		REVISION	10.0.0		
BRANCH		1			
PAGE		15 OF 138			
SHEET		14 OF 117			






SYNCING: D52, D53, D54, DEV

PAGE TITLE		
SOC: Qcelot		
	DRAWING NUMBER	051-05170
	REVISION	10.0.0
	BRANCH	1
	PAGE	17 OF 138
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET
		16 OF 117




PAGE TITLE			SOC: Power (CPU/GPU & SRAM & SOC)		
	DRAWING NUMBER		051-05170		SIZE
	REVISION		10.0.0		D
<p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:</p> <p>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE</p> <p>II NOT TO REPRODUCE OR COPY IT</p> <p>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART</p> <p>IV ALL RIGHTS RESERVED</p>		BRANCH		1	
		PAGE		18 OF 138	
		SHEET		17 OF 117	


2.2uF 0201 Capacitors (single-source Murata)


138S00049	138S0831	?	(C1970)	CAG, CER, XSR, 2. 27F, 20H, 6. 37, 0201
-----------	----------	---	---------	---

2473




998-22473 111222



SOC: Power (Fixed & IV2)		
	DRAWING NUMBER 051-05170	
	SIZE D	
<p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:</p> <p>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE</p> <p>II NOT TO REPRODUCE OR COPY IT</p> <p>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART</p> <p>IV ALL RIGHTS RESERVED</p>	REVISION 10.0.0	
	BRANCH 1	
	PAGE 19 OF 138	
	SHEET 18 OF 117	

SOC: GND



VSS_X: Corner ball test pins, GND on

VSS_1 CP1 GND 20

VSS_2 CP63 GND 20

VSS_3 A1 GND 20

VSS_4 A63 GND 20

VSS_DDR_SENSE AD61 ANALOG DDR SENSE SE 20

VSS_GPU_SENSE AH27 ANALOG GPU SENSE N 20

VSS_PCPU_SENSE BL35 ANALOG PCPU SENSE N 20

VSS_DDR_SENSE: Common GND for VDD_DCS_SENSE and VDDQ_SENSE

SYNCING: D52, D53, D54, DEV


PAGE TITLE		
SOC: Power (GND)		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	DRAWING NUMBER	051-05170
	REVISION	10.0.0
	BRANCH	1
	PAGE	21 OF 138
SHEET	20 OF 117	

AP/ISP I2C

AP I2C0 (Unused)


AP I2C1 (Unused)

AP I2C2



MASTER	AP	NUMBER	I2C2	DIAGS NUMBER	2	SPEED	1MHz
DEVICE	VOLTAGE	7-BIT ADDR	8-BIT ADDR	MAX SPEED	LOCATION		
Top Spk Amp	1.2V	0x40	0x80, 0x81	1MHz			

PPIV8_IO




MASTER	AP	NUMBER	I2C3	DIAGS NUMBER	3	SPEED	400kHz
DEVICE	VOLTAGE	7-BIT ADDR	8-BIT ADDR	MAX SPEED	LOCATION		
Touch EEPROM	1.8V	0x51	0xA2, 0xA3	400kHz	Touch Flex		
Babbage (TFE)	1.8V	0x4B	0x96, 0x97	1MHz	Touch Flex		
NOTE: For D52/D54, bus can either be mastered by SoC or Ada							
Roswell	1.8V	0x10	0x20, 0x21	400kHz	Touch Flex		
NOTE: Roswell is I2C for D53-only (AID for D52/D54)							

D52/D54 only

D53 only


AP I2C4 (Legacy 1.8V)




MAKE_BASE for Display PMIC intentional, test feature only

MASTER	AP	NUMBER	I2C4	DIAGS NUMBER	4	SPEED	400kHz
DEVICE	VOLTAGE	7-BIT ADDR	8-BIT ADDR	MAX SPEED	LOCATION		
Display PMIC	1.8V	0x50	0xA0, 0xA1	400kHz	SoC		
NOTE: is master for FCT *ONLY*, DDIC is master for normal operation							


SI2C0




ISP I2C0



ISP I2C1 (Unused)




SYNCING: D52, D53, D54

PAGE TITLE		
SOC: Aliases: I2C AP/ISP		
	DRAWING NUMBER	051-05170
	REVISION	10.0.0
	BRANCH	1
	PAGE	23 OF 138
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET 21 OF 117


AOP/SMC I2C

AOP I2C0




MASTER	AOP	NUMBER	I2C0	DIAGS NUMBER	5	SPEED	400kHz
DEVICE	VOLTAGE	7-BIT ADDR	8-BIT ADDR	MAX SPEED	LOCATION		
Prox	1.8V	0x58	0xB0, 0xB1	1MHz	Sensor Flex		
ALS	1.8V	0x29	0x52, 0x53	1MHz	Sensor Flex		
Grievous	1.8V	0x33	0x66, 0x67	1MHz	Sensor Flex		
Compass	1.8V	0x0B	0x1C, 0x1D	1MHz	Sensor Flex		

AOP I2C1




MASTER	AOP	NUMBER	I2C1	DIAGS NUMBER	6	SPEED	400kHz
DEVICE	VOLTAGE	7-BIT ADDR	8-BIT ADDR	MAX SPEED	LOCATION		
Eiger	1.2V	0x76	0xBC, 0xED	1MHz	Dock		
Arc EEPROM	1.2V	0x50	0xA0, 0xA1	1MHz	Arc Flex		
Jarvis	1.2V	0x0F	0x1E, 0x1F	1MHz			

AOP I2C2




MASTER	AOP	NUMBER	I2C2	DIAGS NUMBER	7	SPEED	1MHz
DEVICE	VOLTAGE	7-BIT ADDR	8-BIT ADDR	MAX SPEED	LOCATION		
Sakonnnet	1.2V	0x08	0x10, 0x11	1MHz			
Codec	1.2V	0x4A	0x94, 0x95	1MHz	Arc		
Amp	1.2V	0x42	0x84, 0x85	1MHz			
Bot Spk Amp	1.2V	0x40	0x80, 0x81	1MHz			

SMC I2C0





MASTER	SMC	NUMBER	I2C0	DIAGS NUMBER	8	SPEED	400kHz
DEVICE	VOLTAGE	7-BIT ADDR	8-BIT ADDR	MAX SPEED	LOCATION		
CCG2B	1.2V	0x12	0x24, 0x25	1MHz			

SMC I2C1




MASTER	SMC	NUMBER	I2C1	DIAGS NUMBER	9	SPEED	400kHz
DEVICE	VOLTAGE	7-BIT ADDR	8-BIT ADDR	MAX SPEED	LOCATION		
Kraken	1.2V	0x1A	0x34, 0x35	1MHz			
Parrot	1.2V	0x21	0x42, 0x43	1MHz			
Gecko2	1.2V	0x52	0xA4, 0xA5	1MHz			

SMC I2C2



SYNCING: D52, D53, D54

MASTER	SMC	NUMBER	I2C2	DIAGS NUMBER	10	SPEED	400kHz
DEVICE	VOLTAGE	7-BIT ADDR	8-BIT ADDR	MAX SPEED	LOCATION		
Yangtze	1.8V	0x71	0xB2, 0xB3	400kHz			
Veridian	1.8V	0x0B	0x16, 0x17	400kHz	Battery Flex		

PAGE TITLE		SOC: Aliases: I2C AOP/SMC			
		DRAWING NUMBER	051-05170	SIZE	D
		REVISION			
		10.0.0			
		BRANCH			
		1			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	24 OF 138		
		SHEET	22 OF 117		

AOP GPIOs

* All AOP GPIOs tie into SCM block


SPMI0	SPI	AOP_FUNC0
SPMI0	SPI	AOP_FUNC1
SPMI0	SPI	AOP_FUNC2
SPMI0	SPI	AOP_FUNC3
SPMI1	SPI	AOP_FUNC4
SPMI1	SPI	AOP_FUNC5
SPMI1	SPI	AOP_FUNC6
SPMI1	SPI	AOP_FUNC7
	SPI	AOP_FUNC8
	SPI	AOP_FUNC9
	SPI	AOP_FUNC10
	SPI	AOP_FUNC11
I2C0	SPI	AOP_FUNC12
I2C0	SPI	AOP_FUNC13
I2C0	SPI	AOP_FUNC14
I2C1, I2C0	SPI	AOP_FUNC15
I2C1	I2C0	AOP_FUNC16
I2C1	I2C0	AOP_FUNC17
I2C1	I2C0	AOP_FUNC18
	I2C1	AOP_FUNC19
	I2C1	AOP_FUNC20
	I2C1	AOP_FUNC21
	I2C1	AOP_FUNC22

11	GPIO SCM AOP FROM IMU DATARDY	==	GPIO SCM AOP FROM IMU DATARDY	MAKE_BASE+TRUE	IN	57
11	GPIO SCM AOP TO IMU SPI CS L	==	GPIO SCM AOP TO IMU SPI CS L	MAKE_BASE+TRUE	OUT	57
11	GPIO AOP FROM PEARL B2B DETECT	==	GPIO AOP FROM PEARL B2B DETECT	MAKE_BASE+TRUE	IN	83
11	NC DEV AOP_FUNC3	==	NC DEV AOP_FUNC3			21
11	GPIO SCM AOP FROM R1 INT	==	GPIO SCM AOP FROM R1 INT	MAKE_BASE+TRUE	IN	101
11	GPIO AOP TO R1 COREDUMP TRIGGER	==	GPIO AOP TO R1 COREDUMP TRIGGER	MAKE_BASE+TRUE	OUT	101
11	GPIO AOP TO R1 TIME SYNC L	==	GPIO AOP TO R1 TIME SYNC L	MAKE_BASE+TRUE	OUT	101
11	GPIO AOP TO CODEC RESET L	==	GPIO AOP TO CODEC RESET L	MAKE_BASE+TRUE	OUT	61 96
11	GPIO AOP TO BB FORCE PWM	==	GPIO AOP TO BB FORCE PWM	MAKE_BASE+TRUE	OUT	99
11	GPIO AOP FROM IRCAM B2B DETECT	==	GPIO AOP FROM IRCAM B2B DETECT	MAKE_BASE+TRUE	IN	82
11	GPIO SCM AOP TO R1 SPI CS L	==	GPIO SCM AOP TO R1 SPI CS L	MAKE_BASE+TRUE	OUT	101
11	NC AOP_FUNC11	==	NC AOP_FUNC11			20
11	GPIO AOP TO ALS COEX	==	GPIO AOP TO ALS COEX	MAKE_BASE+TRUE	OUT	84
11	GPIO AOP TO NFC IRONMAN EN	==	GPIO AOP TO NFC IRONMAN EN	MAKE_BASE+TRUE	OUT	100
11	NC GPIO AOP FROM TOUCH CTS	==	NC GPIO AOP FROM TOUCH CTS		IN	21 88
11	GPIO SCM AOP BI PROX INT L	==	GPIO SCM AOP BI PROX INT L	MAKE_BASE+TRUE	IN	75
11	GPIO SCM AOP FROM ALS INT L	==	GPIO SCM AOP FROM ALS INT L	MAKE_BASE+TRUE	IN	84
11	GPIO SCM AOP FROM EIGER INT L	==	GPIO SCM AOP FROM EIGER INT L	MAKE_BASE+TRUE	IN	86
11	GPIO SCM AOP FROM COMPASS INT	==	GPIO SCM AOP FROM COMPASS INT	MAKE_BASE+TRUE	IN	75
11	GPIO SCM AOP FROM JARVIS INT	==	GPIO SCM AOP FROM JARVIS INT	MAKE_BASE+TRUE	IN	58 59 96
11	GPIO AOP FROM TOUCH INT L	==	GPIO AOP FROM TOUCH INT L	MAKE_BASE+TRUE	IN	68 88
11	NC AOP_FUNC21	==	NC AOP_FUNC21			20
11	NC DEV AOP_FUNC22	==	NC DEV AOP_FUNC22			21

AP GPIOs


AP_GPIO0	10	GPIO_BOARD_REV3	==	GPIO_BOARD_REV3	MAKE_BASE+TRUE	IN	3
AP_GPIO1	10	GPIO_BOARD_REV2	==	GPIO_BOARD_REV2	MAKE_BASE+TRUE	IN	3
AP_GPIO2	10	GPIO_BOARD_REV1	==	GPIO_BOARD_REV1	MAKE_BASE+TRUE	IN	3
AP_GPIO3	10	GPIO_BOARD_REV0	==	GPIO_BOARD_REV0	MAKE_BASE+TRUE	IN	3
AP_GPIO4	10	GPIO_AP_CANARY1	==	GPIO_AP_CANARY1	MAKE_BASE+TRUE	IN	98
AP_GPIO5	10	GPIO_AP_CANARY2	==	GPIO_AP_CANARY2	MAKE_BASE+TRUE	IN	98
AP_GPIO6	10	GPIO_AP_BI_CCG2B_SWDIO	==	GPIO AP BI CCG2B SWDIO	MAKE_BASE+TRUE	IN	71 96
AP_GPIO7	10	GPIO_AP_TO_CCG2B_SWCLK	==	GPIO AP TO CCG2B SWCLK	MAKE_BASE+TRUE	OUT	71 96
AP_GPIO8	10	GPIO_AP_FROM_DISPLAY_PANEL_ID	==	GPIO AP FROM DISPLAY PANEL ID	MAKE_BASE+TRUE	IN	87 90
AP_GPIO9	10	GPIO_AP_FROM_WLAN_TIME_SYNC	==	GPIO AP FROM WLAN TIME SYNC	MAKE_BASE+TRUE	IN	98
AP_GPIO10	10	GPIO_AP_TO_BB_PEAK_PWR_IND	==	GPIO AP TO BB PEAK PWR IND	MAKE_BASE+TRUE	OUT	99
AP_GPIO11	10	GPIO_AP_TO_BB_COREDUMP	==	GPIO AP TO BB COREDUMP	MAKE_BASE+TRUE	OUT	99
AP_GPIO12	10	GPIO_AP_FROM_BB_RESET_DETECT_L	==	GPIO AP FROM BB RESET DETECT L	MAKE_BASE+TRUE	IN	99
AP_GPIO13	10	GPIO_AP_FROM_CODEC_INT_L	==	GPIO AP FROM CODEC INT L	MAKE_BASE+TRUE	IN	61 96
AP_GPIO14	10	NC_AP_GPIO14	==	NC AP_GPIO14			20
AP_GPIO15	10	GPIO_AP_TO_SPKRAMP_TOP_RESET_L	==	GPIO AP TO SPKRAMP TOP RESET L	MAKE_BASE+TRUE	OUT	63
AP_GPIO16	10	GPIO_AP_FROM_BT_AUDIO_SYNC	==	GPIO AP FROM BT AUDIO SYNC	MAKE_BASE+TRUE	IN	98
AP_GPIO17	10	GPIO_AP_TO_AMUX_PMU_SYNC	==	GPIO AP TO AMUX PMU SYNC	MAKE_BASE+TRUE	OUT	21
AP_GPIO18	10	NC_DEV_AP_GPIO18	==	NC_DEV_AP_GPIO18			21
AP_GPIO19	10	NC_DEV_AP_GPIO19	==	NC_DEV_AP_GPIO19			21
AP_GPIO20	10	NC_DEV_AP_GPIO20	==	NC_DEV_AP_GPIO20			21
AP_GPIO21	10	NC_DEV_AP_GPIO21	==	NC_DEV_AP_GPIO21			21
AP_GPIO22	10	NC_DEV_AP_GPIO22	==	NC_DEV_AP_GPIO22			21
AP_GPIO23	10	NC_DEV_AP_GPIO23	==	NC_DEV_AP_GPIO23			21
AP_GPIO24	10	NC_DEV_AP_GPIO24	==	NC_DEV_AP_GPIO24			21
AP_GPIO25	10	GPIO_AP_TO_BB_TIME_MARK	==	GPIO AP TO BB TIME MARK	MAKE_BASE+TRUE	OUT	99
AP_GPIO26	10	NC_DEV_AP_GPIO26	==	NC_DEV_AP_GPIO26			21

SYNCING: D52, D53, D54, DEV


PAGE TITLE		
SOC: Aliases: GPIOs		
	DRAWING NUMBER	051-05170
	REVISION	10.0.0
	BRANCH	1
	PAGE	25 OF 138
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET 23 OF 117

Misc. SoC Aliases


NAND + USB & MISC




VSS CORNER BALLS




UART: KRAKEN




DISPLAY




ISP




SPI (AP)




SOC: PCIe




SOC: Serial



SOC: AOP




NUB




SYNCING: D52, D53, D54

PAGE TITLE		
SOC: Aliases: Misc		
DRAWING NUMBER		SIZE
051-05170		D
REVISION		
10.0.0		
BRANCH		
1		
PAGE		
26 OF 138		
SHEET		
24 OF 117		



SYNCING: NONE

PAGE TITLE		
SOC: Aliases: FF-Specific		
	DRAWING NUMBER	051-05170
	REVISION	10.0.0
	BRANCH	1
	PAGE	27 OF 138
	SHEET	25 OF 117
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		

S5E NAND

SUBSYSTEM SPECIFIC BOM TABLES

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11880784	1	RES,3000HM,1%,1/32W,01005	R2901	CRITICAL	S5E




Note: Dev Board adds an S4E option

NOTES:

INT PU = internal pull up to VDDIO_1

INT PD = internal pull down to VSS

Internal pulls are 40kOhm (min), 80kOhm (typ), 165kOhm (max)




NAND Capacities


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
335S00436	1	HYNIX, 3Dv5, 64Gb, Ultimate	U2900	CRITICAL	NAND-ULTIMATE
335S00437	1	HYNIX, 3Dv5, 128Gb, Supreme	U2900	CRITICAL	NAND-SUPREME
335S00438	1	HYNIX, 3Dv5, 256Gb, Extrême	U2900	CRITICAL	NAND-EXTREME
335S00439	1	HYNIX, 3Dv5, 512Gb, Max	U2900	CRITICAL	NAND-MAX

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
335S00461	335S00436	NAND:ULTIMATE	U2900	R10X2A, R1C14, 5, 64Gb, Ultimate
335S00469	335S00436	NAND:ULTIMATE	U2900	MD, R1C14, 5, 64Gb, Ultimate
335S00462	335S00437	NAND:SUPREME	U2900	R10X2A, R1C14, 5, 128Gb, Supreme
335S00470	335S00437	NAND:SUPREME	U2900	MD, R1C14, 5, 128Gb, Supreme
335S00464	335S00438	NAND:EXTREME	U2900A	R10X2A, R1C14, 5, 188Gb, Extreme
335S00472	335S00438	NAND:EXTREME	U2900	MD, R1C14, 5, 188Gb, Extreme
335S00467	335S00439	NAND:MAX	U2900	R10X2A, R1C14, 5, 512Gb, Max
335S00475	335S00439	NAND:MAX	U2900	MD, R1C14, 5, 512Gb, Max


SYNCING: D52, D53, D54

PAGE TITLE		NAND	
	DRAWING NUMBER		SIZE
	051-05170		D
	REVISION		
		10.0.0	
<p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE ROSSBORO AGREES TO THE FOLLOWING:</p> <p>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE</p> <p>I NOT TO REPRODUCE OR COPY IT</p> <p>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART</p> <p>IV ALL RIGHTS RESERVED</p>		BRANCH	
		1	
		PAGE	
		29 OF 138	
		SHEET	
		26 OF 117	


DEV BOARD COMPATIBILITY




VDDIO2



SYNCING: D52, D53, D54

PAGE TITLE		
NAND: Aliases		
	DRAWING NUMBER	051-05170
	REVISION	10.0.0
	BRANCH	1
	PAGE	31 OF 138
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET 27 OF 117




PAGE TITLE		
SYS PWR: PMU: Bucks (1/5)		
DRAWING NUMBER	051-05170	SIZE
REVISION	10.0.0	D
BRANCH	1	
PAGE	33 OF 138	
SHEET	28 OF 117	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		

BUCK9 NOTES:
1. Output is default OFF
2. Voltage adjusts dynamically based on display vendor and mode (-1.0V to ~1.15V)

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S00048	138S00003	?	(C3391)	0402, 15UF, 6.3V, Evoxera

All RefDes in () are Apple-sourced from Murata



SUBSYSTEM SPECIFIC BOM TABLES

4uF 0201 Capacitors (single-source Murata)

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S00116	138S00071	?	(C3515)	CAP_X5R_40F_0201_0.599M_TK170
138S00117	138S00071	?	(C3515)	CAP_X5R_40F_0201_0.599M_TK0CBA

15uF 0402 Capacitors (single-source Murata)

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S00048	138S00003	?	(SEE BELOW)	0402_15uF_6.3V_Kyocera


All Refdes in () are single-sourced from Murata

(C3509, C3510, C3520, C3530, C3540, C3545, C3555, C3566, C3570)

PMU: LDOs

NOTES:

1. PP1V2_SOC is low noise SOC rail, PP1V2_IO is its noisy cousin
2. PPVAR_EIGER_S2 typical output is 1.8V, max 3.275V during calibration
3. LDO3 and LDO8 are operating near-dropout by design (1.24Vin, 1.2Vout)
4. Max system load currents provided in power tree, radar # 43311246
5. OTP will disable LD013 and LD014 for all programs. Software must enable them for D52 and D54.
6. LDO6 is OTP programmed to be a load switch




SYNCING: D52, D53, D54, DEV

PAGE TITLE		
SYS_PWR: PMU: LDOs (3/5)		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT IN NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART, IV ALL RIGHTS RESERVED	DRAWING NUMBER	051-05170
	REVISION	10.0.0
	BRANCH	1
	PAGE	35 OF 138
	SHEET	30 OF 117

PMU - GPIOs + DIOs

See 50000123 for IO settings



RESET_IN3: Enabled only in PMU awake state


VBUS_DETECT: OTP programmed to be active low

FORCE_SYNC: SCAN_ACTIVE can tap into 1.2V or 1.8V side, whichever is easier
LD013_EN: Wired to Ada (D52/D54)
LD013_EN: GND (D53)


C3660: PMU Buck Noise

AMUX_A7 tied to GND for AMUX calibration





MEMS Oscillator #1 (Active)




MEMS Oscillator #2 (Active)



XTAL Oscillator (Passive)




MEMS vs XTAL Select






32K Sub-BOMs & XTAL new KDS flow

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
685-00409	1	SUBBOM, 32K, XTAL, Y3600, D53	SUBBOM_32K	CRITICAL	32K-ALL
197S00013	1	XTAL, 32.768KHz, 20PPM, 12.5PF, 1610	Y3600	CRITICAL	32K-XTAL
197S00291	1	XTAL, 32.768KHz, 20PPM, 12.5PF, 1610	Y3600	CRITICAL	32K-XTAL_NEWFLOW
131S00378	2	CAP, COG, 22PF, 24, 16V, 01005	C3651, C3652	CRITICAL	32K-XTAL&32K-XTAL_NEWFLOW
117S0161	1	RES, MF, 0 OHM, 1/32W, 01005	C3651	CRITICAL	32K-MEMS1&32K-MEMS2
131S00342	1	CAP, CER, 390F, 0.5V, 1/32W, 01005	C3652	CRITICAL	32K-MEMS1&32K-MEMS2

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
685-00410	685-00409	32K-ALL	ALL	SUBBOM_32K_MEMS1_Y3600_D53
685-00411	685-00409	32K-ALL	ALL	SUBBOM_32K_MEMS2_Y3600_D53
132S00185	132S00316	32K-MEMS1&32K-MEMS2	ALL	CAP, COG, 22PF, 24, 16V, 01005




VDD_MAIN_SNS: Drop single via to VDD_MAIN plane, place XW3650 directly at the via to the plane




REFERENCE PIN LAYOUT NOTES

- Surface route IREF (U3300.J11) to VSS_REF (U3300.K11)
- Drop via under VSS_REF (U3300.K11) to XW3646
- Tie XW3646 directly from via to GND plane
- Place XW3647 near U3300.J7



SYNCING: D52, D53, D54, DEV


PAGE TITLE		
SYS PWR: PMU: GPIO (4/5)		
DRAWING NUMBER	051-05170	SIZE
REVISION	10.0.0	
BRANCH	1	
PAGE	36 OF 138	
SHEET	31 OF 117	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		

PAGE TITLE		SYS PWR: PMU: Misc (5/5)	
 <p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:</p> <p>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED</p>	DRAWING NUMBER 051-05170		SIZE D
	REVISION 10.0.0		
	BRANCH 1		
	PAGE 37 OF 138		
		SHEET 32 OF 117	


PMU GPIOs

Buck Noise Mitigation


PMU_GPIO1	27	NC DEV PMU GPIO 1	30
PMU_GPIO2	27	GPIO S4 PMU TO SPKRAMP BOT RESET L	62 96
PMU_GPIO3	27	SWD NUB BI PMU SWDIO	30
PMU_GPIO4	27	GPIO S4 PMU TO R1 RESET L	101
PMU_GPIO5	27	GPIO S4 PMU TO WLAN REG ON	98
PMU_GPIO6	27	CLK GPIO S4 PMU TO WLAN R1 32K	27 29 96 98 101
PMU_GPIO7	27	NC DEV PMU GPIO 7	30
PMU_GPIO8	27	GPIO PMU FROM WLAN HOST WAKE	98
PMU_GPIO9	27	GPIO PMU FROM BB PCIE HOST WAKE L	99
PMU_GPIO10	27	GPIO PMU TO CCG2B RESET L	71 96
PMU_GPIO11	27	GPIO PMU FROM CHARGER VBUS DET INT L 1V8	27 30 31 96
PMU_GPIO12	27	GPIO PMU FROM CODEC WAKE L	29 61
PMU_GPIO13	27	GPIO PMU TO AMUX PMU SUPER TP	27
PMU_GPIO14	27	GPIO PMU NFC TO ARCAMP RESET L	65
PMU_GPIO15	27	GPIO PMU TO NAND LOW BATT BOOT L	22 96
PMU_GPIO16	27	GPIO PMU NFC TO ARCAMP TRIG	65
PMU_GPIO17	27	I2C2 AOP SCL	11 18
PMU_GPIO18	27	CLK GPIO SEO PMU TO DISPLAY 32K 1V8	87 90
PMU_GPIO19	27	GPIO SEO PMU TO DISPLAY RESET L 1V8	89 87 90
PMU_GPIO20	27	GPIO SEO PMU TO DOTARA EN EXT 1V8	35 96
PMU_GPIO21	27	GPIO SEO PMU TO BBPMU RESET L	99
PMU_GPIO22	27	GPIO SEO PMU TO NFC EN	100
PMU_GPIO23	27	GPIO SEO PMU TO BOOST EN 1V8	29 33
PMU_GPIO24	27	GPIO SEO PMU TO DISPLAY PANICB L 1V8	29 69
PMU_GPIO25	27	GPIO SEO PMU TO BOOST BYPASS L 1V8	27 29 33




SYNCING: D52, D53, D54, DEV

PAGE TITLE SYS PWR: PMU: Aliases: GPIO		
	DRAWING NUMBER 051-05170	SIZE D
	REVISION 10.0.0	
	BRANCH 1	
	PAGE 38 OF 138	
	SHEET 33 OF 117	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		


PP Misc Domains




PP1V2 Domains




PP1V8 Domains




SOC + PMU Power Assignments



DEV Board Compatability




PMU Dedicated IO Assignments





SYNCING: D52, D53, D54

PAGE TITLE		
SYS PWR: PMU: Aliases: Misc.		
DRAWING NUMBER	051-05170	SIZE
		D
REVISION		10.0.0
BRANCH		1
PAGE		39 OF 138
SHEET		34 OF 117
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT IN NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		

Inductors				
PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
152S01341	152S01241	BOARD_ID=D54	L4000, L4001	REQ. 1.00K, 20% T, 10, 100K, 20K, 5K, 101K
152S01292	152S01229		L4000, L4001	REQ. 1.00K, 20% T, 10, 100K, 20K, 5K, 101K




PAGE TITLE		SYS PWR: Charger	
		DRAWING NUMBER	051-05170
		REVISION	10.0.0
<p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:</p> <p>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE</p> <p>II NOT TO REPRODUCE OR COPY IT</p> <p>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART</p> <p>IV ALL RIGHTS RESERVED</p>		BRANCH	1
		PAGE	40 OF 138
		SHEET	35 OF 117



CHARGER SENSE RESISTOR


SYNCING: D52, D53

PAGE TITLE		
SYS PWR: Charger/Boost: Aliases		
	DRAWING NUMBER	051-05170
	REVISION	10.0.0
	BRANCH	1
	PAGE	41 OF 138
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET 36 OF 117


SUBSYSTEM SPECIFIC BOM TABLES

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S01124	353S02109	?	U4200	IC,8M1280E,BOOST,3.6V,4.5A,CSP16

BOOST



SYNCING: D52, D53, D54

PAGE TITLE		SYS PWR Boost	
	DRAWING NUMBER 051-05170		SIZE D
	REVISION 10.0.0		
<p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:</p> <p>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE</p> <p>I NOT TO REPRODUCE OR COPY IT</p> <p>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART</p> <p>IV ALL RIGHTS RESERVED</p>	BRANCH 1		
	PAGE 42 OF 138		
	SHEET 37 OF 117		

SUBSYSTEM SPECIFIC BOM TABLES

Dotara FET

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S00362	376S00295	?	Q4400	NFET, 120V, OnSem1

Dotara OTP

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S00678	1	DotaraLV, MTP V2.0.9	U4400	CRITICAL	?

Dotara

SUBSYSTEM SPECIFIC BOM TABLES


Low Noise Cap					
PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
138S00246	10	CAP, X5R, 2.2UF, 20%, 25V, 0402		CRITICAL	?


OMIT Table changes primary to SMD0 because Murata has desired footprint, but some locations require single-source on SMD0

All RefDes in () do not include Murata ALT

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S00185	138S00246	ROOM=DOTARA	(SEE BELOW)	CAP, X5R, 2.2UF, 20%, 25V, 0402
138S00185	138S00246	ROOM=DOTARA	(SEE BELOW)	CAP, X5R, 2.2UF, 20%, 25V, 0402


D53 Single-Source: (C4433, C4434, C4435, C4436, C4438, C4463)
D54 Single-Source: (C4433, C4434, C4436)





DOTARA ALIASES

SYNCING: D52, D53, D54, DEV

PAGE TITLE		
SYS PWR: Wireless Charger: Level Shifters		
	DRAWING NUMBER	051-05170
	REVISION	10.0.0
	BRANCH	1
	PAGE	45 OF 138
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET
		39 OF 117

SUBSYSTEM SPECIFIC BOM TABLES

INDUCTOR


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
-------------	---------------------------	------------	---------	-----------

Low Noise Cap

All RefDes in () do not include Murata ALT


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S00185	138S00246	BOARD_ID=D54	(C4631)	CAP_XSR,2.2UF,25V,0402

Dombra





SYNCING: D52, D53, D54

PAGE TITLE		
SYS PWR: Wireless Charger: Boost		
	DRAWING NUMBER	051-05170
	REVISION	10.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	1
	PAGE	46 OF 138
	SHEET	40 OF 117



SYNCING: D52, D53, D54

PAGE TITLE		
SYS PWR: Wireless Charger: Aliases		
	DRAWING NUMBER	051-05170
	REVISION	10.0.0
	BRANCH	1
	PAGE	47 OF 138
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET
		41 OF 117



SUBSYSTEM SPECIFIC BOM TABLES


4uF 0201 Capacitors (single-source Murata)

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S00116	138S00071	?	[SEE BELOW]	CAP,XSR-AUF,0201,0.55MM,TALYO
138S00117	138S00071	?	[SEE BELOW]	CAP,XSR-AUF,0201,0.55MM,XTCERA

(C5310,C5330,C5340,C5350,C5360,C5370,C5380,C5390)

(C5310,C5330,C5340,C5350,C5360,C5370,C5380,C5390)


CAMERA PMU1




SYNCING: D52, D53, D54

PAGE TITLE		
CAMERA: PMU 1: Power (1/2)		
DRAWING NUMBER	051-05170	SIZE
		D
REVISION		10.0.0
BRANCH		1
PAGE		53 OF 138
SHEET		44 OF 117
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		

CAMERA PMU1



SYNCING: D52, D53, D54

PAGE TITLE		
CAMERA: PMU 1: I/O (2/2)		
	DRAWING NUMBER	051-05170
	REVISION	10.0.0
	BRANCH	1
	PAGE	54 OF 138
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET 45 OF 117

ADAMS #1 ALIASES

MASTER	CAM PMU1	NUMBER	I2C1	DIAGS NUMBER	4	SPEED	1MHz
DEVICE	VOLTAGE	7-BIT ADDR	8-BIT ADDR	MAX SPEED	LOCATION		
FCAM	1.8V	0x10	0x20,0x21	1MHz	FCAM MD Flex		

MASTER	CAM PMU1	NUMBER	I2C2	DIAGS NUMBER	5	SPEED	1MHz
DEVICE	VOLTAGE	7-BIT ADDR	8-BIT ADDR	MAX SPEED	LOCATION		
IRCAM	1.8V	0x18	0x30,0x31	1MHz	Juliet Flex		
Romeo	1.8V	0x66	0x0C,0xCD	1MHz	Romeo Flex		
Rigel	1.8V	0x55	0xAA,0xAB	1MHz	Top		

MASTER	CAM PMU1	NUMBER	I2C3	DIAGS NUMBER	6	SPEED	1MHz
DEVICE	VOLTAGE	7-BIT ADDR	8-BIT ADDR	MAX SPEED	LOCATION		
Wide	1.8V	0x10	0x20,0x21	1MHz	RCAM WI Flex		
Lorentz	1.8V	0x74	0xE8,0xEB	1MHz	RCAM WI Flex		

MASTER	CAM PMU1	NUMBER	I2C4	DIAGS NUMBER	7	SPEED	1MHz
DEVICE	VOLTAGE	7-BIT ADDR	8-BIT ADDR	MAX SPEED	LOCATION		
Super Wide	1.8V	0x20	0x40,0x41	1MHz	RCAM Superflex		
Alex	1.8V	0x76	0xEC,0xED	1MHz	Top		
Strobe	1.8V	0x65	0xCA,0xCB	1MHz	Top		

CAM_PMU1 I2C1: FCAM

CAM_PMU1 I2C2: IRCAM/ROMEO/RIGEL

CAM_PMU1 I2C3: WIDE

CAM_PMU1 I2C4: SWIDE/ALEX/STROBE

SIGNAL

GPIO_1	GPIO CAM PMU1 TO FCAM SHDN L 1V8	GPIO CAM PMU1 TO FCAM SHDN L 1V8	OUT	78
GPIO_2	NC CAM PMU1 GPIO2	NC CAM PMU1 GPIO2		
GPIO_3	GPIO CAM PMU1 TO IRCAM SHDN L 1V8	GPIO CAM PMU1 TO IRCAM SHDN L 1V8	OUT	79
GPIO_4	GPIO CAM PMU1 TO RIGEL ENABLE 1V8	GPIO CAM PMU1 TO RIGEL ENABLE 1V8	OUT	84 92
GPIO_5	GPIO CAM PMU1 FROM RIGEL INT 1V8	GPIO CAM PMU1 FROM RIGEL INT 1V8	IN	51 54 92
GPIO_6	GPIO CAM PMU1 TO WIDE SHDN L 1V8	GPIO CAM PMU1 TO WIDE SHDN L 1V8	OUT	51
GPIO_7	GPIO CAM PMU1 FROM ALEX NHI TEMP	GPIO CAM PMU1 FROM ALEX NHI TEMP	IN	51
GPIO_8	GPIO CAM PMU1 TO PVDD RESET L	GPIO CAM PMU1 TO PVDD RESET L	OUT	51
GPIO_9	GPIO CAM PMU1 TO STROBE HWEN 1V8	GPIO CAM PMU1 TO STROBE HWEN 1V8	OUT	53 92
GPIO_10	GPIO CAM PMU1 TO SWIDE SHDN L 1V8	GPIO CAM PMU1 TO SWIDE SHDN L 1V8	OUT	76
GPIO_11	GPIO CAM PMU1 TO SWIDE LDO EN 1V8	GPIO CAM PMU1 TO SWIDE LDO EN 1V8	OUT	90 92
GPIO_12	GPIO CAM PMU1 BI MANY STATUS 1V8 R	GPIO CAM PMU1 BI MANY STATUS 1V8 R		

Camera PMU1 GPIO13 intentionally not aliased

CLKO_1	CLK CAM PMU1 TO FCAM 12M 1V8	CLK CAM PMU1 TO FCAM 12M 1V8	OUT	78
CLKO_2	CLK CAM PMU1 TO IRCAM RIGEL 12M 1V8	CLK CAM PMU1 TO IRCAM RIGEL 12M 1V8	OUT	54 79
CLKO_3	CLK CAM PMU1 TO JASPER 12M 1V8	CLK CAM PMU1 TO JASPER 12M 1V8	OUT	57
CLKO_4	NC CAM PMU1 CLK04	NC CAM PMU1 CLK04		


POWER

VLD01	PP2V85 IRCAM AVDD	PP2V85 IRCAM AVDD	VOLTAGE=2.9	79
VLD02	PP3V3 MAMABEAR VDD	PP3V3 MAMABEAR VDD	VOLTAGE=3.3	80
VLD03	PP1V8 WIDE VDDIO	PP1V8 WIDE VDDIO	VOLTAGE=1.8	46 75
VLD04	PP2V85 FCAM AVDD	PP2V85 FCAM AVDD	VOLTAGE=2.9	78
VLD05	PPVAR SWIDE AVDD2	PPVAR SWIDE AVDD2	VOLTAGE=3.0	76
VLD06	PP3V0 PENROSE SVDD	PP3V0 PENROSE SVDD	VOLTAGE=3.0	50 82
VLD07	PPVAR WIDE AVDD2	PPVAR WIDE AVDD2	VOLTAGE=3.0	75
VLD08	PP1V1 FCAM DVDD	PP1V1 FCAM DVDD	VOLTAGE=1.1	78
VLD09	PP1V2 IRCAM DVDD	PP1V2 IRCAM DVDD	VOLTAGE=1.2	79


Camera PMU1 LDO10 used as internal VREF

BUCK0	PP1V3 CAM PMU1 BUCK0	PP1V3 CAM PMU1 BUCK0	VOLTAGE=1.3	50
(PMU1) VDD_LDO8_9	PP1V3 CAM PMU1 BUCK0			
(PMU2) VDD_LDO8_9	PP1V3 CAM PMU1 BUCK0			

D52/D53: PVDD Reset -> Lex
D54: PVDD Reset -> Alex



SYNCING: D52, D53, D54

SYNC_MASTER=0.143.0		SYNC_DATE=05/14/2019	
PAGE TITLE			
CAMERA: PMU 1: Aliases			
	DRAWING NUMBER		SIZE
	051-05170		D
	REVISION		
	10.0.0		
	BRANCH		
	1		
<p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:</p> <p>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE</p> <p>II NOT TO REPRODUCE OR COPY IT</p> <p>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART</p> <p>IV ALL RIGHTS RESERVED</p>		PAGE	55 OF 138
		SHEET	46 OF 117


SUBSYSTEM SPECIFIC BOM TABLES

4uF 0201 Capacitors (single-source Murata)


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S00116	138S00071	?	[SEE BELOW]	CAP_XSR_40P_0201_0.59MM_TAIYO
138S00117	138S00071	?	[SEE BELOW]	CAP_XSR_40P_0201_0.59MM_KYOCERA

(C5610, C5630, C5640, C5660, C5670, C5680, C5690)
(C5610, C5630, C5640, C5660, C5670, C5680, C5690)


CAMERA PMU2



SYNCING: D53, D54

PAGE TITLE		
CAMERA: PMU 2: Power (1/2)		
	DRAWING NUMBER	051-05170
	REVISION	10.0.0
	BRANCH	1
	PAGE	56 OF 138
	SHEET	47 OF 117
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		



CAMERA PMU2



SYNCING: D53, D54

PAGE TITLE		
CAMERA: PMU 2: I/O (2/2)		
	DRAWING NUMBER	051-05170
	REVISION	10.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	1
	PAGE	57 OF 138
	SHEET	48 OF 117

ADAMS #2 ALIASES



MASTER	CAM PMU2	NUMBER	I2C1	DIAGS NUMBER	8	SPEED	1MHz
DEVICE	VOLTAGE	7-BIT ADDR	8-BIT ADDR	MAX SPEED	LOCATION		
Tele	1.8V	0x10	0x20,0x21	1MHz	RCAM Superflex		
Lorentz	1.8V	0x74	0xB8,0xB9	1MHz	RCAM Superflex		

MASTER	CAM PMU2	NUMBER	I2C2	DIAGS NUMBER	9	SPEED	1MHz
DEVICE	VOLTAGE	7-BIT ADDR	8-BIT ADDR	MAX SPEED	LOCATION		
Will	1.8V	0x40	0x80,0x81	1MHz	Top		
Periscope	1.8V	0x10	0x20,0x21	1MHz	Jasper Flex		
Riker (Main Core)	1.8V	0x33	0x66,0x67	1MHz	Jasper Flex		
Riker (OVP Core)	1.8V	0x34	0x68,0x69	1MHz	Jasper Flex		
Jasper (EEPROM)	1.8V	0x51	0xA2,0xA3	1MHz	Jasper Flex		

SIGNAL


GPIO_1	GPIO CAM PMU2 TO TELE SHDN L 1V8	GPIO CAM PMU2 TO TELE SHDN L 1V8	76
GPIO_2	GPIO CAM PMU2 TO TELE LDO EN 1V8	GPIO CAM PMU2 TO TELE LDO EN 1V8	50 92
GPIO_3	GPIO CAM PMU2 TO JASPER SHDN L 1V8	GPIO CAM PMU2 TO JASPER SHDN L 1V8	77
GPIO_4	NC CAM PMU2 GPIO4	NC CAM PMU2 GPIO4	
GPIO_5	GPIO CAM PMU2 FROM WILL JASPER INT L 1V8	GPIO CAM PMU2 FROM WILL JASPER INT L 1V8	52 77 92
GPIO_6	GPIO CAM PMU2 TO WILL EN 1V8	GPIO CAM PMU2 TO WILL EN 1V8	52 92
GPIO_7	NC CAM PMU2 GPIO7	NC CAM PMU2 GPIO7	
GPIO_8	NC CAM PMU2 GPIO8	NC CAM PMU2 GPIO8	
GPIO_9	NC CAM PMU2 GPIO9	NC CAM PMU2 GPIO9	
GPIO_10	NC CAM PMU2 GPIO10	NC CAM PMU2 GPIO10	
GPIO_11	NC CAM PMU2 GPIO11	NC CAM PMU2 GPIO11	
GPIO_12	NC CAM PMU2 GPIO12	NC CAM PMU2 GPIO12	
GPIO_13	Camera PMU2 GPIO13 intentionally not aliased		

POWER

VLD01	PP3V0 WILL VDD	PP3V0 WILL VDD	VOLTAGE=3.0	52
VLD02	NC CAM PMU2 LDO2	NC CAM PMU2 LDO2		
VLD03	PPIV8 TELE SWIDE VDDIO	PPIV8 TELE SWIDE VDDIO	VOLTAGE=1.8	46 49 51 76
VLD04	PP3V0 JASPER RX AVDD	PP3V0 JASPER RX AVDD	VOLTAGE=3.0	77
VLD05	PP3V3 JASPER TX AVDD	PP3V3 JASPER TX AVDD	VOLTAGE=3.3	77
VLD06	PP3V2 WIDE AVDD1	PP3V2 WIDE AVDD1	VOLTAGE=3.2	75
VLD07	PP1V35 TELE AVDD2	PP1V35 TELE AVDD2	VOLTAGE=1.4	76
VLD08	PP0V975 TELE DVDD2	PP0V975 TELE DVDD2	VOLTAGE=1.0	76
VLD09	PP1V1 JASPER DVDD	PP1V1 JASPER DVDD	VOLTAGE=1.1	77
VLD010	Camera PMU2 LDO10 used as internal VREF			
BUCK0	PP1V6 WIDE DVDD	PP1V6 WIDE DVDD	VOLTAGE=1.6	75

[D53 only]

SYNCING: D53, D54

SYNC_MASTER=0.143.0			SYNC_DATE=05/14/2019		
PAGE TITLE					
CAMERA: PMU 2: Aliases					
			DRAWING NUMBER		SIZE
			051-05170		D
<p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:</p> <p>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE</p> <p>I NOT TO REPRODUCE OR COPY IT</p> <p>I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART</p> <p>IV ALL RIGHTS RESERVED</p>			REVISION		
			10.0.0		
			BRANCH		
			1		
			PAGE		
58 OF 138					
SHEET					
49 OF 117					






SUBSYSTEM SPECIFIC BOM TABLES

2.925V LDO					
PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	
353S02185	353S00015	?	ALL	IC: LDO, REG, 2.925V, 250MA, ONSEMI	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353S02185	1	IC: LDO, REG, 2.925V, 250MA, ONSEMI	U5950	CRITICAL	?

1.2V LDO

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	
353S02127	353S02184	?	ALL	IC: LDO, REG, 1.20V, 100MA, RICOINTEK	



SYNCING: D52, D53, D54

PAGE TITLE			DRAWING NUMBER			SIZE		
CAMERA: Discrete LDOs + Misc			051-05170			D		
REVISION			10.0.0			BRANCH		
1			PAGE			59 OF 138		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			SHEET			50 OF 117		

SUBSYSTEM SPECIFIC BOM TABLES

INDUCTOR

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
152S00965	152S00640	?	ALL	Taiyo


15uF 0402 Capacitors (single-source Murata)

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
138S00048	138S00003	?	[SEE BELOW]	0402,15uF, 6.3V, Kyocera


All RefDes in () are single-sourced from Murat

(C6251,C6252,C6253,C6254,C6256)

Alex




SYNCING: D54

PAGE TITLE		CAMERA: Actuator Supply (Alex)	
 <p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED</p>	DRAWING NUMBER	051-05170	SIZE D
	REVISION	10.0.0	
	BRANCH	1	
	PAGE	62 OF 138	
	SHEET	51 OF 117	

SUBSYSTEM SPECIFIC BOM TABLES

INDUCTOR						
PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	CRITICAL PART#	COMMENT
152801343	152801301	?	ALL	IND.MD:1,00H,20%,2,3A,52801301,8-9,2012	152801301	IND.MD:1,00H,20%,2,3A,52801301,8-9,2012




SYNCING: D53, D54

PAGE TITLE		
CAMERA: Will		
	DRAWING NUMBER	051-05170
	REVISION	10.0.0
	BRANCH	1
	PAGE	64 OF 138
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET 52 OF 117


SUBSYSTEM SPECIFIC BOM TABLES

INDUCTOR: All covered with PMU inductor BOM table


VCSEL DRIVER
RIGEL

SYNCING: D52, D53, D54

PAGE TITLE		
PEARL: VCSEL Driver		
DRAWING NUMBER	051-05170	SIZE
REVISION	10.0.0	D
BRANCH	1	
PAGE	70 OF 138	
SHEET	54 OF 117	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		



SYNCING: D52, D53, D54

PAGE TITLE		
PEARL: Aliases		
	DRAWING NUMBER	051-05170
	REVISION	10.0.0
	BRANCH	1
	PAGE	71 OF 138
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET
		55 OF 117

KOBOL - ACCEL & GYRO

IMU

Level Translators

SCLK/MOSI

MISO

CS_L

INT


GPIO SCM AOP FROM IMU DATARDY 1V8

SYNCING: D52, D53, D54


PAGE TITLE		
SENSORS: Accel / Gyro		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	DRAWING NUMBER	051-05170
	REVISION	10.0.0
	BRANCH	1
	PAGE	73 OF 138
		SHEET
		56 OF 117

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
338S00665	338S00490	?	U7400	338S00490 - 338S00490 - 338S00490

Jarvis (Top)



SYNCING: D52, D53, D54


PAGE TITLE		
SENSORS: Jarvis (Top)		
	DRAWING NUMBER	051-05170
	REVISION	10.0.0
	BRANCH	1
	PAGE	74 OF 138
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET 57 OF 117


BRIGHTON AUDIO CODEC

(ANALOG INPUTS & OUTPUTS)

SUBSYSTEM SPECIFIC BOM TABLE

Codec				
PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
338800631	338800509	?	U7800	IC: CODEC: BR102070, C343277.A3, MC020144
CRITICAL PART#	COMMENT			
338800509	IC: CODEC: BR102070, C343277.A3, MC020144			



PAGE TITLE		
AUDIO: Codec: Analog (1/2)		
 <p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED</p>	DRAWING NUMBER 051-05170	SIZE D
	REVISION 10.0.0	
	BRANCH 1	
	PAGE 78 OF 138	
	SHEET 58 OF 117	

BRIGHTON AUDIO CODEC (POWER & I/O)

COMPONENTS:

- U7800 CS42L77A1 WLCSP SYM 3 OF 4 CRITICAL ROOM+CODEC 338S00509
- C7910 10UF 20V X5R-CERM 0402-0.1MM ROOM+CODEC
- C7911 0.1UF 20V X5R-CERM 01005 ROOM+CODEC
- C7921 0.1UF 20V X5R-CERM 01005 ROOM+CODEC
- C7902 2.2UF 20V X5R-CERM 0201 ROOM+CODEC
- C7903 0.1UF 20V X5R-CERM 01005 ROOM+CODEC
- C7904 0.1UF 20V X5R-CERM 01005 ROOM+CODEC
- C7905 0.1UF 20V X5R-CERM 01005 ROOM+CODEC
- C7920 1.0UF 20V X5R-CERM 0201-1 ROOM+CODEC
- C7901 1.0UF 20V X5R-CERM 0402-0.1MM ROOM+CODEC
- C7915 2.2UF 20V X5R-CERM 0201 ROOM+CODEC
- C7930 2.2UF 20V X5R-CERM 0201 NO_XNET_CONNECTION+1
- C7931 0.1UF 20V X5R-CERM 01005 NO_XNET_CONNECTION+1
- C7932 1.0UF 20V X5R-CERM 0402-0.1MM ROOM+CODEC
- C7928 1.0UF 20V X5R-CERM 0201-1 ROOM+CODEC
- C7927 1.0UF 20V X5R-CERM 0201-1 ROOM+CODEC
- C7926 1.0UF 20V X5R-CERM 0201-1 ROOM+CODEC
- C7925 1.0UF 20V X5R-CERM 0201-1 ROOM+CODEC

CONNECTORS:

- PP_VDD_BOOST
- PP1V8_S2
- PP1V2_S2
- PP1V8_AUDIO_VA_S2
- AGND_CODEC
- PP_CODEC_TO_MIC1_LOWER_BIAS
- RET_CODEC_FROM_MIC1_LOWER
- PP_CODEC_TO_MIC2_REAR_BIAS
- RET_CODEC_FROM_MIC2_REAR
- PP_CODEC_TO_MIC3_FRONT_BIAS
- RET_CODEC_FROM_MIC3_FRONT
- PP_CODEC_TO_MIC4_LOWER_BIAS
- RET_CODEC_FROM_MIC4_LOWER
- MIC1_BIAS
- MIC1_BIAS_REF
- MIC2_BIAS
- MIC2_BIAS_REF
- MIC3_BIAS
- MIC3_BIAS_REF
- MIC4_BIAS
- MIC4_BIAS_REF
- MIC5_BIAS
- MIC5_BIAS_REF
- MIC6_BIAS
- MIC6_BIAS_REF
- MICBIAS_DIS
- CODEC_MIC_FILTP
- CODEC_LP_FILTP
- CODEC_FILTP
- AGND_CODEC
- CODEC_MIC_FILT
- CODEC_LP_FILT
- CODEC_FILT
- AGND_CODEC
- AGND_CODEC

SYNCHRONIZATION: D52, D53, D54

TABLE:

COMPONENT	VALUE	ROOM+CODEC
U7800	CS42L77A1 WLCSP SYM 3 OF 4 CRITICAL	ROOM+CODEC
C7910	10UF 20V X5R-CERM 0402-0.1MM	ROOM+CODEC
C7911	0.1UF 20V X5R-CERM 01005	ROOM+CODEC
C7921	0.1UF 20V X5R-CERM 01005	ROOM+CODEC
C7902	2.2UF 20V X5R-CERM 0201	ROOM+CODEC
C7903	0.1UF 20V X5R-CERM 01005	ROOM+CODEC
C7904	0.1UF 20V X5R-CERM 01005	ROOM+CODEC
C7905	0.1UF 20V X5R-CERM 01005	ROOM+CODEC
C7920	1.0UF 20V X5R-CERM 0201-1	ROOM+CODEC
C7901	1.0UF 20V X5R-CERM 0402-0.1MM	ROOM+CODEC
C7915	2.2UF 20V X5R-CERM 0201	ROOM+CODEC
C7930	2.2UF 20V X5R-CERM 0201	NO_XNET_CONNECTION+1
C7931	0.1UF 20V X5R-CERM 01005	NO_XNET_CONNECTION+1
C7932	1.0UF 20V X5R-CERM 0402-0.1MM	ROOM+CODEC
C7928	1.0UF 20V X5R-CERM 0201-1	ROOM+CODEC
C7927	1.0UF 20V X5R-CERM 0201-1	ROOM+CODEC
C7926	1.0UF 20V X5R-CERM 0201-1	ROOM+CODEC
C7925	1.0UF 20V X5R-CERM 0201-1	ROOM+CODEC

BRIGHTON AUDIO CODEC
(POWER & I/O)

I2C ADDRESS: 1001 010x

SYNCRING: D52, D53, D54

PAGE TITLE		DRAWING NUMBER	SIZE
AUDIO: Codec: Power & I/O (2/2)		051-05170	D
		REVISION	10.0.0
		BRANCH	1
		PAGE	79 OF 138
		SHEET	59 OF 117

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

D

C



A

D

C

B

A

D



B

A


D


C

B

Δ

SYNCING: D52, D53, D54

PAGE TITLE		
AUDIO: Top Speaker Amp		
	DRAWING NUMBER	SIZE
	051-05170	D
<p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:</p> <p>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE</p> <p>I NOT TO REPRODUCE OR COPY IT</p> <p>I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART</p> <p>IV ALL RIGHTS RESERVED</p>	REVISION	10.0.0
	BRANCH	1
	PAGE	81 OF 138
	SHEET	61 OF 117



D

C

B

A


D

C


B

A

SYNCING: D52, D53, D54


PAGE TITLE			AUDIO: Aliases		
			DRAWING NUMBER		SIZE
			051-05170		D
			REVISION		10.0.0
			BRANCH		1
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			PAGE		82 OF 138
			SHEET		62 OF 117

ALLSTON





63 OF 117

HALL SENSOR
SAKONNET



SYNCING: D52, D53, D54

PAGE TITLE		
HAPTIC: Sakonnet		
	DRAWING NUMBER	051-05170
	REVISION	10.0.0
	BRANCH	1
	PAGE	84 OF 138
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET 64 OF 117



SYNCING: D52, D54

PAGE TITLE		
TOP MODULE: Touch Processor		
	DRAWING NUMBER	051-05170
	REVISION	10.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	1
	PAGE	90 OF 138
	SHEET	65 OF 117

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S00655	1	Galena A2 OTP-1 (A2E1)	U9100	CRITICAL	BOARD_ID=D53G4BOARD_ID=D54
338S00578	1	Chelan	U9100	CRITICAL	BOARD_ID=D52A8BOARD_ID=D53P


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
152S01355	1	CYNEX VORTX Inductor (4.7uH 2520 0.95mm)	L9100	CRITICAL	BOARD_12-052
152S01347	1	CYNEX VORTX Inductor (4.7uH 2520 1.0mm)	L9100	CRITICAL	BOARD_12-019, BOARD_12-054
152S01333	1	CYNEX VORTX Inductor (4.7uH 2520 1.0mm)	L9100	CRITICAL	BOARD_12-054
152S01337	1	CYNEX VORTX Inductor (2.2uH 3520 0.8mm)	L9110	CRITICAL	BOARD_12-052
152S01357	2	CYNEX VORTX Inductor (2.2uH 3520 0.95mm)	L9120, L9130	CRITICAL	BOARD_12-052
152S01314	3	CYNEX VORTX Inductor (2.2uH 3520 1.0mm)	L9110, L9120, L9130	CRITICAL	BOARD_12-019, BOARD_12-052, BOARD_12-054




SUBSYSTEM SPECIFIC BOM TABLES

LIGHTNING CONTROLLER


KRAKEN




SYNCING: D52, D53, D54

PAGE TITLE		
LIGHTNING: Lightning Controller		
	DRAWING NUMBER	SIZE
	051-05170	D
<p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:</p> <p>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE</p> <p>I NOT TO REPRODUCE OR COPY IT</p> <p>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART</p> <p>IV ALL RIGHTS RESERVED</p>	REVISION	
	10.0.0	
	BRANCH	1
	PAGE	93 OF 138
	SHEET	67 OF 117

USB-PD
CCG2B



SYNCING: D52, D53, D54

PAGE TITLE		
LIGHTNING: USB-PD		
	DRAWING NUMBER	051-05170
	REVISION	10.0.0
	BRANCH	1
	PAGE	94 OF 138
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET 68 OF 117

ACCESSORY POWER
GECKO2

SUBSYSTEM SPECIFIC BOM TABLES


Inductor

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
152S01279	152S00854	?	L9550	280, 380, 6.470H, 20%, 2.7A, 7V

Output Capacitor (single-source Murata)

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S00048	138S00003	?	(C9551)	0402, 15uF, 6.3V, X5000ca

All RefDes in () are single-sourced from Murata




SYNCING: D52, D53, D54


PAGE TITLE		
LIGHTNING: Accessory Buck		
	DRAWING NUMBER	051-05170
	REVISION	10.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	1
	PAGE	95 OF 138
	SHEET	69 OF 117


USB REPEATER
PARROT

- [LAYOUT] Parrot layout guidelines:
- 3.3V power pins are shorted together internally, as are 1.8V pins
 - Keep decoupling cap <3mm from power pin
 - Minimize coupling between 1.8V and 3.3V rails




SYNCING: D52, D53, D54, DEV

PAGE TITLE		
LIGHTNING: eUSB		
	DRAWING NUMBER	051-05170
	REVISION	10.0.0
	BRANCH	1
	PAGE	96 OF 138
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET 70 OF 117




SYNCING: D52, D53, D54


PAGE TITLE		
LIGHTNING: Aliases		
	DRAWING NUMBER	051-05170
	REVISION	10.0.0
	BRANCH	1
	PAGE	97 OF 138
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET 71 OF 117

MISCELLANEOUS LEVEL TRANSLATORS


PROX INTERRUPT + STROBE TRIGGER



TOUCH_SCAN_ACTIVE + COMPASS_INTERRUPT




SYNCING: D52, D53, D54, DEV


PAGE TITLE		
LVL SHIFT: Misc Nets		
	DRAWING NUMBER	SIZE
	051-05170	D
	REVISION 10.0.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLIE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	1
	PAGE	99 OF 138
	SHEET	72 OF 117

BATTERY B2B

CONNECTOR




NOT SYNCING


PAGE TITLE		
B2B: Battery		
	DRAWING NUMBER	051-05170
	REVISION	10.0.0
	BRANCH	1
	PAGE	100 OF 138
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET 73 OF 117

CYCLONE B2B


CONNECTOR




IO FILTERS



POWER FILTERS




NOT SYNCING


PAGE TITLE			
B2B: Cyclone			
	DRAWING NUMBER		SIZE
	051-05170		D
	REVISION		
			10.0.0
<p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:</p> <p>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED</p>	BRANCH		1
	PAGE		101 OF 138
	SHEET		74 OF 117

WIDE CAMERA B2B


CONNECTOR




IO FILTERS



LPDP FILTERS



POWER FILTERS



NOT SYNCING

PAGE TITLE		
B2B: Camera Wide		
	DRAWING NUMBER	051-05170
	REVISION	10.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	1
	PAGE	102 OF 138
	SHEET	75 OF 117

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---


D




B




—




PAGE TITLE		
B2B: Camera Superflex		
	DRAWING NUMBER	051-05170
	REVISION	10.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	1
	PAGE	105 OF 138
	SHEET	76 OF 117

JASPER CAMERA B2B


JASPER CONNECTOR




POWER FILTERS



IO FILTERS



LPDP FILTERS




NOT SYNCING


PAGE TITLE		
B2B: Jasper		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	DRAWING NUMBER	051-05170
	REVISION	10.0.0
	BRANCH	1
	PAGE	106 OF 138
SHEET		77 OF 117

FCAM B2B


CONNECTORS




IO FILTERS



LPDP FILTERS



POWER FILTERS




NOT SYNCING


PAGE TITLE		
B2B: FCAM		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	DRAWING NUMBER	051-05170
	REVISION	10.0.0
	BRANCH	1
	PAGE	107 OF 138
	SHEET	78 OF 117

JULIET B2B


CONNECTOR



IO FILTERS



POWER FILTERS




NOT SYNCING


PAGE TITLE		
B2B: Juliet		
	DRAWING NUMBER	051-05170
	SIZE	D
	REVISION	10.0.0
	BRANCH	1
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	PAGE	108 OF 138
	SHEET	79 OF 117

SENSOR B2B


CONNECTOR




MIC3




IO FILTERS



POWER FILTERS




SPEAKER2




NOT SYNCING

PAGE TITLE		
B2B: Sensor		
DRAWING NUMBER	051-05170	SIZE
REVISION	10.0.0	D
BRANCH	1	
PAGE	110 OF 138	
SHEET	81 OF 117	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		


CONNECTOR




MIC2




STROBE



PENROSE



SUBUS




NOT SYNCING


PAGE TITLE		
B2B: Strobe		
	DRAWING NUMBER	051-05170
	REVISION	10.0.0
	BRANCH	1
	PAGE	111 OF 138
	SHEET	82 OF 117
	THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	

DOCK B2B


CONNECTOR




POWER FILTERS




MIC1 + MIC4




SAKONNET



ARC + BOT SPEAKER



IO FILTERS






NOT SYNCING

PAGE TITLE		
B2B: Dock		
DRAWING NUMBER		051-05170
REVISION		10.0.0
BRANCH		1
PAGE		112 OF 138
SHEET		83 OF 117
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		

DOCK B2B FILTERS (CONT)

DOCK SUBUS FILTERS



PAGE TITLE		
B2B: Dock (Cont)		
	DRAWING NUMBER	051-05170
	REVISION	10.0.0
	BRANCH	1
	PAGE	113 OF 138
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET 84 OF 117



TOUCH B2B

CONNECTOR

DISPLAY/TOUCH COMBO B2B
MAINTAINED ON NEXT PAGE

IO FILTERS

POWER FILTERS




NOT SYNCING


PAGE TITLE		DRAWING NUMBER		SIZE	
B2B: Display/Touch Combo (1/2)		051-05170		D	
REVISION		10.0.0		BRANCH	
1		PAGE		117 OF 138	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET		85 OF 117	

DISPLAY B2B


CONNECTOR




MIPI FILTERS




IO FILTERS



POWER FILTERS




NOT SYNCING


SYNC_MASTER=0_99_0		SYNC_DATE=04/03/2019	
PAGE TITLE			
B2B: Display/Touch Combo (2/2)			
	DRAWING NUMBER		SIZE D
	REVISION 10.0.0		
<p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED</p>	BRANCH 1		
	PAGE 118 OF 138		
	SHEET 86 OF 117		


UAT2 B2B

CONNECTOR




SUBUS FILTERS



PAGE TITLE		
B2B: UAT2		
	DRAWING NUMBER	051-05170
	REVISION	10.0.0
	BRANCH	1
	PAGE	121 OF 138
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET 88 OF 117


LAT B2B

CONNECTOR




SUBUS FILTERS




PAGE TITLE		
B2B: LAT		
	DRAWING NUMBER	051-05170
	REVISION	10.0.0
	BRANCH	1
	PAGE	122 OF 138
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET 89 OF 117

SIM B2B


CONNECTOR




SIM1 IO FILTERS



SIM2 IO FILTERS




SIM POWER + DETECT




PAGE TITLE		
B2B: SIM		
DRAWING NUMBER	051-05170	SIZE
		D
REVISION	10.0.0	
BRANCH	1	
PAGE	123 OF 138	
SHEET	90 OF 117	

Test Points


Power + GND




LVCC




ALS Discrete LDO



Galena



E75




OV COMP




NFC



Will



Discrete Camera LDO



Dotara Power



PAGE TITLE		
TESTING: Test Points		
DRAWING NUMBER	051-05170	SIZE
	REVISION	10.0.0
BRANCH	1	PAGE
	126 OF 138	SHEET
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		
91 OF 117		


Probe Points

D


C

B



A




Buck3 Load Testing




NAND




Miscellaneous




Parrot




Bump Sense




SOC Debug




Dotara




TOUCH




PMU



Adams



PAGE TITLE		
TESTING: Probe Points		
DRAWING NUMBER	051-05170	SIZE
REVISION	10.0.0	D
BRANCH	1	
PAGE	128 OF 138	
SHEET	92 OF 117	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		



J INT BOT
INTERPOSER-BOT-D54
SM
SYM 1 OF 4


	998-21759	
1	IO1	998-21759
2	IO2	998-21759
3	IO3	998-21759
4	IO4	998-21759
5	IO5	998-21759
6	IO6	998-21759
7	IO7	998-21759
8	IO8	998-21759
9	IO9	998-21759
10	IO10	998-21759
11	IO11	998-21759
12	IO12	998-21759
13	IO13	998-21759
14	IO14	998-21759
15	IO15	998-21759
16	IO16	998-21759
17	IO17	998-21759
18	IO18	998-21759
19	IO19	998-21759
20	IO20	998-21759
21	IO21	998-21759
22	IO22	998-21759
23	IO23	998-21759
24	IO24	998-21759
25	IO25	998-21759
26	IO26	998-21759
27	IO27	998-21759
28	IO28	998-21759
29	IO29	998-21759
30	IO30	998-21759
31	IO31	998-21759
32	IO32	998-21759
33	IO33	998-21759
34	IO34	998-21759
35	IO35	998-21759
36	IO36	998-21759
37	IO37	998-21759
38	IO38	998-21759
39	IO39	998-21759
40	IO40	998-21759
41	IO41	998-21759
42	IO42	998-21759
43	IO43	998-21759
44	IO44	998-21759
45	IO45	998-21759
46	IO46	998-21759
47	IO47	998-21759
48	IO48	998-21759
49	IO49	998-21759
50	IO50	998-21759
51	IO51	998-21759
52	IO52	998-21759
53	IO53	998-21759
54	IO54	998-21759
55	IO55	998-21759
56	IO56	998-21759
57	IO57	998-21759
58	IO58	998-21759
59	IO59	998-21759
60	IO60	998-21759
61	IO61	998-21759
62	IO62	998-21759
63	IO63	998-21759
64	IO64	998-21759
65	IO65	998-21759
66	IO66	998-21759
67	IO67	998-21759
68	IO68	998-21759
69	IO69	998-21759
70	IO70	998-21759
71	IO71	998-21759
72	IO72	998-21759
73	IO73	998-21759
74	IO74	998-21759
75	IO75	998-21759
76	IO76	998-21759
77	IO77	998-21759
78	IO78	998-21759
79	IO79	998-21759
80	IO80	998-21759
81	IO81	998-21759
82	IO82	998-21759
83	IO83	998-21759
84	IO84	998-21759
85	IO85	998-21759
86	IO86	998-21759
87	IO87	998-21759
88	IO88	998-21759
89	IO89	998-21759
90	IO90	998-21759

J INT BOT
INTERPOSER-BOT-D54
SM
SYM 2 OF 4

	998-21759	
181	IO181	998-21759
182	IO182	998-21759
183	IO183	998-21759
184	IO184	998-21759
185	IO185	998-21759
186	IO186	998-21759
187	IO187	998-21759
188	IO188	998-21759
189	IO189	998-21759
190	IO190	998-21759
191	IO191	998-21759
192	IO192	998-21759
193	IO193	998-21759
194	IO194	998-21759
195	IO195	998-21759
196	IO196	998-21759
197	IO197	998-21759
198	IO198	998-21759
199	IO199	998-21759
200	IO200	998-21759
201	IO201	998-21759
202	IO202	998-21759
203	IO203	998-21759
204	IO204	998-21759
205	IO205	998-21759
206	IO206	998-21759
207	IO207	998-21759
208	IO208	998-21759
209	IO209	998-21759
210	IO210	998-21759
211	IO211	998-21759
212	IO212	998-21759
213	IO213	998-21759
214	IO214	998-21759
215	IO215	998-21759
216	IO216	998-21759
217	IO217	998-21759
218	IO218	998-21759
219	IO219	998-21759
220	IO220	998-21759
221	IO221	998-21759
222	IO222	998-21759
223	IO223	998-21759
224	IO224	998-21759
225	IO225	998-21759
226	IO226	998-21759
227	IO227	998-21759
228	IO228	998-21759
229	IO229	998-21759
230	IO230	998-21759
231	IO231	998-21759
232	IO232	998-21759
233	IO233	998-21759
234	IO234	998-21759
235	IO235	998-21759
236	IO236	998-21759
237	IO237	998-21759
238	IO238	998-21759
239	IO239	998-21759
240	IO240	998-21759
241	IO241	998-21759
242	IO242	998-21759
243	IO243	998-21759
244	IO244	998-21759
245	IO245	998-21759
246	IO246	998-21759
247	IO247	998-21759
248	IO248	998-21759
249	IO249	998-21759
250	IO250	998-21759
251	IO251	998-21759
252	IO252	998-21759
253	IO253	998-21759
254	IO254	998-21759
255	IO255	998-21759
256	IO256	998-21759
257	IO257	998-21759
258	IO258	998-21759
259	IO259	998-21759
260	IO260	998-21759
261	IO261	998-21759
262	IO262	998-21759
263	IO263	998-21759
264	IO264	998-21759
265	IO265	998-21759
266	IO266	998-21759
267	IO267	998-21759
268	IO268	998-21759
269	IO269	998-21759
270	IO270	998-21759

PAGE TITLE		
INTERPOSER: Symbol (1/2)		
DRAWING NUMBER		SIZE
051-05170		D
REVISION		
10.0.0		
BRANCH		
1		
PAGE		
130 OF 138		
SHEET		
93 OF 117		

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED



D

C

B

A

D


C

B

A

J INT BOT			J INT BOT		
INTERPOSER-BOT-D54			INTERPOSER-BOT-D54		
SM			SM		
SYM 3 OF 4			SYM 4 OF 4		
998-21759			998-21759		
OMIT			OMIT		
97 GND	361	IO361	451	SHIELD RFFE3 SCLK_SDR	97
97 GND	362	IO362	452	GND	97
97 GND	363	IO363	453	SHIELD RFFE3 SDATA_SDR	97
97 GND	364	IO364	454	GND	97
97 GND	365	IO365	455	SHIELD RFFE2 SCLK_SDR	97
97 GND	366	IO366	456	GND	97
97 GND	367	IO367	457	SHIELD RFFE2 SDATA_SDR	97
97 GND	368	IO368	458	GND	97
97 GND	369	IO369	459	GND	97
97 GND	370	IO370	460	GND	97
97 GND	371	IO371	461	GND	97
97 GND	372	IO372	462	PP_VBUS1_B7S	97
97 GND	373	IO373	463	PP_VBUS1_B7S	97
97 GND	374	IO374	464	GND	97
97 GND	375	IO375	465	PP_UIM1_LDO11	97
97 GND	376	IO376	466	IO_BB_FROM_SIM2_DETECT	97
97 GND	377	IO377	467	PP_UIM2_LDO13	97
97 GND	378	IO378	468	GND	97
97 GND	379	IO379	469	IO_BB_TO_SIM2_CLK	97
97 GND	380	IO380	470	IO_BB_TO_SIM2_RESET	97
97 GND	381	IO381	471	IO_BB_BT_SIM2_DATA	97
97 GND	382	IO382	472	GND	97
97 GND	383	IO383	473	GND	97
97 GND	384	IO384	474	GND	97
97 GND	385	IO385	475	GND	97
97 GND	386	IO386	476	GND	97
97 GND	387	IO387	477	IO_BB_FROM_SIM1_DETECT	97
97 GND	388	IO388	478	IO_BB_TO_SIM1_RESET	97
97 GND	389	IO389	479	IO_BB_BT_SIM1_DATA	97
97 GND	390	IO390	480	GND	97
97 GND	391	IO391	481	IO_BB_TO_SIM1_CLK	97
97 GND	392	IO392	482	GPIO_SEO_PMU_TO_NFC_EN	97
97 GND	393	IO393	483	GND	97
97 GND	394	IO394	484	GND	97
97 GND	395	IO395	485	AMUX_PMU_BY	97
97 GND	396	IO396	486	AMUX_PMU_AY	97
97 GND	397	IO397	487	NTC_RADIO_BB_SE	97
97 GND	398	IO398	488	GND	97
97 GND	399	IO399	489	NTC_RADIO_PA_SE	97
97 GND	400	IO400	490	PEIV2_NFC_S2	97
97 GND	401	IO401	491	GND	97
97 GND	402	IO402	492	GND	97
97 GND	403	IO403	493	GND	97
97 GND	404	IO404	494	GPIO_SEO_PMU_TO_BBPMU_RESET_L	97
97 GND	405	IO405	495	GND	97
97 GND	406	IO406	496	GND	97
97 GND	407	IO407	497	GND	97
97 GND	408	IO408			
97 GND	409	IO409	499	GND	97
97 GND	410	IO410	500	GND	97
97 GND	411	IO411	501	GND	97
97 GND	412	IO412	502	GND	97
97 GND	413	IO413	503	GND	97
97 GND	414	IO414	504	GND	97
97 GND	415	IO415	505	GND	97
97 GND	416	IO416	506	PE2V0_S2	97
97 GND	417	IO417	507	UART1_AOP_FROM_BB_RXD	97
97 GND	418	IO418	508	GND	97
97 GND	419	IO419	509	GND	97
97 GND	420	IO420	510	GPIO_NFC_TO_ARCAMP_RESET_L	97
97 GND	421	IO421	511	UART1_AOP_TO_BB_TXD	97
97 GND	422	IO422	512	GND	97
97 GND	423	IO423	513	GPIO_AP_TO_BB_TIME_MARK	97
97 GND	424	IO424	514	GPIO_NFC_TO_ARCAMP_TRIG	97
97 GND	425	IO425	515	GPIO_AP_FROM_BT_AUDIO_SYNC	97
97 GND	426	IO426	516	GND	97
97 GND	427	IO427	517	PE1V8_S2	97
97 GND	428	IO428	518	GPIO_AP_TO_BB_COREDUMP	97
97 GND	429	IO429	519	GPIO_BT_TO_BT_SPKR_TRIG	97
97 GND	430	IO430	520	GND	97
97 GND	431	IO431	521	GND	97
97 GND	432	IO432	522	GND	97
97 GND	433	IO433	523	PP_VDD_MAIN	97
97 GND	434	IO434	524	GND	97
97 GND	435	IO435	525	PP_VDD_MAIN	97
97 GND	436	IO436	526	GND	97
97 GND	437	IO437	527	PP_VDD_MAIN	97
97 GND	438	IO438	528	GND	97
97 GND	439	IO439	529	PP_VDD_MAIN	97
97 GND	440	IO440	530	GND	97
97 GND	441	IO441	531	PP_VDD_MAIN	97
97 GND	442	IO442	532	GND	97
97 GND	443	IO443	533	GND	97
97 GND	444	IO444	534	GND	97
97 GND	445	IO445	535	PP_VDD_MAIN	97
97 GND	446	IO446	536	GND	97
97 GND	447	IO447	537	PP_VDD_MAIN	97
97 GND	448	IO448	538	GND	97
97 GND	449	IO449	539	PP_VDD_MAIN	97
97 GND	450	IO450	540	GND	97



J INT BOT			J INT BOT		
INTERPOSER-BOT-D54			INTERPOSER-BOT-D54		
SM			SM		
SYM 4 OF 4			SYM 4 OF 4		
998-21759			998-21759		
OMIT			OMIT		
98 PP_VDD_MAIN	541	IO541	541	SHIELD RFFE3 SCLK_SDR	97
98 GND	542	IO542	542	GND	97
98 PP_VDD_MAIN	543	IO543	543	SHIELD RFFE3 SDATA_SDR	97
98 GPIO_AP_CANARY2	544	IO544	544	GND	97
98 GND	545	IO545	545	SHIELD RFFE2 SCLK_SDR	97
98 PP_VDD_MAIN	546	IO546	546	GND	97
98 GND	547	IO547	547	SHIELD RFFE2 SDATA_SDR	97
98 GND	548	IO548	548	GND	97
98 GND	549	IO549	549	GND	97
98 GND	550	IO550	550	GND	97
98 GND	551	IO551	551	GND	97
98 GND	552	IO552	552	PP_VBUS1_B7S	97
98 GND	553	IO553	553	PP_VBUS1_B7S	97
98 GND	554	IO554	554	GND	97
98 GND	555	IO555	555	PP_UIM1_LDO11	97
98 GND	556	IO556	556	IO_BB_FROM_SIM2_DETECT	97
98 GND	557	IO557	557	PP_UIM2_LDO13	97
98 GND	558	IO558	558	GND	97
98 GND	559	IO559	559	IO_BB_TO_SIM2_CLK	97
98 GND	560	IO560	560	IO_BB_TO_SIM2_RESET	97
98 GND	561	IO561	561	IO_BB_BT_SIM2_DATA	97
98 GPIO_CANARY_2B_TO_2C	562	IO562	562	GND	97
98 GND	563	IO563	563	GND	97
98 GND	564	IO564	564	GND	97
98 GND	565	IO565	565	GND	97
98 GPIO_ISP_RCAM_TO_STROBE_KHAKEN_WLAN_FLASH_TRIG	566	IO566	566	GND	97
98 GND	567	IO567	567	IO_BB_FROM_SIM1_DETECT	97
98 GPIO_AP_FROM_BB_RESET_DETECT_L	568	IO568	568	IO_BB_TO_SIM1_RESET	97
98 GND	569	IO569	569	IO_BB_BT_SIM1_DATA	97
98 PCIe_GP2_AP_TO_BB_PERSIST_L	570	IO570	570	GND	97
98 GND	571	IO571	571	IO_BB_TO_SIM1_CLK	97
98 GND	572	IO572	572	GPIO_SEO_PMU_TO_NFC_EN	97
98 GND	573	IO573	573	GND	97
98 PCIe_GP2_AP_BT_BB_CLKREQ_L	574	IO574	574	GND	97
98 GND	575	IO575	575	AMUX_PMU_BY	97
98 GND	576	IO576	576	AMUX_PMU_AY	97
98 GND	577	IO577	577	NTC_RADIO_BB_SE	97
98 GPIO_CANARY_2B_TO_2C	578	IO578	578	GND	97
98 GND	579	IO579	579	NTC_RADIO_PA_SE	97
98 GND	580	IO580	580	PEIV2_NFC_S2	97
98 GND	581	IO581	581	GND	97
98 GND	582	IO582	582	GND	97
98 GND	583	IO583	583	GND	97
98 GND	584	IO584	584	GPIO_SEO_PMU_TO_BBPMU_RESET_L	97
98 GND	585	IO585	585	GND	97
98 GND	586	IO586	586	GND	97
98 GND	587	IO587	587	GND	97
98 GND	588	IO588	588	GND	97
98 GND	589	IO589	589	GND	97
98 GND	590	IO590	590	GND	97
98 GND	591	IO591	591	GND	97
98 GND	592	IO592	592	GND	97
98 GND	593	IO593	593	GND	97
98 GND	594	IO594	594	GND	97
98 GND	595	IO595	595	GND	97
98 GND	596	IO596	596	PE2V0_S2	97
98 GND	597	IO597	597	UART1_AOP_FROM_BB_RXD	97
98 GND	598	IO598	598	GND	97
98 GND	599	IO599	599	GND	97
98 GND	600	IO600	600	GPIO_NFC_TO_ARCAMP_RESET_L	97
98 GND	601	IO601	601	UART1_AOP_TO_BB_TXD	97
98 GND	602	IO602	602	GND	97
98 GND	603	IO603	603	GPIO_AP_TO_BB_TIME_MARK	97
98 GND	604	IO604	604	GPIO_NFC_TO_ARCAMP_TRIG	97
98 GND	605	IO605	605	GPIO_AP_FROM_BT_AUDIO_SYNC	97

PAGE TITLE			INTERPOSER: Symbol (2/2)	
	DRAWING NUMBER		051-05170	SIZE D
	REVISION		10.0.0	
	BRANCH		1	
	PAGE		131 OF 138	
	SHEET		94 OF 117	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED				

Interposer: Symbol 1 Aliases


LEFT SIDE

RIGHT SIDE




Interposer: Symbol 2 Aliases

LEFT SIDE




RIGHT SIDE




Interposer: Symbol 3 Aliases

LEFT SIDE




RIGHT SIDE



PAGE TITLE		
INTERPOSER: Aliases (3/4)		
	DRAWING NUMBER	051-05170
	REVISION	10.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	1
	PAGE	134 OF 138
	SHEET	97 OF 117

Interposer: Symbol 4 Aliases

LEFT SIDE



HIERARCHY BLOCKS

117 116 113 104 99 98 97 81 36 34	PP_VDD_MAIN
105 97 50 27 24	PP_VDD_BOOST
105 97	PP_VDD_RF_1V2
117 116 104 99 96 90	PP_1V8_ID06

107 97	SHIELD_RFFE1_SCLK_SDR
107 97	SHIELD_RFFE1_SDATA_SDR

106 97	SHIELD_RFFE2_SCLK_SDR
106 97	SHIELD_RFFE2_SDATA_SDR

117 105 99 97	SHIELD_RFFE3_SCLK_SDR
117 105 99 97	SHIELD_RFFE3_SDATA_SDR

104 96	SHIELD_RFFE8_SCLK_SDR
104 96	SHIELD_RFFE8_SDATA_SDR

PP_VDD_MAIN
PP_VDD_BOOST
PP_VDD_RF_1V2
PP_ID06_VIO_1V8

SHIELD_RFFE1_SCLK_SDR
SHIELD_RFFE1_SDATA_SDR

SHIELD_RFFE2_SCLK_SDR
SHIELD_RFFE2_SDATA_SDR

SHIELD_RFFE3_SCLK_SDR
SHIELD_RFFE3_SDATA_SDR

SHIELD_RFFE8_SCLK_SDR
SHIELD_RFFE8_SDATA_SDR

PP_APT_L_PA
SHIELD_ETDAC_QET1_P
SHIELD_ETDAC_QET1_N

50_RX_XCVR_PRX6_LB_A_RX0
50_RX_XCVR_PRX10_LB_PRX_OUT2
50_TX_IN_XCVR_TX1_LB_JB
50_TX_IN_XCVR_TX0_LB
50_TRX_IN_LMB_PAD_2G_LB_OUT_M
50_TRX_LB_PORTB_RX1_M
50_TRX_LB_PORTB_TX_M

50_RX_XCVR_PRX14_N79_RX_OUT1
50_RX_XCVR_PRX15_N79_RX_OUT2
50_RX_XCVR_PRX16_UHB_RX_OUT1
50_RX_XCVR_PRX17_UHB_RX_OUT2
50_TX_IN_TX2_UHB_PAD_TX_N79_IN
50_TX_IN_TX2_UHB_PAD_TX_UHB_IN_1
50_UHB_L_CPLR_OUT
50_TRX_UHB_PAD_PORTB_TX_M
50_TRX_UHB_PAD_N79_PORTB_TX_M

50_TRX_HB_PAD_ANT1
50_CPLR_L_CPL1_LAT_OUT
50_TRX_L5_LNA_IN
50_TRX_ANT1_LB_LMB_MB_HB
50_TRX_ANT3_MB_HB_WLAN24
50_TRX_ANT7_UHB_N79
50_TRX_ANT9_UHB_N79
50_TRX_HB_PAD_ANT2_M

50_TRX_WLAN_G_BT_ANT3_NPLXR

50_TRX_ANT8_R1_UHB_N79
50_TRX_PAUHB_UHB_ANT2_TO_ANT8_M
50_TRX_PAUHB_U79_ANT2_TO_ANT8_M
50_R1_ANT2_CH5
50_R1_ANT2_CH9

PP_APT_L_PA
SHIELD_ETDAC_QET1_P
SHIELD_ETDAC_QET1_N

50_RX_XCVR_PRX6_LB_A_RX0
50_RX_XCVR_PRX10_LB_PRX_OUT2
50_TX_IN_XCVR_TX1_LB_JB
50_TX_IN_XCVR_TX0_LB
50_TRX_IN_LMB_PAD_2G_LB_OUT_M
50_TRX_LB_PORTB_RX1_M
50_TRX_LB_PORTB_TX_M

50_RX_XCVR_PRX14_N79_RX_OUT1
50_RX_XCVR_PRX15_N79_RX_OUT2
50_RX_XCVR_PRX16_UHB_RX_OUT1
50_RX_XCVR_PRX17_UHB_RX_OUT2
50_TX_IN_TX2_UHB_PAD_TX_N79_IN
50_TX_IN_TX2_UHB_PAD_TX_UHB_IN_1
50_UHB_L_CPLR_OUT
50_TRX_UHB_PAD_PORTB_TX_M
50_TRX_UHB_PAD_N79_PORTB_TX_M

50_TRX_HB_PAD_ANT1
50_CPLR_L_CPL1_LAT_OUT
50_TRX_L5_LNA_IN
50_TRX_ANT1_LB_LMB_MB_HB
50_TRX_ANT3_MB_HB_WLAN24
50_TRX_ANT7_UHB_N79
50_TRX_ANT9_UHB_N79
50_TRX_HB_PAD_ANT2_M

50_TRX_WLAN_G_BT_ANT3_NPLXR

50_TRX_ANT8_R1_UHB_N79
50_TRX_PAUHB_UHB_ANT2_TO_ANT8_M
50_TRX_PAUHB_U79_ANT2_TO_ANT8_M
50_TRX_R1_ANT2_CH5
50_TRX_R1_ANT2_CH9

PP_APT_L_PA
SHIELD_ETDAC_QET1_P
SHIELD_ETDAC_QET1_N

50_RX_XCVR_PRX6_LB_A_RX0
50_RX_XCVR_PRX10_LB_PRX_OUT2
50_TX_IN_XCVR_TX1_LB_JB
50_TX_IN_XCVR_TX0_LB
50_TRX_IN_LMB_PAD_2G_LB_OUT_M
50_TRX_LB_PORTB_RX1_M
50_TRX_LB_PORTB_TX_M

50_RX_XCVR_PRX14_N79_RX_OUT1
50_RX_XCVR_PRX15_N79_RX_OUT2
50_RX_XCVR_PRX16_UHB_RX_OUT1
50_RX_XCVR_PRX17_UHB_RX_OUT2
50_TX_IN_TX2_UHB_PAD_TX_N79_IN
50_TX_IN_TX2_UHB_PAD_TX_UHB_IN_1
50_UHB_L_CPLR_OUT
50_TRX_UHB_PAD_PORTB_TX_M
50_TRX_UHB_PAD_N79_PORTB_TX_M

50_TRX_HB_PAD_ANT1
50_CPLR_L_CPL1_LAT_OUT
50_TRX_L5_LNA_IN
50_TRX_ANT1_LB_LMB_MB_HB
50_TRX_ANT3_MB_HB_WLAN24
50_TRX_ANT7_UHB_N79
50_TRX_ANT9_UHB_N79
50_TRX_HB_PAD_ANT2_M

50_TRX_WLAN_G_BT_ANT3_NPLXR

50_TRX_ANT8_R1_UHB_N79
50_TRX_PAUHB_UHB_ANT2_TO_ANT8_M
50_TRX_PAUHB_U79_ANT2_TO_ANT8_M
50_TRX_R1_ANT2_CH5
50_TRX_R1_ANT2_CH9

PP1V2_S4
PP1V8_S4
PP1V0_R1_ANA_S4
PP1V0_S4

GPIO_S4_PMU_TO_R1_RESET_L
CLK_GPIO_S4_PMU_TO_WLAN_R1_32K
GPIO_AOP_TO_R1_COREDUMP_TRIGGER
GPIO_SCM_AOP_TO_R1_SPI_CS_L
SPI0_AOP_TO_IMU_R1_SCLK
SPI0_AOP_TO_IMU_R1_MOSI
SPI0_AOP_FROM_IMU_R1_MISO
GPIO_SCM_AOP_FROM_R1_INT

I2C_R1_TO_NFC_SCL
I2C_R1_TO_NFC_SDA
GPIO_BB_TO_R1_CH9_REQ
GPIO_WLAN_TO_R1_COEX
GPIO_R1_TO_BB_CH9_COEX
GPIO_R1_TO_WLAN_COEX
GPIO_BB_TO_R1_COEX
GPIO_AOP_TO_R1_TIME_SYNC_L
IO_BT_TO_R1_TIME_SYNC
IO_BT_TO_R1_WAKE

SWD_AP_BT_R1_SWDIO
SWD_AP_TO_MANY_SWCLK

50_TRX_R1_AOA1
50_TRX_R1_AOA2
50_TRX_R1_AOA3
50_TRX_R1_ANT2_CH9
50_TRX_R1_ANT2_CH5

UAT_TUNER_TO_R1_STATE
GPIO_R1_TO_BB_LAA_SW_CTRL

PP1V2_S4
PP1V8_S2
PP1V2_S2
PP1V2_NFC_S2

PP_VDD_MAIN
PP1V8_S2
PP1V2_S2
PP1V2_NFC_S2

NC_NFC_P_DEV_WAKE
GPIO_AOP_TO_NFC_TROWMAN_EN
GPIO_NFC_TO_BBPMU_CLK_EN

NFC_P_ANT_POS
NFC_P_ANT_NEG

NFC_F_ANT_POS
NFC_F_ANT_NEG

SPM10_EVENTS_AOP_TO_WLAN_NFC_CLK
SPM10_EVENTS_AOP_BT_WLAN_NFC_DATA_NFC_F_R

CLK_BBPMU_TO_NFC_38M

NFC_F_TEST_OUT

GPIO_S80_PMU_TO_NFC_EN
GPIO_PMU_NFC_TO_ARCAMP_TRIG
GPIO_PMU_NFC_TO_ARCAMP_RESET_L

I2C_R1_TO_NFC_SCL
I2C_R1_TO_NFC_SDA

NFC_P_THERMISTOR_UAT2
GPIO_NFC_F_NFC_P_SYNC1
GPIO_NFC_F_NFC_P_SYNC2

IO_TOUCH_TO_MANY_SCAN_ACTIVE

PP1V2_S4
PP1V8_S4
PP1V0_R1_ANA
PP1V0_R1_SOC
APPMU_TO_R1_RESET_L
APPMU_TO_WLAN_32K_CLK
AOP_TO_R1_COREDUMP_TRIG
SPL_AOP_TO_R1_CS_L
SPL_AOP_TO_R1_SCLK
SPL_AOP_TO_R1_MOSI
SPL_R1_TO_AOP_MISO
R1_TO_AOP_INT

I2C_R1_TO_SE_SCL
I2C_R1_TO_SE_SDA

BB_TO_R1_CH9_REQ
WLAN_TO_R1_COEX
R1_TO_BB_GRANT
R1_TO_WLAN_COEX
BB_TO_R1_LAA_REQ
AOP_TO_R1_TIME_SYNC
BT_TO_R1_TIME_SYNC
BT_TO_R1_WAKE

SWD_AOP_BT_R1_SWDIO
SWD_AOP_TO_MANY_SWCLK

50_R1_ANT0
50_R1_ANT1
50_R1_ANT3
50_R1_ANT_CH9
50_LAA_TO_R1

TUNER_TO_R1_STATE
R1_TO_BB_LAA_SW_CTRL

PP_VDD_MAIN
PP1V8_S2
PP1V2_S2
PP1V2_NFC_S2

PP_VDD_MAIN
PP1V8_S2
PP1V2_S2
PP1V2_NFC_S2

NC_NFC_P_DEV_WAKE
GPIO_AOP_TO_NFC_TROWMAN_EN
GPIO_NFC_TO_BBPMU_CLK_EN

NFC_P_ANT_POS
NFC_P_ANT_NEG

NFC_F_ANT_POS
NFC_F_ANT_NEG

SPM10_EVENTS_AOP_TO_WLAN_NFC_CLK
SPM10_EVENTS_AOP_BT_WLAN_NFC_DATA_NFC_F_R

CLK_BBPMU_TO_NFC_38M

NFC_F_TEST_OUT

PMU_TO_NFC_P_EN
NFC_P_TO_ARC_TRIG
NFC_P_TO_ARC_RESET_L


I2C_R1_TO_SE_SCL
I2C_R1_TO_SE_SDA

NFC_P_THERMISTOR_UAT2
NFC_F_TO_NFC_P_COEX
NFC_P_TO_NFC_F_COEX




TOUCH_TO_NFC_SCAN_ACTIVE

SYNC_MASTER=D53_ice_0.19.0		SYNC_DATE=02/01/2019	
PAGE TITLE			
HIERARCHIES			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	DRAWING NUMBER	051-05170	
	REVISION	10.0.0	
	BRANCH	1	
	PAGE	138 OF 138	
	SHEET	99 OF 117	


MODULE




I2C PULL-UPS AT NFC



UNSECURE BOOT BOOTSTRAP PULLUP






PAGE TITLE		
MODULE		
	DRAWING NUMBER	051-05170
	REVISION	10.0.0
	BRANCH	1
	PAGE	2 OF 3
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET 101 OF 117


FILTERS/MATCHING AND ANTENNA

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
131S0893	1	0.2PF	C305_R	BOARD_ID:D53
131S0369	1	0.5PF	C305_R	BOARD_ID:D54
131S0369	1	0.5PF	C305_R	BOARD_ID:D52
152S00493	1	0.9NH	R305_R	BOARD_ID:D53
152S01247	1	1.0NH	R305_R	BOARD_ID:D54
152S01246	1	0.8NH	R305_R	BOARD_ID:D52
131S0893	1	0.2PF	C310_R	BOARD_ID:D53
131S0369	1	0.5PF	C310_R	BOARD_ID:D54
131S00030	1	0.4PF	C310_R	BOARD_ID:D52
152S00430	1	2.3NH	C300_R	BOARD_ID:D52
131S0893	1	0.2PF	C315_R	BOARD_ID:D54
131S0893	1	0.2PF	C315_R	BOARD_ID:D52
152S01109	1	0.6NH	R316_R	BOARD_ID:D53
152S01246	1	0.8NH	R316_R	BOARD_ID:D54
152S01109	1	0.6NH	R316_R	BOARD_ID:D52
131S0893	1	0.2PF	C317_R	BOARD_ID:D53

Note: C300_R, C315_R are NOSTUFF for D53
NOTE: C300_R IS NOSTUFF FOR D54
Note: C317_R is NOSTUFF for D52/D54



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
131S0648	1	0.3PF	C302_R	BOARD_ID:D53
131S0648	1	0.3PF	C302_R	BOARD_ID:D54
131S00030	1	0.4PF	C302_R	BOARD_ID:D52
152S00494	1	0.8NH	R307_R	BOARD_ID:D53
152S00493	1	0.9NH	R307_R	BOARD_ID:D54
152S01246	1	0.8NH	R307_R	BOARD_ID:D52
131S0648	1	0.3PF	C312_R	BOARD_ID:D53
131S0893	1	0.2PF	C312_R	BOARD_ID:D54
131S0648	1	0.3PF	C312_R	BOARD_ID:D52
152S00421	1	1.4NH	C322_R	BOARD_ID:D53
152S01110	1	1.3NH	C322_R	BOARD_ID:D54
152S00416	1	1.2NH	C322_R	BOARD_ID:D52
152S00421	1	1.4NH	C332_R	BOARD_ID:D53
152S01110	1	1.3NH	C332_R	BOARD_ID:D54
152S00423	1	1.6NH	C332_R	BOARD_ID:D52
131S0648	1	0.3PF	C303_R	BOARD_ID:D53
131S0893	1	0.2PF	C303_R	BOARD_ID:D54
131S0648	1	0.3PF	C303_R	BOARD_ID:D52
152S00494	1	0.8NH	R308_R	BOARD_ID:D53
152S01247	1	1.0NH	R308_R	BOARD_ID:D54
152S00493	1	0.9NH	R308_R	BOARD_ID:D52
131S0648	1	0.3PF	C313_R	BOARD_ID:D53
131S0893	1	0.2PF	C313_R	BOARD_ID:D54
131S0893	1	0.2PF	C313_R	BOARD_ID:D52
152S00493	1	0.9NH	C323_R	BOARD_ID:D53
152S01110	1	1.3NH	C323_R	BOARD_ID:D54
152S00416	1	1.2NH	C323_R	BOARD_ID:D52
131S0648	1	0.3PF	R318_R	BOARD_ID:D53
131S00030	1	0.4PF	R318_R	BOARD_ID:D54
131S0616	1	0.6PF	R318_R	BOARD_ID:D52
152S00493	1	0.9NH	C333_R	BOARD_ID:D53
152S00423	1	1.6NH	C333_R	BOARD_ID:D54
152S00421	1	1.4NH	C333_R	BOARD_ID:D52
131S0648	1	0.3PF	C304_R	BOARD_ID:D53
131S0893	1	0.2PF	C304_R	BOARD_ID:D54
131S00030	1	0.4PF	C304_R	BOARD_ID:D52
152S01247	1	1.0NH	R309_R	BOARD_ID:D53
152S00419	1	1.1NH	R309_R	BOARD_ID:D54
152S00493	1	0.9NH	R309_R	BOARD_ID:D52
131S0648	1	0.3PF	C314_R	BOARD_ID:D53
131S0893	1	0.2PF	C314_R	BOARD_ID:D54
131S0648	1	0.3PF	C314_R	BOARD_ID:D52
152S00421	1	1.4NH	C324_R	BOARD_ID:D53
152S01110	1	1.3NH	C324_R	BOARD_ID:D54
152S00419	1	1.1NH	C324_R	BOARD_ID:D52
131S0648	1	0.3PF	R319_R	BOARD_ID:D53
131S0617	1	0.9PF	R319_R	BOARD_ID:D54
131S00030	1	0.4PF	R319_R	BOARD_ID:D52
152S00421	1	1.4NH	C334_R	BOARD_ID:D53
152S01110	1	1.3NH	C334_R	BOARD_ID:D54
152S00423	1	1.6NH	C334_R	BOARD_ID:D52

PAGE TITLE		
FILTERS MATCHING		
	DRAWING NUMBER	051-05170
	REVISION	10.0.0
	BRANCH	1
	PAGE	3 OF 3
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET 102 OF 117

MAV20 HIER_RADIO_MAV_TOP

LAST_MODIFICATION=Wed Jul 1 16:52:55 2020

PAGE	CSA	CONTENTS	SYNC	DATE
103	1	FRONT PAGE		
104	17	QET_DISCRETE_1		08/01/2019
105	20	LB PAD		08/01/2019
106	22	UHB LAT PAD		08/01/2019
107	30	COUPLER LOWER		08/01/2019
108	35	LOWER ANTENNA FEEDS_ANT3		08/01/2019
109	36	LOWER ANTENNA FEEDS_ANT7		08/01/2019
110	38	LOWER ANTENNA FEEDS_ANT9		08/01/2019
111	40	UPPER ANTENNA FEEDS_ANT8		10/02/2019

X1804

POWER

PP_VDD_MAIN	VOLTAGE=3.6	IN	2
PP_VDD_BOOST	VOLTAGE=4.5	IN	3 4 5
PP_VDD_RF_LV2	VOLTAGE=1.2	IN	3 4
PP_LV8_LDO6	VOLTAGE=1.8	IN	2 3 4 5

ET/APT IC

PP_APT_L_PA	VOLTAGE=5.5	IN	4
SHIELD_ETDAC_QET1_P		IN	2
SHIELD_ETDAC_QET1_N		IN	2

RF RFFE

SHIELD_RFFE1_SCLK_SDR	IN	5
SHIELD_RFFE1_SDATA_SDR	IN	5
SHIELD_RFFE2_SCLK_SDR	IN	5
SHIELD_RFFE2_SDATA_SDR	IN	4
SHIELD_RFFE3_SCLK_SDR	IN	3 4
SHIELD_RFFE3_SDATA_SDR	IN	3 4
SHIELD_RFFE8_SCLK_SDR	IN	2 3
SHIELD_RFFE8_SDATA_SDR	IN	2 3

LB PAD

50_RX_XCVR_PRX6_LB_A_RX0	OUT	3
50_RX_XCVR_PRX10_LB_PRX_OUT2	OUT	3
50_TX_IN_XCVR_TX1_LB_JB	IN	5
50_TX_IN_XCVR_TX0_LB	IN	5
50_TRX_IN_LMB_PAD_2G_LB_OUT_M	IN	3
50_TRX_LB_PORTB_RX1_M	OUT	3
50_TRX_LB_PORTB_TX_M	IN	3

UHB PA (LAT)

50_RX_XCVR_PRX14_N79_RX_OUT1	OUT	4
50_RX_XCVR_PRX15_N79_RX_OUT2	OUT	4
50_RX_XCVR_PRX16_UHB_RX_OUT1	OUT	4
50_RX_XCVR_PRX17_UHB_RX_OUT2	OUT	4
50_TX_IN_TX2_UHB_PAD_TX_N79_IN	IN	4
50_TX_IN_TX2_UHB_PAD_TX_UHB_IN_1	IN	4
50_UHB_L_CPLR_OUT	IN	4
50_TRX_UHB_PAD_PORTB_TX_M	OUT	4
50_TRX_UHB_PAD_N79_PORTB_TX_M	OUT	4

LAT

50_TRX_HB_PAD_ANT1	IN	5
50_CPLR_L_CPL1_LAT_OUT	IN	5
50_TRX_L5_LNA_IN	OUT	6
50_TRX_ANT1_LB_LMB_MB_HB	IN	5
50_TRX_ANT3_MB_HB_WLAN24	IN	6
50_TRX_ANT7_UHB_N79	IN	7
50_TRX_ANT9_UHB_N79	IN	8
50_TRX_HB_PAD_ANT2_M	IN	5

LAA

50_TRX_WLAN_G_BT_ANT3_NPLXR	IN	6
-----------------------------	----	---

UAT

50_TRX_ANT8_R1_UHB_N79	IN	9
50_TRX_PAUHBU_UHB_ANT2_TO_ANT8_M	IN	9
50_TRX_PAUHBU_N79_ANT2_TO_ANT8_M	IN	9
50_TRX_R1_ANT2_CH5	IN	9
50_TRX_R1_ANT2_CH9	IN	9


FRONT PAGE

DRAWING TITLE			SCH, TOP, D54	
		DRAWING NUMBER	051-05170	SIZE
		REVISION	10.0.0	D
<div><div></div><div>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED</div></div>		BRANCH		
		PAGE 1 OF 40		
		SHEET 103 OF 117		

SCH #: 951-11456

CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE ONLY - NOT A CHANGE REQUEST





PAGE TITLE		SYNCH_DATE=06/01/2019	
QET_DISCRETE_1			
	DRAWING NUMBER		SIZE
	051-05170		D
	REVISION		
	10.0.0		
<p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:</p> <p>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE</p> <p>II NOT TO REPRODUCE OR COPY IT</p> <p>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART.</p> <p>IV ALL RIGHTS RESERVED</p>	BRANCH		
	1		
	PAGE	17 OF 40	
	SHEET	104 OF 117	

LB PAD

OMIT TABLE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353S02386	1	IC, LB, PAD, SKY58240, WW, D5MBGA84	PA_LB_6	CRITICAL	RF_SKU=NA;PART_SKU=NAME
353S02387	1	IC, LB, PAD, SKY58241, ROW, D5MBGA84	PA_LB_6	CRITICAL	RF_SKU=ROW



UHB LAT PAD

D

C

B

A

D

C

B

A

PAGE TITLE			DRAWING NUMBER		SIZE
UHB LAT PAD					D
			REVISION		10.0.0
			BRANCH		1
			PAGE		22 OF 40
			SHEET		106 OF 117
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED					

LOWER COUPLER

D

C

B



A

D

C

B


A



USID=0X08

USID=0X08

TO SP3T

PAGE TITLE			SYMC_DATE=06/01/2019
COUPLER LOWER			
	DRAWING NUMBER	051-05170	SIZE D
	REVISION	10.0.0	
	BRANCH	1	
	PAGE	30 OF 40	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			SHEET 107 OF 117


LOWER ANTENNA FEEDS: ANT3

UAT ANTENNAS

ANT2	ANT4	ANT6	ANT8
LB	MB/HB	SAM	UHB
LMB/MB/HB	2.4GHZ	5GHZ	N79
L1 GNSS	UHB		
	N79		

LAT ANTENNAS

ANT1	ANT3	ANT5	ANT7	ANT9
LB	MB/HB	5GHZ	UHB	UHB
LMB/MB/HB	2.4GHZ		N79	N79
	L5 GNSS			



ANT3

5GHZ WLAN BPF IS ON LAA SCHEMATIC (ANT5)

PAGE TITLE			SYNCH DATE=09/01/2019
LOWER ANTENNA FEEDS ANT3			
	DRAWING NUMBER	051-05170	SIZE
	REVISION	10.0.0	D
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	1	
	PAGE	35 OF 40	
	SHEET	108 OF 117	


LOWER ANTENNA FEEDS: ANT7

UAT ANTENNAS

ANT2	ANT4	ANT6	ANT8
LB	MB/HB	SAM	UHB
LMB/MB/HB	2.4GHZ	5GHZ	N79
L1 GNSS	UHB		
	N79		

LAT ANTENNAS

ANT1	ANT3	ANT5	ANT7	ANT9
LB	MB/HB	5GHZ	UHB	UHB
LMB/MB/HB	2.4GHZ		N79	N79
	L5 GNSS			



ANT7

5GHZ WLAN BPF IS ON LAA SCHEMATIC (ANT5)

LOWER ANTENNA FEEDS: ANT9


UAT ANTENNAS

ANT2	ANT4	ANT6	ANT8
LB	MB/HB	SAM	UHB
LMB/MB/HB	2.4GHZ	5GHZ	N79
L1 GNSS	UHB		
	N79		


LAT ANTENNAS

ANT1	ANT3	ANT5	ANT7	ANT9
LB	MB/HB	5GHZ	UHB	UHB
LMB/MB/HB	2.4GHZ		N79	N79
	L5 GNSS			

ANT9



5GHZ WLAN BPF IS ON LAA SCHEMATIC (ANT5)

PAGE TITLE			8700C_DATE=08/01/2019
LOWER ANTENNA FEEDS_ANT9			
	DRAWING NUMBER	051-05170	SIZE
	REVISION	10.0.0	
	BRANCH	1	
	PAGE	38 OF 40	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			SHEET
			110 OF 117


UPPER ANTENNA FEEDS: ANT8

UAT ANTENNAS

ANT2	ANT4	ANT6	ANT8
LB	MB/HB	SAM	UHB
LMB/MB/HB	2.4GHZ	5GHZ	N79
L1 GNSS	UHB		
	N79		

LAT ANTENNAS

ANT1	ANT3	ANT5	ANT7	ANT9
LB	MB/HB	5GHZ	UHB	UHB
LMB/MB/HB	2.4GHZ		N79	N79
	L5 GNSS			



ANT8

5GHZ WLAN BPF IS ON LAA SCHEMATIC (ANT5)

PAGE TITLE			SYNCH_DATE=10/02/2019
UPPER ANTENNA FEEDS_ANT8			
	DRAWING NUMBER	051-05170	SIZE D
	REVISION	10.0.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	1	
	PAGE	40 OF 40	
	SHEET	111 OF 117	

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.

3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD	DATE
10	0024125573	ENGINEERING RELEASED		2020-07-01

HIER_NFC D54 TOP

LAST_MODIFICATION=Wed Jul 1 16:52:55 2020

PAGE	CSA	CONTENTS	SYNC	DATE
112	1	NFC: TABLE OF CONTENTS		
113	74	NFC_F		
114	75	NFC_P_CP		

D54 FURY MATCHING

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
131S00019	2	CAP,CER,COG,150PF,2%, 50V,0201	C7510_I,C7513_I	
131S00882	2	CAP,CER,COG,390PF,2%25V,0201	C7550_I,C7551_I	?
152801116	2	IND,82NH,2.5%,0.55A,0402	L7500_I,L7501_I	?
131S00825	2	CAP,CER,COG,560PF,2%,25V,0201	C7515_I,C7543_I	?
131S00025	2	CAP,CER,COG,1000PF,2%,25V,0201	C7514_I,C7542_I	?
131S00883	2	CAP,CER,COG,220PF,2%,25V,0201	C7512_I,C7541_I	?
131S00025	2	CAP,CER,COG,1000PF,2%,25V,0201	C7545_I,C7565_I	?
131S00025	2	CAP,CER,COG,1000PF,2%,25V,0201	C7546_I,C7566_I	?
131S00026	2	CAP,CER,COG,820PF,2%,25V,0201	C7547_I,C7567_I	?
131S00026	2	CAP,CER,COG,820PF,2%,50V,0201	C7548_I,C7568_I	?

2 (IN) PP_VPD_MAIN
VOLTAGE=3.8

2 (IN) PP1V8_S2
VOLTAGE=1.8

2 (IN) PP1V2_S2
VOLTAGE=1.2

2 (IO) PP1V2_NFC_S2

(IO) SPMIO_EVENTS_AOP_TO_WLAN_NFC_CLK

2 (IO) SPMIO_EVENTS_AOP_BI_WLAN_NFC_DATA_NFC_F_R

(IO) NFC_P_ANT_POS

(IO) NFC_P_ANT_NEG

(IO) NFC_F_ANT_POS

2 (IO) NFC_F_ANT_NEG

2 (IN) GPIO_AOP_TO_NFC_IRONMAN_EN

(IN) CLK_BBPMU_TO_NFC_38M

(OUT) GPIO_NFC_TO_BBPMU_CLK_EN

(IN) 2 NFC_F_TEST_OUT

(IN) 2 GPIO_NFC_F_NFC_F_SYNC2

(IN) 2 GPIO_NFC_F_NFC_F_SYNC1

(IN) 2 NC_NFC_F_DEV_WAKE

(IO) 2 GPIO_PMU_NFC_TO_ARCAMP_RESET_L

2 (IO) 2 GPIO_PMU_NFC_TO_ARCAMP_TRIG

2 (IO) 2 I2C_R1_TO_NFC_SCL


2 (IO) 2 I2C_R1_TO_NFC_SDA

(IO) NTC_STOCKHOLM

2 (IO) 2 GPIO_SEQ_PMU_TO_NFC_EN

(IN) 2 IO_TOUCH_TO_MANY_SCAN_ACTIVE


NFC: TABLE OF CONTENTS


DRAWING TITLE			DRAWING NUMBER		SIZE
SCH,TOP,D54			051-05170		D
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			REVISION		10.0.0
			BRANCH		
			PAGE		1 OF 75
			SHEET		112 OF 117


STOCKHOLM


FURY NFC CONTROLLER

FURY NFC FRONT END




PAGE TITLE		NFC_F	
 <p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED</p>	DRAWING NUMBER		SIZE
	051-05170		D
	REVISION		
		10.0.0	
		BRANCH	
		PAGE	
		74 OF 75	
		SHEET	
		113 OF 117	



PAGE TITLE		
NFC_P_CP		
	DRAWING NUMBER	051-05170
	REVISION	10.0.0
	BRANCH	1
	PAGE	75 OF 75
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET 114 OF 117


UAT 5GHZ RFEM




OMIT SW PP209_W 1 ANALOG UAT 5G FEM TO WLAN PDTS 2 3
P2MM-NISM ROOM=WLAN

OMIT SW PP218_W 1 SHIELD RFFE WLAN TO UAT FEMS CLK 2 3 5
P2MM-NISM ROOM=WLAN

OMIT SW PP219_W 1 SHIELD RFFE WLAN TO UAT FEMS DATA 2 3 5
P2MM-NISM ROOM=WLAN

PAGE TITLE		
5G rFEM (UAT)		
	DRAWING NUMBER	051-05170
	REVISION	10.0.0
	BRANCH	1
	PAGE	4 OF 5
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET 116 OF 117

LAT 5GHZ RFEM



OMIT SM PP208 W 1 ANALOG LAT 5G FEM TO WLAN PDT5 2
PP2MM-NSM ROOM=WLAN
OMIT SM PP220 W 1 SHIELD RFFE WLAN TO LAT FEMS CLK 2 4 6
PP2MM-NSM ROOM=WLAN
OMIT SM PP221 W 1 SHIELD RFFE WLAN TO LAT FEMS DATA 2 4 6
PP2MM-NSM ROOM=WLAN

PAGE TITLE		
5G rFEM (LAT)		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	DRAWING NUMBER	051-05170
	REVISION	10.0.0
	BRANCH	1
	PAGE	5 OF 5
	SHEET	117 OF 117

8		7		6		5		4		3		2		1	
1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.												REV	ECN	DESCRIPTION OF REVISION	CK APPD
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.															DATE
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.												9	0024124377	ENGINEERING RELEASED	2020-07-01
D54 BOT MAV															
LAST_MODIFICATION=Wed Jul 1 15:22:42 2020															
PAGE		CSA	CONTENTS		SYNC		DATE		PAGE		CSA	CONTENTS		SYNC DATE	
1	1	TABLE OF CONTENTS								51	58	MMW		08/01/2019	
2	2	SYSTEM: BOM Tables		D52_AP_MASTER_0.175		06/2019				52	59	TANGIER SIP		08/01/2019	
3	3	CONSTRAINTS: 90-Ohm and mmW		D52_AP_MASTER_0.169		02/2019				53	60	BG1 ARRAY		08/01/2019	
4	4	CONSTRAINTS: Power		D52_AP_MASTER_0.169		02/2019				54	1	NFC: TABLE OF CONTENTS			
5	5	CONSTRAINTS: Misc.				09/06/2019				55	2	NFC_P			
6	6	CONSTRAINTS: 50-Ohm				06/21/2019				56	3	NFC_P_FE			
7	9	SYSTEM: Mechanical				07/22/2019				57	1	Table of Contents_D52			
8	50	SYS PWR: NTCs (Bottom)		D52_AP_MASTER_tmp						58	2	THELONIOUS		D52_WIFI_MASTER_0.21.0	
9	126	TESTING: Test Points								59	7	2G4 rFEM (UAT)		D52_WIFI_MASTER_0.17.0	
10	128	TESTING: Probe Points								60	8	2G4 rFEM (LAT)		D52_WIFI_MASTER_0.17.0	
11	130	INTERPOSER: Symbol (1/2)				08/15/2019									
12	131	INTERPOSER: Symbol (2/2)				08/15/2019									
13	132	INTERPOSER: Aliases (1/4)				08/15/2019									
14	133	INTERPOSER: Aliases (2/4)				08/15/2019									
15	134	INTERPOSER: Aliases (3/4)				08/15/2019									
16	135	INTERPOSER: Aliases (4/4)				08/15/2019									
17	138	HIERARCHIES: Radio + Primary NFC													
18	139	HIERARCHIES: Wifi													
19	1	FRONT PAGE													
20	2	BOMS AND CONSTRAINTS				08/01/2019									
21	4	PMIC: BUCKs				08/01/2019									
22	5	PMIC: LDos				08/01/2019									
23	6	PMIC: CLOCKS & CONTROL				08/01/2019									
24	7	BB: POWER				08/01/2019									
25	8	BB: GND				08/01/2019									
26	9	BB: GPIOs & QLINK				08/01/2019									
27	11	XCVR POWER_1				08/01/2019									
28	12	XCVR POWER_2				08/01/2019									
29	13	XCVR DIGITAL & GND				08/01/2019									
30	14	XCVR RF				08/01/2019									
31	16	QET_DISCRETE_0				08/01/2019									
32	18	DCDC2				08/01/2019									
33	19	DCDC1				08/01/2019									
34	21	HB PAD				08/01/2019									
35	23	LMB_2G_PAD				08/01/2019									
36	25	LB DSM				08/01/2019									
37	26	HB TXDSM				08/01/2019									
38	27	UHB DSM				08/01/2019									
39	28	MIMO DSM LOWER				08/01/2019									
40	29	MIMO DSM UPPER				08/01/2019									
41	31	COUPLER UPPER				08/01/2019									
42	32	GNSS_L1				08/01/2019									
43	33	GNSS_L5				08/01/2019									
44	37	LOWER ANTENNA FEEDS_ANT8				08/01/2019									
45	39	UPPER ANTENNA FEEDS_ANT4				08/01/2019									
46	41	PSIM				08/01/2019									
47	43	UAT SAWTOOTH				08/01/2019									
48	44	LAT SAWTOOTH				08/01/2019									
49	46	DEBUG & TEST POINTS				08/01/2019									
50	57	ADJUSTABLES				08/01/2019									

APNs

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-05263	1	SCH,BOT,MAV,D54	SCH	CRITICAL	?
820-01971	1	PCB,BOT,MAV,D54	PCB	CRITICAL	?

Sub-designs Hierarchies

SOURCE PROJECT	SUB-DESIGN NAME	VERSION	HARD/ SOFT	SYNC_DATE/TIME	FORCE SUBDESIGN
D54	HIER_RADIO_MAV_BOT	3.61.0	S	2020_06_26_15:43:07	N
D54	HIER_NFC_BOT	0.23.0	S	2020_06_26_12:24:47	N
D54	HIER_WIFI_BOT	0.12.0	S	2020_06_26_12:33:04	N

Pages

SOURCE PROJECT	SUB-DESIGN NAME	SUB-DESIGN PAGES	VERSION	HARD/ SOFT	SYNC_DATE/TIME
D52	AP_MASTER	50	tmp	S	2020_07_01_14:57:41

Packaging Options

PACK_OPTIONS TO INCLUDE IN NETLIST
D54

TABLE OF CONTENTS

SYNC_MASTER=doe_panini		SYNC_DATE=05/15/2018	
DRAWING TITLE			
SCH,BOT,MAV,D54			
		DRAWING NUMBER	SIZE
		051-05263	D
		REVISION	
		9.0.0	
		BRANCH	
		PAGE	
		1 OF 139	
		SHEET	
		1 OF 60	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

D

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
131S00377	131S0823	?	ALL	CAF, CEB, 3-TECH, 7, SUP, DSA, 61, 0452

CRITICAL PART#	COMMENT
131S0823	CAP,CER,NP0/COG,33PF,+/-2%,25V,0201

(C419_E,C429_E-C434_E,C523)_E

CRITICAL PART#	COMMENT
138S00279	CAP,X5R,22UF,20%,4V,0402,SAMSUNG

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
825-7691	1	EEEE FOR 639-08664	MW3	CRITICAL	EEEE:08664
825-7691	1	EEEE FOR 639-10114	NY9L	CRITICAL	EEEE:10114
825-7691	1	EEEE FOR 639-10759	PP6P	CRITICAL	EEEE:10759


A

CRITICAL PART#	COMMENT
107S0244	THERMISTOR,NTC,100K OHM,1%,B=4250,01005

CRITICAL PART#	COMMENT
37780106	SUPP, TRANS, VARISTOR, 12V, 33PF, 01005
19780446	XTAL, 24MHZ, 30PPM, 9.5PF, 6.0 OHM MAX, 1612
15550576	RESR, BD, 10 OHM, 50A, 750MA, 0.07 DCR, 01015
155800168	FLTR, INDUCT, 65 OHM \pm 3, 400M, 0.7-20HZ, 0605
13860979	CAP, CER, XSR, 10UF, 20V, 10V, 0402, R=0.65MM
13860692	CAP, CER, XSR, 1UF, 20V, 6.3V, 0201
13860683	CAP, CER, XSR, 1UF, 10V, 25V, 0402
13860652	CAP, CER, XSR, 4.7UF, 20V, 6.3V, R=0.65MM, 0402
138600070	CAP, XSR, 4.7UF, 20V, 25V, 0402
138600014	CAP, CER, 10UF, 20V, 16V, XSR, 0201, R=0.39MM
13260664	CAP, CER, 0.047UF, 10V, 25V, XSR, 0201
13260663	CAP, CER, XSR, 1UF, 10V, 25V, 0402
13260534	CAP, CER, XSR, 10UF, 10V, 25V, 0201
13260396	CAP, CER, XSR, 1000PF, 10V, 10V, 01005

CRITICAL PART#	COMMENT
13280288	CAP,CER,X5R,0.1UF,10A,16V,0201
13280275	CAP,CER,X5R,470PF,10A,10V,01005
13280249	CAP,CER,X7R,220PF,10A,10V,01005
13280245	CAP,CER,X5R,0.01UF,10A,6.3V,01005
132800693	CAP,X5R,0.022UF,20A,6.3V,01005
132800025	CAP,CER,X5R,0.047UF,20A,6.3V,01005
132800008	CAP,CER,0.1UF,10A,50V,X7R,0462
13180893	CAP,CER,NPO/CGG,220PF,2A,50V,0201
13180804	CAP,CER,27PF,5A,CGG,25V,0201
13180307	CAP,CER,NPO/CGG,100PF,5A,16V,01005
13180225	CAP,CER,NPO/CGG,15PF,5A,16V,01005
13180223	CAP,CER,NPO/CGG,27PF,5A,16V,01005
13180220	CAP,CER,NPO/CGG,12PF,5A,16V,01005
13180216	CAP,CER,NPO/CGG,47PF,5A,16V,01005

CRITICAL PART#	COMMENT
155S00341	FERR RD. 240 OHM, 25W, 200MA, 0.9 DCR, 01005
131S00170	CAP. CER. COG. 220PF, 5V, 25V, 01005
131S0215	CAP. CER. NPO/COG. 22PF, 5V, 16V, 01005
131S0643	CAP. CER. NPO/COG. 56PF, 5V, 25V, 01005
107S0257	TERMISTOR, NTC, 10K, 10M, 14, 843435, 01005
132S0318	CAP. CER. X5R, 820PF, 10V, 10V, 01005
117S0055	RES. MF. 1/20W, 2M OHM, 5, 0201, SMD
132S0296	CAP. CER. X5R, 1000PF, 10V, 6.3V, 01005
118S0068	RES. MF. 1.3 MOHM, 14, 200PPM, 1/20W, 0201
132S0304	CAP. CER. X5R, 0.22UF, 20V, 6.3V, 0201
131S00053	CAP. CER. COG. 220PF, 5V, 10V, 01005
131S00323	CAP. CER. NPO/COG. 56PF, 5V, 25V, 01005
131S00303	CAP. CER. NPO/COG. 100UF, 5V, 16V, 01005
131S00353	CAP. CER. NPO/COG. 100PF, 5V, 16V, 01005

PAGE TITLE			DRAWING NUMBER		SIZE
<div>SYSTEM: BOM Tables</div> <div></div> <div>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED</div>			051-05263		D
			REVISION		9.0.0
			BRANCH		1
			PAGE		2 OF 139
			SHEET		2 OF 60

90-ohm Diff Pair Constraints
Electrical

CLASS DEFINITIONS				COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*	CLASS CHECKED Y/N
CLASS NAME	TYPE	CONSTRAINT SET	DP NAMES EX: DP:DP_AA*,DP_BB* (LINE STARTS WITH FLAG DP:)		
QLINK (RF)	E	DIFF_PAIR_QLINK-SUB6	DP:DP_85_SUB6_QLINK_*		
	E	DIFF_PAIR_QLINK-MMW	DP:DP_85_MMW_QLINK_*		
PCIE	E	DIFF_PAIR	DP:DP_90_PCIE_GP2_AP_*,BB_*		
	E	DIFF_PAIR	DP:DP_90_PCIE_GP1_AP_*,WLAN_*		
	E	DIFF_PAIR	DP:DP_90_USB_BB		

Physical

CLASS DEFINITIONS				COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*	CLASS CHECKED Y/N
CLASS NAME	TYPE	CONSTRAINT SET	DP NAMES EX: DP:DP_AA*,DP_BB* (LINE STARTS WITH FLAG DP:)		
85-ohm	P	A_85_OHM_DIFF	DP:DP_85_SUB6_QLINK_*		
	P	A_85_OHM_DIFF	DP:DP_85_MMW_QLINK_*		
	P	A_90_OHM_DIFF	DP:DP_90_PCIE_GP2_AP_*,BB_*		
90-ohm	P	A_90_OHM_DIFF	DP:DP_90_PCIE_GP1_AP_*,WLAN_*		
	P	A_90_OHM_DIFF	DP:DP_90_USB_BB		

Spacing

CLASS DEFINITIONS				COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*	CLASS CHECKED Y/N
CLASS NAME	TYPE	CONSTRAINT SET	DP NAMES EX: DP:DP_AA*,DP_BB* (LINE STARTS WITH FLAG DP:)		
85-ohm	S	A_DIELECTRIC_3X	=		
	S	A_DIELECTRIC_3X	=		
	S	A_DIELECTRIC_3X	=		
90-ohm	S	A_DIELECTRIC_3X	=		
	S	A_DIELECTRIC_3X	=		

Class-Class Spacing

CLASS TO CLASS SPACING		
CLASS NAME	CLASS NAME	CONSTRAINT SET
90_PCIE_BB	GND	A_DIELECTRIC_2X
90_PCIE_WLAN	GND	A_DIELECTRIC_2X

Custom mmW Constraints

Physical

CLASS DEFINITIONS				COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*	CLASS CHECKED Y/N
CLASS NAME	TYPE	CONSTRAINT SET	DP NAMES EX: DP:DP_AA*,DP_BB* (LINE STARTS WITH FLAG DP:)		
mmW_IF	P	50_OHM_MMW_IF_SE	50_MMW_*IFH*, 50_MMW_*IFV*		
mmW_RF	P	50_OHM_MMW_SE	50_MMW_SMR525_S1H_HP0L,50_MMW_SMR525_S1L_HP0L		
	P	50_OHM_MMW_SE	50_MMW_SMR525_S2H_HP0L,50_MMW_SMR525_S2L_HP0L		
	P	50_OHM_MMW_SE	50_MMW_SMR525_S5H_HP0L,50_MMW_SMR525_S5L_HP0L		
	P	50_OHM_MMW_SE	50_MMW_SMR525_S6H_HP0L,50_MMW_SMR525_S6L_HP0L		
	P	50_OHM_MMW_SMYRNA_HB_SE	50_MMW_SMR525_S7H_HP0L		
	P	50_OHM_MMW_SMYRNA_LB_SE	50_MMW_SMR525_S7L_HP0L		
	P	50_OHM_MMW_SMYRNA_HB_SE	50_MMW_SMR525_S8H_HP0L		
	P	50_OHM_MMW_SMYRNA_LB_SE	50_MMW_SMR525_S8L_HP0L		
	P	50_OHM_MMW_SE	50_MMW_SMR525_S9H_VP0L,50_MMW_SMR525_S9L_VP0L		
	P	50_OHM_MMW_SE	50_MMW_SMR525_S10H_VP0L,50_MMW_SMR525_S10L_VP0L		
	P	50_OHM_MMW_SMYRNA_HB_SE	50_MMW_SMR525_S11H_VP0L		
	P	50_OHM_MMW_SMYRNA_LB_SE	50_MMW_SMR525_S11L_VP0L		
	P	50_OHM_MMW_SMYRNA_HB_SE	50_MMW_SMR525_S12H_VP0L		
	P	50_OHM_MMW_SMYRNA_LB_SE	50_MMW_SMR525_S12L_VP0L		
	P	50_OHM_MMW_SE	50_MMW_SMR525_S13H_VP0L,50_MMW_SMR525_S13L_VP0L		
	P	50_OHM_MMW_SE	50_MMW_SMR525_S14H_VP0L,50_MMW_SMR525_S14L_VP0L		

Spacing

CLASS DEFINITIONS				COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*	CLASS CHECKED Y/N
CLASS NAME	TYPE	CONSTRAINT SET	DP NAMES EX: DP:DP_AA*,DP_BB* (LINE STARTS WITH FLAG DP:)		
mmW_IF	S	DIELECTRIC_4XV_50_MMW_IF_SE	=		
mmW_RF	S	DIELECTRIC_4XV_50_WIDE_MMW_SE	=		
	S	DIELECTRIC_4XV_50_WIDE_MMW_SE	=		
	S	DIELECTRIC_4XV_50_WIDE_MMW_SE	=		

Class-Class Spacing

CLASS TO CLASS SPACING		
CLASS NAME	CLASS NAME	CONSTRAINT SET
50_MMW_IF	GND	DIELECTRIC_2X_50_MMW_IF_SE
50_MMW_RF	GND	DIELECTRIC_2X_50_WIDE_MMW_SE
50_MMW_SMYRNA_HB_RF	GND	DIELECTRIC_2X_50_WIDE_MMW_SMYRNA_HB_SE
50_MMW_SMYRNA_LB_RF	GND	DIELECTRIC_2X_50_WIDE_MMW_SMYRNA_LB_SE

Spacing CSet Definitions

DIELECTRIC BASED SPACING RULES	
RULE DEFINITION	LIST OF VALUES
A_DIELECTRIC_INX <small>Calculates dielectric spacing from impedance, reference impedance, and reference length to determine spacing.</small>	EXAMPLE: 1.5,2,3,5,8 1.5,2,2.5,3,8
A_DIELECTRIC_INXD_XV_XVLX <small>Calculates dielectric spacing from impedance, reference impedance, and reference length to determine spacing.</small>	PLEASE USE HYBRID TABLE
A_DIELECTRIC_INXIN_INXOUT <small>Calculates dielectric spacing from impedance, reference impedance, and reference length to determine spacing.</small>	?

Diff Pair Constraints

Electrical

CLASS DEFINITIONS			COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*	CLASS CHANGED
CLASS NAME	...	CONSTRAINT SET	DP NAMES EX: DP:DP_AA*,DP_BB* (LINE STARTS WITH FLAG DP:)	Y/N
E_DP_GENERIC	E	GENERIC_DP	DP:DP_SHIELD_ETDAC_QET0	Y
E_DP_GENERIC	E	GENERIC_DP	DP:DP_SHIELD_ETDAC_QET1	Y
E_DP_GENERIC	E	GENERIC_DP	DP:DP_VREG_S1_S6_SENSE	Y
E_DP_NTC	E	GENERIC_DP	DP:DP_NTC_*	Y

Physical

CLASS DEFINITIONS			COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*	CLASS CHANGED
CLASS NAME	...	CONSTRAINT SET	DP NAMES EX: DP:DP_AA*,DP_BB* (LINE STARTS WITH FLAG DP:)	Y/N
DP_ETDAC_QET0	P	GENERIC_DP	DP:DP_SHIELD_ETDAC_QET0	Y
DP_ETDAC_QET1	P	GENERIC_DP	DP:DP_SHIELD_ETDAC_QET1	Y
DP_GENERIC	P	GENERIC_DP	DP:DP_VREG_S1_S6_SENSE	Y
DP_NTC	P	GENERIC_DP	DP:DP_NTC_*	Y

Spacing

CLASS DEFINITIONS			COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*	CLASS CHANGED
CLASS NAME	...	CONSTRAINT SET	DP NAMES EX: DP:DP_AA*,DP_BB* (LINE STARTS WITH FLAG DP:)	Y/N
DP_GENERIC	S	DEFAULT	=	Y
DP_NTC	S	A_DIELECTRIC_1.5X	=	Y
DP_ETDAC_QET0	S	A_DIELECTRIC_1.5X	=	Y
DP_ETDAC_QET1	S	A_DIELECTRIC_1.5X	=	Y

RF-Shield

Physical

CLASS DEFINITIONS			COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*	CLASS CHANGED
CLASS NAME	...	CONSTRAINT SET	DP NAMES EX: DP:DP_AA*,DP_BB* (LINE STARTS WITH FLAG DP:)	Y/N
SubBus	RF_SHIELD_SUBUS_WIDE	P	PWR_SUBUS	Y
	RF_SHIELD_SUBUS_DEFAULT	P	DEFAULT	Y
RFPE	RF_SHIELD_RFPE	P	DEFAULT	Y
	RF_SHIELD_RFPE	P	RFPE_WLAN_TO_LAT*	Y
	RF_SHIELD_RFPE	P	RFPE_WLAN_TO_UAT*	Y
	RF_SHIELD_RFPE	P	RFPE0_XCVR_TO_LAT_LAA_VIO_R	Y
	RF_SHIELD_RFPE	P	SHIELD_RFPE*	Y
Clocks	RF_SHIELD_CLK	P	DEFAULT	Y
	RF_SHIELD_CLK	P	SHIELD*38P4M*CLK*	Y
	RF_SHIELD_CLK	P	SHIELD*19P2M*CLK*	Y
	RF_SHIELD_CLK	P	SHIELD*SLEEP*CLK*	Y
Analog	RF_SHIELD_CLK	P	SHIELD_*_CLK_32K	Y
	RF_SHIELD_ANALOG	P	SHIELD_*_ZQ	Y
	RF_SHIELD_ANALOG	P	SHIELD_*_CAL	Y
	RF_SHIELD_ANALOG	P	SHIELD_*_REXT	Y
	RF_SHIELD_ANALOG	P	SHIELD_*_CAL_RES	Y

Spacing

CLASS DEFINITIONS			COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*	CLASS CHANGED
CLASS NAME	...	CONSTRAINT SET	DP NAMES EX: DP:DP_AA*,DP_BB* (LINE STARTS WITH FLAG DP:)	Y/N
RF_SHIELD_RFPE	S	DEFAULT	=	Y
RF_SHIELD_SUBUS_WIDE	S	DEFAULT	=	Y
RF_SHIELD_SUBUS_DEFAULT	S	DEFAULT	=	Y
RF_SHIELD_CLK	S	A_DIELECTRIC_3X	=	Y
RF_SHIELD_ANALOG	S	A_DIELECTRIC_3X	=	Y

Class-Class Spacing

CLASS TO CLASS SPACING		
CLASS NAME	CLASS NAME	CONSTRAINT SET
RF_SHIELD_RFPE	PWR_DEFAULT	A_DIELECTRIC_3X
RF_SHIELD_RFPE	PWR_50UM	A_DIELECTRIC_3X
RF_SHIELD_RFPE	PWR_80UM	A_DIELECTRIC_3X
RF_SHIELD_RFPE	PWR_100UM	A_DIELECTRIC_3X
RF_SHIELD_RFPE	PWR_200UM	A_DIELECTRIC_3X
RF_SHIELD_RFPE	PWR_300UM	A_DIELECTRIC_3X
RF_SHIELD_RFPE	PWR_500UM	A_DIELECTRIC_3X
RF_SHIELD_RFPE	PWR_750UM	A_DIELECTRIC_3X
RF_SHIELD_RFPE	PWR_SHAPE	A_DIELECTRIC_3X
RF_SHIELD_RFPE	GND	DEFAULT
RF_SHIELD_CLK	GND	DEFAULT
RF_SHIELD_ANALOG	GND	DEFAULT
DP_ETDAC_QET0	GND	DEFAULT
DP_ETDAC_QET1	GND	DEFAULT
DP_NTC	GND	DEFAULT

Grouping Constraints

Physical

CLASS DEFINITIONS			COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*	CLASS CHANGED
CLASS NAME	...	CONSTRAINT SET	DP NAMES EX: DP:DP_AA*,DP_BB* (LINE STARTS WITH FLAG DP:)	Y/N
GRP_GPIO	P	DEFAULT	GPIO*, IO_*	Y
GRP_I2C	P	DEFAULT	I2C*	Y
GRP_I2S	P	DEFAULT	I2S*LRCLK*, I2S*BCLK*, I2S*DOUT*, I2S*DIN*	Y
GRP_SPI	P	DEFAULT	SPI*MOSI*, SPI*MISO*, SPI*CS*	Y
GRP_UART	P	DEFAULT	UART*	Y
GRP_SWD	P	DEFAULT	SWD*	Y
GRP_SPMI_DATA	P	DEFAULT	SPMI*DATA*	Y
GRP_PCIE_SIDE	P	DEFAULT	PCIE*CLKREQ*, PCIE*PERST*	Y

Spacing

CLASS DEFINITIONS			COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*	CLASS CHANGED
CLASS NAME	...	CONSTRAINT SET	DP NAMES EX: DP:DP_AA*,DP_BB* (LINE STARTS WITH FLAG DP:)	Y/N
GRP_GPIO	S	DEFAULT	=	Y
GRP_I2C	S	DEFAULT	=	Y
GRP_I2S	S	DEFAULT	=	Y
GRP_SPI	S	DEFAULT	=	Y
GRP_UART	S	DEFAULT	=	Y
GRP_SWD	S	DEFAULT	=	Y
GRP_SPMI_DATA	S	DEFAULT	=	Y
GRP_PCIE_SIDE	S	DEFAULT	=	Y

BB XO

CLASS DEFINITIONS			COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*	CLASS CHANGED
CLASS NAME	...	CONSTRAINT SET	DP NAMES EX: DP:DP_AA*,DP_BB* (LINE STARTS WITH FLAG DP:)	Y/N
XTAL_OSC	S	A_DIELECTRIC_3X	XO_GND	Y
XTAL_OSC	S	A_DIELECTRIC_3X	XO_THERM	Y
XTAL_OSC	S	A_DIELECTRIC_3X	THERMAL_GNSS_XO_THERM	Y

CLASS TO CLASS SPACING		
CLASS NAME	CLASS NAME	CONSTRAINT SET
XTAL_OSC	XTAL_OSC	DEFAULT

Clocks

Physical

CLASS DEFINITIONS			COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*	CLASS CHANGED
CLASS NAME	...	CONSTRAINT SET	DP NAMES EX: DP:DP_AA*,DP_BB* (LINE STARTS WITH FLAG DP:)	Y/N
CLK	P	DEFAULT	CLK_*	Y
CLK	P	DEFAULT	SPMI*CLK*	Y
CLK	P	DEFAULT	SPI*SCLK*	Y

Spacing

CLASS DEFINITIONS			COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*	CLASS CHANGED
CLASS NAME	...	CONSTRAINT SET	DP NAMES EX: DP:DP_AA*,DP_BB* (LINE STARTS WITH FLAG DP:)	Y/N
CLK	S	A_DIELECTRIC_1.5X	=	Y

Sensitive Analog

Physical

CLASS DEFINITIONS			COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*	CLASS CHANGED
CLASS NAME	...	CONSTRAINT SET	DP NAMES EX: DP:DP_AA*,DP_BB* (LINE STARTS WITH FLAG DP:)	Y/N
ANALOG	P	DEFAULT	ANALOG*PPTS*	Y

Spacing

CLASS DEFINITIONS			COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*	CLASS CHANGED
CLASS NAME	...	CONSTRAINT SET	DP NAMES EX: DP:DP_AA*,DP_BB* (LINE STARTS WITH FLAG DP:)	Y/N
ANALOG	S	A_DIELECTRIC_1.5X	=	Y

Class-Class Spacing

CLASS TO CLASS SPACING		
CLASS NAME	CLASS NAME	CONSTRAINT SET
ANALOG	GND	DEFAULT
CLK	GND	DEFAULT

PAGE TITLE			SYNC DATE=09/06/2019	
CONSTRAINTS: Misc.			DRAWING NUMBER	SIZE
			051-05263	D
			REVISION	9.0.0
			BRANCH	1
			PAGE	5 OF 139
			SHEET	5 OF 60
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED				

50 Thin

HYBRID IMPEDANCE RULE			
TRACE LAYER	REFERENCE LAYER(S)	REQUIRED IMPEDANCE	TRACE WIDTH (OPTIONAL)
RF SPACING VALUES= ?			
RULE NAME= 50_THIN		ZONE NAME= PRIMARY	
TOP	ISL2	50	0.059
ISL3	ISL2, ISL4	50	0.029
ISL5	ISL4, ISL6	50	0.041
ISL7	ISL6, BOTTOM	50	0.029

50 Wide

HYBRID IMPEDANCE RULE			
TRACE LAYER	REFERENCE LAYER(S)	REQUIRED IMPEDANCE	TRACE WIDTH (OPTIONAL)
RF SPACING VALUES= ?			
RULE NAME= 50_WIDE		ZONE NAME= PRIMARY	
TOP	ISL3	50	0.166
ISL6	ISL4, BOTTOM	50	0.089

50 Wide, Surface Thin

HYBRID IMPEDANCE RULE			
TRACE LAYER	REFERENCE LAYER(S)	REQUIRED IMPEDANCE	TRACE WIDTH (OPTIONAL)
RF SPACING VALUES= ?			
RULE NAME= 50_WIDE_SURFACE_THIN		ZONE NAME= PRIMARY	
TOP	ISL2	50	0.059
ISL6	ISL4, BOTTOM	50	0.089

50 Wide, L3 and Surface Thin

HYBRID IMPEDANCE RULE			
TRACE LAYER	REFERENCE LAYER(S)	REQUIRED IMPEDANCE	TRACE WIDTH (OPTIONAL)
RF SPACING VALUES= ?			
RULE NAME= 50_WIDE_SURFACE_L3_THIN		ZONE NAME= PRIMARY	
TOP	ISL2	50	0.059
ISL3	ISL2, ISL4	50	0.029
ISL6	ISL4, BOTTOM	50	0.089

50 Wide, L3 Thin

HYBRID IMPEDANCE RULE			
TRACE LAYER	REFERENCE LAYER(S)	REQUIRED IMPEDANCE	TRACE WIDTH (OPTIONAL)
RF SPACING VALUES= ?			
RULE NAME= 50_WIDE_L3_THIN		ZONE NAME= PRIMARY	
TOP	ISL3	50	0.166
ISL3	ISL2, ISL4	50	0.029
ISL6	ISL4, BOTTOM	50	0.089

50-ohm (Wide) Constraints
Physical

	CLASS DEFINITIONS			COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*	CLEAR OVERWRITE
	CLASS NAME	TYPE	CONSTRAINT SET	DP NAMES EX: DP:DP_AA*DP_BB* (LINE STARTS WITH FLAG DP:)	Y/N
Cellular	50_TRX_WIDE	P	A_50_WIDE_SE	50_TRX_ANT2*	Y
	50_TRX_WIDE	P	A_50_WIDE_SE	50_TRX_ANT4*	Y
	50_TRX_WIDE	P	A_50_WIDE_SE	50_TRX_ANT4_MB_HB_WLAN24	Y
	50_TRX_WIDE	P	A_50_WIDE_SE	50_TRX_ANT4_MB_HB_WLAN24_M	Y
	50_TRX_WIDE	P	A_50_WIDE_SE	50_TRX_CPLR_U_CPL2_ANT_LMB_MB_HB	Y
	50_TRX_WIDE	P	A_50_WIDE_SE	50_TRX_HB_PAD_*	Y
	50_TRX_WIDE	P	A_50_WIDE_SE	50_TRX_LBDSM_*	Y
	50_TRX_WIDE	P	A_50_WIDE_SE	50_TRX_LMB_HB_PORTB_RX1_DRX_OUT	Y
	50_TRX_WIDE	P	A_50_WIDE_SE	50_TRX_LMB_HB_PORTB_RX1	Y
	50_TRX_WIDE	P	A_50_WIDE_SE	50_TRX_LMB_HB_PORTB_TX	Y
	50_TRX_WIDE	P	A_50_WIDE_SE	50_TRX_LMB_HB_PORTB_TX_UAT*	Y
	50_TRX_WIDE	P	A_50_WIDE_SE	50_TRX_HBDSM_*	Y
GNSS	50_TRX_WIDE	P	A_50_WIDE_SE	50_TRX_L* LNA_IN*	Y
Wifi	50_TRX_WIDE	P	A_50_WIDE_SE	50_TRX_WLAN_G_BT_ANT3*	Y
UHB PAD	50_TRX_UHB_PAD	P	A_50_WIDE_SE	50_TRX_UHB_PAD_*	Y
Direct Net	50_TRX_WIDE	P	A_50_WIDE_SE	50_TRX_WLAN_G_BT_ANT4*	Y
	50_TRX_WIDE	P	A_50_WIDE_SE	50_TRX_TPLX_ANT_LB_LMB_MB_HB_L1	Y
	50_TRX_WIDE	P	A_50_WIDE_SE	50_WLAN_G_BT_LAT	Y
	50_TRX_WIDE	P	A_50_WIDE_SE	50_TRX_IN_LMB_PAD_2G_LB_OUT	Y
	50_TRX_WIDE	P	A_50_WIDE_SE	50_TRX_IN_LMB_PAD_LMB_ANT	Y
	50_TRX_WIDE	P	A_50_WIDE_SE	50_TRX_IN_LMB_PAD_2G_MB_OUT_M	Y
	50_TRX_WIDE	P	A_50_WIDE_SE	50_TRX_IN_LMB_PAD_2G_MB_OUT	Y
	50_TRX_PAUHB	P	A_50_WIDE_SE	50_TRX_PAUHB_N79_ANT1_TO_ANT4*	Y
	50_TRX_PAUHB	P	A_50_WIDE_SE	50_TRX_PAUHB_UHB_ANT1_TO_ANT4*	Y
	50_TRX_WIDE	P	A_50_WIDE_SE	50_TRX_PAUHB_UHB_ANT2_TO_ANT8_M	Y
	50_TRX_WIDE	P	A_50_WIDE_SE	50_TRX_LB_PORTB_RX1_ANT2	Y
	50_TRX_WIDE	P	A_50_WIDE_SE	50_TRX_LB_PORTB_TX	Y
	50_TRX_WIDE	P	A_50_WIDE_SE	50_WLAN_G_BT_ANT4_NPLXR_M	Y
	50_TRX_WIDE	P	A_50_WIDE_SE	50_TRX_LB_PORTB_TX_M	Y
	50_TRX_WIDE	P	A_50_WIDE_SE		Y

Spacing

	CLASS DEFINITIONS			COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*		CLEAR VALUES Y/N
	CLASS NAME		CONSTRAINT SET	DP NAMES EX: DP:DP_AA*,DP_BB* (LINE STARTS WITH FLAG DP:)		Y/N
Everything	50_TRX_WIDE	S	NA_DIELECTRIC_4XV_50_WIDE_SE	=		Y
	50_TRX_UHB_PAD	S	NA_DIELECTRIC_4XV_50_WIDE_SE	=		Y
	50_TRX_PAUHBU	S	NA_DIELECTRIC_4XV_50_WIDE_SE	=		Y

Class-Class Spacing

CLASS TO CLASS SPACING			
CLASS NAME	CLASS NAME	CONSTRAINT SET	
GND	50_TRX_WIDE	GND	NA_DIELECTRIC_2X_50_WIDE_SE
	50_TRX_UHB_PAD	GND	NA_DIELECTRIC_2X_50_WIDE_SE
UHB PAD to Self	50_TRX_UHB_PAD	50_TRX_UHB_PAD	DIELECTRIC_4XV_50_WIDE_SE_UHB_PAD
	50_TRX_PAUHBU	GND	NA_DIELECTRIC_2X_50_WIDE_SE
PAUHBU to Self	50_TRX_PAUHBU	50_TRX_PAUHBU	DIELECTRIC_4XV_50_WIDE_SE_UHB_PAD

50-ohm (Hybrid) Constraints

CLASS DEFINITIONS			COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR* DP NAMES EX: DP:DP_AA*,DP_BB* (LINE STARTS WITH FLAG DP:)		CLEAR VALUES Y/N
CLASS NAME	TYPE	CONSTRAINT SET			
50_TRX_HYBRID	P	A_50_WIDE_SURFACE_THIN_SE	50_WLAN_A_C1_TXRX_FEM_M		Y
50_TRX_HYBRID	P	A_50_WIDE_SURFACE_THIN_SE	50_WLAN_A_C1_TXRX_BPF		Y
50_TRX_HYBRID	P	A_50_WIDE_SURFACE_THIN_SE	50_WLAN_A_C1_TXRX_BPF_R		Y
50_TRX_HYBRID	P	A_50_WIDE_SURFACE_THIN_SE	50_TRX_IN_LMB_PAD_2G_LB_OUT_M		Y
50_TRX_HYBRID	P	A_50_WIDE_SURFACE_THIN_SE	50_TRX_IN_LMB_PAD_LMB_ANT_M		Y
50_TRX_HYBRID	P	A_50_WIDE_SURFACE_THIN_SE	50_TRX_CPLR_U_CPL2_ANT_LMB_MB_HB_M		Y
50_TRX_WIDE_SURFACE_L3_THIN	P	A_50_WIDE_SURFACE_L3_THIN_SE	50_TRX_PAUHBU_N79_ANT2_TO_ANT8*		Y
50_TRX_WIDE_SURFACE_L3_THIN	P	A_50_WIDE_SURFACE_L3_THIN_SE	50_WLAN_A_C1_TXRX		Y
50_TRX_WIDE_L3_THIN	P	A_50_WIDE_L3_THIN_SE	50_TRX_CPLR_U_CPL1_ANT_LB_LMB_MB_HB_L1		Y
50_TRX_WIDE_L3_THIN	P	A_50_WIDE_L3_THIN_SE	50_TRX_PAUHBU_UHB_ANT2_TO_ANT8		Y

Spacing

CLASS DEFINITIONS			COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR* DP NAMES EX: DP:DP_AA*,DP_BB* (LINE STARTS WITH FLAG DP:)		CLEAR OVERIDE
CLASS NAME	TYPE	CONSTRAINT SET			Y/N
50_TRX_HYBRID	S	NA_DIELECTRIC_4XV_50_WIDE_SURFACE_THIN_SE	=		Y
50_TRX_WIDE_SURFACE_L3_THIN	S	NA_DIELECTRIC_4XV_50_WIDE_SURFACE_L3_THIN_SE	=		Y
50_TRX_WIDE_L3_THIN	S	NA_DIELECTRIC_4XV_50_WIDE_L3_THIN_SE	=		Y

Class-Class Spacing

CLASS TO CLASS SPACING			
CLASS NAME	CLASS NAME	CONSTRAINT SET	
GND	50_TRX_HYBRID	GND	NA_DIELECTRIC_2X_50_WIDE_SURFACE_THIN_SE
	50_TRX_WIDE_SURFACE_L3_THIN	GND	NA_DIELECTRIC_2X_50_WIDE_SURFACE_L3_THIN_SE
GND	50_TRX_WIDE_L3_THIN	GND	NA_DIELECTRIC_2X_50_WIDE_L3_THIN_SE

50-ohm (Thin) Constraints
Physical

	CLASS DEFINITIONS			COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*	CLEAR VALUES Y/N
	CLASS NAME	TYPE	CONSTRAINT SET	DP NAMES EX: DP:DP_AA*,DP_BB* (LINE STARTS WITH FLAG DP:)	
Wildcards	50_TX0_THIN	P	A_50_THIN_SE	50_TX_IN_*TX0_*	Y
	50_TX1_THIN	P	A_50_THIN_SE	50_TX_IN_*TX1_*	Y
	50_TX2_THIN	P	A_50_THIN_SE	50_TX_IN_*TX2_*	Y
	50_RX_THIN	P	A_50_THIN_SE	50_RX_HBDSM_RXOUT_DRX*	Y
	50_RX_THIN	P	A_50_THIN_SE	50_RX_XCVR_DRX*	Y
	50_RX_THIN	P	A_50_THIN_SE	50_RX_XCVR_PRX*	Y
	50_RX_THIN	P	A_50_THIN_SE	50_RX_HB_PAD_PRX_OUT*	Y
	50_RX_THIN	P	A_50_THIN_SE	50_RX_MIMO*_RXOUT_DRX*	Y
	50_THIN	P	A_50_THIN_SE	50_WLAN_A_C0*	Y
	50_THIN	P	A_50_THIN_SE	50_WLAN_G_C0*	Y
	50_THIN	P	A_50_THIN_SE	50_WLAN_G_C1*	Y
Direct Net	50_RX_THIN	P	A_50_THIN_SE	50_LAA_RX_XCVR_DRX10	Y
	50_RX_THIN	P	A_50_THIN_SE	50_LAA_RX_XCVR_PRX12	Y
	50_RX_THIN	P	A_50_THIN_SE	50_RX_LBDSM_RXOUT1	Y
	50_RX_THIN	P	A_50_THIN_SE	50_RX_LBDSM_RXOUT2	Y
	50_RX_THIN	P	A_50_THIN_SE	50_RX_UHB_DSM_RX_OUT1	Y
	50_RX_THIN	P	A_50_THIN_SE	50_RX_UHB_DSM_N79_RX_OUT1	Y
	50_RX_THIN	P	A_50_THIN_SE	50_RX_UHB_DSM_RX_OUT2	Y
	50_RX_THIN	P	A_50_THIN_SE	50_RX_UHB_DSM_N79_RX_OUT2	Y
	50_RX_THIN	P	A_50_THIN_SE	50_RX_LMB_PAD_LMB_PRX_OUT	Y
	50_RX_THIN	P	A_50_THIN_SE	50_RX_LMB_PAD_LMB_PRX_OUT_M	Y
	50_THIN	P	A_50_THIN_SE	50_RX_GNSS_L1	Y
	50_THIN	P	A_50_THIN_SE	50_RX_GNSS_L5	Y
	50_THIN	P	A_50_THIN_SE	50_RX_L5_LNA_OUT	Y
	50_THIN	P	A_50_THIN_SE	50_L5_LNA_NOTCH2	Y
	50_THIN	P	A_50_THIN_SE	50_RX_L1_LNA_OUT	Y
	50_THIN	P	A_50_THIN_SE	50_L1_LNA_NOTCH2	Y
	50_THIN	P	A_50_THIN_SE	50_TX_IN_XCVR_FBRX_1	Y
	50_THIN	P	A_50_THIN_SE	50_CPLR_L_CPL1_LAT_OUT	Y
	50_THIN	P	A_50_THIN_SE	50_UHB_L_CPLR_OUT	Y
	50_THIN	P	A_50_THIN_SE	50_CPLR_U_CPL1_UHB_OUT	Y
	50_THIN	P	A_50_THIN_SE	50_CPLR_U_CPL1_UAT_OUT	Y
	50_THIN	P	A_50_THIN_SE	50_WLAN_G_LAT_TXRX_FEM	Y
	50_THIN	P	A_50_THIN_SE	50_WLAN_G_UAT_TXRX_FEM	Y
	50_THIN	P	A_50_THIN_SE	50_TANGIER_TP11	Y
	50_THIN	P	A_50_THIN_SE	50_WLAN_A_C1_TXRX_MODULE	Y
	50_THIN	P	A_50_THIN_SE	50_TRX_CPLR_U_CPL1_IN_LB_LMB_MB_HB_L1	Y
	50_THIN	P	A_50_THIN_SE	50_TRX_LB_PORTB_RX1_M	Y
	50_THIN	P	A_50_THIN_SE	50_TRX_ANT4_MB_HB_WLAN24_L	Y
	50_THIN	P	A_50_THIN_SE	50_TRX_ANT4_MB_HB_WLAN24_NOTCH	Y

Spacing


	CLASS DEFINITIONS			COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*	CLEAR VALUE
	CLASS NAME	TYPE	CONSTRAINT SET	DP NAMES EX: DP:DP_AA*,DP_BB* (LINE STARTS WITH FLAG DP:)	Y/N
Everything	50_TX0_THIN	S	NA_DIELECTRIC_4XV_50_THIN_SE	=	Y
	50_TX1_THIN	S	NA_DIELECTRIC_4XV_50_THIN_SE	=	Y
	50_TX2_THIN	S	NA_DIELECTRIC_4XV_50_THIN_SE	=	Y
	50_RX_THIN	S	NA_DIELECTRIC_4XV_50_THIN_SE	=	Y
	50_THIN	S	NA_DIELECTRIC_4XV_50_THIN_SE	=	Y

Class-Class Spacing


CLASS TO CLASS SPACING			
CLASS NAME	CLASS NAME	CONSTRAINT SET	
Same Class	50_TX0_THIN	50_TX0_THIN	NA_DIELECTRIC_2X_50_THIN_SE
	50_TX1_THIN	50_TX1_THIN	NA_DIELECTRIC_2X_50_THIN_SE
	50_TX2_THIN	50_TX2_THIN	NA_DIELECTRIC_2X_50_THIN_SE
	50_RX_THIN	50_RX_THIN	NA_DIELECTRIC_2X_50_THIN_SE
	50_THIN	50_THIN	NA_DIELECTRIC_2X_50_THIN_SE
GND	50_TX0_THIN	GND	NA_DIELECTRIC_2X_50_THIN_SE
	50_TX1_THIN	GND	NA_DIELECTRIC_2X_50_THIN_SE
	50_TX2_THIN	GND	NA_DIELECTRIC_2X_50_THIN_SE
	50_RX_THIN	GND	NA_DIELECTRIC_2X_50_THIN_SE
	50_THIN	GND	NA_DIELECTRIC_2X_50_THIN_SE

PAGE TITLE			SYNC DATE=06/21/2019
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	DRAWING NUMBER	051-05263	SIZE D
	REVISION	9.0.0	
	BRANCH	1	
	PAGE	6 OF 139	
	SHEET	6 OF 60	


FEZ FIDUCIALS




SHIELDS




STIFFENER



FIDUCIALS




UF: Always stuff




UF: NOSTUFF with Kolkata




UF: Stuff with Kolkata



PAGE TITLE			SYSTEM: Mechanical	
		DRAWING NUMBER	051-05263	SIZE
		REVISION	9.0.0	D
		BRANCH	1	
		PAGE	9 OF 139	
		SHEET	7 OF 60	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED				




LVCC




REL Bias




DFU





Power/GND





VBUS





AMUX



PAGE TITLE		
TESTING: Test Points		
	DRAWING NUMBER	051-05263
	REVISION	9.0.0
	BRANCH	1
	PAGE	126 OF 139
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET 9 OF 60



PAGE TITLE		
TESTING: Probe Points		
	DRAWING NUMBER	051-05263
	REVISION	9.0.0
	BRANCH	1
	PAGE	128 OF 139
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET 10 OF 60




PAGE TITLE			DRAWING NUMBER		
INTERPOSER: Symbol (1/2)			051-05263		
			REVISION		
			9.0.0		
			BRANCH		
			1		
			PAGE		
			130 OF 139		
			SHEET		
			11 OF 60		

Interposer: Symbol 1 Aliases

LEFT SIDE



RIGHT SIDE




Interposer: Symbol 2 Aliases

LEFT SIDE




RIGHT SIDE




Interposer: Symbol 3 Aliases

LEFT SIDE





RIGHT SIDE



Interposer: Symbol 4 Aliases

LEFT SIDE



PAGE TITLE		SYNC_DATE=08/15/2019	
INTERPOSER: Aliases (4/4)			
	DRAWING NUMBER		SIZE
	051-05263		D
	REVISION		
	9.0.0		
<p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:</p> <p>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE</p> <p>II NOT TO REPRODUCE OR COPY IT</p> <p>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART</p> <p>IV ALL RIGHTS RESERVED</p>		BRANCH	
		1	
		PAGE	
		135 OF 139	
		SHEET	
		16 OF 60	

HIERARCHIES

D

C

B

A

D

C

B


A

55	21	18	17	16	15	9	PP_VDD_MAIN
22	15						PP_VDD_BOOST
26	14						PP1V2_S2
55	47	18	17	13			PP1V2_S4
48	18	15					PP1V8_S2
55	47	18	17	13			PP1V8_S4
30	15						PP3V0_S2
22	15						PP_VDD_RF_1V2
31	14						PP_1V8_LDO6
22	15						PP_UIM1_LDO11
22	15						PP_UIM2_LDO13

26	14						90_PCIE_GP2_AP_TO_BB_TX_N
26	14						90_PCIE_GP2_AP_TO_BB_TX_P
26	14						90_PCIE_GP2_AP_FROM_BB_RX_N
26	14						90_PCIE_GP2_AP_FROM_BB_RX_P
26	14						90_PCIE_GP2_AP_TO_BB_REFCLK_N
26	14						90_PCIE_GP2_AP_TO_BB_REFCLK_P
26	14						GPIO_PMU_FROM_BB_PCIE_HOST_WAKE_L
26	14						PCIE_GP2_AP_BI_BB_CLKREQ_L
26	14						PCIE_GP2_AP_TO_BB_PERST_L

26	14						I2S2_AP_TO_BB_DOUT
26	14						I2S2_AP_FROM_BB_DIN
26	14						I2S2_AP_FROM_BB_BCLK
26	14						I2S2_AP_FROM_BB_LRCLK

26	15						GPIO_AP_TO_BB_COREDUMP
23	15						GPIO_SEQ_PMU_TO_BBPMU_RESET_L
26	15						GPIO_AP_TO_BB_TIME_MARK
26	13						GPIO_AP_TO_BB_PEAK_PWR_IND
26	14						IO_TOUCH_TO_MANY_SCAN_ACTIVE
26	14						GPIO_AOP_TO_BB_FORCE_PWM
26	14						GPIO_BB_TO_AIS_GSM_BURST_IND_1V8
26	14						GPIO_AP_FROM_BB_RESET_DETECT_L



26	13						SWD_AP_TO_MANY_SWCLK
26	13						SWD_AP_BI_BB_SWDIO

23	14						GPIO_NUB_TO_BBPMU_CLK_EN_DOTARA
23	17						CLK_BBPMU_TO_DOTARA_38M4_R

26	13						UART1_AOP_TO_BB_TXD
26	13						UART1_AOP_FROM_BB_RXD

26	18						UART_BB_TO_WLAN_RX
26	18						UART_BB_TO_WLAN_TX

47	18	14					SHIELD_RFFE_WLAN_TO_UAT_FEMS_CLK
47	18	13					SHIELD_RFFE_WLAN_TO_UAT_FEMS_DATA

26	13						GPIO_BB_TO_R1_CH9_REQ
26	13						GPIO_BB_TO_R1_COEX
26	13						GPIO_R1_TO_BB_CH9_COEX
26	13						GPIO_R1_TO_BB_LAA_SW_CTRL

23	14						CLK_BBPMU_TO_NFC_38M
23	14						GPIO_NFC_TO_BBPMU_CLK_EN

26	15						IO_BB_TO_SIM1_CLK
26	14						IO_BB_BI_SIM1_DATA
26	14						IO_BB_FROM_SIM1_DETECT
26	15						IO_BB_TO_SIM1_RESET
26	15						IO_BB_TO_SIM2_CLK
26	15						IO_BB_BI_SIM2_DATA
26	15						IO_BB_FROM_SIM2_DETECT
26	15						IO_BB_TO_SIM2_RESET

POWER	
PP_VDD_MAIN	
PP_VDD_BOOST	
PP1V2_S2	
PP1V2_S4	
PP1V8_S2	
PP1V8_S4	
PP3V0_S2	
PP_VDD_RF_1V2	
PP_LDO6_VIO_1V8	
PP_UIM1_LDO11	
PP_UIM2_LDO13	

PCIE	
90_PCIE_AP_TO_BB_TX_N	
90_PCIE_AP_TO_BB_TX_P	
90_PCIE_BB_TO_AP_RX_R_N	
90_PCIE_BB_TO_AP_RX_R_P	
90_PCIE_AP_TO_BB_REFCLK_N	
90_PCIE_AP_TO_BB_REFCLK_P	
PCIE_BB_TO_PMU_HOST_WAKE_1V2_L	
PCIE_AP_BI_BB_CLKREQ_1V2_L	
PCIE_AP_TO_BB_PERST_1V2_L	

I2S	
I2S_AP_TO_BB_DOUT	
I2S_BB_TO_AP_DIN	
I2S_BB_TO_AP_BCLK	
I2S_BB_TO_AP_WCLK	

CONTROL	
AP_TO_BB_COREDUMP_TRIG_1V2	
APPMU_TO_BBPMU_RESET_L	
AP_TO_BB_GPS_TIME_MARK_1V2	
AP_TO_BB_PEAK_POWER_IND_1V2	
BBPMU_QUIET_MODE_REQ1	
BBPMU_QUIET_MODE_REQ2	
BB_TO_AP_GSM_TXBURST_IND_1V8	
BB_TO_AP_RESET_DET_1V2_L	

SWD	
BB_JTAG_TCK_SWD_CLK	
BB_JTAG_TMS_SWD_IO	

DOTARA	
DOTARA_TO_BBPMU_CLKREQ	
SHIELD_DOTARA_38PM_CLK	

AOP UART	
UART_AOP_TO_BB_TXD	
UART_BB_TO_AOP_RXD	

WLAN UART/RFFE	
UART_WLAN_TO_BB_COEX_RX_1V2	
UART_BB_TO_WLAN_COEX_TX_1V2	

SHIELD_RFFE_SCLK_WLAN_SU	
SHIELD_RFFE_SDATA_WLAN_SU	

R1	
BB_TO_R1_CH9_REQ	
BB_TO_R1_LAA_REQ	
R1_TO_BB_CH9_COEX	
R1_TO_LAA_SW_CTRL	

NFC	
SHIELD_STOCKHOLM_38PM_CLK	
STOCKHOLM_TO_BBPMU_CLKREQ	

SIM	
BB_SIM1_CLK	
BB_SIM1_DATA	
BB_SIM1_DETECT	
BB_SIM1_RESET	
BB_SIM2_CLK	
BB_SIM2_DATA	
BB_SIM2_DETECT	
BB_SIM2_RESET	

ET/APT IC	
PP_APT_L_PA	
SHIELD_ETDAC_QET1_P	
SHIELD_ETDAC_QET1_N	
RF RFFE	
SHIELD_RFFE1_SCLK_SDR	
SHIELD_RFFE1_SDATA_SDR	
SHIELD_RFFE2_SCLK_SDR	
SHIELD_RFFE2_SDATA_SDR	
SHIELD_RFFE3_SCLK_SDR	
SHIELD_RFFE3_SDATA_SDR	
SHIELD_RFFE5_SCLK_SDR	
SHIELD_RFFE5_SDATA_SDR	
SHIELD_RFFE8_SCLK_SDR	
SHIELD_RFFE8_SDATA_SDR	

LB PAD	
50_TX_IN_XCVR_TX1_LB_JB	
50_TX_IN_XCVR_TX0_LB	
50_RX_XCVR_PRX0_LB_A_RX0	
50_RX_XCVR_PRX10_LB_PRX_OUT2	
50_TRX_LB_PORTB_RX1_M	
50_TRX_LB_PORTB_TX_M	
50_TRX_IN_LMB_PAD_2G_LB_OUT_M	

UHB PA	
50_RX_XCVR_PRX14_N79_RX_OUT1	
50_RX_XCVR_PRX15_N79_RX_OUT2	
50_RX_XCVR_PRX16_UHB_RX_OUT1	
50_RX_XCVR_PRX17_UHB_RX_OUT2	
50_TX_IN_TX2_UHB_PAD_TX_N79_IN	
50_TX_IN_TX2_UHB_PAD_TX_UHB_IN_1	
50_UHB_L_CPLR_OUT	

LAA	
50_TRX_WLAN_G_BT_ANT4_NPLXR	
50_LAA_RX_XCVR_DRX10	
50_LAA_RX_XCVR_PRX12	

LAT	
LAT.SUBUS_A	
LAT.SUBUS_B	
LAT.SUBUS_C	

50_CPLR_L_CPLR1_LAT_OUT	
50_TRX_HB_PAD_ANT1	
50_TRX_HB_PAD_ANT2_M	
50_TRX_L5_LNA_IN	

UAT	
UAT.SUBUS_A	
UAT.SUBUS_B	
UAT_TUNER_TO_R1_STATE	
50_TRX_PAUHB_UHB_ANT2_TO_ANT8_M	
50_TRX_ANT2_LB_LMB_MB_HB_L1	
50_TRX_ANT4_MB_HB_WLAN24	
50_TRX_PAUHB_U79_ANT2_TO_ANT8_M	
50_TRX_UHB_PAD_N79_PORTB_TX_M	
50_TRX_UHB_PAD_PORTB_TX_M	

PP_APT_L_PA	
SHIELD_ETDAC_QET1_P	
SHIELD_ETDAC_QET1_N	

SHIELD_RFFE1_SCLK_SDR	
SHIELD_RFFE1_SDATA_SDR	
SHIELD_RFFE2_SCLK_SDR	
SHIELD_RFFE2_SDATA_SDR	
SHIELD_RFFE3_SCLK_SDR	
SHIELD_RFFE3_SDATA_SDR	
SHIELD_RFFE5_SCLK_SDR	
SHIELD_RFFE5_SDATA_SDR	
SHIELD_RFFE8_SCLK_SDR	
SHIELD_RFFE8_SDATA_SDR	

50_TX_IN_XCVR_TX1_LB_JB	
50_TX_IN_XCVR_TX0_LB	
50_RX_XCVR_PRX0_LB_A_RX0	
50_RX_XCVR_PRX10_LB_PRX_OUT2	
50_TRX_LB_PORTB_RX1_M	
50_TRX_LB_PORTB_TX_M	
50_TRX_IN_LMB_PAD_2G_LB_OUT_M	

50_RX_XCVR_PRX14_N79_RX_OUT1	
50_RX_XCVR_PRX15_N79_RX_OUT2	
50_RX_XCVR_PRX16_UHB_RX_OUT1	
50_RX_XCVR_PRX17_UHB_RX_OUT2	
50_TX_IN_TX2_UHB_PAD_TX_N79_IN	
50_TX_IN_TX2_UHB_PAD_TX_UHB_IN_1	
50_UHB_L_CPLR_OUT	

50_TRX_WLAN_G_BT_ANT4_NPLXR	
50_LAA_RX_XCVR_DRX10	
50_LAA_RX_XCVR_PRX12	

SUBUS_LAT_A	
SUBUS_LAT_B	
SUBUS_LAT_C	

50_CPLR_L_CPLR1_LAT_OUT	
50_TRX_HB_PAD_ANT1	
50_TRX_HB_PAD_ANT2_M	
50_TRX_L5_LNA_IN	

SUBUS_UAT_A	
SUBUS_UAT_B	
UAT_TUNER_TO_R1_STATE	
50_TRX_PAUHB_UHB_ANT2_TO_ANT8_M	
50_TRX_ANT2_LB_LMB_MB_HB_L1	
50_TRX_ANT4_MB_HB_WLAN24	
50_TRX_PAUHB_U79_ANT2_TO_ANT8_M	
50_TRX_UHB_PAD_N79_PORTB_TX_M	
50_TRX_UHB_PAD_PORTB_TX_M	

55	21	18	17	16	15	9	PP_VDD_MAIN
55	47	18	17	14			PP1V8_S4
55	47	18	17	13			PP1V2_S4
55	15						PP1V2_NFC_S2

55	15						GPIO_SEQ_PMU_TO_NFC_EN
----	----	--	--	--	--	--	------------------------

55	13						I2C_R1_TO_NFC_SCL
55	13						I2C_R1_TO_NFC_SDA
55	18						I2C_BT_TO_NFC_SCL
55	18						I2C_BT_TO_NFC_P_SDA


56	13						NFC_P_ANT_POS
56	13						NFC_P_ANT_NEG

55	18						SPMI_EVENTS_AOP_TO_WLAN_NFC_CLK
55	23						SPMI_EVENTS_AOP_BI_NFC_P_DATA_R


55	18						GPIO_SE_TO_BT_PKT_RDY
55	13						NFC_STOCKHOLM

55	15						GPIO_NFC_TO_ARCAMP_RESET_L
55	15						GPIO_NFC_TO_ARCAMP_TRIG
55	13						NFC_P_TEST_OUT
55	13						GPIO_NFC_F_NFC_P_SYNC1
55	13						GPIO_NFC_F_NFC_P_SYNC2
55	13						IO_TOUCH_TO_MANY_SCAN_ACTIVE_U


10	13						SPMI_EVENTS_AOP_BI_WLAN_NFC_DATA
----	----	--	--	--	--	--	----------------------------------



POWER	
PP_VDD_MAIN	
PP1V8_S4	
PP1V2_S4	
PP1V2_NFC_P_S2	
CONTROL	
PMU_TO_NFC_P_EN	
NFC I2C	
I2C_R1_TO_SE_SCL	
I2C_R1_TO_SE_SDA	
I2C_BT_TO_NFC_SCL	
I2C_BT_TO_NFC_P_SDA	
NFC RF	
NFC_P_ANT_POS	
NFC_P_ANT_NEG	
NFC SPMI	
SPMI_AOP_TO_RADIOS_CLK	
SPMI_AOP_TO_RADIOS_DATA	
MISC	
IO_SE_TO_BT_PKT_READY	
NFC_P_THERMISTOR_UAT2	
NFC_P_THERMISTOR_UAT4	
NFC_P_ARC_RESET_L	
NFC_P_TO_ARC_TRIG	
NFC_P_TEST_OUT	
NFC_F_TO_NFC_P_COEX	
NFC_P_TO_NFC_F_COEX	
TOUCH_TO_NFC_SCAN_ACTIVE	


PAGE TITLE		
HIERARCHIES: Radio + Primary NFC		
	DRAWING NUMBER	051-05263
	REVISION	9.0.0
	BRANCH	1
	PAGE	138 OF 139
	SHEET	17 OF 60
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		


HIERARCHIES



RADAR #: 58574355

R0947



PAGE TITLE		
HIERARCHIES: WiFi		
	DRAWING NUMBER	051-05263
	REVISION	9.0.0
	BRANCH	1
	PAGE	139 OF 139
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET 18 OF 60

BOM TABLES AND CONSTRAINTS

CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE ONLY - NOT A CHANGE REQUEST

ALT TABLES

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
197S00250	197S00249	?	Y601_E	TXC, 38.4MHZ, 8PF, 1612

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
152S01228	152S01120	?	L405_E	SEMCO, 1.0UH, 3.4A

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
335S00013	335S00894	?	EEPROM_E	EEPROM, 8KBIT, I2C

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
339M00113	339S00112	?	U_TAN_E	MODULE, ES2.3, U, LGA388

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
339M00115	339M00116	?	U_BGI_E	ANT, ES3.1, US1, LGA376

OMIT TABLE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
118S00050	1	RES,MP,5.5K OHM,14,1/32W,01005	R630_E	?	RF_SKU:WW+KOLAKATA
118S0730	1	RES,MP,12K OHM,14,1/32W,01005	R630_E	?	RP_SKU:NAJP
118S00088	1	RES,MP,19.1K OHM,14,1/32W,01005	R630_E	?	RF_SKU:ROW
118S00122	1	RES,MP,27K OHM,14,1/32W,01005	R630_E	?	RF_SKU:NAMM
353S02396	1	IC, LB, DSM, WW, MCD, LMBXPAUB-K79, DSLGA20	DSM_LB_E	CRITICAL	RF_SKU:NAJP&RP_SKU:NAMM
353S02397	1	IC, LB, DSM, ROW, MCD, LMBXPAUB-K83, DSLGA20	DSM_LB_E	CRITICAL	RF_SKU:ROW
353S02393	1	IC, 2Q, LMB, PAD, SKYS8232, DSBGA79	PA_LMB_E	CRITICAL	RF_SKU:NAJP
353S02401	1	IC, 2Q, LMB, PAD, ROW, SKYS8242, DSBGA79	PA_LMB_E	CRITICAL	RF_SKU:ROW&RP_SKU:NAMM
353S02391	1	IC, HB, TX, DSM, WW, HPQTNLQPA-580, DSLGA61	DSM_HB_E	CRITICAL	RF_SKU:NAJP
353S02392	1	IC, HB, TX, DSM, ROW, HPQTNLQPA-583, DSLGA61	DSM_HB_E	CRITICAL	RF_SKU:ROW&RP_SKU:NAMM
118S00122	1	RES,MP,27K OHM,14,1/32W,01005	R631_E	?	BOARD_REV:PROTO2
118S00193	1	RES,MP,36.5K OHM,14,1/32W,01005	R631_E	?	BOARD_REV:EVT
118S0868	1	RES,MP,47.5K OHM,14,1/32W,01005	R631_E	?	BOARD_REV:
118S00136	1	RES,TX,60.4K OHM,14,1/32W,01005	R631_E	?	BOARD_REV:DVT
118S0768	1	RES,MP,75K OHM,14,1/32W,01005	R631_E	?	BOARD_REV:PVT
118S0688	1	RES,MP,143K OHM,14,1/32W,01005	R631_E	?	BOARD_REV:EVT_D08

PAGE TITLE			BOMS AND CONSTRAINTS		DRAWING NUMBER		051-05263		SIZE		D	
					REVISION		9.0.0					
					BRANCH		1					
					PAGE		2 OF 60					
					SHEET		20 OF 60					


15 14 13 5 1
34 32

D





B

A

PAGE TITLE		SYMC_DATE=08/01/2019	
PMIC: BUCKs			
	DRAWING NUMBER		SIZE
	051-05263		D
<p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:</p> <p>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE</p> <p>II NOT TO REPRODUCE OR COPY IT</p> <p>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART</p> <p>IV ALL RIGHTS RESERVED</p>	REVISION		
	9.0.0		
	BRANCH		
	1		
	PAGE		
	4 OF 60		
	SHEET		
	21 OF 60		

BB PMU: LDOS







PAGE TITLE			SYMC_DATE=06/01/2019
PMIC: LDOS			
	DRAWING NUMBER	051-05263	SIZE D
	REVISION	9.0.0	
	BRANCH	1	
	PAGE	5 OF 60	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED			SHEET 22 OF 60


BB PMU: XTAL, CLK, ANALOG, IO

BOARD_ID	APN	R631_E	RADIO_DEV	HEX
0.05V-0.15V	118S00050	5.6K	PROTO0/DEV1	0X01
0.15V-0.25V	118S0730	12.0K	PROTO1/DEV2	0X02
0.25V-0.35V	118S00088	19.1K	PROTO1.5/DEV3	0X03
0.35V-0.45V	118S00122	27.0K	PROTO2/DEV4	0X04
0.45V-0.55V	118S00193	36.5K	EVT/DEV5	0X05
0.55V-0.65V	118S0868	47.5K	CARRIER/DEV6	0X06
0.65V-0.75V	118S0136	60.4K	DVT/DEV7	0X07
0.75V-0.85V	118S0768	75.0K	PVT	0X08
0.85V-0.95V	118S0626	100K	SPARE	0X09
0.95V-1.05V	118S0737	124K	SPARE	0X0A
1.05V-1.15V	118S0688	143K	EVT_DOE	0X0B
1.15V-1.25V	TBD	TBD	SPARE	SPARE

PLATFORM_ID	APN	R632_E	RADIO_DEV	HEX
0.05V-0.15V	118S00050	5.6K	RADIO_DEV	0X1
0.15V-0.25V	118S0730	12.0K	DARWIN_FX	0X2
0.25V-0.35V	118S00088	19.1K	DARWIN_PG	0X3
0.35V-0.45V	118S00122	27.0K	RESERVED	0X4
0.45V-0.55V	118S00193	36.5K	MAV20.1	0X5
0.55V-0.65V	118S0868	47.5K	MAV20.2	0X6
0.65V-0.75V	118S0136	60.4K	RESERVED	0X7
0.75V-0.85V	118S0768	75.0K	RESERVED	0X8
0.85V-0.95V	118S0626	100K	RESERVED	0X9
0.95V-1.05V	118S0737	124K	RESERVED	0XA
1.05V-1.15V	118S0688	143K	DEV_BEERPONG	0XB
1.15V-1.25V	TBD	TBD	SPARE	SPARE

SKU_ID	APN	R630_E	RADIO_DEV	HEX
0.05V-0.15V	118S00050	5.6K	WW+KOLKATA	0X1
0.15V-0.25V	118S0730	12.0K	NAJP	0X2
0.25V-0.35V	118S00088	19.1K	ROW	0X3
0.35V-0.45V	118S00122	27.0K	NAMM	0X4
0.45V-0.55V	118S00193	36.5K	SPARE	0X5
0.55V-0.65V	118S0868	47.5K	SPARE	0X6
0.65V-0.75V	118S0136	60.4K	SPARE	0X7
0.75V-0.85V	118S0768	75.0K	SPARE	0X8
0.85V-0.95V	118S0626	100K	SPARE	0X9
0.95V-1.05V	118S0737	124K	SPARE	0XA
1.05V-1.15V	118S0688	143K	SPARE	0XB
1.15V-1.25V	TBD	TBD	SPARE	SPARE



PAGE TITLE		SYMC_DATE=08/01/2019	
PMIC: CLOCKS & CONTROL			
	DRAWING NUMBER	051-05263	SIZE D
	REVISION	9.0.0	
	BRANCH	1	
	PAGE	6 OF 60	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET	23 OF 60

BB: PDN

PART_NUMBER=337S00865 ROOM=BASEBAND

U_BB_E
SDX-55M-0-PSP547-02-1
PSP
SYM 5 OF 8
PWR

CRITICAL

XW701_E

SHORT-10L-0.1MM-SM
VREG_S1_S6_SENSE_P

XW702_E

SHORT-10L-0.1MM-SM
VREG_S1_S6_SENSE_N

PART_NUMBER=337S00865
ROOM=BASEBAND

U_BB_E
SDX-55M-0-PSP547-02-1
PSP
SYM 6 OF 8
PWR

CRITICAL

PP_0V75_SMP57

PP_0V75_SMP57

PP_0V75_SMP57

PP_0V75_SMP57

PP_0V75_SMP57

PP_0V75_SMP57

PP_0V75_SMP57

PP_0V75_SMP57

PP_0V75_SMP57

PP_0V75_SMP57

PP_0V75_SMP57

PP_0V75_SMP57

PP_0V75_SMP57

PP_0V75_SMP57

PP_0V75_SMP57

PP_0V75_SMP57

PP_0V75_SMP57

PP_0V75_SMP57

PP_0V75_SMP57

PP_0V75_SMP57

PP_0V75_SMP57

PP_0V75_SMP57

PP_0V75_SMP57

PP_0V75_SMP57

PP_0V75_SMP57

PP_0V75_SMP57

PP_0V75_SMP57

PP_0V75_SMP57

PP_0V75_SMP57

PP_0V75_SMP57

PP_0V75_SMP57

PP_0V75_SMP57

PP_0V75_SMP57

PP_0V75_SMP57

PP_0V75_SMP57

PP_0V75_SMP57

PP_0V75_SMP57

PP_0V75_SMP57


PP_0V75_SMP57

PP_0V75_SMP57

PP_0V75_SMP57


PP_0V75_SMP57

PP_0V75_SMP57


			SYNO_DATE=08/01/2019	
PAGE TITLE				
BB: POWER				
	DRAWING NUMBER		051-05263	SIZE D
	REVISION 9.0.0			
	BRANCH 1			
	PAGE 7 OF 60			
	SHEET 24 OF 60			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED				

BB: GND

PART_NUMBER=337S00865
ROOM=BASEBAND












PART_NUMBER=337S00865
ROOM=BASEBAND








```
BB:IO, MEM, SERDES, EEPROM
```

CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE ONLY - NOT A CHANGE REQUEST



ENSURE THAT THERE ARE NO UNINTENTIONAL EXTERNAL PULL-UPS ON THE FOLLOWING GPIOs AND THESE GPIOs ARE NOT LOGIC HIGH UNINTENTIONALLY BEFORE SDX55M COMES OUT OF RESET
(I.E. BEFORE SDX_RESOUT_N DE-ASSERTS TO LOGIC HIGH): GPIO_24, 54, 58, 59, AND 75.
SEE BOOT CONFIGURATION GPIOs PAGE OF SDX55M DESIGN GUIDELINES, (80-PK565-58M) FOR DETAILS.





NOTE: TYPO IN SPEC


AP_TO_BB_DEV_WAKE : NOT USED
WAKE O/P WHEN BB IS END POINT

DUAL-VOLTAGE IO PADS

```
VDD_PX71: GPIO8,9,12-23
VDD_PX72: GPIO46-57,59-61,71
VDD_PX73: GPIO31-32,44-45, 75-76
VDD_PX74: GPIO78-79
```


```
DUAL PSIM: SHORT SIM1_DET WITH SIM2_DET
PSIM AND ESIM: SIM2_DET STUFF PU
```




PAGE TITLE		SYMC_DATE=08/01/2019	
BB: GPIOs & QLINK			
	DRAWING NUMBER	SIZE	
	REVISION	9.0.0	
	BRANCH	1	
<p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED</p>	PAGE	9 OF 60	
	SHEET	26 OF 60	

TRANSCIVER: PDN


NOTE: 4UF BULK COULD BE FURTHER AWAY AND MAKE SURE THE STAR ROUTING IS FROM 4UF
NOTE: 1UF SHOULD BE AS CLOSE AS POSSIBLE TO CORRESPONDING PIN ON SDR



CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE ONLY -- NOT A CHANGE REQUEST

PAGE TITLE		DRAWING NUMBER		SIZE
XCVR POWER_1		051-05263		D
 <p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:</p> <p>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE</p> <p>II NOT TO REPRODUCE OR COPY IT</p> <p>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART</p> <p>IV ALL RIGHTS RESERVED</p>		REVISION		
		9.0.0		
		BRANCH		
		1		
		PAGE		
		11 OF 60		
		SHEET		
		27 OF 60		

TRANSCEIVER: PDN



PAGE TITLE			XCVR POWER_2		
			DRAWING NUMBER	051-05263	SIZE
			REVISION	9.0.0	D
			BRANCH	1	
			PAGE	12 OF 60	
			SHEET	28 OF 60	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED					

TRANSCEIVER: DIGITAL & GND

PART_NUMBER=338S00647
SHIELD=TTS
ROOM=SUB6_XCVR

U_SDR_E			
SDR865-0			
PSP			
SYM 4 OF 8			
CRITICAL			
85 SUB6 QLINK L0 P	P35	QLINK_L0_P	
85 SUB6 QLINK L0 N	R36	QLINK_L0_M	
85 SUB6 QLINK L1 P	P33	QLINK_L1_P	
85 SUB6 QLINK L1 N	N34	QLINK_L1_M	
85 SUB6 QLINK L2 P	M31	QLINK_L2_P	
85 SUB6 QLINK L2 N	P31	QLINK_L2_M	
85 SUB6 QLINK L3 P	P29	QLINK_L3_P	
85 SUB6 QLINK L3 N	R28	QLINK_L3_M	
85 SUB6 QLINK L4 P	T35	QLINK_L4_P	
85 SUB6 QLINK L4 N	U36	QLINK_L4_M	
85 SUB6 QLINK L5 P	T31	QLINK_L5_P	
85 SUB6 QLINK L5 N	R30	QLINK_L5_M	
85 SUB6 QLINK L6 P	U34	QLINK_L6_P	
85 SUB6 QLINK L6 N	T33	QLINK_L6_M	
85 SUB6 QLINK L7 P	M29	QLINK_L7_P	
85 SUB6 QLINK L7 N	N30	QLINK_L7_M	
85 SUB6 QLINK CLK P	N36	QLINK_CLK_P	
85 SUB6 QLINK CLK N	M35	QLINK_CLK_M	
QLINK_EN_BB_TO_SDR	L28	QLINK_EN	
QLINK_REQ_SDR_TO_BB	K29	QLINK_REQ	
BB_TO_SDR_WMSS_RESET_L	R22	WMSS_RESETN	

PART_NUMBER=338S00647
SHIELD=TTS
ROOM=SUB6_XCVR

U_SDR_E			
SDR865-0			
PSP			
SYM 4 OF 8			
CRITICAL			
ETDAC0_OUT1_P	G34	NC	
ETDAC0_OUT1_M	G36	NC	
ETDAC0_OUT2_P	J36	SHIELD_ETDAC_QET0_P	13
ETDAC0_OUT2_M	H35	SHIELD_ETDAC_QET0_N	13
ETDAC1_OUT1_P	Y36	NC	
ETDAC1_OUT1_M	W34	NC	
ETDAC1_OUT2_P	Y33	SHIELD_ETDAC_QET1_P	1
ETDAC1_OUT2_M	Y31	SHIELD_ETDAC_QET1_N	1
ETDAC2_OUT1_P	W28	NC	
ETDAC2_OUT1_M	W36	NC	
ETDAC2_OUT2_P	V27	NC	
ETDAC2_OUT2_M	V26	NC	
W_GRFC_0	V21	SDR_GNSS_LNA_L1_EN	24 31
W_GRFC_1	U22	SDR_GNSS_LNA_L5_EN	25 31
W_GRFC_2	U23	NC	
W_GRFC_3	P24	NC	
W_GRFC_4	U25	NC	
W_GRFC_5	T23	NC	
W_GRFC_14	M27	NC	
W_GRFC_15	N26	NC	
W_GRFC_18	K31	SDR_SP3T_GRFC_V1	12
W_GRFC_19	J30	SDR_SP3T_GRFC_V2	12

PART_NUMBER=338S00647
SHIELD=TTS
ROOM=SUB6_XCVR

U_SDR_E
SDR865-0
PSP
SYM 8 OF 8

CRITICAL


F17	GND	N8	GND
F19	GND	P11	GND
F23	GND	P13	GND
F25	GND	P17	GND
F27	GND	P19	GND
F29	GND	P25	GND
F31	GND	P27	GND
F33	GND	P3	GND
F5	GND	P5	GND
F7	GND	P7	GND
G10	GND	R14	GND
G12	GND	R16	GND
G18	GND	R18	GND
G20	GND	R2	GND
G26	GND	R20	GND
G28	GND	R24	GND
G30	GND	R26	GND
G32	GND	R32	GND
G4	GND	R34	GND
G6	GND	R6	GND
H1	GND	R8	GND
H11	GND	T11	GND
H13	GND	T13	GND
H17	GND	T17	GND
H19	GND	T25	GND
H3	GND	T27	GND
H31	GND	T29	GND
H33	GND	T3	GND
H5	GND	T5	GND
H7	GND	T7	GND
J12	GND	T9	GND
J14	GND	U12	GND
J18	GND	U16	GND
J2	GND	U18	GND
J20	GND	U2	GND
J26	GND	U20	GND
J4	GND	U26	GND
K11	GND	U28	GND
K13	GND	U30	GND
K17	GND	U32	GND
K21	GND	U4	GND
K25	GND	U6	GND
K27	GND	U8	GND
K3	GND	V11	GND
K5	GND	V13	GND
K7	GND	V17	GND
L12	GND	V19	GND
L14	GND	V29	GND
L18	GND	V3	GND
L22	GND	V31	GND
L30	GND	V7	GND
L32	GND	V10	GND
L4	GND	W14	GND
L8	GND	W16	GND
M11	GND	W18	GND
M13	GND	W20	GND
M17	GND	W22	GND
M19	GND	W24	GND
M3	GND	W32	GND
M33	GND	W4	GND
M5	GND	Y11	GND
M7	GND	Y13	GND
M9	GND	Y17	GND
N14	GND	Y19	GND
N18	GND	Y21	GND
N20	GND	Y25	GND
N24	GND	Y27	GND
N28	GND	Y29	GND
N32	GND	Y3	GND
N4	GND	Y5	GND
N6	GND	Y7	GND

PART_NUMBER=338S00647
SHIELD=TTS
ROOM=SUB6_XCVR

U_SDR_E
SDR865-0
PSP
SYM 7 OF 8

CRITICAL

A12	GND	AE28	GND
A14	GND	AE30	GND
A2	GND	AE32	GND
A22	GND	AE36	GND
A34	GND	AE4	GND
A36	GND	AE6	GND
A6	GND	AE8	GND
AA12	GND	AF1	GND
AA18	GND	AF11	GND
AA20	GND	AF17	GND
AA26	GND	AF21	GND
AA28	GND	AF3	GND
AA30	GND	AF35	GND
AA32	GND	AF5	GND
AA34	GND	AF7	GND
AA36	GND	AG2	GND
AA4	GND	AG24	GND
AA6	GND	AG28	GND
AA8	GND	AG34	GND
AB11	GND	AG36	GND
AB13	GND	AG6	GND
AB15	GND	AG8	GND
AB17	GND	B1	GND
AB19	GND	B11	GND
AB21	GND	B15	GND
AB23	GND	B19	GND
AB25	GND	B23	GND
AB27	GND	B27	GND
AB29	GND	B3	GND
AB3	GND	B35	GND
AB31	GND	B5	GND
AB33	GND	B7	GND
AB5	GND	B9	GND
AB7	GND	C10	GND
AC10	GND	C12	GND
AC12	GND	C16	GND
AC14	GND	C18	GND
AC16	GND	C20	GND
AC18	GND	C22	GND
AC20	GND	C24	GND
AC22	GND	C26	GND
AC24	GND	C28	GND
AC26	GND	C30	GND
AC28	GND	C32	GND
AC30	GND	C36	GND
AC32	GND	C4	GND
AC34	GND	D11	GND
AC4	GND	D13	GND
AC8	GND	D15	GND
AD1	GND	D19	GND
AD11	GND	D23	GND
AD13	GND	D25	GND
AD15	GND	D27	GND
AD17	GND	D29	GND
AD19	GND	D3	GND
AD21	GND	D31	GND
AD23	GND	D33	GND
AD25	GND	D5	GND
AD27	GND	D7	GND
AD29	GND	E10	GND
AD3	GND	E14	GND
AD31	GND	E16	GND
AD33	GND	E18	GND
AD5	GND	E20	GND
AD7	GND	E22	GND
AD9	GND	E24	GND
AE10	GND	E26	GND
AE12	GND	E28	GND
AE14	GND	E30	GND
AE16	GND	E32	GND
AE18	GND	E4	GND
AE20	GND	E6	GND
AE24	GND	F11	GND
AE26	GND	F13	GND

PAGE TITLE			SYNCH_DATE=06/01/2019	
XCVR DIGITAL & GND				
	DRAWING NUMBER		051-05263	SIZE D
	REVISION 9.0.0			
	BRANCH 1			
	PAGE 13 OF 60			
	SHEET 29 OF 60			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED				

TRANSCEIVER: TX & RX

CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE ONLY - NOT A CHANGE REQUEST

D

C

B

A

D

C

B

A

PART_NUMBER=338S00647
SHIELD=TTS
ROOM=SUB6_XCVR


U_SDR_E
SDR865-0

PSP

SYM 3 OF 8

CRITICAL

QLINK BACKDOOR	SHIELD RFFB4_SCLK_BB	F21	RFFE0_CLK
	SHIELD RFFB4_SDATA_BB	G22	RFFE0_DATA
	SHIELD RFFB1_SCLK_SDR	K23	RFFE1_CLK
	SHIELD RFFB1_SDATA_SDR	J24	RFFE1_DATA
	SHIELD RFFE2_SCLK_SDR	H25	RFFE2_CLK
	SHIELD RFFE2_SDATA_SDR	H27	RFFE2_DATA
	SHIELD RFFE3_SCLK_SDR	J28	RFFE3_CLK
	SHIELD RFFE3_SDATA_SDR	H29	RFFE3_DATA
	SHIELD RFFE5_SCLK_SDR	L26	RFFE5_CLK
	SHIELD RFFE5_SDATA_SDR	M25	RFFE5_DATA
	SHIELD RFFB7_SCLK_SDR	L24	RFFB7_CLK
	SHIELD RFFB7_SDATA_SDR	M23	RFFB7_DATA
	SHIELD RFFB8_SCLK_SDR	P23	RFFB8_CLK
	SHIELD RFFB8_SDATA_SDR	N22	RFFB8_DATA



PART_NUMBER=338S00647
SHIELD=TTS
ROOM=SUB6_XCVR

U_SDR_E
SDR865-0

PSP


SYM 2 OF 8

CRITICAL

19	50 RX XCVR DRX0_HB_DSM_RXOUT_DRX4	G8	DRX0	DRXE	AB9	50 RX XCVR DRXE_HB_DSM_RXOUT_DRX3	19
22	50 RX XCVR DRX1_MIMO2_RX_OUT_DRX4	G16	DRX1	DRXF	D9	50 RX XCVR DRXF_LB_DSM_RXOUT2	18
19	50 RX XCVR DRX2_HB_DSM_RXOUT_DRX3	E8	DRX2				
22	50 RX XCVR DRX3_MIMO2_RX_OUT_DRX3	AA14	DRX3	FBRX_IN	K19	50 TX IN XCVR FBRX_1	
19	50 RX XCVR DRX4_HB_DSM_RXOUT_DRX2	P9	DRX4				
22	50 RX XCVR DRX5_MIMO2_RX_OUT_DRX1	N16	DRX5	GNSS_IN_L1	C14	50 RX GNSS L1	24
18	50 RX XCVR DRX6_LB_DSM_RXOUT1	H9	DRX6	GNSS_IN_L5	D17	50 RX GNSS L5	25
22	50 RX XCVR DRX7_MIMO2_RX_OUT_DRX2	F15	DRX7				
		NC	F9	DRX8			
		NC	G14	DRX9			
		NC	N10	DRX10			
		NC	M15	DRX11			
		NC	AA10	DRX12			
		NC	AA16	DRX13			
		NC	R10	DRX14			
		NC	P15	DRX15			
		NC	M21	DNC			

FL1401_E
10-OHM-1.1A

ROOM=SUB6_XCVR



U_SP3T_E

SP3T-MCD

LGA

PART_NUMBER=353S02417

ROOM=SUB6_XCVR

CRITICAL

GND

PORT1	3	50 CPLR L CPL1 LAT OUT	1
PORT2	5	50 UHB L CPLR OUT	1
PORT3	7	50 CPLR U CPL1 UAT OUT	23

PART_NUMBER=338S00647
SHIELD=TTS
ROOM=SUB6_XCVR

U_SDR_E
SDR865-0

PSP

SYM 1 OF 8

CRITICAL

14	50 RX XCVR PRX0_MB_HBT_PRX_OUT4	K9	PRX0	PRXE	W8	50 RX XCVR PRXE_HB_PRX_OUT3	16
21	50 RX XCVR PRX1_MIMO1_RX_OUT_DRX4	H15	PRX1				
18	50 RX XCVR PRX2_LMB_MBT_HBT_PRX_OUT1	A10	PRX2				
21	50 RX XCVR PRX3_MIMO1_RX_OUT_DRX3	V15	PRX3				
18	50 RX XCVR PRX4_MBT_HB_PRX_OUT2	V9	PRX4				
21	50 RX XCVR PRX5_MIMO1_RX_OUT_DRX1	U14	PRX5				
1	50 RX XCVR PRX6_LB_A_RX0	J10	PRX6				
21	50 RX XCVR PRX7_MIMO1_RX_OUT_DRX2	K15	PRX7				
21	50 RX XCVR PRX10_LB_PRX_OUT2	NC	C8	PRX8			
		NC	A8	PRX10			
		NC	L16	PRX11			
		NC	L10	PRX12			
		NC	L16	PRX13			
		NC	Y9	PRX14			
		NC	Y15	PRX15			
		NC	U10	PRX16			
		NC	T15	PRX17			

PAGE TITLE

DRAWING NUMBER

051-05263

REVISION

9.0.0

BRANCH

1

PAGE

14 OF 60

SHEET

30 OF 60

THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE ONLY - NOT A CHANGE REQUEST



PAGE TITLE		SYNCH_DATE=08/01/2019	
QET_DISCRETE_0			
	DRAWING NUMBER		SIZE
	051-05263		D
	REVISION		
	9.0.0		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH		
	1		
	PAGE	16 OF 60	
	SHEET	31 OF 60	

APT DCDC 2


CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE ONLY - NOT A CHANGE REQUEST



PAGE TITLE		SYNC_DATE=09/01/2019	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		DRAWING NUMBER	SIZE
		051-05263	D
		REVISION	
		9.0.0	
		BRANCH	
		1	
		PAGE	
		18 OF 60	
		SHEET	
		32 OF 60	


APT DCDC 1

CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE ONLY - NOT A CHANGE REQUEST





PAGE TITLE			SYNCDATE=09/01/2019		
		DRAWING NUMBER	051-05263	SIZE	D
		REVISION	9.0.0		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	1		
		PAGE	19 OF 60		
		SHEET	33 OF 60		

HB PAD




PAGE TITLE		DRAWING NUMBER 051-05263		SIZE D
		REVISION 9.0.0		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH 1		
		PAGE 21 OF 60		
		SHEET 34 OF 60		


LMB_2G_PAD




PAGE TITLE		SYNC_DATE=08/01/2019	
LMB_2G_PAD			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	DRAWING NUMBER		SIZE
	051-05263		D
	REVISION		
	9.0.0		
	BRANCH		
	1		
	PAGE	23 OF 60	
	SHEET	35 OF 60	


LB DIVERSITY MODULE



PAGE TITLE			SYMC_DATE=06/01/2019
LB DSM			
	DRAWING NUMBER	051-05263	SIZE D
	REVISION	9.0.0	
	BRANCH	1	
	PAGE	25 OF 60	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR PUBLISH IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			SHEET 36 OF 60



```
USID RX=0X03
USID TX=0X03
```



PAGE TITLE		SYMC_DATE=09/01/2019	
HB TXDSM			
	DRAWING NUMBER 051-05263		SIZE D
	REVISION 9.0.0		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH 1		
	PAGE 26 OF 60		
	SHEET 37 OF 60		

D



PAGE TITLE		SYNCHRONIZATION DATE: 08/01/2019	
UHB DSM			
	DRAWING NUMBER		SIZE
	051-05263		D
	REVISION		
	9.0.0		
	BRANCH		
1			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE		SHEET	
27 OF 60		38 OF 60	

D



DCB

A

87654321

UPPER MIMO DIVERSITY MODULE


D




SYNCH_DATE=06/01/2019

PAGE TITLE		
MIMO DSM UPPER		
	DRAWING NUMBER	051-05263
	REVISION	9.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	1
	PAGE	29 OF 60
	SHEET	40 OF 60

UPPER COUPLER







USID=0X08




PAGE TITLE		FORM DATE=08/01/2019	
COUPLER UPPER			
		DRAWING NUMBER	SIZE
		051-05263	D
		REVISION	
		9.0.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		1	
		PAGE	
		31 OF 60	
		SHEET	
		41 OF 60	


GNS5_L1



PAGE TITLE		SYNC_DATE=08/01/2019	
GNSS_L1			
	DRAWING NUMBER		SIZE
	051-05263		D
	REVISION		
	9.0.0		
	BRANCH		
	1		
	PAGE		
	32 OF 60		
	SHEET		
	42 OF 60		
<p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:</p> <p>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE</p> <p>II NOT TO REPRODUCE OR COPY IT</p> <p>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART</p> <p>IV ALL RIGHTS RESERVED</p>			

GNSS_L5



PAGE TITLE			SYMC_DATE=06/01/2019		
GNSS_L5					
		DRAWING NUMBER		SIZE	
		051-05263		D	
		REVISION		9.0.0	
		BRANCH		1	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE		33 OF 60	
		SHEET		43 OF 60	

8 7 6 5 4 3 2 1


LOWER ANTENNA FEEDS: ANT8

UAT ANTENNAS

ANT2	ANT4	ANT6	ANT8
LB	MB/HB	SAM	UHB
LMB/MB/HB	2.4GHZ	5GHZ	N79
L1 GNSS	UHB		
	N79		


LAT ANTENNAS

ANT1	ANT3	ANT5	ANT7	ANT9
LB	MB/HB	5GHZ	UHB	UHB
LMB/MB/HB	2.4GHZ		N79	N79
	L5 GNSS			




ANT8


5GHZ WLAN BPF IS ON LAA SCHEMATIC (ANT5)

PAGE TITLE			SYNC_DATE=06/01/2019
LOWER ANTENNA FEEDS_ANT8			
	DRAWING NUMBER	051-05263	SIZE D
	REVISION	9.0.0	
	BRANCH	1	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	37 OF 60
		SHEET	44 OF 60

UPPER ANTENNA FEEDS

ANT4



PAGE TITLE			SYMC_DATE=06/01/2019
UPPER ANTENNA FEEDS_ANT4			
	DRAWING NUMBER	051-05263	SIZE D
	REVISION	9.0.0	
	BRANCH	1	
	PAGE	39 OF 60	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			SHEET 45 OF 60


PHYSICAL SIM

PSIM AND ESIM ARE ON FLEX FOR BOTH D53 AND D54

D53 J_SIM (PLUG.APN:516S00659) ON BOT_MAV

D54 J_SIM (PLUG.APN:516S00635) ON TOP



SIM1 IO Filters



SIM2 IO Filters



Power Filters & Pull-ups



PAGE TITLE			PSIM		
			DRAWING NUMBER	051-05263	SIZE
			REVISION	9.0.0	D
			BRANCH	1	
			PAGE	41 OF 60	
			SHEET	46 OF 60	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED					

ANTENNA SYSTEM UAT

8

7

6

5

4

3

2

1

D

C

B

A

D

C

B

A

8

7

6


5


4

3

2


1



			SYNC_DATE=09/01/2019		
PAGE TITLE					
			DRAWING NUMBER		SIZE
			051-05263		D
			REVISION		9.0.0
			BRANCH		1
<p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:</p> <p>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE</p> <p>II NOT TO REPRODUCE OR COPY IT</p> <p>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART</p> <p>IV ALL RIGHTS RESERVED</p>			PAGE		43 OF 60
			SHEET		47 OF 60

ANTENNA SYSTEM LAT


USID = 0X8 (SEL=VIO)
USID = 0XF (SEL=GND)




DEBUG & BB PROBE POINTS

CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE ONLY - NOT A CHANGE REQUEST


AP POWER




BB POWER




PCIE




CLOCKS




DOTARA




I2S




BASEBAND




SWD




QLINK





R1




STOCKHOLM




GNSS




SDR RFFE




BB RFFE



QLINK RFFE



PAGE TITLE			SYNCH_DATE=08/01/2019
DEBUG & TEST POINTS			
	DRAWING NUMBER	051-05263	SIZE D
	REVISION	9.0.0	
	BRANCH	1	
	PAGE	46 OF 60	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			SHEET 49 OF 60

ADJUSTABLES

CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE ONLY - NOT A CHANGE REQUEST

D

D

C

C

B


B

A



A

BOOT_SEQ	BOOT_CFG3	BOOT_CFG2	BOOT_CFG1	CONFIG
NAND>HSUSB	0	0	0	POR
PCIE	0	0	1	POR
USB	0	1	0	EUREKA
EMMC>USB	0	1	1	EUREKA

AUTO POWER ON FOR EUREKA CONFIG
+ BB PMU ESD DIODE PROTECTION





STUFF ONLY FOR VENDOR CONFIG





POR PCIE BOOT:
BOOT_CFG2 PD, BOOT_CFG1 PU

EUREKA CONFIG USB BOOT:
BOOT_CFG2 PU, BOOT_CFG1 PD




USB TP FOR TEXT FIXTURE



PAGE TITLE			SYNCH_DATE=06/01/2019
ADJUSTABLES			
	DRAWING NUMBER	051-05263	SIZE
	REVISION	9.0.0	D
	BRANCH	1	
	PAGE	57 OF 60	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			SHEET
			50 OF 60

MMW IF TRANSCEIVER IC



TANGIER SIP

PART_NUMBER=339W00112
BOMOPTION=RF_SKU:NAMM
ROOM=MMW_SIP

U TAN_E
LBKA0QE1XR-481
SIP-1
SYM 1 OF 4

CRITICAL

50_RFH_Q1_39G_S1
50_RFH_Q1_28G_S1
50_RFH_Q1_39G_S2
50_RFH_Q1_28G_S2
50_RFH_Q1_39G_S3
50_RFH_Q1_28G_S3
50_RFH_Q1_39G_S4
50_RFH_Q1_28G_S4

50_RFH_Q2_39G_S5
50_RFH_Q2_28G_S5
50_RFH_Q2_39G_S6
50_RFH_Q2_28G_S6
50_RFH_Q2_39G_S7
50_RFH_Q2_28G_S7
50_RFH_Q2_39G_S8
50_RFH_Q2_28G_S8

50_RFV_Q3_39G_S9
50_RFV_Q3_28G_S9
50_RFV_Q3_39G_S10
50_RFV_Q3_28G_S10
50_RFV_Q3_39G_S11
50_RFV_Q3_28G_S11
50_RFV_Q3_39G_S12
50_RFV_Q3_28G_S12

50_RFV_Q4_39G_S13
50_RFV_Q4_28G_S13
50_RFV_Q4_39G_S14
50_RFV_Q4_28G_S14
50_RFV_Q4_39G_S15
50_RFV_Q4_28G_S15
50_RFV_Q4_39G_S16
50_RFV_Q4_28G_S16

50_RFH_Q1_39G_S1
50_RFH_Q1_28G_S1
50_RFH_Q1_39G_S2
50_RFH_Q1_28G_S2
50_RFH_Q1_39G_S3
50_RFH_Q1_28G_S3
50_RFH_Q1_39G_S4
50_RFH_Q1_28G_S4

50_RFH_Q2_39G_S5
50_RFH_Q2_28G_S5
50_RFH_Q2_39G_S6
50_RFH_Q2_28G_S6
50_RFH_Q2_39G_S7
50_RFH_Q2_28G_S7
50_RFH_Q2_39G_S8
50_RFH_Q2_28G_S8

50_RFV_Q3_39G_S9
50_RFV_Q3_28G_S9
50_RFV_Q3_39G_S10
50_RFV_Q3_28G_S10
50_RFV_Q3_39G_S11
50_RFV_Q3_28G_S11
50_RFV_Q3_39G_S12
50_RFV_Q3_28G_S12

50_RFV_Q4_39G_S13
50_RFV_Q4_28G_S13
50_RFV_Q4_39G_S14
50_RFV_Q4_28G_S14
50_RFV_Q4_39G_S15
50_RFV_Q4_28G_S15
50_RFV_Q4_39G_S16
50_RFV_Q4_28G_S16

50_RFH_Q1_39G_S1
50_RFH_Q1_28G_S1
50_RFH_Q1_39G_S2
50_RFH_Q1_28G_S2
50_RFH_Q1_39G_S3
50_RFH_Q1_28G_S3
50_RFH_Q1_39G_S4
50_RFH_Q1_28G_S4

50_RFH_Q2_39G_S5
50_RFH_Q2_28G_S5
50_RFH_Q2_39G_S6
50_RFH_Q2_28G_S6
50_RFH_Q2_39G_S7
50_RFH_Q2_28G_S7
50_RFH_Q2_39G_S8
50_RFH_Q2_28G_S8


50_RFV_Q3_39G_S9
50_RFV_Q3_28G_S9
50_RFV_Q3_39G_S10
50_RFV_Q3_28G_S10
50_RFV_Q3_39G_S11
50_RFV_Q3_28G_S11
50_RFV_Q3_39G_S12
50_RFV_Q3_28G_S12

50_RFV_Q4_39G_S13
50_RFV_Q4_28G_S13
50_RFV_Q4_39G_S14
50_RFV_Q4_28G_S14
50_RFV_Q4_39G_S15
50_RFV_Q4_28G_S15
50_RFV_Q4_39G_S16
50_RFV_Q4_28G_S16

SMYRNA

PART_NUMBER=518S00234
BOMOPTION=RF_SKU:NAMM
ROOM=MMW_SIP

J SMYR_E
MM3631-2703A16
F-ST-SM



BG1 ARRAY

PART_NUMBER=339M00116
BOMOPTION=RP_SKU:NAMM
ROOM=BG1

U BG1 E			
MWNP01SEMA01			
LGA			
SYM 1 OF 3			
CRITICAL			
50 MMW SMR525 S6L HPOL	244	50 LB1_H	235
50 MMW SMR525 S14L VPOL	236	50 LB1_V	243
50 MMW SMR525 S1L HPOL	309	50 LB2_H	298
50 MMW SMR525 S9L VPOL	299	50 LB2_V	307
50 MMW SMR525 S5L HPOL	278	50 LB3_H	266
50 MMW SMR525 S13L VPOL	267	50 LB3_V	277
50 MMW SMR525 S2L HPOL	338	50 LB4_H	328
50 MMW SMR525 S10L VPOL	300	50 LB4_V	308

PART_NUMBER=339M00116
BOMOPTION=RP_SKU:NAMM
ROOM=BG1

U BG1 E			
MWNP01SEMA01			
LGA			
SYM 2 OF 3			
CRITICAL			
1 GND	97 GND	193 GND	293 GND
2 GND	98 GND	194 GND	294 GND
3 GND	99 GND	195 GND	295 GND
4 GND	100 GND	196 GND	296 GND
5 GND	101 GND	197 GND	297 GND
6 GND	102 GND	198 GND	301 GND
7 GND	103 GND	199 GND	302 GND
8 GND	104 GND	200 GND	303 GND
9 GND	105 GND	201 GND	304 GND
10 GND	106 GND	202 GND	305 GND
11 GND	107 GND	203 GND	306 GND
12 GND	108 GND	204 GND	310 GND
13 GND	109 GND	205 GND	311 GND
14 GND	110 GND	206 GND	312 GND
15 GND	111 GND	207 GND	313 GND
16 GND	112 GND	208 GND	314 GND
17 GND	113 GND	209 GND	315 GND
18 GND	114 GND	210 GND	316 GND
19 GND	115 GND	211 GND	317 GND
20 GND	116 GND	212 GND	318 GND
21 GND	117 GND	213 GND	319 GND
22 GND	118 GND	214 GND	320 GND
23 GND	119 GND	215 GND	321 GND
24 GND	120 GND	216 GND	322 GND
25 GND	121 GND	217 GND	323 GND
26 GND	122 GND	218 GND	324 GND
27 GND	123 GND	219 GND	325 GND
28 GND	124 GND	220 GND	326 GND
29 GND	125 GND	221 GND	327 GND
30 GND	126 GND	222 GND	329 GND
31 GND	127 GND	223 GND	330 GND
32 GND	128 GND	224 GND	331 GND
33 GND	129 GND	225 GND	332 GND
34 GND	130 GND	226 GND	333 GND
35 GND	131 GND	227 GND	334 GND
36 GND	132 GND	228 GND	335 GND
37 GND	133 GND	229 GND	336 GND
38 GND	134 GND	230 GND	337 GND
39 GND	135 GND	231 GND	339 GND
40 GND	136 GND	232 GND	340 GND
41 GND	137 GND	233 GND	341 GND
42 GND	138 GND	234 GND	342 GND
43 GND	139 GND	237 GND	343 GND
44 GND	140 GND	238 GND	344 GND
45 GND	141 GND	239 GND	345 GND
46 GND	142 GND	240 GND	346 GND
47 GND	143 GND	241 GND	347 GND
48 GND	144 GND	242 GND	348 GND
49 GND	145 GND	245 GND	349 GND
50 GND	146 GND	246 GND	350 GND
51 GND	147 GND	247 GND	351 GND
52 GND	148 GND	248 GND	352 GND
53 GND	149 GND	249 GND	353 GND
54 GND	150 GND	250 GND	354 GND
55 GND	151 GND	251 GND	355 GND
56 GND	152 GND	252 GND	356 GND
57 GND	153 GND	253 GND	357 GND
58 GND	154 GND	254 GND	358 GND
59 GND	155 GND	255 GND	359 GND
60 GND	156 GND	256 GND	360 GND
61 GND	157 GND	257 GND	361 GND
62 GND	158 GND	258 GND	362 GND
63 GND	159 GND	259 GND	363 GND
64 GND	160 GND	260 GND	364 GND
65 GND	161 GND	261 GND	365 GND
66 GND	162 GND	262 GND	366 GND
67 GND	163 GND	263 GND	367 GND
68 GND	164 GND	264 GND	368 GND
69 GND	165 GND	265 GND	369 GND
70 GND	166 GND	268 GND	370 GND
71 GND	167 GND	269 GND	371 GND
72 GND	168 GND	270 GND	372 GND
73 GND	169 GND	271 GND	373 GND
74 GND	170 GND	272 GND	374 GND
75 GND	171 GND	273 GND	375 GND
76 GND	172 GND	274 GND	376 GND
77 GND	173 GND	275 GND	
78 GND	174 GND	276 GND	
79 GND	175 GND	279 GND	
80 GND	176 GND	280 GND	
81 GND	177 GND	281 GND	
82 GND	178 GND	282 GND	
83 GND	179 GND	283 GND	
84 GND	180 GND	284 GND	
85 GND	181 GND	285 GND	
86 GND	182 GND	286 GND	
87 GND	183 GND	287 GND	
88 GND	184 GND	288 GND	
89 GND	185 GND	289 GND	
90 GND	186 GND	290 GND	
91 GND	187 GND	291 GND	
92 GND	188 GND	292 GND	
93 GND	189 GND		
94 GND	190 GND		
95 GND	191 GND		
96 GND	192 GND		

PART_NUMBER=339M00116
BOMOPTION=RP_SKU:NAMM
ROOM=BG1

U BG1 E			
MWNP01SEMA01			
LGA			
SYM 3 OF 3			
CRITICAL			
193 GND	293 GND		
194 GND	294 GND		
195 GND	295 GND		
196 GND	296 GND		
197 GND	297 GND		
198 GND	301 GND		
199 GND	302 GND		
200 GND	303 GND		
201 GND	304 GND		
202 GND	305 GND		
203 GND	306 GND		
204 GND	310 GND		
205 GND	311 GND		
206 GND	312 GND		
207 GND	313 GND		
208 GND	314 GND		
209 GND	315 GND		
210 GND	316 GND		
211 GND	317 GND		
212 GND	318 GND		
213 GND	319 GND		
214 GND	320 GND		
215 GND	321 GND		
216 GND	322 GND		
217 GND	323 GND		
218 GND	324 GND		
219 GND	325 GND		
220 GND	326 GND		
221 GND	327 GND		
222 GND	329 GND		
223 GND	330 GND		
224 GND	331 GND		
225 GND	332 GND		
226 GND	333 GND		
227 GND	334 GND		
228 GND	335 GND		
229 GND	336 GND		
230 GND	337 GND		
231 GND	339 GND		
232 GND	340 GND		
233 GND	341 GND		
234 GND	342 GND		
237 GND	343 GND		
238 GND	344 GND		
239 GND	345 GND		
240 GND	346 GND		
241 GND	347 GND		
242 GND	348 GND		
245 GND	349 GND		
246 GND	350 GND		
247 GND	351 GND		
248 GND	352 GND		
249 GND	353 GND		
250 GND	354 GND		
251 GND	355 GND		
252 GND	356 GND		
253 GND	357 GND		
254 GND	358 GND		
255 GND	359 GND		
256 GND	360 GND		
257 GND	361 GND		
258 GND	362 GND		
259 GND	363 GND		
260 GND	364 GND		
261 GND	365 GND		
262 GND	366 GND		
263 GND	367 GND		
264 GND	368 GND		
265 GND	369 GND		
268 GND	370 GND		
269 GND	371 GND		
270 GND	372 GND		
271 GND	373 GND		
272 GND	374 GND		
273 GND	375 GND		
274 GND	376 GND		
275 GND			
276 GND			
279 GND			
280 GND			
281 GND			
282 GND			
283 GND			
284 GND			
285 GND			
286 GND			
287 GND			
288 GND			
289 GND			
290 GND			
291 GND			
292 GND			

PAGE TITLE

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
051-05263

REVISION
9.0.0

BRANCH
1

PAGE
60 OF 60

SHEET
53 OF 60

SIZE
D

SYNC_DATE=09/01/2019

PRIMARY CHIP

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
338S00629	338S00630	?	NFC_P	SN210V PROD VS DEV

D54 PRIMARY MATCHING

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
131S00026	2	CAP,CER,COG,820PF,2425V,0201	C7510_S,C7513_S	?
131S00016	2	CAP,CER,COG,470PF,2425V,0201	C7550_S,C7551_S	?
152S01116	2	IND,82NH,2.5A,0.55A,0402	L7500_S,L7501_S	?
131S00025	2	CAP,CER,COG,1000PF,24,25V,0201	C7514_S,C7542_S	?
131S0825	2	CAP,CER,COG,560PF,24,25V,0201	C7512_S,C7541_S	?
131S00025	1	CAP,CER,COG,1000PF,24,50V,0201	C7546_S	?
131S00209	1	CAP,CER,COG,68PF,24,25V,0201	C7547_S	?
131S00016	1	CAP,CER,COG,470PF,24,50V,0201	C7548_S	?
131S0731	1	CAP,CER,COG,100PF,24,25V,0201	C7558_S	WOSTUFF

XTAL

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S00077	197S00206	?	Y7500_S	XTAL,27P12.MHZ
197S00076	197S00206	?	Y7500_S	XTAL,27P12.MHZ

2

IN

PP_VDD_MAIN

VOLTAGE=3.8

2

IN

PPIV2_NFC_S2

VOLTAGE=1.2

2

IN

PPIV8_S4

VOLTAGE=1.8V

2

IN

PPIV2_S4

VOLTAGE=1.2

2

IO

I2C_R1_TO_NFC_SCL

2

IO

I2C_R1_TO_NFC_SDA

2

IO

I2C_BT_TO_NFC_SCL

2

IO

I2C_BT_TO_NFC_SDA

2

IO

SPMIO_EVENTS_AOP_TO_WLAN_NFC_CLK

2

IO

SPMIO_EVENTS_AOP_RI_NFC_P_DATA_R

2

IN

GPIO_SEQ_PMU_TO_NFC_EN

2

IN

NFC_P_THERMISTOR_UAT4

2

IN

NTC_STOCKHOLM

2

OUT

GPIO_SE_TO_BT_PKT_RDY

2

OUT

GPIO_NFC_TO_ARCAMP_RESET_L

2

OUT

GPIO_NFC_TO_ARCAMP_TRIG

2

IO

NFC_P_ANT_POS

2

IO

NFC_P_ANT_NEG

2

IO

NFC_P_TEST_OUT

2

IN

GPIO_NFC_P_NFC_P_SYNC2

2

IN

GPIO_NFC_P_NFC_P_SYNC1

2

IN

IO_TOUCH_TO_MANY_SCAN_ACTIVE_U

NFC: TABLE OF CONTENTS

DRAWING TITLE

SCH,BOT,MAV,D54

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-05263

SIZE

D

REVISION

9.0.0

BRANCH

PAGE


1 OF 3

SHEET


54 OF 60


A



PAGE TITLE		NFC_P			
 <p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED</p>	DRAWING NUMBER		051-05263	SIZE	D
	REVISION				
	9.0.0				
	BRANCH				
PAGE		2 OF 3			
SHEET		55 OF 60			

PRIMARY NFC FRONT END



PAGE TITLE		
NFC_P_FE		
	DRAWING NUMBER	051-05263
	REVISION	9.0.0
	BRANCH	3 OF 3
	PAGE	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET 56 OF 60

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD	DATE
9	0024124377	ENGINEERING RELEASED		2020-07-01

D54 HIER_WIFI_BOT

LAST_MODIFICATION=Wed Jul 1 15:22:37 2020

PAGE	CSA	CONTENTS	SYNC	DATE
57	1	Table of Contents_D52		
58	2	THELONIOUS	D52_WIFI_MASTER_0.21.0	
59	7	2G4 rFEM (UAT)	D52_WIFI_MASTER_0.17.0	
60	8	2G4 rFEM (LAT)	D52_WIFI_MASTER_0.17.0	

SOURCE PROJECT	SUB-DESIGN NAME	SUB-DESIGN PAGES	VERSION	HARD/ SOFT	SYNC_DATE/TIME
D52	WIFI_MASTER	2	0.21.0	S	2019_12_09_16:30:41

SYMBOL IO PORTS

POWER	MAKE_BASH=TRUE	PP_VDD_MAIN
1	PP_VDD_MAIN	VOLTAGE=1.8
2	PP_VDD_MAIN	VOLTAGE=1.8
3	PP1V8_S2	VOLTAGE=1.8V
4	PP1V8_S4	VOLTAGE=1.8V
5	PP1V2_S4	VOLTAGE=1.2

ANTENNA	50_TRX_WLAN_G_BT_ANT4_NPLXR
1	50_TRX_WLAN_G_BT_ANT3_NPLXR

RFEM CONNECTIONS	RF
1	50_WLAN_A_C0_TXRX_FEM_M
2	50_WLAN_A_C1_TXRX_FEM_M

ANALOG	ANALOG_UAT_5G_FEM_TO_WLAN_PDTs
2	ANALOG_LAT_5G_FEM_TO_WLAN_PDTs

GPIO	GPIO_WLAN_TO_UAT_5G_FEM_LNA_BYP_EN
2	GPIO_WLAN_TO_LAT_5G_FEM_LNA_BYP_EN

RFPE	RFPE_WLAN_TO_UAT_5G_FEM_RST_L
2	RFPE_WLAN_TO_LAT_5G_FEM_RST_L
3	SHIELD_RFPE_WLAN_TO_UAT_FEMs_CLK
4	SHIELD_RFPE_WLAN_TO_UAT_FEMs_DATA

SHIELD_RFPE_WLAN_TO_LAT_FEMs_CLK	3
SHIELD_RFPE_WLAN_TO_LAT_FEMs_DATA	4

CELLULAR CONNECTIONS	UART_BB_TO_WLAN_TX
1	UART_BB_TO_WLAN_RX

AP CONNECTIONS

GPIO_AP_FROM_WLAN_TIME_SYNC	GPIO_ISP_ECAM_TO_STROBE_KRAKEN_WLAN_FLASH_TRIG
GPIO_AP_FROM_BT_AUDIO_SYNC	GPIO_PMIU_FROM_WLAN_HOST_WAKE

PCIE	PCIE_GPI_AP_TO_WLAN_PERST_L
PCIE_GPI_AP_BI_WLAN_CLKREQ_L	90_PCIE_GPI_AP_TO_WLAN_TX_P
90_PCIE_GPI_AP_TO_WLAN_TX_N	90_PCIE_GPI_AP_FROM_WLAN_RX_P
90_PCIE_GPI_AP_FROM_WLAN_RX_N	90_PCIE_GPI_AP_TO_WLAN_REFCLK_P
90_PCIE_GPI_AP_TO_WLAN_REFCLK_N	

AOP CONNECTIONS

SPMI0_EVENTS_AOP_TO_WLAN_NFC_CLK	SPMI0_EVENTS_AOP_BI_WLAN_DATA_R
GPIO_AOP_TO_WLAN_CONTEXT_A	GPIO_AOP_TO_WLAN_CONTEXT_B

PMU CONNECTIONS

GPIO_S4_PMIU_TO_WLAN_REG_ON	CLK_GPIO_S4_PMIU_TO_WLAN_R1_32K
-----------------------------	---------------------------------

SE CONNECTIONS


I2C_BT_TO_NFC_SCL	I2C_BT_TO_NFC_SDA
GPIO_SE_TO_BT_PKT_RDY	

R1 CONNECTIONS

GPIO_R1_TO_WLAN_COEX	GPIO_WLAN_TO_R1_COEX
IO_BT_TO_R1_TIME_SYNC	IO_BT_TO_R1_WAKE

SPKR CONNECTIONS

GPIO_BT_TO_BOT_SPKR_TRIG	
--------------------------	--

DRAWING TITLE				SCH, BOT, MAV, D54	
	DRAWING NUMBER		051-05263	SIZE	D
	REVISION		9.0.0		
	BRANCH				
	PAGE		1 OF 8		
<p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED</p>		SHEET		57 OF 60	

WIFI/BT THELONIOUS

5G INTERSTATE BPFS

D

C

B

A

D

C

B

A


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
339800773	339800761	?	U_WLAN_W	BOMOPTION FOR STATS

SENSOR A = DOTARA
SENSOR B = SE
SENSOR C = R1

PAGE TITLE		
THELONIOUS		
DRAWING NUMBER		051-05263
REVISION		9.0.0
BRANCH		2 OF 8
PAGE		
SHEET		58 OF 60

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


UAT 2.4 GHZ RFEM




- OMIT SM PP216 W 1 ANALOG UAT 2G FEM TO WLAN PDTS
P2MM-NSM ROOM=WLAN
- OMIT SM PP250 W 1 SHIELD RFFE WLAN TO UAT FEMS CLK
P2MM-NSM ROOM=UAT_FEM
- OMIT SM PP251 W 1 SHIELD RFFE WLAN TO UAT FEMS DATA
P2MM-NSM ROOM=UAT_FEM

PAGE TITLE		
2G4 rFEM (UAT)		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	DRAWING NUMBER	051-05263
	REVISION	9.0.0
	BRANCH	7 OF 8
	PAGE	
	SHEET	59 OF 60

LAT 2.4 GHZ RFEM



- OMIT SM PP217_W P2MM-NSM ROOM=WLAN 1 ANALOG LAT 2G_FEM TO WLAN PDTS 2 6
- OMIT SM PP252_W P2MM-NSM ROOM=LAT_FEM 1 SHIELD RFFE WLAN TO LAT FEMS CLK
- OMIT SM PP253_W P2MM-NSM ROOM=LAT_FEM 1 SHIELD RFFE WLAN TO LAT FEMS DATA

PAGE TITLE		
2G4 rFEM (LAT)		
	DRAWING NUMBER	051-05263
	REVISION	9.0.0
	BRANCH	8 OF 8
	PAGE	60 OF 60
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		