




## BTB CONNECTOR




## MIC




## HAPTICS





## SPEAKER








## CLIP












<1> USB\_CC1  
<1,3> USB1\_HS\_DP  
<1,3> USB1\_HS\_DM  
<1> USB\_SBU1










(VIETMOBILE.VN)


DRX\_ANT














# B1&B3




# B2




# PRX B34\_B39\_B41





# B7

























Title		
F1 MAIN		
Size	Document Number	P0
A3	Reserved(for PA)	
Date:	Wednesday, April 10, 2019	Sheet 23 of 71












MODE	Operation
00	NATIVE
01	TIC
10	ATEST
11	TEST




PLACE CLOSE TO EMMC/UFS

<32> SDM_JTAG_TDI	1	TP3102	TP0.3mm
<32> SDM_JTAG_TMS	1	TP3103	TP0.3mm
<32.43> SM_PS_HOLD	1	TP3104	TP0.3mm
<32> SDM_JTAG_TCK	1	TP3105	TP0.3mm
<32> SDM_JTAG_TDO	1	TP3106	TP0.3mm
<32> SDM_JTAG_SRST_N	1	TP3107	TP0.3mm
<32> SDM_JTAG_TRST_N	1	TP3108	TP0.3mm

Title			F10 MAIN
Size	A3	Document Number	SDM855 Control
Date:	Thursday, March 21, 2019	Sheet	32 of 71







REAR CAMERA  
IMX586 48M

FRONT CAMERA  
S5K3T1SP 20M  
ULTRA WIDE CAMERA  
3P9 16M


REAR CAMERA TELE  
3m5 13M

REAR CAMERA TELE  
8M

FRONT- Ultra SWITCH

<67> MIPI\_WIDE\_CLK\_P  
<67> MIPI\_WIDE\_CLK\_M  
<67> MIPI\_WIDE\_LANE0\_P  
<67> MIPI\_WIDE\_LANE0\_M  
<67> MIPI\_WIDE\_LANE1\_P  
<67> MIPI\_WIDE\_LANE1\_M  
<67> MIPI\_WIDE\_LANE2\_P  
<67> MIPI\_WIDE\_LANE2\_M  
<67> MIPI\_WIDE\_LANE3\_P  
<67> MIPI\_WIDE\_LANE3\_M  
<68> MIPI\_CSI1\_CLK\_P  
<68> MIPI\_CSI1\_CLK\_M  
<68> MIPI\_CSI1\_LANE0\_P  
<68> MIPI\_CSI1\_LANE0\_M  
<68> MIPI\_CSI1\_LANE1\_P  
<68> MIPI\_CSI1\_LANE1\_M  
<68> MIPI\_CSI1\_LANE2\_P  
<68> MIPI\_CSI1\_LANE2\_M  
<68> MIPI\_CSI1\_LANE3\_P  
<68> MIPI\_CSI1\_LANE3\_M  
<69> MIPI\_ULTRA\_CLK\_P  
<69> MIPI\_ULTRA\_CLK\_M  
<69> MIPI\_ULTRA\_LANE0\_P  
<69> MIPI\_ULTRA\_LANE0\_M  
<69> MIPI\_ULTRA\_LANE1\_P  
<69> MIPI\_ULTRA\_LANE1\_M  
<69> MIPI\_ULTRA\_LANE2\_P  
<69> MIPI\_ULTRA\_LANE2\_M  
<69> MIPI\_ULTRA\_LANE3\_P  
<69> MIPI\_ULTRA\_LANE3\_M  
<67> MIPI\_CSI3\_CLK\_P  
<67> MIPI\_CSI3\_CLK\_M  
<67> MIPI\_CSI3\_LANE0\_P  
<67> MIPI\_CSI3\_LANE0\_M  
<67> MIPI\_CSI3\_LANE1\_P  
<67> MIPI\_CSI3\_LANE1\_M

AF6  
AE5  
AE7  
AD6  
AC5  
AB4  
AB6  
AA5  
AA7  
Y6  
AG5  
AH6  
AH4  
AJ5  
AK6  
AL7  
AL5  
AM6  
AM4  
AN5  
AF2  
AG3  
AG1  
AH2  
AJ3  
AK4  
AK2  
AL3  
AL1  
AM2  
AE3  
AD4  
AD2  
AC3  
AC1  
AB2



DSI0\_A0\_LN0\_P  
DSI0\_B0\_LN0\_M  
DSI0\_C0\_LN1\_P  
DSI0\_A1\_LN1\_M  
DSI0\_B1\_CLK\_P  
DSI0\_C1\_CLK\_M  
DSI0\_A2\_LN2\_P  
DSI0\_B2\_LN2\_M  
DSI0\_C2\_LN3\_P  
DSI0\_NC\_LN3\_M


AD36  
AC37  
AC35  
AB36  
AA37  
Y38  
Y36  
W37  
W35  
V36


MIPI\_DSI0\_LANE0\_P <65>  
MIPI\_DSI0\_LANE0\_M <65>  
MIPI\_DSI0\_LANE1\_P <65>  
MIPI\_DSI0\_LANE1\_M <65>  
MIPI\_DSI0\_CLK\_P <65>  
MIPI\_DSI0\_CLK\_M <65>  
MIPI\_DSI0\_LANE2\_P <65>  
MIPI\_DSI0\_LANE2\_M <65>  
MIPI\_DSI0\_LANE3\_P <65>  
MIPI\_DSI0\_LANE3\_M <65>


DSI1\_A0\_LN0\_P  
DSI1\_B0\_LN0\_M  
DSI1\_C0\_LN1\_P  
DSI1\_A1\_LN1\_M  
DSI1\_B1\_CLK\_P  
DSI1\_C1\_CLK\_M  
DSI1\_A2\_LN2\_P  
DSI1\_B2\_LN2\_M  
DSI1\_C2\_LN3\_P  
DSI1\_NC\_LN3\_M



AG39  
AF40  
AF38  
AE39  
AD40  
AC41  
AC39  
AB40  
AB38  
AA39

SM7150






































SMB1390









# LPDDR4 / 4x










[illegible]



# Sidekey

The schematic diagram illustrates the Sidekey circuit. It features four input pins: PW\_ON (J6101), V- (J6102), V+ (J6103), and GND (J6104). Each pin is connected to a common ground through a network of NMOS transistors (CR6101, CR6102, CR6103) and capacitors (C6103, C6104, C6105). The output signals are PHONE\_ON\_N (<43>), PM\_RESIN\_N (<43>), and KEY\_VOLP\_N (<48>), each connected to a resistor (R6103, R6104, R6105) and then to the respective output pin.





FingerPrint to SUB board


COMPASS




Digital HALL














2为模拟GND，单独下地；









## WIDE



## TELE



## FRONT



## ULTRA

