






DOWAY	<u> Manst</u>	raints											
Physical	/\ /// //					· · · · · · · · · · · · · · · · · · ·	nysical (continued)						
CLASS NAME	CLASS DEFINITI	ONS CONSTRAINT SET	COMMA SEPARATED WITH WILDCAI DP NAMES EX: DP:DP AA*,DP BB* (RD SUPPORT: NET NAMES EX: DDR*	CLEAR OVERRIDE Y/N		CLASS DEFINICATION CLASS NAME	TIONS CONSTRAINT SET	DP NAMES EX: DP:DP_AA*,DP_BB* (LINE S	· ·	CLEAR OVERRIDE Y/N		
CX Nodes PWR_SHAPE_		PWR_SHAPE	LX*,!LX_CHARGER_BOOT*,!LX_D		Y	Arc	PWR_50UM P	PWR_50UM	PP1V2_ARCAMP_VD_FILT_INTERNAL	TARTS WITH FLAG DF.)	Y		
PWR_SHAPE_LX_ PWR_SHAPE_		PWR_SHAPE PWR_SHAPE	LX_DPMIC* CX*		Y	_	PWR_50UM P PWR_SHAPE P	PWR_50UM PWR_SHAPE	PP1V8_ARCAMP_VA_VL_INTERNAL PP_ARCAMP_VBOOST		Y		
tem-Wide PWR_SHAP:	E // P	PWR_SHAPE	PP_VDD_MAIN	*_\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	Ž,	%, //. //. //. //. //. //. //. //. //. //	PWR_SHAPE(P	PWR_SHAPE	ARCAMP_TO_SOLENOID_OUT*		Y	%/, //; //, ,	*\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
PWR_SHAP		PWR_SHAPE	PP_VDD_BOOST*		Ý	Touch	PWR_80ÚM // P	PWR_80UM	AGND_ARCAMP PP1V2_TOUCH_S2*		7 X		
PWR_SHAP	7,7,7,	PWR_SHAPE	PP1V8_IO		Y		PWR_80UM	PWR_80UM	PP3V1_TOUCH_S2*		Y		
PWR_SHAP:	//- ///	PWR_SHAPE// PWR SHAPE	PP1V8_S2 PP1V8_S4		Y	Display PMIC	PWR_200UM P PWR_SHAPE P	PWR_200UM PWR_SHAPE	PP1V8_TOUCH_S2* PP7V3_DISPLAY_AVDDH*		Y		
PWR_SHAP		PWR_200UM	PP1V2_IO		Y	Display PMIC %	PWR_SHAPE P	PWR_SHAPE	PP4V6_DISPLAY_VDDEL*	"	Y	**	**
PWR_200U		PWR_200UM	PP1V2_S2 PP1V2_S4		У	77 1	PWR_SHAPE P	PWR_SHAPE	PNVAR_DISPLAY_VSSEL* PP_ACC_VAR		Y		
PWR_200U CPU/GPU PWR_SHAP	 	PWR_200UM PWR_SHAPE	PP_CPU_PCORE		Y	Kraken	PWR_SHAPE P PWR_80UM P	PWR_SHAPE PWR_80UM	PP_VAR_USB_RVP		Y		
PWR_SHAP	///. //. .	PWR_SHAPE	PP_CPU_ECORE		**/	*/ _/ / _/ / _/ / _/	PWR_200UM P	PWR_200UM	PP_KRAKEN_ACC1* PP_KRAKEN_ACC2*		Y 47. 47.	*_\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	%, 4, 4, ,
PWR_SHAP: SRAM/SOC PWR_SHAP:	<u> </u>	PWR_SHAPE PWR_SHAPE	PP_CPU_SRAM		Y W		PWR_SHAPE P	PWR_SHAPE /// PWR_80UM	ANALOG_VDD_MAIN_OV_R		<u> </u>		
PWR_SHAP	7 7 7 7	PWR_SHAPE			Y XXXX	Parrot	PWR_80UM	PWR_80UM	PP3V3_USB_S2		Y		
PWR_SHAP	4. / /	PWR_SHAPE//	PPOV78_SOC_FIXED_S1		Y	AF/OIS (Shared)	PWR_SHAPE P	PWR SHAPE	PPVAR_RCAM_PVDD PPVAR_WIDE_PVDD_CONN		Y		
C:Fixed PWR_SHAP: PWR_80UM		PWR_SHAPÉ∖ PWR_80UM	PPOV78_VDD_FIXED_XTAL		Y	Wide RCAM	PWR_100UM P PWR_100UM P	PWR_100UM PWR_100UM	PP3V2_WIDE_AVDD1		Y		
PWR_80UM		PWR_80UM	PPOV78_SOC_FIXED_PCIE_REFBU	F	Y		PWR_200UM P	PWR_200UM	PPVAR_WIDE_AVDD2		Y		
DC:VDD12 PWR_80UM PWR 80UM		PWR_80UM PWR_80UM	PP1V2_S1 PP1V2_S1_XTAL		Y	SWide RCAM	PWR_100UM P PWR_100UM P	PWR_100UM PWR_100UM	PP1V6_WIDE_DVDD* PP2V85_SWIDE_AVDD1		Y		
PWR_200U	*//	PWR_200UM	PP1V2_SOC	<u> </u>	, , , , , , , , , , , , , , , , , , ,	DWIGE ROLL	PWR_200UM P	PWR_200UM	PPVAR_SWIDE_AVDD2	<u> </u>	Y Y	*/ _{1/2} / ₁ / ₁ / ₂	% / _{1/-} / ₁ /-
PWR_80UM	A	PWR_80UM	PP1V2_SOC_FILT PP1V2_VDD12_FMON		Ý.		PWR_100ÛM, /// P	PWR_100UM	PP1V2_SWIDE_DVDD 11.11.11.11.11.11.11.11.11.11.11.11.11.		<u> </u>		
PWR_80UM PWR 80UM	77.7	£WR_80UM PWR 80UM ∕	DD1870 17DD10 171 DD11 CO		Y XXXX	Camera VDDIO Tele RCAM	PWR_80UM/ P	PWR_80UM PWK 100UM	PPIVO_ VDDIO		Y X X		
PWR_80UM	1 P	PWR_80UM	PPIV2_IO_GRP*		Y WAR		PWR_100UM P	PWR 100UM	PPOV8_TELE_DVDD1	<u> </u>	Y (/ / / / / / / / / / / / / / / / / /		
SoC:DDR PWR_SHAP	 	PWR_SHAPE	PP_DCS_S1 PPOV6_VDDQL_S1		Y		PWR_100UM P	PWR_100UM	PPOV975_TELE_DVDD2 PP2V85_TELE_AVDD1		Y		
PWR_200UI		PWR_200UM PWR_SHAPE	PP1V06_S2		Y		PWR_100UM P PWR_200UM P	PWR_100UM PWR_200UM	PP1V35_TELE_AVDD2		Y		
C:Misc. PWR_SHAP	E P	PWR_SHAPE	PPOV7_VDD_LOW_S2		Y	FCAM	PWR_200UM P	PWR_200UM	PP1V1_FCAM_DVDD		Y		
PWR_80UM PWR SHAP:	*//	PWR_80UM PWR_SHAPE	PPOV7_VDD_LOW_*LPPLL PP_AVE_S1	*\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	Y	Juliet/IRCAM	PWR_200UM P	PWR_200UM PWR_80UM	PP2V85_FCAM_AVDD* PP2V85_IRCAM_AVDD*/	```	Y	% ,	% ,
PWR_SHAP.	4, 4,	PWR_SHAPE PWR_SHAPE	PP_DISP_S1		Y.	OULIGE/IRCAM	PWR_80UM P	PWR_80UM PWR_80UM	PP1V2_IRCAM_DVDD	\ \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		W.W.	
PWR_200U	7 7 7	PWR_200UM	PPOV6_VDDIO06_GRP1_*		Ý/// X.	Jasper	PWR_80UM/ P	PWR_80UM	PP3V0_JASPER_RX_AVDD*		Y, Y,		
NAND PWR_100U	1/2 / 2	PWR_100UM/ PWR_300UM/	TODATA TODATOLE		Y \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		PWR_80UM P	PWR_80UM	PP3V3_JASPER_TX_AVDD*		Y X		
PWR_SHAP:	//. / //.	PWR_SHAPE	PPOV83_NAND		Y	B2B	PWR_DEFAULT P	PWR DEFAULT	PP1V8_ALS_S2		Y		
PWR_100U		PWR_100UM	PP0V83_NAND_PLL PP2V625_NAND		Y		PWR_80UM P	PWR_80UM	PP1V8_COMPASS_S2_CONN		Y		
PWR_SHAP: PMU PWR_SHAP:	 	PWR_SHAPE PWR_SHAPE	PP1V5_VLDOINT		Y	Kobol	PWR_80UM P	PWR 80UM	PP_VDDIO_IMU		v		
PWR_SHAP:		PWR_SHAPE	PPOV9_S1		Y	Penrose	PWR_80UM P	PWR_80UM PWR_80UM	PP3V0_PENROSE_SVDD*	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Y	% .	N .
/angtze/ PWR_SHAP	// //	PWR_SHAPE	PP_VBUS1_E75	- 1/2 / 1/2	¥ / / / / / / / / / / / / / / / / / / /	Dock	PWR_80UM/ P	PWR_80UM	PP1V8_DOCK_S2_CONN PPVAR_EIGER_S2*		Y // Y	11. 11. 11. ,	W. K.,
PWR_SHAP:	A	PWR_SHAPE PWR_SHAPE	PP_VBUS2_DUTARA PP_CHARGER_PMID		Ý, //, Ý//,	Display	PWR_200ÛM.	/PWR_200UM //// PWR_80UM	PP1V2_DISPLAY_S2_CONN		%. Y.		
PWR_SHAP	7 7	PWR_SHAPE	DR_BATT_VCC_YANGTZE		- 4	1. M. h.	PWR_80UM P	PWR_80UM	PP1V8_DISPLAY_DVDD_CONN		Y XX		
PWR_100UM_	4-1-1	PWR_100UM/	LX_CHARGER_BOOT* PP6VO_CHARGER_LDO_INTERNAL		Y		PWR_SHAPE P	PWR SHAPE	PP1VX_DISPLAY_S2* PP3V0_DISPLAY_S2*		Y" () () () () () () () () () (
PWR_SHAP: PWR_80UM		PWR_SHAPÉ\\\ PWR_80UM	PP1V8_ALWAYS		Y	NFC/Ironman NFC	PWR_80UM P	PWR_80UM PWR 80UM	PPIV2_NFC_S2		Y		
Ootara PWR_SHAP		PWR_SHAPE	PAC_DOTARA_COIL1		Y		PWR_SHAPE P	PWR_SHAPE	PP_NFC_*_VDDBOOST		Y		
PWR_SHAP:	++	PWR_SHAPE PWR_SHAPE	PAC_DOTARA_AC2 DOTARA_TX_BANK_2		Y		PWR_100UM P	PWR_100UM PWR 100UM	PP_NFC_*_VDDC PP_NFC_*_MIX		Y		
PWR_SHAP	**/	PWR_SHAPE	PAC_DOTARA_COIL2		Y.	*//	PWR_1000M P	PWR_100UM	PP_NFC_*_VDDNV		Y	%	%
PWR_100U		PWR_1.00UM	DOTARA_COMM*	77. 74.	Ÿ		PWR_100UM P	PWR_100UM	PP_NFC_*_TVDD	W. W.	77, 7 <u>4</u>		
PWR_200U	7 7	PWR_200UM PWR_200UM	DOTARA_CLAMP* DOTARA_BOOT*		Y/// X X		PWR_100UM P		PP_NFC_*_VDDPLL //////////////////////////////////		Y Y		
PWR_Z000ii	// // /	PWR_SHAPE//	PP_DOTARA_VMID		Y		PWR_100UM P	PWR_100UM	PP_NFC_*_MIX,PP_NFC_*_VCASCHI,PP		Y		
PWR_SHAP:	· ·	PWR_SHAPE	PP_DOTARA_VRECT		Y		PWR_100UM P	PWR_100UM	PP_NFC_*_VREF		Y		
PWR_200U		PWR_200UM PWR_100UM	PP1V8_DOTARA_LDO PP5V0_VDD_DOTARA		Y		PWR_100UM P PWR_SHAPE P	PWR_100UM PWR_SHAPE	PP_NFC_*_AVDD PP_NFC_*_VUP		Y		
PWR_1000		PWR_1000M	PP5V0_DOTARA_VMID		Y		PWR_SHAPE P	PWR_SHAPE	NFC_P_ANT_POS, NFC_P_ANT_NEG		Y		
PWR_80UM	*77	PWR_80UM	PP1V2_DOTARA_S2	*//	Y	**//	PWR_SHAPE P	PWR_SHAPE	NFC_F_ANT_POS, NFC_F_ANT_NEG	477	Y	*//	*//
nera PMUs PWR_SHAP:	//: //: //: //	PWR_SHAPE PWR SHAPE	PP1V3_CAM_PMU*_BUCK0		Ý, ///	Arrow	PWR_SHAPE P	PWR_SHAPE PWR_SHAPE	PP1V0_S4 PP1V0_R1_ANA_S4		M. Y. M. M.	W. W.	
PWR_SHAP	<i>A</i> ,	PWR_SHAPE	PP_VDD_RTC_CAM_PMU*		Y/// ```.	QETS//APTs	PWR_SHAPE P	PWR_SHAPE	PP_APT_L_PA		Y, Y,		
PWR_SHAP:	E ////P	PWR_SHAPE	PP1V8_CAM_PMU1_IO_SW		Y	Radio ///	PWR_100UM P	PWR_100UM	PP_VDD_RF_1V2		Y XXXX	W. W. K.	William Commence
PWR_SHAP	E A P	PWR_SHAPE	PP1v2_INT_CAM_PMU*				PWR_100UM P	PWR 100UM PWR 80UM	PP_VIO_RFFE*_1V8*,PP_RFFE*1V8*		Y V		
1/Jasper PWR_100U	 	PWR_100UM	PP3V0_WILL_VDD	"	Y		PWR_80UM P	PWR_80UM PWR_80UM	PP_UIM1_LDO11		<u> </u>	"	"
PWR_100U	M P	PWR_100UM	PP1V8_CAM_PMU2_IO_SW		Y		PWR_80UM P	PWR_80UM	PP_UIM2_LD013		Y		
PWR_100UM_ PWR 100U		PWR_100UM PWR 100UM	PN_JASPER_VDDHV* PP_JASPER_VDDLAS*		Y V		PWR_100UM P	PWR_100UM PWR 100UM	PP_QET1_VDD_A PP_QET1_VAUX_		Y		
Strobe PWR_SHAP:		PWR_IOUUM PWR_SHAPE	PP_STROBE_DRIVER_COOL_LED	<u></u>		*/ ₂ / ₂ / ₂	PWR_1000M P	PWR_1000M PWR_100UM	PP_QET1_PA_VF	BAT_LDO	Y	*// _{//} / _{//} //	% /
PWR_SHAP	E /// P	PWR_SHAPE	PP_STROBE_BOOST_OUT		Ý. M.		PWR_100UM. P	/PWR_100UM	DP_QET1_AMP_(77, N.		
PWR_SHAP:	7 7	PWR_SHAPE PWR_SHAPE	7\ \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		Y// '\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		PWR_SHAPE P	PWR_SHAPE PWR_100UM	SUBUS_UAT_A*		₩ <u>¥</u> , , , , , , , , , , , , , , , , , , ,		
PWR_SHAP	1/2/1/	PWR_SHAPE//	PP_RIGEL_VINCORE		· '// ^//		PWR_100UM P	PWR_100UM	SUBUS_UAT_B*	`# <u>`</u>	Y ////		
PWR_SHAP		PWR_SHAPE	PP_RIGEL_BUCK_BOOST_A PP_RIGEL_BUCK_BOOST_B		Y		PWR_100UM P	PWR_100UM	SUBUS_LAT_B* SUBUS_LAT_C*		Y	"`\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	"\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
PWR_SHAP:		PWR_SHAPE PWR_SHAPE	PP_RIGEL_BOCK_BOOSI_B PP_ROMEO_CATHODE		Y	_	PWR_100UM P	PWR_100UM	DUBUS_LIAI_C^		Y		
PWR_SHAP.		PWR_SHAPE	PP_ROMEO_DENSE_ANODE		<u>-</u> У								
PWR_SHAP	*>/	PWR_SHAPE	PP_ROMEO_SPARSE_ANODE PP_ROMEO_A_ANODE	``` <u> </u>	Y	DOMA	AIN		NET RULE ASSIGNMENT	<u> </u>		% .	% .
PWR_SHAP: PWR SHAP:	77 75 .	PWR_SHAPE PWR SHAPE	PP_ROMEO_A_ANODE		<u> </u>	(E.P.S)	CONSTRAINT SET		PARATED NET NAMES (WILDCARD SUPPORT EX. DDR*)	11/2/14		W. W.	W. W.
PWR_SHAP:	A	PWR_SHAPE	PP_BANE_ANODE		Y	P	PWR_100UM		ANALOG_NAND\(\frac{1}{2}\)\(\frac{1}		[
PWR_100U	<u> </u>	PWR_100UM	PP3V3_MAMABEAR_VDD PP1V8_AUDIO_VA_S2		Y XXXX						SYNC_MASTER=temp PAGE TITLE	<u> </u>	Sync_date=07
Audio PWR_50UM Codec PWR_200U	//- //-/-	PWR_50UM// PWR_200UM	AGND_CODEC		Y Y							CONSTRAINTS:	Power (M)
BotSpk PWR_50UM	I P	PWR_50UM	PP_VA_BOT_SPK_INTERNAL		- Y	*	,	,	,			,	DRAWING NUMBER
PWR_SHAP	++	PWR_SHAPE	PP_SPKRAMP_BOT_VBOOST SPKRAMP_BOT_TO_COIL_OUT_*		<u>Y</u>								051-05170 REVISION
PWR_SHAP: PWR_80UM		PWR_SHAPE PWR_80UM	AGND_BOT_SPK		<u> </u>						<u> </u>		10.0.0
TopSpk PWR_50UM	1 1/2 P	PWR_50UM	PP_VA_TOP_SPK_INTERNAL	<u> </u>		*\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	*\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	%/ _{//} ///		*\\ ii^*)/. //.///	BRAÑCH
PWR_SHAP		PWR_SHAPE	PP_SPKRAMP_TOP_VBOOST SPKRAMP_TOP_TO_COIL_OUT_*		Y W						THE INFORMATION CONTAIL PROPRIETARY PROPERTY OF THE POSESSOR AGREES TO	VED HEREIN IS THE /// OF APPLE INC. O THE FOLLOWING:	PAGE
PWR_SHAP:	7 7	PWR_SHAPE PWR_80UM	A AGNID MOD ODIA		Y/// X \ Y \ X \ X \ X \ X \ X \ X \ X \ X \						I TO MAINTAIN THIS DOCUM	MENT IN CONFIDENCE	4 OF 138
WALL THE COOP											II NOT TO REPRODUCE OR O	ISH IT IN WHOLE OR PART	SHEET 4 OF 117
. / /\	/. /.	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	\(\lambda \)^	// /·	· · · · · · · · · · · · · · · · · · ·	~	· / /	· / /		1 1 /	IV ALL RIGHTS RESERVED	(' / /\	

















































































































































































































































































































































2 % 3 6 CK APPD D54 BOT MAV 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5% REV DESCRIPTION OF REVISION ECN 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS. 3. ALL CRYSTALS & OSCILLATOR VALUES ARE ÎN HERTZ. 0024124377 ENGINEERING RELEASED 2020-07-01 LAST_MODIFICATION=Wed Jul 1 15:22:42 2020 SYNC DATE PAGE CSA CONTENTS SYNC DATE PAGE CSA CONTENTS 08/01/2019 1 TABLE OF CONTENTS 58////MMW D52_AP_MASTER_0.176/.06/2019 08/01/2019 SYSTEM: BOM Tables TANGIER SIP D52_AP_MASTER_0.169/.02/2019 BĜ1 ARRAY 08/01/2019 CONSTRAINTS: 90-Ohm and mmW D52_AP_MASTER_0.169/.02/2019 CONSTRAINTS: Power NFC: TABLE OF CONTENTS 09/06/2019 CONSTRAINTS: Misc. NFC_P 06/21/2019 NFC_P_FE CONSTRAINTS 50-Ohm Table of Contents_D52 SYSTEM: Mechanical 07/22/2019/ D52_AP_MASTER_tmp THELONIOUS D52_WIFI_MASTER_0.21.0 50 SYS PWR: NTCs (Bottom) D52_WIFI_MASTER_0,17.0 2G4 rFEM (UAT) 126 TESTING: Test Points D52_WIFI_MASTER_0.17.0 TESTING: Probe Points 2G4 rFEM (LAT) 128 INTERPOSER: Symbol (1/2) 08/15/2019 INTERPOSER: Symbol (2/2) 08/15/2019 INTERPOSER: Aliases (1/4) 08/15/2019/ 13 133 INTERPOSER: Aliases (2/4) 08/15/2019 INTERPOSER: Aliases (3/4) 08/15/2019 134 08/15/2019 INTERPOSER: Aliases (4/4) HIERARCHIES: Radio + Primary NFC 18 HIERARCHIES: WiFi 139 19 FRONT PAGE 08/01/2019 BOMS AND CONSTRAINTS 08/01/2019 4 PMIC: BUCKs 08/01/2019 PMIC: LDOs PMIC: CLOCKS & CONTROL 08/01/2019 08/01/2019 BB: POWER 08/01/2019 BB: GND 08/01/2019 BB: GPIOS & QLINK 08/01/2019/ 11 X XCVR POWER_1 08/01/2019 12 XCVR POWER_2 13 XCVR DIGITAL & GND 08/01/2019 08/01/2019 XCVR RF 14 QET_DISCRETE_0 08/01/2019 08/01/2019 DCDC2 18 08/01/2019 33 19 DCDC1 08/01/2019 21/// HB PAD 08/01/2019 23 LMB_2G_PAD 08/01/2019 25 LB DSM 08/01/2019 HB TXDSM 08/01/2019 27 UHB DSM 08/01/2019 MIMO DSM LOWER 28 MIMO DSM UPPER 08/01/2019 29 COUPLER UPPER 08/01/2019 \overline{0}8/01/2019 32 GNSS_L1 GNSS_L5 08/01/2019 33 08/01/2019 LOWER ANTENNA FEEDS_ANT8 08/01/2019 UPPER ANTENNA FEEDS_ANT4 08/01/2019 41 PSIM 08/01/2019/ UAT SAWTOOTH 43 08/01/2019 LAT SAWTOOTH 44/// DEBUG & TEST POINTS 08/01/2019 08/01/2019 ADJUSTABLES 57 Sub-designs
Hierarchies TABLE OF CONTENTS APNs SOURCE PROJECT SUB-DESIGN NAME VERSION SYNC_DATE/TIME Packaging Options SYNC_MASTER=doe_panini SYNC_DATE=05/15/2018 3.61.0 2020_06_26_15:43:07 HIER_RADIO_MAV_BOT SCH, BOT, MAV, D54 PACK_OPTIONS TO INCLUDE IN NETLIST 0.23.0 DESCRIPTION REFERENCE DESIGNATOR(S) CRITICAL BOM OPTION D54 HIER_NFC_BOT 2020_06_26_12:24:47 RAWING NUMBER 051-05263 SCH, BOT, MAV, D54 HIER_WIFI_BOT 2020_06_26_12:33:04 051-05263 SCH 820-01971 PCB,BOT,MAV,D54 PCB 9.0.0 Pages SOURCE PROJECT SUB-DESIGN NAME SUB-DESIGN PAGES VERSION HARD/ SOFT SYNC_DATE/TIME THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSESSOR AGREES TO THE FOLLOWING: D52 4// AP_MASTER tmp 2020_07_01_14:57:41 1 OF 139 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 1 OF 60 IV ALL RIGHTS RESERVED 6





<u> </u>	3	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	5	<u> </u>	4 %	<u> </u>	3	<u> </u>	2	<u> </u>	1 %	
	AP Physical AP							RF Physical								
	CLASS DEFINITIONS CLASS NAME EPS	CONSTRAINT SET	DP NAMES EX: DP:D	D WITH WILDCARD SUPPORT: NE DP_AA*,DP_BB* (LINE STARTS WI		CLEAR OVERRIDE Y/N		CLASS NAME	ASS DEFINITIONS CONSTRAINT SE	т	DP NAMES EX: DP:DP_AA*,DP_BE	CARD SUPPORT: NET NAMES EX: DD +* (LINE STARTS WITH FLAG DP:)	DR*			
LX/CX Nodes System-Wide	PWR_SHAPE P PWR_SHAPE P	PWR_SHAPE PWR_SHAPE	LX* PP_VDD_MAIN			У У	QET0	PWR_500UM PWR_500UM	P PWR_50 P PWR_50		PP_QETO_PA PP_QETO_2G_PA		У У			
.	PWR_SHAPE P PWR_200UM P	PWR_SHAPE PWR_200UM	PP_VDD_BOOST PP1V8_S2	À	A	Y ?	2,	PWR_100UM PWR_100UM	P PWR_10		PP_QET0_PA_VBAT_LDO PP_QET0_AMP_OUT	A	У У	2	Δ.	
	PWR_200UM P PWR_100UM P	PWR_200UM	PP1V8_S4 PP1V2_S2		<u> </u>	Y _x		PWR_100UM PWR_100UM	P PWR_10		PP_QETO_VAUX_S PP_QETO_VDD_AMP		Y			
	PWR_100UM P	PWR_100UM PWR_100UM	PP1V2_S4 //PP3V0_S2*	<u> </u>		Y	APT (Lower)	PWR_1000M/ PWR 5000M	P PWR_10		PP_QETO_VDD_AMP_S	<u> </u>	Y			
`\\ <u>\</u>	PWR_100UM PWR_100UM	PWR_100UM	PP_VBUS1_E75			Y	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1	PWR_200UM	P PWR_20)UM	PP_APT_L_N*A* PP_APT_L_LXA		Y Z			
	RF Physical						APT (Upper)	PWR_500UM PWR 200UM	P PWR_50 P PWR 20)UM	PP_APT_U_PA PP_APT_U_N*A*		Y			
	CLASS DEFINITIONS	OONOTE AND OFT		D WITH WILDCARD SUPPORT: NE		CLEAR OVERRIDE	DAD /DGW 17DD	PWR_200UM	P PWR_20)UM	PP_APT_U_LXA VDD_HB_DSM		Y			
WiFi/Misc.	CLASS NAME PWR_100UM P	CONSTRAINT SET PWR_100UM	PP_VDD_BTPA3V3 PP1V8_LAT_2G_FI	,	ITH FLAG DP:)	Y/N	PAD/DSM VDDs	PWR_50UM PWR_50UM	P PWR_50 P PWR_50	UM	VDD_LB_DSM // VDD_LNA_HB_PAD	*// _\	Y	% ,	% , `	
	PWR_100UM P PWR_100UM P	PWR_100UM PWR_100UM	PP_0V75_SMPS1_6			Y		PWR_50UM PWR_50UM//	P PWR_50 P PWR_50	UM W	VDD_MIMO1_DSM		Y Y			
SMPS 1/6 // SMPS 2	PWR_SHAPE PWR_SHAPE	PWR_SHAPE PWR_SHAPE	/PP_1V22_SMPS2			Y		PWR_50UM PWR_50UM	P	<u> </u>	VDD_MIMO2_DSM VDD_UHB_DSM VDD_UHB_DSM		XX X X X X X X X X X X X X X X X X X X			
SMPS 3	PWR_DEFAULT P PWR_SHAPE P	PWR_DEFAULT PWR_SHAPE	PP_1V24_SMPS2_S PP_0V82_SMPS3			Y	Misc Radio	PWR_100UM PWR_300UM	P PWR_10	· -	PP_PMX_VIO_OUT PP_VDD_RF_1V2	· //	Y	· //,		
SMPS 4	PWR_DEFAULT P PWR SHAPE P	PWR_DEFAULT PWR SHAPE	PP_0V82_SMPS3_S PP_1V9_SMPS4	SNS		Y		PWR_50UM PWR 80UM	P PWR_50 P PWR 80		PP_VDD_SIM_DETECT PP_VIO_RFFE_1V8		Y Y			
SMPS 5	PWR_DEFAULT P PWR_SHAPE P	PWR_DEFAULT PWR_SHAPE	PP_1V9_SMPS4_Si PP_0V75_SMPS5	NS		Y	*//.	PWR_100UM	P PWR_10	*//	PP_VREF_SDX PP1V8_S4_UAT_BRIDGE_VIO	*7//.	Y V	*//	*//.	
*/\.\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	PWR_DEFAULT P	PWR_DEFAULT	PP_0V75_SMPS5_S			1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		PWR_80UM	P PWR_80	UM AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA	PP1V8_S2_LAT_BRIDGE_VIO		Y Y	A A A A A A A A A A A A A A A A A A A		
SMPS 7	PWR_SHAPE P PWR_DEFAULT P	PWR_SHAPE PWR_DEFAULT	/PP_0V75_SMPS7_S	SNS CONTRACTOR OF THE STATE OF		Y	<u> </u>	PWR_1000M	P PWR_10	DUM MU	PP1V02_ABUCK*		Y Y			
LDO1	PWR_SHAPE PWR_500UM P	PWR_SHAPE PWR_500UM		R_VDDAM_RP, PP_1V2_LD01_SD	DR_VDDAM_RX	Y	Fez	PWR_100UM PWR_SHAPE	P PWR_10		PP3V3_BTLDO // // // PP_VBAT_FEZ	", ', ', ', ', ', ', ', ', ', ', ', ', ',	<u>Y</u>	"\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\	
	PWR_300UM P PWR_200UM P	PWR_300UM PWR_200UM	PP_1V2_LD01_SDF			Y	NFC	PWR_100UM PWR_80UM	P PWR_10 P PWR_80		PP_1V85_FEZ PP1V2_NFC_S2					
	PWR_200UM P PWR 100UM P	PWR_200UM PWR_100UM		DAM_RX0_171, PP_LD01_SDR_V R_VDDAM_TP, PP_LD01_SDR_VD		Y		PWR_SHAPE PWR_100UM	P PWR_SH. P PWR_10	APE	PP_NFC_*VDDBOOST PP_NFC_*VDDC		Y			
<u> </u>	PWR_80UM P PWR_50UM P	PWR_80UM PWR_50UM		DAM_RP*/_57, PP_LD01_SDR_VD		YY.	*//. */.`.\^.	PWR_100UM PWR_100UM	P PWR_10	DUM	PP_NFC_*MIX PP_NFC_*VDDNV	<u> </u>	У У	% , %.	* //. *//x.	
LDO2	PWR_500UM P	PWR_500UM	PP_1V1_LD02 PP_0V8_LD03			Y		PWR_1000W	P PWR_10	DUM WILLIAM	PP_NFC_*VDDPLL		Y Y Y			
LDO3	PWR_SHAPE P PWR_500UM P	PWR_SHAPE PWR_500UM	//PP_0V8_LD03_SDF		CDB VIDDAT DV 1	Y XXXX		PWR_100UM.	P PWR_10	DUM	PP_NFC_*_MIX,PP_NFC_*_VCA	SCHI, PP_NFC_*_VCASLO	Y.			
	PWR_500UM P PWR_300UM P	PWR_500UM PWR_300UM	PP_LD03_SDR_VDI		* X_TAUUAL_XX_*	Y		PWR_100UM PWR_100UM	P PWR_10 P PWR_10		PP_NFC_*VREF PP_NFC_*AVDD				· //	
	PWR_200UM P PWR_100UM P	PWR_200UM PWR_100UM	PP_LDO3_SDR_VDI PP_0V8_LDO3_SDR	R_VDDAL_RXLO*		Y Y		PWR_SHAPE PWR_SHAPE	P PWR_SH. P PWR_SH.		PP_NFC_*VUP NFC_P_ANT_POS,NFC_P_ANT_N		Y			
*//	PWR_100UM P	PWR_100UM		R_VDDAL_TP, PP_0V8_LD03_SD	DR_VDDAL_TX	Y	*//	PWR_SHAPE PWR 100UM	P PWR_SH	APE	NFC_*_TXP,NFC_*_TXN,NFC_* PP_NFC_*VHV		Y v	% //	% //.	
	PWR_100UM P	PWR_100UM		DAL_RX0_67, PP_LD03_SDR_VD	DDAL_RX6_90	Y		PWR_1000M	P PWR_80	/· , · /	PP_SIMVCC1		Y Y	ZŽŽ	Pirk.	
	PWR_80UM P PWR_50UM P	PWR_50UM	/PP_0V8_LD03_SDI	R_VDDAL_DIG_TP		Y										
	PWR_50UM P	PWR_50ÚM PWR_50UM	PP_LDO3_SDR_VDI	DAL_DIG_*		Y Y	" XXX	11. 11.	"\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	// // // // // // // // // // // // //	,	"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\	"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\	"\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\	
	PWR_50UM P PWR_50UM P	PWR_50UM PWR_50UM	PP_LD03_SDR_VDI PP_LD03_SDR_VDI	DAL_GNSS_40		Y										
	PWR_50UM P PWR 50UM P	PWR_50UM PWR 50UM	PP_LD03_SDR_VDI PP_LD03_SDR_VDI			Y										
% ,	PWR_50UM P	PWR_50UM PWR_50UM	PP_LD03_SDR_VDI PP_LD03_SDR_VDI	DAL_RXLO*_27	*/ <u>`</u>	Y.	*//. *//.	Spacing	% , ', ', ', ', ', ', ', ', ', ', ', ', ',	*// _/ , / _/	<u> </u>	<u>```</u>	<u> </u>	% %%.		
	PWR_50UM P PWR_50UM P	PWR 50UM	PP_LD03_SDR_VDI	DAL_TX*_20	14 km	Y		CLASSNAME	LASS DEFINITIONS CONSTRAINT S	ET M. I. J.		DCARD SUPPORT; NET NAMES EX: DBB* (LINE STARTS WITH FLAG DP:)	OVERRIDE Y/N			
LDO4	PWR_50UM P PWR_SHAPE P	PWR_SHAPE	/PP_0V875_LD04			Y	GND Power/	GND/	S MSAP_X	TELD ///, //		GND // //	, Y, Y, Y, Y,			
LDO5	PWR_200UM P PWR_300UM P	PWR_200UM PWR_300UM	PP_1V8_LD05	PP_LD04_VDD_* //		Y	FOMGT//	PWR_50UM	S DEFA	ULT	· //	= -	Y	. //	• //	
	PWR_200UM P PWR_50UM P	PWR_200UM PWR_50UM		DAH_2_* 1_*, PP_LDO5_SMR_VDDAH_3_*, PP_LI	DO5_SMR_VDDAH_4_*	Y Y		PWR_80UM PWR_100UM	S DEFA	ULT		=	Y			
LDO6	PWR_300UM P PWR_50UM P	PWR_300UM PWR_50UM	PP_1V8_LD06 PP_LD06_SMR_VDI	D_PX_200	~	Y	*//.	PWR_200UM PWR_300UM	S DEFA	ULT //_	<u> </u>	= %	<u>У</u>	% //	% //.	
	PWR_50UM P	PWR_50UM	PP_LD06_SDR_VDI	D_PX_20		Y X		PWR_500UM PWR_750UM	S /// DEFA				Children Y			
LD07	PWR_50UM P PWR_SHAPE P	PWR_50UM PWR_SHAPE	/PP_0V8_LD07		<u>`\</u> \	Y		PWR/SHAPE	S MALE DEFA	ULT WALLE			W. Y.			
LD08	PWR_SHAPE P	PWR_SHAPE PWR_SHAPE	PP_UDO7_SMR_CX_ PP_0V8_LDO8			Y		Class-Class	Spacing							
LDO9	PWR_500UM P PWR_200UM P	PWR_500UM PWR_200UM	PP_0V8_LD09 PP_LD09_SMR_VDI			Y			CLASS TO CLASS SPACING	00000	DAINT SET					
	PWR_100UM P PWR_80UM P	PWR_100UM PWR_80UM	PP_LDO9_SMR_VDI PP_LDO9_SMR_VDI			Y		CLASS NAME PWR_100UM	CLASS NAME GND	100UM-249UM						
LD010//	PWR_50UM P PWR_100UM P	PWR_50UM	PP_LD09_SMR_VDI	DAL_*_20		7/4.		PWR_100UM PWR_100UM	PWR_100UM PWR_200UM	100UM-249UM 100UM-249UM	M_SPACING	% , ^,}^,	% ^;;;.	W .	% , %,%.,	
LD011-///	PWR_100UM P	PWR_100UM	PP_UIM1_LDO11 PP_1V2_LDO12			Y W		PWR_100UM PWR_160UM	PWR 300UM PWR 5000M	100UM-249UM 100UM-249UM	·					
LD012 1/2/4/	PWR_SHAPE P PWR_300UM P	PWR_SHAPE PWR_300UM	// PP_LDO12_SMR_VI		"\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	Y		PWR_100ÛM //	PWR_750ÙM \ PWR_SHAPE \//	100UM-249UM 100UM-249UM	M_SPACING // //					
	PWR_200UM P PWR_100UM P	PWR_200UM PWR_100UM	PP_LDO12_SMR_VI PP_LD012_SMR_VI	DDAM_*_70	//.	Y	//	PWR_200UM PWR_200UM	GND PWR_200UM	100UM-249UM 100UM-249UM	M_SPACING	1/4	//.	//.	//	
LD013	PWR_100UM P PWR_100UM P	PWR_100UM PWR_100UM	PP_LDO12_SMR_VI PP_UIM2_LDO13	 DDAM_5_240		<u> </u>		PWR_200UM	PWR_300UM	100UM-249UM	M_SPACING					
LDO14	PWR_500UM P PWR_DEFAULT P	PWR_500UM PWR_DEFAULT	PP_0V6_LD014 PP_0V6_LD014_S1	NS W	<u> </u>	Y	*//.	PWR_200UM PWR_200UM	PWR_500UM **PWR_750UM	100UM-249UM 100UM-249UM	M_SPACING	% .		*//.	* //.	
LD015//	PWR_100UM P	PWR_100UM	PP_1V2_LD015 PP_LD015_SDR_VI			Y. M.		PWR_200UM PWR_300UM	/PWR_SHAPE	100UM-249UM 250UM+_SI	EPACING CHAPTER TO THE PACING					
LD016	PWR_750UM	PWR_750ÙM_	PP_1V7_LD016_SI			Y		PWR_300UM PWR_300UM	PWK_300UM PWR_500UM	250UM+_S 250UM+_S			SYNC_MASTER=D52_AP_MAS PAGE TITLE	STER_0.169.0	SYNC_DATE=0	07/02/20
"\ <u>'</u>	PWR_200UM P	PWR_200UM PWR_200UM	PP_177_LD016_SI	DR_VDDAH_TX		Y Y		PWR_300UM //	PWR_7500M //	250UM+_Si	PACING	"\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		CONSTRAÎNTS:		
	PWR_100UM P PWR_80UM P	PWR_100UM PWR_80UM	PP_1V7_LD016_SI PP_1V7_LD016_SI	DR_VDDAH_TXDAC		<u> </u>		PWR_500UM	GND	250UM+_S	PACING				051-05263	3 SIZ
BB PMK	PWR_50UM P PWR_80UM P	PWR_50UM PWR_80UM	PP_LD016_SDR_VI	DDAH_* PP_BBPMK_VREG_R	RF	Y		PWR_500UM PWR_500UM	PWR_500UM PWR_750UM	250UM+_SI 250UM+_SI	PACING		P		REVISION 9.0.0	
<u> </u>	PWR_80UM P	PWR_80UM		PP_BBPMK_VREG_X PP_PMK_REF_BYP	KO 1/2	Y.	W .	PWR_500UM PWR_750UM	®WR_SHAPE	250UM+_Si 250UM+_Si	EPACING ///	% ,	THE INFORMATION CON	TAINED HEREIN IS THE	BRAÑEH	
	THE SOOP AND THE	WAY COUNT		TELEVIN REF BYP				PWR_750UM PWR_750UM	PWR_750UM PWR_SHAPE	250UM+_SI 250UM+_SI	 		PROPRIETARY PROPERTHE POSESSOR AGREES I TO MAINTAIN THIS DOC	TY OF APPLE INC. S TO THE FOLLOWING: CUMENT IN CONFIDENCE	PAGÉ ÚF 13	 39
~/. //		1/2/2/2/2/2/2/2/2/2/2/2/2/2/2/2/2/2/2/2						PWR_SHAPE PWR_SHAPE	GND PWR SHAPE	250UM+_SI 250UM+_SI	SPACING // //		II NOT TO REPRODUCE O	OR COPY IT JBLISH IT IN WHOLE OR PART	SHEET 4 OF 60	
`// _/		11 1/2	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		• //	` //	- III ULIFIE II //	- 1117 DITUTE //	A THURST NO)	` //	IV ALL RIGHTS RESERVE	D	. <u> </u>	

