

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
0.1	0010932459	ENGINEERING RELEASED	06/04/2014

SCHEM, MLB, VENUS2, PROTO1A

ENG

06/04/2014

Page	(, csa)	Contents	Sync	Date
1	1	Table of Contents	MASTER	
2	2	BOM Configuration	CLEAN_X395	05/30/2014
3	3	BOM Configuration	J15_MLB	10/31/2012
4	4	PD Parts	CLEAN_X395G	08/08/2014
5	5	CPU DMI/PEG/FDI/RSVD	CLEAN_X395_PEG	02/18/2014
6	6	CPU CLock/Misc/JTAG/CFG	J15_REFERENCE	12/18/2012
7	7	CPU DDR3 Interfaces	J15_REFERENCE	12/18/2012
8	8	CPU Power	CLEAN_X425	10/31/2014
9	9	CPU Ground	J15_REFERENCE	12/18/2012
10	10	CPU Decoupling	CLEAN_X395G	08/11/2014
11	11	PCH RTC/HDA/JTAG/SATA/CLK	J15_REFERENCE	12/18/2012
12	12	PCH DMI/FDI/PM/GFX/PCI	J15_REFERENCE	12/18/2012
13	13	PCH PCI-E/USB	J15_REFERENCE	12/18/2012
14	14	PCH GPIO/MISC/NCTF	CLEAN_X425	10/31/2014
15	15	PCH Power	J15_REFERENCE	12/18/2012
16	16	PCH Grounds	J15_REFERENCE	12/18/2012
17	17	PCH DECOUPLING	CLEAN_X425	10/30/2014
18	18	CPU & PCH XDP	J15_MLB	10/31/2012
19	19	Chipset Support	CLEAN_X425	10/31/2014
20	20	Project Chipset Support	J15_REFERENCE	01/14/2013
21	21	CPU Memory S3 Support	CLEAN_MAXWELL	07/02/2014
22	22	DDR3 VREF MARGINING	CLEAN_X425	08/11/2014
23	23	DDR3 SDRAM Bank A (1 OF 2)	J15_MLB	10/31/2012
24	24	DDR3 SDRAM Bank A (2 OF 2)	J15_MLB	10/31/2012
25	25	DDR3 SDRAM Bank B (1 OF 2)	J15_MLB	10/31/2012
26	26	DDR3 SDRAM Bank B (2 OF 2)	J15_MLB	10/31/2012
27	27	DDR3 Termination	CLEAN_X425	10/30/2014
28	28	Thunderbolt Host (1 of 2)	T29_RR	01/14/2013
29	29	Thunderbolt Host (2 of 2)	CLEAN_X425	10/30/2014
30	30	Thunderbolt Mobile Support	CLEAN_X395	06/24/2014
31	31	Thunderbolt Connector A	CLEAN_X425	10/30/2014
32	32	Thunderbolt Connector B	CLEAN_X425	10/30/2014
33	33	X87 CONNECTOR	CLEAN_X425	10/30/2014
34	34	SSD Connector	CLEAN_X425	08/15/2014
35	35	Camera 1 of 2	CLEAN_X425	10/30/2014
36	36	Camera 2 of 2	CLEAN_X425	10/30/2014
37	37	USB 3.0 CONNECTORS	CLEAN_X425	10/30/2014
38	38	KEYBOARD/TRACKPAD (1 OF 2)	CLEAN_X425G	09/10/2014
39	39	KEYBOARD/TRACKPAD (2 OF 2)	CLEAN_MAXWELL	07/02/2014
40	40	SMC	CLEAN_X395	01/15/2014
41	41	SMC Shared Support	CLEAN_X395	06/24/2014
42	42	SMC Project Support	CLEAN_X395G	08/11/2014
43	43	SMBus Connections	CLEAN_X395G	08/11/2014
44	44	High Side Voltage and Current Sensing	CLEAN_X395_PEG	02/18/2014
45	45	Load Side Voltage and Current Sensing	CLEAN_X425G	09/10/2014
46	46	Debug Sensors	CLEAN_X395	01/14/2014
47	47	GPU V/I Sensors	J45G_AMD	07/01/2014
48	48	Thermal Sensors	CHANG_J45	11/26/2012
49	49	Fan Connectors	J15_MLB	10/31/2012

Page	Contents	Sync	Date
50	SPI Debug Connector	CLEAN_X425	08/15/2014
51	AUDIO:CODEC, ANALOG	JOE_345	07/30/2013
52	AUDIO:CODEC, DIGITAL	JOE_345	07/30/2013
53	AUDIO: SPEAKER AMP	JOE_345	07/30/2013
54	AUDIO: JACK	CLEAN_X305	06/24/2014
55	AUDIO: JACK TRANSLATORS	CLEAN_X305	06/24/2014
56	DC-In & Battery Connectors	CLEAN_X425	11/04/2014
57	PBus Supply & Battery Charger	CLEAN_X305	01/15/2014
58	CPU VR12.5 VCC Regulator IC	CLEAN_X425	01/09/2015
59	CPU VR12.5 VCC Power Stage	CLEAN_X425	01/09/2015
60	1.35V DDR3L SUPPLY	CLEAN_X305	01/15/2014
61	5V / 3.3V Power Supply	CLEAN_X425	11/04/2014
62	1V05V POWER SUPPLY	CLEAN_X305_PEG	02/18/2014
63	LCD/KBD Backlight Driver	CLEAN_X425	10/30/2014
64	Misc Power Supplies	CLEAN_X305	01/15/2014
65	X249 POWER SUPPLY	CLEAN_MAXWELL	07/02/2014
66	Power FETs	J45_IG	07/01/2014
67	Power Control 1/ENABLE	J45_IG	07/01/2014
68	Power Sequencing EG/PGOOD	MARY_X425G	09/11/2014
69	eDP Display Connector	MARY_X425G	12/11/2014
70	VENUS PCI-E	MARY_X425G	08/22/2014
71	VENUS CORE/FB POWER	MARY_X425G	09/22/2014
72	VENUS FRAME BUFFER I/F	J45G_AMD	06/30/2014
73	0V95 GPU / 1V35 FB Power Supply	ADITYA_X425G	09/16/2014
74	GDDR5 Frame Buffer A	MARY_X425G	09/22/2014
75	GDDR5 Frame Buffer B	MARY_X425G	09/22/2014
76	VENUS HDMI/DP/GPIO	MARY_X425G	09/22/2014
77	VENUS GPIOs & STRAPS	MARY_X425G	11/07/2014
78	VENUS DP PWR/GNDs	MARY_X425G	09/22/2014
79	GFX IMVP VCore Regulator	ADITYA_X425G	09/15/2014
80	VREG GPU VDDCI	ADITYA_X425G	09/16/2014
81	RIO Connectors	CLEAN_MAXWELL	07/01/2014
82	eDP Mux	MARY_X425G	09/22/2014
83	eDP Muxed Graphics Support	MARY_X425G	10/15/2014
84	Power Aliases	CLEAN_X305	05/30/2014
85	Signal Aliases	J15_MLB	10/31/2012
86	Functional Test Points	J15_MLB	10/31/2012
87	NC & No Test	J15_MLB	10/31/2012
88	PCB Rule Definitions	SIDLE_345	12/10/2012
89	CPU Constraints	CLEAN_X305_PEG	02/18/2014
90	PCH Constraints 1	SIDLE_345	12/10/2012
91	PCH Constraints 2	CLEAN_X305_PEG	02/18/2014
92	Memory Constraints	SIDLE_345	12/10/2012
93	Thunderbolt Constraints	SIDLE_345	12/10/2012
94	Camera Constraints	SIDLE_345	12/10/2012
95	SMC Constraints	SIDLE_345	12/10/2012
96	Project Specific Constraints	SIDLE_345	12/10/2012
97	GPU (AMD VENUS) Constraints	J45G_AMD	07/01/2014

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-00388	1	SCHEM,MLB,VENUS2,PROTO1A	SCH	CRITICAL	
820-00426	1	PCBF,MLB,VENUS2,PROTO1A	PCB	CRITICAL	

DRAWING
TITLE=MLB
ABBREV=ABBREV
LAST_MODIFIED=Mon Jan 12 16:34:40 2015

DRAWING TITLE		<PART_DESCRIPTION>		DRAWING NUMBER		SIZE	
 Apple Inc.		DRAWING NUMBER <SCH_NUM>		D		REVISION	
						<E4LABEL>	
						BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE		1 OF 119		SHEET	
				7		1 OF 97	

Programmables - All builds

335S0915	1	IC, SERIAL SPI FLASH ROM, 4MBIT, 50MHZ, USON	U2890	CRITICAL	TBTR0M: BLANK
341S00166	1	T29, FALCON RIDGE (V7.1.3) PRT000, X4256	U2890	CRITICAL	TBTR0M: PROG
335S0724	1	1MBIT SERIAL FLASH 2X3X0.6MM UFDFFN8 PKG	U9101	CRITICAL	GPU0M: BLANK
341S3565	1	IC, EPD MUX- 95C, (RENESAS) V3. 2. 8, DVB, D2	U9600	CRITICAL	DPMUXMCU: PROG
337S4313	1	IC, MCU, H8S/2113, 9X9MM, TLP-145V	U9600	CRITICAL	DPMUXMCU: BLANK

SMC

338S1214	1	IC, SMC -B1, 40MHZ/50DMIPS, SCPL FW, 1578GA	U5000	CRITICAL	SMC_PROG: BLANK
341S00157	1	IC, SMC -B1, EXT (V2.25A9) PR0T0 0, X425G	U5000	CRITICAL	SMC_PROG: BASE


EFI ROM

335S00007	1	IC, SERIAL FLASH, 64MB, 3V, WSON, 6X5MM	U6100	CRITICAL	BOOTROM_BLANK:WIN
335S00006	1	IC, SERIAL FLASH, 64MB, 3V, WSON, 6X5MM	U6100	CRITICAL	BOOTROM_BLANK:MAC
341S00239	1	IC, EFI ROM (V0145) EVT, X425	U6100	CRITICAL	BOOTROM_PROG:EVT

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1053	376S0604		ALL	Diodes alt to Fairchild
128S0311	128S0329		ALL	NEC alt to Sanyo
138S0739	138S0706		ALL	Samsung alt to Murata
197S0481	197S0480		ALL	Epson Alt to NDK
197S0478	197S0479		ALL	NDK Alt to Epsom
371S0713	371S0558		ALL	DDS alt to ST
152S0461	152S1645		ALL	Cyntec alt to Vishay
376S1080	376S0820		ALL	Diodes alt to On Semi
155S0667	155S00008		ALL	Panasonic alt to TDK
376S00074	376S0855		ALL	Toshiba alt to Diodes
376S1129	376S0855		ALL	NXP alt to Diodes
376S1089	376S1128		ALL	NXP alt to Diodes
128S0371	128S0376		ALL	Kemet alt to Sanyo
138S0803	138S0639		ALL	Samsung alt to Murata
138S0843	138S0674		ALL	Samsung alt to Murata
138S0846	138S0811		ALL	Samsung alt to Murata
127S0164	127S0162		ALL	Rohm alt to Vishay
138S0732	138S0715		ALL	Rohm alt to Vishay
128S0364	128S0264		ALL	Kemet alt to Sanyo
333S0704	333S0700		ALL	ELPIDA to HYNIX U4000
311S0649	311S0541		ALL	ON alt to Toshiba
376S00014	376S0761		ALL	Toshiba alt to Vishay
740S00003	740S0135		ALL	AEM alt to Tyco
740S00004	740S0134		ALL	AEM alt to Littlefuse
107S00029	107S00030		ALL	TFT alt to Cyntec
128S0398	128S0220		ALL	Kemet alt to Sanyo
128S0386	128S0284		ALL	Kemet alt to Sanyo
311S00008	311S0271		ALL	Diodes alt to NXP
128S0393	128S0334		ALL	Kemet alt to Sanyo
311S00007	311S0426		ALL	Diodes alt to NXP
371S00017	371S0749		ALL	Diodes alt to Onsemi
107S00033	107S00034		ALL	TFT alt to Cyntec
107S0240	107S0255		ALL	TFT alt to Cyntec
107S0248	107S0250		ALL	TFT alt to Cyntec
107S00031	107S00032		ALL	TFT alt to Cyntec
107S0249	107S0251		ALL	TFT alt to Cyntec
107S00037	107S00038		ALL	TFT alt to Cyntec
107S00015	107S00011		ALL	TFT alt to Cyntec
128S00008	128S0380		ALL	NEC alt to Sanyo
311S00066	311S0273		ALL	Diodes alt to NXP
353S00133	353S2741		ALL	ON Semi alt to TI
353S00394	353S2162		ALL	ON Semi alt to TI
376S00086	376S0761		ALL	Diodes alt to Vishay
112S00001	112S0254		ALL	Yageo alt to Cyntec
353S00095	353S3328		ALL	Pericom alt to TI
128S0397	128S0325		ALL	Kemet alt to Sanyo
311S00004	311S0370		ALL	ON Semi alt to NXP

SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
PAGE TITLE			
BOM Configuration			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. AND APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION <E4LABEL>	
		BROWSER <BRANCH>	
		PAGE 3 OF 119	
		SHEET 3 OF 97	



PD parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
946-3819	1	D2 MLB DYMAX ADHESIVE SEE-CURE 29993-SC	EDGE_BOND	CRITICAL	


RIO FLEX BRACKET BOSS (860-00166)




IPD FLEX BRACKET BOSS (860-00166)





SYNC MASTER=CLEAN X305G		SYNC DATE=08/08/2014	
PAGE TITLE		PD Parts	
	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
	REVISION		<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	
		4 OF 119	
		SHEET	
		4 OF 97	














NOTE: SSC control is ganged on PCIe 0-3 and 4-7 clocks. PEG-attached (CPU) PCIe devices must use one set, while PCH-attached PCIe devices use the other set. If 2 or less devices are attached to PEG the CLKOUT_PEG outputs can be used for those devices.

SATA Port assignments:

Primary HDD/SSD (SATA only)

Secondary HDD/SSD (SATA only)

Reserved: ODD

Unused

PCie: Reserved: Ethernet (if not combo w/SD Card)

Unused

NOTE: ENET pair only used if SD Card Reader is USB3.

Unused clock terminations for FCIM Mode

Connect to ENET_MEDIA_SENSE via alias if HDA = 3.3V.
Connect to ENET_MEDIA_SENSE via 12K R if HDA = 1.5V.
If HDA = S0, must also ensure that signal cannot be high in S3.

SYNC MASTER=J15 REFERENCE

SYNC DATE=12/18/2012

PCH RTC/HDA/JTAG/SATA/CLK

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH


<BRANCH>


PAGE

11 OF 119


SHEET

11 OF 97










SYNC MASTER=J15 REFERENCE		SYNC DATE=12/18/2012	
PAGE TITLE			
PCH Power			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	15 OF 119
II NOT TO REPRODUCE OR COPY IT		SHEET	15 OF 97
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC_MASTER=J15 REFERENCE

SYNC_DATE=12/18/2012

PAGE TITLE

PCH Grounds

 Apple Inc.

DRAWING NUMBER

<SCH_NUM>

SIZE

D

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

REVISION

<E4LABEL>

BRANCH


<BRANCH>

PAGE

16 OF 119

SHEET


16 OF 97




Current data from LPT EDS (doc #486708, Rev 1.0).


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
113S0022	1	RES, FF, 0 OHM, (0200HM MAX), 2A, 0603	L1790		

SYNC MASTER=CLEAN X425		SYNC DATE=10/30/2014	
PAGE TITLE			
PCH DECOUPLING			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		17 OF 119	
SHEET		17 OF 97	







PCH Reset Button




PCH PWROK Generation




VCCST (1.05V S0) PWRGD



PCH 33MHz Clocks




System RTC Power Source & 32kHz / 25MHz Clock Generator




PCH ME Disable Strap

PCH uses HDA_SD0 as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. Q1920 & 5V pull-up allows circuit to work regardless of HDA voltage.




SYNC MASTER=CLEAN X425		SYNC DATE=10/31/2014	
PAGE TITLE			
Chipset Support			
		DRAWING NUMBER	
Apple Inc.		<SCH_NUM>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	
		19 OF 119	
		SHEET	
		19 OF 97	

RIO SD Card Reader Support




Flexible I/O Aliases

SD Card Reader is always USB3 in this implementation.




Flexible I/O Configuration Strap

Must pull signal correctly even if always USB or PCIE




GS3 Connector Support


DEVSLP not supported on LPT-H




Camera power-up sequencing Support



LCD HPD Inverter




HDMI HPD pull-down




Falcon Ridge Support

RR output is open-drain, no isolation necessary




Falcon Ridge JTAG Isolation


TBTL can be on when S0 is off, and vice-versa
Isolation ensures no leakage to RR or PCH
U2060 supports I/O's powered when VCC=0V




PCH 33MHz Clock for DPMUX




AP PCIE D2R test points




Platform Reset Connections




RAM Configuration Straps



GPIO Glitch Prevention



Camera PCIE D2R test points



PAGE TITLE		PAGE TITLE	
Project Chipset Support		Project Chipset Support	
Apple Inc.		Apple Inc.	
NOTICE OF PROPRIETARY PROPERTY:		NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT		II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED		IV ALL RIGHTS RESERVED	

The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the S0-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3->S0 transitions determines behavior of signals.


WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.

WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.


CPUVDDQ_EN = (ISOLATE_CPU_MEM_L + PM_SLP_S3_L) * PM_SLP_S4_L

MEMVTT_EN = (ISOLATE_CPU_MEM_L + PLT_RST_L) * PM_SLP_S3_L

MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L




MEM S0 "PGOOD" for CPU



MEMVTT Clamp

Ensures CKE signals are held low in S3





Step	SOLATE_CPU_MEM_L	PLT_RST_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	CPUVDDQ_EN
S0	0	1	1	1	1	CPU_MEM_RESET_L	1	1
1	1	0	1	1	1	1	1	1
2	0	0	1	1	1	1	0	1
3	0	0	0	1	X	1	0	0
4	0	0	1	1	X	1	0	1
5	0	1	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
S0	7	1	1	1	1	CPU_MEM_RESET_L	1	1

(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.


SYNC MASTER=CLEAN MAXWELL		SYNC DATE=07/02/2014	
PAGE TITLE		CPU Memory S3 Support	
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		BRANCH	
<E4LABEL>		<BRANCH>	
PAGE		SHEET	
21 OF 119		21 OF 97	








SYNC MASTER=J15 MLB
PAGE TITLE
DDR3 SDRAM Bank A (1 OF 2)
Apple Inc.
NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPERTY OF APPLE INC. THE
POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


SYNC DATE=10/31/2012
DRAWING NUMBER
<SCH NUM> D
REVISION
<E4LABEL>
BRANCH
<BRANCH>
PAGE
23 OF 119
SHEET
23 OF 97














EDP current / power consumption figures copied from R68 schematic (Rev 2, dated October 28, 2012, not available on IBL).

SYNC MASTER=CLEAN X425

SYNC DATE=10/30/2014

Thunderbolt Host (2 of 2)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
<SCH_NUM> D

REVISION
<E4LABEL>

BRANCH
<BRANCH>


PAGE
29 OF 119

SHEET
29 OF 97


Page Notes

Power aliases required by this page:
- =PPVIN_SW_TBTBST (8-13V Boost Input)
- =PP15V_TBT_REG (15V Boost Output)
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)

Thunderbolt 15V Boost Regulator




BATLOW# Isolation



SYNC MASTER=CLEAN X305		SYNC DATE=06/24/2014	
PAGE TITLE		Thunderbolt Mobile Support	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	30 OF 119
		SHEET	30 OF 97

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED



8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

D



B

A


4

D

C

B

A



NOTE: Stuff non-zero value for R3557 to see which end is driving low

SYNC MASTER=CLEAN X425

SYNC DATE=10/30/2014

PAGE TITLE		X87 CONNECTOR	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<E4LABEL>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	35 OF 119
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	33 OF 97
IV ALL RIGHTS RESERVED			

D

C

B


A

D

C


B


A



Gumstick3 Connector

SYNC MASTER=CLEAN X425		SYNC DATE=08/15/2014	
PAGE TITLE			
SSD Connector			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	37 OF 119
		SHEET	34 OF 97
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			





CAMERA SENSOR

ALS

remove DRAM SPD Straps

DRAM CFG Chart

VENDOR	CFG 1	CFG 0
HYNIX	0	0
SAMSUNG	1	0
MICRON	0	1
ELPIDA	1	1

DIE REV	CFG 2
A	0
B	1

SYNC_MASTER=CLEAN_X425

SYNC_DATE=10/30/2014

Camera 2 of 2

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPERTY OF APPLE INC. THE
POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


DRAWING NUMBER
<SCH_NUM> D


REVISION
<E4LABEL>

BRANCH
<BRANCH>

PAGE
40 OF 119

SHEET
36 OF 97






PART WILL NOT WORK WITH BOOST.

SMC Manual Reset & Isolation

LEFT SHIFT, OPTION & CONTROL KEYS COMBINED WITH POWER BUTTON CAUSE SMC RESET# ASSERTION.
Keys ANDed with PSoC power to isolate when PSoC is not powered.
No IPD on OE input pin PP3V3_S4 (symbol error).

IO EXPANDER / KEYBOARD INTERFACE

SYNC MASTER=CLEAN_X4256		SYNC DATE=89/18/2014	
PAGE TITLE			
KEYBOARD/TRACKPAD		(1 OF 2)	
 Apple Inc.	DRAWING NUMBER	<SCH_NUM>	
	REVISION	<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	<BRANCH>	
	PAGE	48 OF 119	
	SHEET	38 OF 97	



NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

NOTE: SMS Interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.

SYNC MASTER=CLEAN X385

SYNC DATE=01/15/2014

PAGE TITLE

SMC

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH


<BRANCH>

PAGE


50 OF 119


SHEET


40 OF 97




SYNC MASTER=CLEAN X305		SYNC DATE=06/24/2014	
PAGE TITLE			
SMC Shared Support			
		Apple Inc.	
NOTICE OF PROPRIETARY PROPERTY:		DRAWING NUMBER	
THE INFORMATION CONTAINED HEREIN IS THE		<SCH_NUM>	
PROPRIETARY PROPERTY OF APPLE INC.		D	
THE POSSESSOR AGREES TO THE FOLLOWING:		REVISION	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		<E4LABEL>	
II NOT TO REPRODUCE OR COPY IT		BRANCH	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		<BRANCH>	
IV ALL RIGHTS RESERVED		PAGE	
		51 OF 119	
		SHEET	
		41 OF 97	














PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	5	RES,MTL FILM,100K,5,1/20W,0201,SMD,LF	C5601,C5631,C5600,C5681,C5671		SENSOR_NONPROD:N



SYNC MASTER=CLEAN X305		SYNC DATE=01/14/2014	
PAGE TITLE			
Debug Sensors			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM> D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	
		56 OF 119	
		SHEET	
		46 OF 97	







GPU PROXIMITY/GPU DIE/LEFT FIN STACK/RIGHT FIN STACK

DDR3 PROXIMITY/CPU PROXIMITY/PCH PROXIMITY/AIRFLOW PROXIMITY

X87 PROXIMITY

SYNC MASTER=CHANG J45		SYNC DATE=11/26/2012	
PAGE TITLE			
Thermal Sensors			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	58 OF 119
		SHEET	48 OF 97





SPI ROM
Quad-I/O Mode (Mode 0 & 3) supported.
SPI Frequency: 50MHz for CPU, 20MHz for SMC.

SPI+SWD SAM Connector


Quad SPI and QPI instructions require the non-volatile Quad Enable bit (QE) in Status Register-2 to be set. When QE=1, the /WP pin becomes IO2 and /HOLD pin becomes IO3.

SPI Bus Series Termination

Sam Card ROM Slave

SPI ROM Slave

SYNC MASTER=CLEAN X425		SYNC DATE=08/15/2014	
PAGE TITLE			
SPI Debug Connector			
		Apple Inc.	
NOTICE OF PROPRIETARY PROPERTY:		DRAWING NUMBER	
THE INFORMATION CONTAINED HEREIN IS THE		<SCH_NUM>	
PROPRIETARY PROPERTY OF APPLE INC.		D	
THE POSSESSOR AGREES TO THE FOLLOWING:		REVISION	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		<E4LABEL>	
II NOT TO REPRODUCE OR COPY IT		BRANCH	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		<BRANCH>	
IV ALL RIGHTS RESERVED		PAGE	
		61 OF 119	
		SHEET	
		50 OF 97	



AUDIO CODEC, ANALOG BLOCKS
APPLE P/N 353S4080

4.5V POWER SUPPLY FOR CODEC
APPLE P/N 353S2456

PLACE XW6201 NEAR 5V SOURCE

PLACE XW6200 BENEATH U6200, BETWEEN PINS 2 & 5

SYNC MASTER=J0E J45 SYNC DATE=07/30/2013

AUDIO:CODEC, ANALOG

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
<SCH_NUM> D

REVISION
<E4LABEL>

BRANCH
<BRANCH>

PAGE
62 OF 119

SHEET
51 OF 97

AUDIO CODEC, ANALOG BLOCKS
APPLE P/N 353S4080

4.5V POWER SUPPLY FOR CODEC
APPLE P/N 353S2456

PLACE XW6201 NEAR 5V SOURCE

PLACE XW6200 BENEATH U6200, BETWEEN PINS 2 & 5

SYNC MASTER=J0E J45
SYNC DATE=07/30/2013

AUDIO:CODEC, ANALOG

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


DRAWING NUMBER
<SCH_NUM> D

REVISION
<E4LABEL>

BRANCH
<BRANCH>

PAGE
62 OF 119

SHEET
51 OF 97



AUDIO CODEC, ANALOG BLOCKS
APPLE P/N 353S4080

4.5V POWER SUPPLY FOR CODEC
APPLE P/N 353S2456

PLACE XW6201 NEAR 5V SOURCE

PLACE XW6200 BENEATH U6200, BETWEEN PINS 2 & 5

SYNC MASTER=J0E J45 SYNC DATE=07/30/2013

AUDIO:CODEC, ANALOG

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
<SCH_NUM> D

REVISION
<E4LABEL>

BRANCH
<BRANCH>

PAGE
62 OF 119

SHEET
51 OF 97

AUDIO CODEC, ANALOG BLOCKS
APPLE P/N 353S4080

4.5V POWER SUPPLY FOR CODEC
APPLE P/N 353S2456

PLACE XW6201 NEAR 5V SOURCE

PLACE XW6200 BENEATH U6200, BETWEEN PINS 2 & 5

SYNC MASTER=J0E J45
SYNC DATE=07/30/2013

AUDIO:CODEC, ANALOG

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


DRAWING NUMBER
<SCH_NUM> D

REVISION
<E4LABEL>

BRANCH
<BRANCH>

PAGE
62 OF 119

SHEET
51 OF 97



SYNC MASTER=JOE J45

SYNC DATE=07/30/2013

AUDIO:CODEC, DIGITAL

 Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
<SCH_NUM> D


REVISION
<E4LABEL>

BRANCH
<BRANCH>


PAGE
63 OF 119

SHEET
52 OF 97


4X MONO SPEAKER AMPLIFIERS (MAX98300 & SSM2375)
APN: 353S2888 & 353S2958
GAIN = +3 DB
1ST ORDER FC (L&R) = NOM 569 HZ
1ST ORDER FC (SUB) = NOM 9 HZ




SYNC MASTER=JOE J45		SYNC DATE=07/30/2013	
PAGE TITLE		AUDIO: SPEAKER AMP	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	64 OF 119
		SHEET	53 OF 97




MagSafe DC Power Jack



PAGE TITLE		PAGE NUMBER	
DC-In & Battery Connectors		70 OF 119	
DRAWING NUMBER		56 OF 97	
REVISED		70 OF 119	
BRANCH		56 OF 97	





Vout = 1.85V max
95A max output
f = 450 kHz

SYNC MASTER=CLEAN X425

SYNC DATE=01/09/2015

CPU VR12.5 VCC Power Stage

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM> D

REVISION

<E4LABEL>

BRANCH

<BRANCH>

PAGE

73 OF 119


SHEET

59 OF 97

D



A



[illegible]

1V05 S0 REGULATOR

PP1V05 S0

PP5V S0

PP1V05 S0 REG R2

PP1V05 S0

Vout = 1.05V
12A MAX OUTPUT
f = 500 kHz

Vout = 0.5V * (1 + Ra / Rb)

OCP = R7641 x 8.5uA / R7640
OCP = 14.4A

1V05 S0 REGULATOR

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

76 OF 119
62 OF 97

1V05 S0 REGULATOR

PP1V05 S0

PP5V S0

PP1V05 S0 REG R2

PP1V05 S0

Vout = 1.05V
12A MAX OUTPUT
f = 500 kHz

Vout = 0.5V * (1 + Ra / Rb)

OCP = R7641 x 8.5uA / R7640
OCP = 14.4A

1V05 S0 REGULATOR

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


76 OF 119
62 OF 97

Page Notes

Power aliases required by this page:
- =PPVIN_S0_LCDBKLT (9-12.6V LCD Backlight Input)
- =PPSV_S0_BKLTCTRL (5V Backlight Driver Input)
- =PPSV_S0_KBDLED (5V Keyboard Backlight Input)


BOM options provided by this page:
BKLT:ENG - Stuffs 10.2 ohm series R for engineering builds
BKLT:PROD - Stuffs 0 ohm series R for production

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	2	RES,MTL FILM,0 OHM,1A MAX,0402,SMD	R7723,R7724		BKLT:PROD




SYNC MASTER=CLEAN X425		SYNC DATE=10/30/2014	
PAGE TITLE			
LCD/KBD Backlight Driver			
 Apple Inc.	DRAWING NUMBER	SIZE	
	<SCH_NUM>	D	
	REVISION	<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	<BRANCH>	
	PAGE	77 OF 119	
	SHEET	63 OF 97	


1.5V S0 Regulator



1.05V SUS LD0

Lynx Point-H requires JTAG pull-ups to be powered at 1.05V in SUS.
Pull-ups (3) must be 51 ohms to support XDP (not required in production).
70mA is required to support pull-ups. Alternative is strong voltage
dividers (200/100) to 3.3V SUS, which burns 100mW in all S-states.





PBUS ONLY CONTROL INPUTS

SYSTEM STATE	SMC_ACTUATOR_DISABLE_L	TPAD_ACTUATOR_THRMTRIP_L	T101 POWER
G3H, S5	X	X	0 V
S4, S3, S0	Hi-Z	Hi-Z	PBUS
S4, S3, S0	0 V	X	0 V
S4, S3, S0	X	0 V	0 V

SYNC MASTER=CLEAN MAXWELL

SYNC DATE=07/02/2014

PAGE TITLE

X249 POWER SUPPLY

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH


<BRANCH>

PAGE

79 OF 119

SHEET

65 OF 97




EDP is per J45 Power Budget rev5

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	1.3 A (EDP)

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	1.1 A (EDP)

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	0.3 A (EDP)

MOSFET	SLG5AP1438V
CHANNEL	N-TYPE
RDS(ON)	9.6 mOhm
LOADING	4.8 A (EDP)



3.3V SUS FET

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	0.5 A (EDP)

3.3V S0 SSD FET

MOSFET	SI7615DN
CHANNEL	P-TYPE 20V/12V
RDS(ON)	5.5 mOhm @4.5V
LOADING	5 A (EDP)

5.0V S0 FET

MOSFET	SI7615DN
CHANNEL	P-TYPE 20V/12V
RDS(ON)	5.5 MOHM @4.5V
LOADING	2.8 A (EDP)

GPU_3.3V S0 Switch

Max Current = 0.11A APN 353S3979

Part	TPS22904
Type	Load Switch
R(on) @ 3.6V	66 mOhm Typ 90 mOhm Max
Current	0.5A Max

3.3V S0 Switch

APN 353S2741
Max Current = 2A

Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ 25.8 mOhm Max

SYNC MASTER=J45 IG

SYNC DATE=07/01/2014

Power FETs

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>


PAGE

80 OF 119

SHEET


66 OF 97

C8030 USING 0603 PACKAGE IS FOR DFM TO PROTECT U8030 (CSP)




GPU Rails Power UP Sequencing

- Venus GPU requires rails to come up in the following order:
- 1) GPU_3.3V
 - 2) GPU_0V95 (BIF_VDDC) & GPU_1V8 (VDD_CT)
 - 3) GPUVCORE
 - 4) VDDCI
 - 5) FB VRAM MVDD




EXT GPU PWRGD Pullup




- PGOOD ON SEQUENCE
1. GPU 3V3 GPU_PG00D1
 2. 0.95_S0GPU GPU_PG00D6_2
 3. 1V8_GPU GPU_PG00D2
 4. GPUVCORE GPU_PG00D3
 5. VDDCI GPU_PG00D4
 6. FB MVDD GPU_PG00D5
- (GPU_PG00D6_2 is up before 1V8GPU_PG00D after 3V3GPU_PG00D)


PCIE TEST STRUCTURES (FOR LAB USE)
Pending Layout. Can add more.



Power State Debug LEDs
(For development only)



SYNC MASTER=MARY_X425G		SYNC DATE=89/11/2814	
PAGE TITLE		PAGE 1111	
Power Sequencing EG/PG00D		DRAWING NUMBER	
Apple Inc.		<SCH_NUM> D	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<E4LABEL>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		<BRANCH>	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		PAGE	
IV ALL RIGHTS RESERVED		82 OF 119	
		SHEET	
		68 OF 97	



LCD PANEL INTERFACE (eDP)

CRITICAL
J8300
20525-130E-01
F-RT-SM

5V TCON Switch

Part	SLG5AP1443V
Type	Load Switch
R(on)	17 mOhm Typ 19 mOhm Max
Current	2.5 A Max

3.3V TCON Switch

Part	TPS22904(353S3979)
Type	Load Switch
R(on)	66 mOhm Typ 90 mOhm Max
Current	0.5A Max

LCD Panel HPD & AUX strapping

SYNC MASTER=MARY_X425G

SYNC DATE=12/11/2014

PAGE TITLE

eDP Display Connector

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH


<BRANCH>

PAGE

83 OF 119

SHEET

69 OF 97



Power aliases required by this page:	
- - >PP0V95_GPU_PCIE	
Signal aliases required by this page:	
(NONE)	
BOM options provided by this page:	
(NONE)	

GND_VOID=TRUE		C8420 0.22UF		1	2	PLACE_NEAR=U8489.AA38:7mm	89	PEG_R2D_P<0>	GND_VOID=TRUE		C8455 0.22UF	1	2	PLACE_NEAR=U8589.F19:7mm	85	PEG_D2R_P<0>	
GND_VOID=TRUE		C8421 0.22UF		1	2	PLACE_NEAR=U8489.Y37:7mm	89	PEG_R2D_N<0>	GND_VOID=TRUE		C8456 0.22UF		1	2	PLACE_NEAR=U8589.E19:7mm	85	PEG_D2R_N<0>
GND_VOID=TRUE		C8422 0.22UF		1	2	PLACE_NEAR=U8489.Y35:7mm	89	PEG_R2D_P<1>	GND_VOID=TRUE		C8457 0.22UF		1	2	PLACE_NEAR=U8589.D19:7mm	85	PEG_D2R_P<1>
GND_VOID=TRUE		C8423 0.22UF		1	2	PLACE_NEAR=U8489.U36:7mm	89	PEG_R2D_N<1>	GND_VOID=TRUE		C8458 0.22UF		1	2	PLACE_NEAR=U8589.C19:7mm	85	PEG_D2R_N<1>
GND_VOID=TRUE		C8424 0.22UF		1	2	PLACE_NEAR=U8489.W38:7mm	89	PEG_R2D_P<2>	GND_VOID=TRUE		C8459 0.22UF		1	2	PLACE_NEAR=U8589.A39:7mm	85	PEG_D2R_P<2>
GND_VOID=TRUE		C8425 0.22UF		1	2	PLACE_NEAR=U8489.V37:7mm	89	PEG_R2D_N<2>	GND_VOID=TRUE		C8460 0.22UF		1	2	PLACE_NEAR=U8589.E9:7mm	85	PEG_D2R_N<2>
GND_VOID=TRUE		C8426 0.22UF		1	2	PLACE_NEAR=U8489.V35:7mm	89	PEG_R2D_P<3>	GND_VOID=TRUE		C8461 0.22UF		1	2	PLACE_NEAR=U8589.F9:7mm	85	PEG_D2R_P<3>
GND_VOID=TRUE		C8427 0.22UF		1	2	PLACE_NEAR=U8489.U36:7mm	89	PEG_R2D_N<3>	GND_VOID=TRUE		C8462 0.22UF		1	2	PLACE_NEAR=U8589.E9:7mm	85	PEG_D2R_N<3>
GND_VOID=TRUE		C8428 0.22UF		1	2	PLACE_NEAR=U8489.U38:7mm	89	PEG_R2D_P<4>	GND_VOID=TRUE		C8463 0.22UF		1	2	PLACE_NEAR=U8589.C9:7mm	85	PEG_D2R_P<4>
GND_VOID=TRUE		C8429 0.22UF		1	2	PLACE_NEAR=U8489.T37:7mm	89	PEG_R2D_N<4>	GND_VOID=TRUE		C8464 0.22UF		1	2	PLACE_NEAR=U8589.D9:7mm	85	PEG_D2R_N<4>
GND_VOID=TRUE		C8430 0.22UF		1	2	PLACE_NEAR=U8489.T35:7mm	89	PEG_R2D_P<5>	GND_VOID=TRUE		C8465 0.22UF		1	2	PLACE_NEAR=U8589.A9:7mm	85	PEG_D2R_P<5>
GND_VOID=TRUE		C8431 0.22UF		1	2	PLACE_NEAR=U8489.R36:7mm	89	PEG_R2D_N<5>	GND_VOID=TRUE		C8466 0.22UF		1	2	PLACE_NEAR=U8589.D9:7mm	85	PEG_D2R_N<5>
GND_VOID=TRUE		C8432 0.22UF		1	2	PLACE_NEAR=U8489.R38:7mm	89	PEG_R2D_P<6>	GND_VOID=TRUE		C8467 0.22UF		1	2	PLACE_NEAR=U8589.M5:7mm	85	PEG_D2R_P<6>
GND_VOID=TRUE		C8433 0.22UF		1	2	PLACE_NEAR=U8489.P37:7mm	89	PEG_R2D_N<6>	GND_VOID=TRUE		C8468 0.22UF		1	2	PLACE_NEAR=U8589.L5:7mm	85	PEG_D2R_N<6>
GND_VOID=TRUE		C8434 0.22UF		1	2	PLACE_NEAR=U8489.P35:7mm	89	PEG_R2D_P<7>	GND_VOID=TRUE		C8469 0.22UF		1	2	PLACE_NEAR=U8589.L1:7mm	85	PEG_D2R_P<7>
GND_VOID=TRUE		C8435 0.22UF		1	2	PLACE_NEAR=U8489.N36:7mm	89	PEG_R2D_N<7>	GND_VOID=TRUE		C8470 0.22UF		1	2	PLACE_NEAR=U8589.L2:7mm	85	PEG_D2R_N<7>

SYNC MASTER=MARY_X425G

SYNC DATE=08/22/2014

Venus PCI-E

Apple Inc.

Apple logo

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>

PAGE


84 OF 119


SHEET

70 OF 97

SIZE

D





Page Notes

Power aliases required by this page:

- PP1V35_VB35_FB_CAL
- PP1V35_VB35_FB_REF

Signal aliases required by this page:

(NONE)

BOX options provided by this page:

(NONE)

SYNC MASTER=J456.AMD

SYNC DATE=86/30/2014

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPERTY OF APPLE INC. THE
POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


DRAWING NUMBER
<SCH_NUM>

REVISION
<E4LABEL>

BRANCH
<BRANCH>

PAGE
86 OF 119

SHEET
72 OF 97



Page Notes

Power aliases required by this page:

- PP1V35_GPU_REG

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

U8800	
BGA	
H5GC4H24MFR-T2C	
SYM 1 OF 2	
GDDR5-128MX32-4GB-38NM-MFL	
OMIT_TABLE	
DBI0*	FB_A1_DBI_L<0>
DBI1*	FB_A1_DBI_L<1>
DBI2*	FB_A1_DBI_L<3>
DBI3*	FB_A1_DBI_L<2>
DQ0*	FB_A1_DQ<2>
DQ1*	FB_A1_DQ<5>
DQ2*	FB_A1_DQ<4>
DQ3*	FB_A1_DQ<6>
DQ4*	FB_A1_DQ<1>
DQ5*	FB_A1_DQ<7>
DQ6*	FB_A1_DQ<0>
DQ7*	FB_A1_DQ<3>
DQ8*	FB_A1_DQ<8>
DQ9*	FB_A1_DQ<9>
DQ10*	FB_A1_DQ<10>
DQ11*	FB_A1_DQ<11>
DQ12*	FB_A1_DQ<12>
DQ13*	FB_A1_DQ<14>
DQ14*	FB_A1_DQ<15>
DQ15*	FB_A1_DQ<13>
DQ16*	FB_A1_DQ<28>
DQ17*	FB_A1_DQ<31>
DQ18*	FB_A1_DQ<29>
DQ19*	FB_A1_DQ<25>
DQ20*	FB_A1_DQ<27>
DQ21*	FB_A1_DQ<26>
DQ22*	FB_A1_DQ<24>
DQ23*	FB_A1_DQ<30>
DQ24*	FB_A1_DQ<21>
DQ25*	FB_A1_DQ<16>
DQ26*	FB_A1_DQ<20>
DQ27*	FB_A1_DQ<19>
DQ28*	FB_A1_DQ<17>
DQ29*	FB_A1_DQ<23>
DQ30*	FB_A1_DQ<18>
DQ31*	FB_A1_DQ<22>

U8850	
BGA	
H5GC4H24MFR-T2C	
SYM 1 OF 2	
GDDR5-128MX32-4GB-38NM-MFL	
OMIT_TABLE	
DBI0*	FB_A0_DBI_L<0>
DBI1*	FB_A0_DBI_L<1>
DBI2*	FB_A0_DBI_L<3>
DBI3*	FB_A0_DBI_L<2>
DQ0*	FB_A0_DQ<4>
DQ1*	FB_A0_DQ<7>
DQ2*	FB_A0_DQ<5>
DQ3*	FB_A0_DQ<6>
DQ4*	FB_A0_DQ<8>
DQ5*	FB_A0_DQ<3>
DQ6*	FB_A0_DQ<2>
DQ7*	FB_A0_DQ<1>
DQ8*	FB_A0_DQ<8>
DQ9*	FB_A0_DQ<10>
DQ10*	FB_A0_DQ<9>
DQ11*	FB_A0_DQ<12>
DQ12*	FB_A0_DQ<11>
DQ13*	FB_A0_DQ<15>
DQ14*	FB_A0_DQ<13>
DQ15*	FB_A0_DQ<14>
DQ16*	FB_A0_DQ<24>
DQ17*	FB_A0_DQ<25>
DQ18*	FB_A0_DQ<26>
DQ19*	FB_A0_DQ<38>
DQ20*	FB_A0_DQ<29>
DQ21*	FB_A0_DQ<28>
DQ22*	FB_A0_DQ<27>
DQ23*	FB_A0_DQ<31>
DQ24*	FB_A0_DQ<19>
DQ25*	FB_A0_DQ<17>
DQ26*	FB_A0_DQ<18>
DQ27*	FB_A0_DQ<16>
DQ28*	FB_A0_DQ<22>
DQ29*	FB_A0_DQ<23>
DQ30*	FB_A0_DQ<21>
DQ31*	FB_A0_DQ<20>

SYNC MASTER=MARY_X425G

SYNC DATE=89/22/2014

PAGE TITLE

GDDR5 Frame Buffer A

Apple Inc.

<SCH NUMBER> D

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

REVISION

<E4LABEL>

BRANCH


<BRANCH>

PAGE

88 OF 119

SHEET

74 OF 97



SYNC MASTER=MARY_X425G

SYNC DATE=89/22/2014

PAGE TITLE

GDDR5 Frame Buffer B

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH NUMBER>

REVISION

<E4LABEL>

BRANCH

<BRANCH>


PAGE

89 OF 119

SHEET

75 OF 97

GPU A



Page Notes

Power aliases required by this page:

- PP3V3_GPU_12C
- PP1V8_GPU_VREFG
- PP1V8_GPU_DPLL
- PP1V8_GPU_DPLL
- PP1V8_GPU_TS

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)

U8400 VENUS-XT (3 OF 9) FCBGA

OMIT_TABLE

AK27	GPU LCD BLK PWM	OUT	77 82
AJ27	EG_LCD_PWR_EN	OUT	77 82
AK35	DP_INT_EG_ML_P<3>	OUT	82 97
AL36	DP_INT_EG_ML_N<3>	OUT	82 97
AJ38	DP_INT_EG_ML_P<2>	OUT	82 97
AK37	DP_INT_EG_ML_N<2>	OUT	82 97
AH35	DP_INT_EG_ML_P<1>	OUT	82 97
AJ36	DP_INT_EG_ML_N<1>	OUT	82 97
AG38	DP_INT_EG_ML_P<0>	OUT	82 97
AH37	DP_INT_EG_ML_N<0>	OUT	82 97
AF35	XNC		
AG36	XNC		
AP34	HDMI_EG_CLK_P	OUT	81 86 97
AR34	HDMI_EG_CLK_N	OUT	81 86 97
AW37	HDMI_EG_DATA_P<0>	OUT	81 86 97
AU35	HDMI_EG_DATA_N<0>	OUT	81 86 97
AR37	HDMI_EG_DATA_P<1>	OUT	81 86 97
AU39	HDMI_EG_DATA_N<1>	OUT	81 86 97
AF35	HDMI_EG_DATA_P<2>	OUT	81 86 97
AR35	HDMI_EG_DATA_N<2>	OUT	81 86 97
AN36	XNC		
AP37	XNC		

SYNC MASTER=MARY_X425G SYNC DATE=89/22/2014

PAGE TITLE

Venus HDMI/DP/GPIO

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
<SCH_NUM> D






REVISION
<E4LABEL>

BRANCH
<BRANCH>


PAGE
90 OF 119

SHEET
76 OF 97

GPU GPIO TABLE									
		Native Func		GPIOs					
80	77	76	GFX_VDDCI_ALTV	GP	==	GFX_VDDCI_ALTV	76	77	80
						MAKE_BASE=TRUE			
77	76	75	NC_GPU_GPIO_1	GP	==	NC_GPU_GPIO_1	76	77	
						MAKE_BASE=TRUE	NO_TEST=TRUE		
77	76	75	NC_GPU_GPIO_2	GP	==	NC_GPU_GPIO_2	76	77	
						MAKE_BASE=TRUE	NO_TEST=TRUE		
77	76	75	GPU_GFX_PWR_LEVEL_R_L	GP	==	GPU_GFX_PWR_LEVEL_R_L	76	77	
						MAKE_BASE=TRUE			
79	77	76	GFXIMVP_VR_ICCMAX_WARN_L	GP	==	GFXIMVP_VR_ICCMAX_WARN_L	76	77	79
						MAKE_BASE=TRUE			
82	77	76	EG_BKLT_EN	GP	==	EG_BKLT_EN	76	77	82
						MAKE_BASE=TRUE			
77	76	75	GPU_ROM_S0	GP	==	GPU_ROM_S0	76	77	
						MAKE_BASE=TRUE			
77	76	75	GPU_ROM_SI	GP	==	GPU_ROM_SI	76	77	
						MAKE_BASE=TRUE			
77	76	75	GPU_ROM_SCLK	GP	==	GPU_ROM_SCLK	76	77	
						MAKE_BASE=TRUE			
79	77	76	GPU_VCORE VID4	GP	==	GPU_VCORE VID4	76	77	79
						MAKE_BASE=TRUE			
79	77	76	GPU_VCORE VID5	GP	==	GPU_VCORE VID5	76	77	79
						MAKE_BASE=TRUE			
79	77	76	GPU_VCORE VID0	GP	==	GPU_VCORE VID0	76	77	79
						MAKE_BASE=TRUE			
82	77	76	DP_TBTSNK1_HPD_E6	GP	==	DP_TBTSNK1_HPD_E6	76	77	82
						MAKE_BASE=TRUE			
79	77	76	GPU_VCORE VID1	GP	==	GPU_VCORE VID1	76	77	79
						MAKE_BASE=TRUE			
Native Func									
GPIOs									
79	77	76	GPU_VCORE VID2	GP	==	GPU_VCORE VID2	76	77	79
						MAKE_BASE=TRUE			
77	76	75	GFX_SELF_THROTTLE_R	GP	==	GFX_SELF_THROTTLE_R	76	77	
						MAKE_BASE=TRUE			
82	77	76	HDMI_EG_HPD	GP	==	HDMI_EG_HPD	76	77	82
						MAKE_BASE=TRUE			
77	76	75	GPU_GFX_OVERTEMP_R	GP	==	GPU_GFX_OVERTEMP_R	76	77	
						MAKE_BASE=TRUE			
79	77	76	GPU_VCORE VID3	GP	==	GPU_VCORE VID3	76	77	79
						MAKE_BASE=TRUE			
77	76	75	FBVDD_ALTV0	GP	==	FBVDD_ALTV0	76	77	
						MAKE_BASE=TRUE			
77	76	75	GPU_ROM_CS_L	GP	==	GPU_ROM_CS_L	76	77	
						MAKE_BASE=TRUE			
77	76	75	TP_CLKREQ_L	GP	==	TP_CLKREQ_L	76	77	
						MAKE_BASE=TRUE			
77	76	75	NC_GPU_GENERICA	GP	==	NC_GPU_GENERICA	76	77	
						MAKE_BASE=TRUE	NO_TEST=TRUE		
77	76	75	NC_GPU_GENERICB	GP	==	NC_GPU_GENERICB	76	77	
						MAKE_BASE=TRUE	NO_TEST=TRUE		
77	76	75	GPU_VCORE PSI_L	GP	==	GPU_VCORE PSI_L	76	77	
						MAKE_BASE=TRUE			
79	77	76	GFXIMVP_DPSLP_EN_R	GP	==	GFXIMVP_DPSLP_EN_R	76	77	79
						MAKE_BASE=TRUE			
77	76	75	NC_DP_EXTB_CA_DET_EG	GP	==	NC_DP_EXTB_CA_DET_EG	76	77	
						MAKE_BASE=TRUE	NO_TEST=TRUE		
77	76	75	NC_DP_EXTA_CA_DET_EG	GP	==	NC_DP_EXTA_CA_DET_EG	76	77	
						MAKE_BASE=TRUE	NO_TEST=TRUE		
77	76	75	NC_GPU_GPIO_33	GP	==	NC_GPU_GPIO_33	76	77	
						MAKE_BASE=TRUE	NO_TEST=TRUE		
82	77	76	DP_INT_EG_HPD	GP	==	DP_INT_EG_HPD	76	77	82
						MAKE_BASE=TRUE			
77	76	75	NC_GPU_GPIO_35	GP	==	NC_GPU_GPIO_35	76	77	
						MAKE_BASE=TRUE	NO_TEST=TRUE		
82	77	76	DP_TBTSNK0_HPD_E6	GP	==	DP_TBTSNK0_HPD_EG	76	77	82
						MAKE_BASE=TRUE			
Native Func									



SYNC MASTER-MARY X4256		SYNC DATE=11/07/2014	
PAGE TITLE			
Venus GPIOs & STRAPS			
		DRAWING NUMBER <SCH_NUM>	
Apple Inc.		SIZE D	
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH <BRANCH> PAGE 91 OF 119 SHEET 77 OF 97	



Page Notes

Power aliases required by this page:

- RPS1V8_GPU_DP_AB
- RPS1V8_GPU_DP_CD
- RPS1V8_GPU_DP_EF
- RPS1V8_GPU_DP_AB
- RPS1V8_GPU_DP_CD
- RPS1V8_GPU_DP_EF

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)

CONFIG STRAPS - MLPS

PCIe Gen3 Enabled, Full-Swing, TX De-Emp Enabled

VBIOS Disabled, Boot from EFI

VGA Enabled

All Ports Audio-Capable Display Output

256MB FB Aperture Size

EFI BOOT (NO ROM)

PS_0: R9120=8.45K, R9211=2K, C9210=0.082uF

PS_1: R9122=8.45K, R9213=2K, C9211=NOSTUFF

PS_2: R9214 NOSTUFF, R9215=4.75K, C9213=0.68uF

PS_2: R9216 NOSTUFF, R9217=4.75K, C9213=0.68uF

GPIO_28 pull low at power up

PS_0	PU(ohm)	PD(OHM)	C(uF)
EFI BOOT (NO ROM)	8.45K	2K	0.082
ROM BOOT	3.24K	5.62K	0.082

PS_1	PU(ohm)	PD(OHM)	C(uF)
EFI BOOT (NO ROM)	8.45K	2K	NC
ROM BOOT	8.45K	2K	NC

PS_2	PU(ohm)	PD(OHM)	C(uF)
EFI BOOT (NO ROM)	NC	4.75K	0.68
ROM BOOT	4.53K	4.99K	0.68

PS_3	PU(ohm)	PD(OHM)	C(uF)
EFI BOOT (NO ROM)	NC	4.75K	0.68
ROM BOOT	NC	4.75K	0.68

SYNC MASTER=MARY_X425G

SYNC DATE=09/22/2014

PAGE TITLE

Venus DP PWR/GNDs

 Apple Inc.

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>

PAGE

92 OF 119

SHEET

78 OF 97

NOTICE OF PROPRIETARY PROPERTY:


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED



SYNC MASTER=CLEAN MAXWELL		SYNC DATE=07/01/2014	
PAGE TITLE			
RIO Connectors			
 Apple Inc.	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
	REVISION		<E4LABEL>
BRANCH			
<BRANCH>			
PAGE			
95 OF 119			
SHEET			
81 OF 97			



D

C

B

A

D


C

B

A

DP A & DP B AUX MUX

DP A & DP B DDC MUX



MUX TRUTH TABLE

SAI/SBI	SAO	SBO	INA	INB
0	0	0	OUTB0	OUTA0
0	0	1	OUTB1	OUTA0
0	1	0	OUTB0	OUTA1
0	1	1	OUTB1	OUTA1
1	0	0	OUTA0	OUTB0
1	0	1	OUTA0	OUTB1
1	1	0	OUTA1	OUTB0
1	1	1	OUTA1	OUTB1

SYNC MASTER=MARY_X425G

SYNC DATE=10/15/2014

eDP Muxed Graphics Support

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


DRAWING NUMBER
<SCH_NUM>


REVISION
<E4LABEL>

BRANCH
<BRANCH>

PAGE
97 OF 119

SHEET
83 OF 97





89 28 5

PCIE_TBT_D2R_P<3..0>

==

=PEG_D2R_P<11..8>

OUT

89 28 5

PCIE_TBT_D2R_N<3..0>

==

=PEG_D2R_N<11..8>

OUT

89 28 5

PCIE_TBT_R2D_C_P<3..0>

==

=PEG_R2D_C_P<11..8>

IN

89 28 5

PCIE_TBT_R2D_C_N<3..0>

==

=PEG_R2D_C_N<11..8>

IN

89 78

PEG_D2R_P<7..0>

==

=PEG_D2R_P<7..0>

5

89 78

PEG_D2R_N<7..0>

==

=PEG_D2R_N<7..0>

5

89 78 68

PEG_R2D_C_P<7..0>

==

=PEG_R2D_C_P<7..0>

5

89 78 68

PEG_R2D_C_N<7..0>

==

=PEG_R2D_C_N<7..0>

5

13

NC_PCIE_SSD_D2RP<3..0>

MAKE_BASE NO_TEST

TRUE TRUE

==

=PCIE_SSD_D2R_P<3..0>

13

NC_PCIE_SSD_D2RN<3..0>

TRUE TRUE

==

=PCIE_SSD_D2R_N<3..0>

13

NC_PCIE_SSD_R2D_CP<3..0>

TRUE TRUE

==

=PCIE_SSD_R2D_C_P<3..0>

13

NC_PCIE_SSD_R2D_CN<3..0>

TRUE TRUE

==

=PCIE_SSD_R2D_C_N<3..0>

67 66 65 46 45 42 41 38 33 28 26 86 85 84 81

PP3V3_S4

RA294

100K

2

1

RA295

100K

2

1

RA296

100K

2

1

RA297

100K

2

1

RA298

100K

2

1

RA299

100K

2

1

85 38

TPAD_SPI_BUS_EN

==

TPAD_SPI_BUS_EN

TRUE

91 85 38

TPAD_SPI_CS_L

==

TPAD_SPI_CS_L

TRUE

85 38

TPAD_SPI_INT_L

==

TPAD_SPI_INT_L

TRUE

91 85 38

TPAD_SPI_MISO

==

TPAD_SPI_MISO

TRUE

91 85 38

TPAD_SPI_MOSI

==

TPAD_SPI_MOSI

TRUE

91 85 38

TPAD_SPI_SCLK

==

TPAD_SPI_SCLK

TRUE

92 89 85 24 23 22

PP0V75_S3_MEM_VREFDQ_A

==

0.675V

TRUE

PP0V75_S3_MEM_VREFDQ_A

22 23 24 85 89 92

89 85 26 25 22

PP0V75_S3_MEM_VREFDQ_B

==

0.675V

TRUE

PP0V75_S3_MEM_VREFDQ_B

22 25 26 85 89

92 89 85 26 25 24 23 22

PP0V75_S3_MEM_VREFCA

==

0.675V

TRUE

PP0V75_S3_MEM_VREFCA

22 23 24 25 26 85 89 92

92 89 85 26 25 24 23 22

PP0V75_S3_MEM_VREFCA

==

92 89 85 26 25 24 23 22

PP0V75_S3_MEM_VREFCA

==

86 85 69 63

I2C_BKLT_SCL

==

I2C_BKLT_SCL

63 69 85 86

86 85 69 63

I2C_BKLT_SDA

==

I2C_BKLT_SDA

63 69 85 86

95 86 85 76 69 48 43 40 36

SMBUS_SMC_0_S0_SCL

==

SMBUS_SMC_0_S0_SCL

36 48 43 48 69 76 85 86 95

95 86 85 76 69 48 43 40 36

SMBUS_SMC_0_S0_SDA

==

SMBUS_SMC_0_S0_SDA

36 48 43 48 69 76 85 86 95

67 66 63 62 59 58 49 36 19 18 86 84 88 79 73

PP5V_S0

XWA202

SM

1

2

XWA203

SM

1

2

53

PP5V_S0_AUDIO_AMP_L

MIN_LANE_WIDTH=8.2MM

VOLTAGE=5V

53

PP5V_S0_AUDIO_AMP_R

MIN_LANE_WIDTH=8.2MM

VOLTAGE=5V

85 49

PP3V3_S3_FAN_CTL

==

PP3V3_S3_FAN_CTL

49 85

RA201

5%

1

2

RA202

5%

1

2

12

BT_PWRST_L

14

MEM_VDD_SEL_1V5_L

14

FW_PWR_EN_PCH

14

WOL_EN

14

FW_PME_L

11

DP_TBT_SEL

11

ENET_MEDIA_SENSE_RDIV

11

AUD_IPHS_SWITCH_EN_PCH

12

AUD_IP_PERIPHERAL_DET

12

AUD_I2C_INT_L

14

TBT_G02SX_BIDIR

82 14

DPMUX_UC_IRQ

85 82 11

PEG_CLKREQ_L

11

ENET_CLKREQ_L

12

ENET_LOW_PWR_PCH

28

HDMI_TBTMUX_SEL_TBT

12

SDCONN_OC_L

14

LPCPLUS_GPTIO

4.400

800

Signal Aliases

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

<SCH_NUM>

<E4LABEL>

<BRANCH>

102 OF 119

85 OF 97

Functional Test Points

FUNC_TEST J3501 - airport	
TRUE AP CLKREQ0 Q L	33
TRUE AP RESET CONN L	33
TRUE PCIE AP D2R PI N	91
TRUE PCIE AP D2R PI P	91
TRUE PCIE AP R2D N	33 91
TRUE PCIE AP R2D P	33 91
TRUE PCIE CLK100M AP CONN N	33 91
TRUE PCIE CLK100M AP CONN P	33 91
TRUE PCIE WAKE L	12 33 35 91
TRUE PP3V3 S3RS4 BT F	33
TRUE PP3V3 WLAN	33 41
TRUE USB BT CONN N	33 90
TRUE USB BT CONN P	33 90
TRUE WIFI EVENT L	33 40 41
TRUE GND	4X

J4002 - Camera	
TRUE MIPI CLK CONN N	36 94
TRUE MIPI CLK CONN P	36 94
TRUE CAM SENSOR WAKE L CONN	36
TRUE MIPI DATA CONN N	36 94
TRUE MIPI DATA CONN P	36 94
TRUE SMBUS SMC 0 S0 SDA	36 40 43 48 69 76 85 86 95
TRUE SMBUS SMC 0 S0 SCL	36 40 43 48 69 76 85 86 95
TRUE I2C CAM SCK	35 36
TRUE I2C CAM SDA	35 36
TRUE PP5V S3RS0 ALSCAM F	36
TRUE GND	

J9500 - rio coax	
TRUE HDMI EG CLK N	76 81 97
TRUE HDMI EG CLK P	76 81 97
TRUE HDMI EG DATA N<0>	76 81 97
TRUE HDMI EG DATA N<1>	76 81 97
TRUE HDMI EG DATA N<2>	76 81 97
TRUE HDMI EG DATA P<0>	76 81 97
TRUE HDMI EG DATA P<1>	76 81 97
TRUE HDMI EG DATA P<2>	76 81 97

TRUE USB3 SD D2R N	13 20 81 91
TRUE USB3 SD D2R P	13 20 81 91
TRUE USB3 SD R2D C N	13 20 81 91
TRUE USB3 SD R2D C P	13 20 81 91
TRUE USB3 EXTB D2R N	13 81 90
TRUE USB3 EXTB D2R P	13 81 90
TRUE USB3 EXTB R2D N	81 90
TRUE USB3 EXTB R2D P	81 90
TRUE USB EXTB N	13 81 90
TRUE USB EXTB P	13 81 90
TRUE GND	19X

J9510 - rio flex	
TRUE SD PWR EN	13 18 81
TRUE HDMI DDC CLK	
TRUE HDMI DDC DATA	
TRUE HDMI HPD	20 81 82
TRUE SMBUS PCH CLK	13 18 43 81 85 91
TRUE SMBUS PCH DATA	13 18 43 81 85 91
TRUE PM SLP S3 BUF L	61 66 67 81 82
TRUE PM SLP S4 L	12 21 33 37 40 67 81
TRUE PP3V3 S3	3X 13 20 21 43 45 46 66 81 82
TRUE PP3V3 S4	20 33 38 41 42 45 46 65 66 67
TRUE PP5V S4	61 64 85 86
TRUE RIO_SDCONN_STATE_CHANGE L	5X 27 38 51 61 66 67 69 81 84
TRUE USB EXTB QC L	18 81
TRUE GND	10X

J5150 - hall effect	
TRUE PP3V42 G3H	19 34 37 38 40 41 42 43 50 56
TRUE SMC LID R	42
TRUE GND	

J6050 - left fan	
TRUE FAN LT PWM	49
TRUE FAN LT TACH	49
TRUE PP5V S0	3X 18 19 36 49 58 59 62 63 66
TRUE GND	5X

J6060 - right fan	
TRUE FAN RT PWM	49
TRUE FAN RT TACH	49
TRUE PP5V S0	3X 18 19 36 49 58 59 62 63 66
TRUE GND	5X

FUNC_TEST J6100 - spi	
TRUE PP3V42 G3H	19 34 37 38 40 41 42 43 50 56
TRUE SMC RESET L	40 41 50 57
TRUE SMC TCK	40 41 50
TRUE SMC TMS	40 41 50
TRUE SPIROM_USE_MLB	14 50
TRUE GND	2X

J4801 - ipd flex	
TRUE USB TPAD N	13 38 90
TRUE USB TPAD P	13 38 90
TRUE IOXP2 INT L	38
TRUE I2C IOXP SCL	38
TRUE I2C IOXP SDA	38
TRUE SMC PME S4 WAKE L	33 38 40 42
TRUE TPAD_ACTUATOR_THRMTRIP L	38 65
TRUE TPAD_VBUS_EN	38 67
TRUE SMBUS_SMC_2_S3_SCL	38 40 43 95
TRUE SMBUS_SMC_2_S3_SDA	38 40 43 95
TRUE SMC_LID	38 40 41 42
TRUE SMC_ACTUATOR_EN L	38 40
TRUE PPVIN_S4_TPAD	4X 38 45 84
TRUE GND_ACTUATOR	4X 38
TRUE PP3V3_S4	20 33 38 41 42 45 46 65 66 67
TRUE PP5V_S4	81 84 85 86
TRUE GND	2X

J4813 - keyboard	
TRUE PP3V3 S4	20 33 38 41 42 45 46 65 66 67
TRUE PP3V42 G3H	19 34 37 38 40 41 42 43 50 56
TRUE WS_CONTROL_KBD	38
TRUE WS_KBD1	38
TRUE WS_KBD10	38
TRUE WS_KBD11	38
TRUE WS_KBD12	38
TRUE WS_KBD13	38
TRUE WS_KBD14	38
TRUE WS_KBD15_CAP	38
TRUE WS_KBD16_NUM	38
TRUE WS_KBD17	38
TRUE WS_KBD18	38
TRUE WS_KBD19	38
TRUE WS_KBD2	38
TRUE WS_KBD20	38
TRUE WS_KBD21	38
TRUE WS_KBD22	38
TRUE WS_KBD23	38
TRUE WS_KBD3	38
TRUE WS_KBD4	38
TRUE WS_KBD5	38
TRUE WS_KBD6	38
TRUE WS_KBD7	38
TRUE WS_KBD8	38
TRUE WS_KBD9	38
TRUE WS_KBD_ONOFF_L	38
TRUE WS_LEFT_OPTION_KBD	38
TRUE WS_LEFT_SHIFT_KBD	38
TRUE GND	2X

J4915 - kbd bklt	
TRUE KBDBKLT_RETURN1	2X 39 63
TRUE KBDBKLT_RETURN2	2X 39 63
TRUE PPVOUT_S0_KBDBKLT	39 63
TRUE GND	4X

J6601 - mic	
TRUE DMIC_CLK3	52 55
TRUE PP3V3_S0	66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99
TRUE DMIC_SDA2	55
TRUE DMIC_SDA3	52 55
TRUE GND	

J6602 - L speaker	
TRUE SPKRCONN_L_ID	52 55
TRUE SPKRCONN_L_OUT_N	53 55 96
TRUE SPKRCONN_L_OUT_P	53 55 96
TRUE SPKRCONN_SL_OUT_N	53 55 96
TRUE SPKRCONN_SL_OUT_P	53 55 96
TRUE GND	

J6603 - R speaker	
TRUE SPKRCONN_R_ID	52 55
TRUE SPKRCONN_R_OUT_N	53 55 96
TRUE SPKRCONN_R_OUT_P	53 55 96
TRUE SPKRCONN_SR_OUT_N	53 55 96
TRUE SPKRCONN_SR_OUT_P	53 55 96
TRUE GND	

J7000 - DC PWR	
TRUE ADAPTER_SENSE	56
TRUE PP20V_DCIN_FUSE	2X 56
TRUE GND	2X

J7050 - battery	
TRUE PPVBAT_G3H_CONN	8X 56 57
TRUE SMBUS_SMC_5_G3_SCL	40 43 56 57 95
TRUE SMBUS_SMC_5_G3_SDA	40 43 56 57 95
TRUE SYS_DETECT_L	56
TRUE GND	8X

J8300 - edp	
TRUE DP_INT_AUX_N	69 97
TRUE DP_INT_AUX_P	69 97
TRUE DP_INT_ML_N<0>	69 97
TRUE DP_INT_ML_N<1>	69 97
TRUE DP_INT_ML_N<2>	69 97
TRUE DP_INT_ML_N<3>	69 97
TRUE DP_INT_ML_P<0>	69 97
TRUE DP_INT_ML_P<1>	69 97
TRUE DP_INT_ML_P<2>	69 97
TRUE DP_INT_ML_P<3>	69 97
TRUE LCD_FSS	69 82 85
TRUE LCD_HPD_CONN	69
TRUE LCD_BKLT_PWM_R	63 69
TRUE SMBUS_SMC_0_S0_SDA	36 40 43 48 69 76 85 86 95
TRUE SMBUS_SMC_0_S0_SCL	36 40 43 48 69 76 85 86 95
TRUE I2C_BKLT_SDA	63 69 85
TRUE I2C_BKLT_SCL	63 69 85
TRUE PP5VR3V3_SW_LCD	3X 69
TRUE PPVOUT_S0_LCDBKLT	63 69
TRUE GND	16X

Power Rails	
TRUE PM_SLP_S3_L	12 21 40 67
TRUE PPVTT_S0_DDR	21 27 60 84
TRUE PP3V3_S0	66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99
TRUE PP3V3_S3	13 12 13 14 15 17 18 28 29 34
TRUE PP3V3_S5	86 20 21 43 45 46 66 81 82 84
TRUE PP3V3_S5_AVREF_SMC	81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99
TRUE PP3V42_G3H	40 41
TRUE PP5V_S0	19 34 37 38 40 41 42 43 50 56
TRUE PP5V_S3	21 36 60 66 67 84
TRUE PP5V_S5	61 66 84
TRUE PPBUS_G3H	30 44 47 56 57 63 65 84
TRUE PPDGIN_G3H	56 57 84
TRUE PPVCC_S0_CPU	6 8 10 45 59 84
TRUE PPVTIDDR_S3	60 84
TRUE PP3V3_S0SW_SSD	34 45 84
TRUE PP1V5_S0	21 13 15 17 19 52 64 67 81
TRUE PP1V35_S3	21 45 60 66 84

XDP	
TRUE XDP_CPU_TCK	6 18 89
TRUE XDP_PCH_TCK	11 18
TRUE XDP_CPU_TDI	6 18 89
TRUE XDP_CPU_TDO	6 18 89
TRUE XDP_CPUPCH_TRST_L	6 18 89
TRUE XDP_CPU_TMS	6 18 89
TRUE XDP_PCH_TMS	11 18
TRUE XDP_PCH_TDI	11 18
TRUE XDP_PCH_TDO	11 18
TRUE XDP_CPU_PREQ_L	6 18 89
TRUE XDP_CPU_PRDY_L	6 18 89
TRUE PM_RSMRST_L	12 67 91
TRUE PM_PCH_PWROK	12 19 91
TRUE PM_SYSRST_L	12 19 40 91
TRUE CPU_CFG<3>	6 18 89
TRUE PP1V05_S0	10 14 15 17 18 41 62 67 84
TRUE GND	2X GND

Power Sequence	
TRUE SMC_ONOFF_L	38 40 41
TRUE PM_DSW_PWRGD	12 40 91
TRUE ALL_SYS_PWRGD	18 19 40 58 67
TRUE PM_PCH_SYS_PWROK	12 18 19 40 91
TRUE PLT_RESET_L	12 18 20 21
TRUE LCD_PWR_EN	60 82
TRUE LCD_BKLT_EN	63 82

GPU_VENUS_JTAG	
TRUE GPU_JTAG_TCK	76 77
TRUE GPU_JTAG_TDI	76 77
TRUE GPU_JTAG_TDO	76 77
TRUE GPU_JTAG_TMS	76 77
TRUE GPU_JTAG_TRST_L	76 77
TRUE GPU_PWRGOOD	76 77

SYNC_MASTER=J15_MLB		SYNC_DATE=10/31/2012	
PAGE TITLE		DRAWING NUMBER	
Functional Test Points		<SCH_NUM> D	
Apple Inc.		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		104 OF 119	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		86 OF 97	

8	7	6	5	4	3	2	1						
NC NO_TESTS													
PCH		Thunderbolt		PLACEABLE BEAD-PROBES FOR TBT									
NO_TEST MAKE_BASE		NO_TEST MAKE_BASE											
87 13	NC USB3 SPARE D2RN	==	TRUE	TRUE	NC USB3 SPARE D2RN	13 87	87 28	NC TBT XTAL250UT	==	TRUE	TRUE	NC TBT XTAL250UT	28 87
87 13	NC USB3 SPARE D2RP	==	TRUE	TRUE	NC USB3 SPARE D2RP	13 87							
87 13	NC USB3 SPARE R2D CN	==	TRUE	TRUE	NC USB3 SPARE R2D CN	13 87							
87 13	NC USB3 SPARE R2D CP	==	TRUE	TRUE	NC USB3 SPARE R2D CP	13 87							
98 87 13	NC USB3 EXTC D2RN	==	TRUE	TRUE	NC USB3 EXTC D2RN	13 87 98							
98 87 13	NC USB3 EXTC D2RP	==	TRUE	TRUE	NC USB3 EXTC D2RP	13 87 98							
98 87 13	NC USB3 EXTC R2D CN	==	TRUE	TRUE	NC USB3 EXTC R2D CN	13 87 98							
98 87 13	NC USB3 EXTC R2D CP	==	TRUE	TRUE	NC USB3 EXTC R2D CP	13 87 98							
98 87 13	NC USB3 EXTD D2RN	==	TRUE	TRUE	NC USB3 EXTD D2RN	13 87 98							
98 87 13	NC USB3 EXTD D2RP	==	TRUE	TRUE	NC USB3 EXTD D2RP	13 87 98							
98 87 13	NC USB3 EXTD R2D CN	==	TRUE	TRUE	NC USB3 EXTD R2D CN	13 87 98							
98 87 13	NC USB3 EXTD R2D CP	==	TRUE	TRUE	NC USB3 EXTD R2D CP	13 87 98							
87	NC PCIE ENET D2RN	==	TRUE	TRUE	NC PCIE ENET D2RN	87							
87	NC PCIE ENET D2RP	==	TRUE	TRUE	NC PCIE ENET D2RP	87							
87	NC PCIE ENET R2D CN	==	TRUE	TRUE	NC PCIE ENET R2D CN	87							
87	NC PCIE ENET R2D CP	==	TRUE	TRUE	NC PCIE ENET R2D CP	87							
98 87 11	NC SATA A D2RN	==	TRUE	TRUE	NC SATA A D2RN	11 87 98							
98 87 11	NC SATA A D2RP	==	TRUE	TRUE	NC SATA A D2RP	11 87 98							
98 87 11	NC SATA A R2D CN	==	TRUE	TRUE	NC SATA A R2D CN	11 87 98							
98 87 11	NC SATA A R2D CP	==	TRUE	TRUE	NC SATA A R2D CP	11 87 98							
98 87 11	NC SATA B D2RN	==	TRUE	TRUE	NC SATA B D2RN	11 87 98							
98 87 11	NC SATA B D2RP	==	TRUE	TRUE	NC SATA B D2RP	11 87 98							
98 87 11	NC SATA B R2D CN	==	TRUE	TRUE	NC SATA B R2D CN	11 87 98							
98 87 11	NC SATA B R2D CP	==	TRUE	TRUE	NC SATA B R2D CP	11 87 98							
87 11	NC SATA ODD D2RN	==	TRUE	TRUE	NC SATA ODD D2RN	11 87 87							
87 11	NC SATA ODD D2RP	==	TRUE	TRUE	NC SATA ODD D2RP	11 87 87							
87 11	NC SATA ODD R2D CN	==	TRUE	TRUE	NC SATA ODD R2D CN	11 87 87							
87 11	NC SATA ODD R2D CP	==	TRUE	TRUE	NC SATA ODD R2D CP	11 87 87							
87 11	NC SATA D D2RN	==	TRUE	TRUE	NC SATA D D2RN	11 87 87							
87 11	NC SATA D D2RP	==	TRUE	TRUE	NC SATA D D2RP	11 87							
87 11	NC SATA D R2D CN	==	TRUE	TRUE	NC SATA D R2D CN	11 87 11							
87 11	NC SATA D R2D CP	==	TRUE	TRUE	NC SATA D R2D CP	11 87 11							
87 11	NC SATA F D2RN	==	TRUE	TRUE	NC SATA F D2RN	11 87 11							
87 11	NC SATA F D2RP	==	TRUE	TRUE	NC SATA F D2RP	11 87 11							
87 11	NC SATA F R2D CN	==	TRUE	TRUE	NC SATA F R2D CN	11 87							
87 11	NC SATA F R2D CP	==	TRUE	TRUE	NC SATA F R2D CP	11 87							
98 87 13	NC USB EXTCN	==	TRUE	TRUE	NC USB EXTCN	13 87 98							
98 87 13	NC USB EXTCP	==	TRUE	TRUE	NC USB EXTCP	13 87 98							
98 87 13	NC USB SDN	==	TRUE	TRUE	NC USB SDN	13 87 98							
98 87 13	NC USB SDP	==	TRUE	TRUE	NC USB SDP	13 87 98							
87 13	NC USB WLANN	==	TRUE	TRUE	NC USB WLANN	13 87							
87 13	NC USB WLAMP	==	TRUE	TRUE	NC USB WLAMP	13 87							
98 87 13	NC USB 6N	==	TRUE	TRUE	NC USB 6N	13 87 98							
98 87 13	NC USB 6P	==	TRUE	TRUE	NC USB 6P	13 87 98							
98 87 13	NC USB 7N	==	TRUE	TRUE	NC USB 7N	13 87 98							
98 87 13	NC USB 7P	==	TRUE	TRUE	NC USB 7P	13 87 98							
98 87 13	NC USB EXTDN	==	TRUE	TRUE	NC USB EXTDN	13 87 98							
98 87 13	NC USB EXTDP	==	TRUE	TRUE	NC USB EXTDP	13 87 98							
87 13	NC USB PSOCN	==	TRUE	TRUE	NC USB PSOCN	13 87							
87 13	NC USB PSOCP	==	TRUE	TRUE	NC USB PSOCP	13 87							
98 87 13	NC USB IRN	==	TRUE	TRUE	NC USB IRN	13 87 98							
98 87 13	NC USB IRP	==	TRUE	TRUE	NC USB IRP	13 87 98							
88 87 11	NC ITPXDP CLK100MN	==	TRUE	TRUE	NC ITPXDP CLK100MN	11 87 88							
88 87 11	NC ITPXDP CLK100MP	==	TRUE	TRUE	NC ITPXDP CLK100MP	11 87 88							
87 12	NC PCI PME L	==	TRUE	TRUE	NC PCI PME L	12 87							
87 11	NC PCI CLK33M OUT3	==	TRUE	TRUE	NC PCI CLK33M OUT3	11 87							
87 11	NC HDA SDIN1	==	TRUE	TRUE	NC HDA SDIN1	11 87							
87 11	NC HDA SDIN2	==	TRUE	TRUE	NC HDA SDIN2	11 87							
87 11	NC HDA SDIN3	==	TRUE	TRUE	NC HDA SDIN3	11 87							
87 13	NC LPC DREQ0 L	==	TRUE	TRUE	NC LPC DREQ0 L	13 87							
87 13	NC CLINK CLK	==	TRUE	TRUE	NC CLINK CLK	13 87							
87 13	NC CLINK DATA	==	TRUE	TRUE	NC CLINK DATA	13 87							
87 13	NC CLINK RESET L	==	TRUE	TRUE	NC CLINK RESET L	13 87							
91 87 11	NC LPC CLK33M LPCPLUS R	==	TRUE	TRUE	NC LPC CLK33M LPCPLUS R	11 87 91							
87 12	NC EDP IG BKL PWM	==	TRUE	TRUE	NC EDP IG BKL PWM	12 87							
98 87	NC USB SMCP	==	TRUE	TRUE	NC USB SMCP	87 98							
98 87	NC USB SMCN	==	TRUE	TRUE	NC USB SMCN	87 98							
87	NC SMC INTERFACE 2	==	TRUE	TRUE	NC SMC INTERFACE 2	87							

X425G BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=45_OHM_SE	=45_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP,BOTTOM	Y	0.095 MM	0.095 MM			
50_OHM_SE	*	Y	0.066 MM	0.066 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP,BOTTOM	Y	0.116 MM	0.116 MM			
45_OHM_SE	*	Y	0.083 MM	0.083 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP,BOTTOM	Y	0.145 MM	0.095 MM			
40_OHM_SE	*	Y	0.102 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP,BOTTOM	Y	0.165 MM	0.095 MM			
37_OHM_SE	*	Y	0.118 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP,BOTTOM	Y	0.265 MM	0.095 MM			
27P4_OHM_SE	*	Y	0.186 MM	0.1 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
72_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.105 MM	0.105 MM		0.120 MM	0.120 MM
72_OHM_DIFF	ISL2, ISL11	Y	0.105 MM	0.105 MM		0.120 MM	0.120 MM
72_OHM_DIFF	TOP, BOTTOM	Y	0.146 MM	0.146 MM		0.120 MM	0.120 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
80_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.092 MM	0.092 MM		0.120 MM	0.120 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.092 MM	0.092 MM		0.120 MM	0.120 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.125 MM		0.155 MM	0.155 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.080 MM	0.080 MM		0.120 MM	0.120 MM
85_OHM_DIFF	ISL2, ISL11	Y	0.080 MM	0.080 MM		0.120 MM	0.120 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.105 MM	0.105 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	1SL3, 1SL4, 1SL9, 1SL10	Y	0.078 MM	0.078 MM		0.200 MM	0.200 MM
90_OHM_DIFF	1SL2, 1SL11	Y	0.078 MM	0.078 MM		0.200 MM	0.200 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.101 MM	0.101 MM		0.180 MM	0.180 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	P072_SPACE
*	*	P65BGA	P075_SPACE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	0.1 MM	?
BGA_P2MM	*	0.2 MM	?
P072_SPACE	*	0.071 MM	?
P075_SPACE	*	0.075 MM	?

Stackup-Defined Spacing Rules

Note: Outer dielectric is 0.058 mm nominal,
Inner dielectric is 0.053 mm nominal.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.1 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1X_DIELECTRIC	TOP, BOTTOM	0.058 MM	?
1X_DIELECTRIC	ISL3, ISL4, ISL9, ISL10	0.053 MM	?
1X_DIELECTRIC	ISL2, ISL5, ISL6, ISL7, ISL8, ISL11	0.101 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
P65_BGA	*	Y	0.071MM	0.071MM		0.075MM	0.126MM

NET_PHYSICAL__TYPE	AREA__TYPE	PHYSICAL_RULE__SET
*	P65BGA	P65__BGA

SYNC MASTER=SIDLE J45		SYNC DATE=12/10/2012	
PAGE TITLE			
PCB Rule Definitions			
 Apple Inc.	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
	REVISION		
	<E4LABEL>		
	BRANCH		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED			
PAGE		110 OF 119	
SHEET		88 OF 97	

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
SATA_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
SATA_37SE	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE
SATA_45SE	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
SATA_2SAME	*	=3X_DIELECTRIC	?
SATA_TXRX	*	=6X_DIELECTRIC	?
SATA_20THER	*	=4X_DIELECTRIC	?
SATA_RCOMP	*	=6X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
SATA_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
SATA_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
SATA_20THER	TOP,BOTTOM	=6X_DIELECTRIC	?
SATA_RCOMP	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SATA_*	=SAME	*	SATA_2SAME
SATA_R2D	SATA_D2R	*	SATA_TXRX
SATA_*	*	*	SATA_20THER

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
PCH_USB_RB1AS	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
USB	*	=4X_DIELECTRIC	?
USB_RB1AS	*	=6X_DIELECTRIC	?
BT_WAKE	*	=4X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
USB	TOP,BOTTOM	=6X_DIELECTRIC	?
USB_RB1AS	TOP,BOTTOM	=10X_DIELECTRIC	?
BT_WAKE	TOP,BOTTOM	=6X_DIELECTRIC	?

USB 3.0 INTERFACE CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
USB3_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
USB3_2SAME	*	=3X_DIELECTRIC	?
USB3_TXRX	*	=6X_DIELECTRIC	?
USB3_20THER	*	=4X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
USB3_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
USB3_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
USB3_20THER	TOP,BOTTOM	=6X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB3_*	=SAME	*	USB3_2SAME
USB3_R2D	USB3_D2R	*	USB3_TXRX
USB3_*	*	*	USB3_20THER

System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_25M_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
CLK_SLOW	*	=4X_DIELECTRIC	?
CLK_25M	*	=5X_DIELECTRIC	?

NOTE: 25MHz system clocks very sensitive to noise.
NOTE: Latest Intel DG calls out 50ohms SE for sys clocks

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE	
		PHYSICAL	SPACING
	SATA_85D	SATA_R2D	NC SATA A R2D_CP
	SATA_85D	SATA_R2D	NC SATA A R2D_CN
	SATA_85D	SATA_D2R	NC SATA A D2RP
	SATA_85D	SATA_D2R	NC SATA A D2RN
	SATA_85D	SATA_R2D	NC SATA B R2D_CP
	SATA_85D	SATA_R2D	NC SATA B R2D_CN
	SATA_85D	SATA_D2R	NC SATA B D2RP
	SATA_85D	SATA_D2R	NC SATA B D2RN

PCH_SATA_RCOMP	SATA_45SE	SATA_RCOMP	PCH_SATA_RCOMP
----------------	-----------	------------	----------------

USB_EXT_A	USB_85D	USB	USB_EXT_A_P
USB_EXT_A	USB_85D	USB	USB_EXT_A_N
USB_EXT_A	USB_85D	USB	USB_EXT_A_MUXED_P
USB_EXT_A	USB_85D	USB	USB_EXT_A_MUXED_N
USB_EXT_A	USB_85D	USB	USB_LT1_P
USB_EXT_A	USB_85D	USB	USB_LT1_N

USB_NC	USB_85D	USB	NC_USB_EXTCP
USB_NC	USB_85D	USB	NC_USB_EXTCN
USB_NC	USB_85D	USB	NC_USB_SDP
USB_NC	USB_85D	USB	NC_USB_SDN
CPU_45S	CPU_ITP	SMC_DEBUGPRT_RX_L	
CPU_45S	CPU_ITP	SMC_DEBUGPRT_TX_L	
USB_SMC	USB_85D	USB	NC_USB_SMCP
USB_SMC	USB_85D	USB	NC_USB_SMCN

USB_NC	USB_85D	USB	NC_USB_6P
USB_NC	USB_85D	USB	NC_USB_6N
USB_NC	USB_85D	USB	NC_USB_7P
USB_NC	USB_85D	USB	NC_USB_7N
USB_EXTB	USB_85D	USB	USB_EXTB_P
USB_EXTB	USB_85D	USB	USB_EXTB_N
USB_NC	USB_85D	USB	NC_USB_EXTRDP
USB_NC	USB_85D	USB	NC_USB_EXTRDN
USB_BT	USB_85D	USB	USB_BT_P
USB_BT	USB_85D	USB	USB_BT_N
	USB_85D	USB	USB_BT_CONN_P
	USB_85D	USB	USB_BT_CONN_N
USB_NC	USB_85D	USB	NC_USB_IRP
USB_NC	USB_85D	USB	NC_USB_IRN
USB_TPAD	USB_85D	USB	USB_TPAD_P
USB_TPAD	USB_85D	USB	USB_TPAD_N
	USB_85D	USB	USB_TPAD_R_P
	USB_85D	USB	USB_TPAD_R_N
PCH_USB_RB1AS	PCH_USB_RB1AS	USB_RB1AS	PCH_USB_RB1AS

USB3_EXT_A_RX	USB_85D	USB3_D2R	USB3_EXT_A_D2R_P
USB3_EXT_A_RX	USB_85D	USB3_D2R	USB3_EXT_A_D2R_N
	USB_85D	USB3_D2R	USB3_EXT_A_D2R_C_P
	USB_85D	USB3_D2R	USB3_EXT_A_D2R_C_N
USB3_EXT_A_TX	USB_85D	USB3_R2D	USB3_EXT_A_R2D_P
USB3_EXT_A_TX	USB_85D	USB3_R2D	USB3_EXT_A_R2D_N
	USB_85D	USB3_R2D	USB3_EXT_A_R2D_C_P
	USB_85D	USB3_R2D	USB3_EXT_A_R2D_C_N
USB3_EXTB_RX	USB_85D	USB3_D2R	USB3_EXTB_D2R_P
USB3_EXTB_RX	USB_85D	USB3_D2R	USB3_EXTB_D2R_N
	USB_85D	USB3_D2R	USB3_EXTB_D2R_C_P
	USB_85D	USB3_D2R	USB3_EXTB_D2R_C_N
USB3_EXTB_TX	USB_85D	USB3_R2D	USB3_EXTB_R2D_P
USB3_EXTB_TX	USB_85D	USB3_R2D	USB3_EXTB_R2D_N
	USB_85D	USB3_R2D	USB3_EXTB_R2D_C_P
	USB_85D	USB3_R2D	USB3_EXTB_R2D_C_N
NC_USB3	USB_85D	USB3_D2R	NC_USB3_EXTC_D2RP
NC_USB3	USB_85D	USB3_D2R	NC_USB3_EXTC_D2RN
	USB_85D	USB3_R2D	NC_USB3_EXTC_R2D_CP
	USB_85D	USB3_R2D	NC_USB3_EXTC_R2D_CN
NC_USB3	USB_85D	USB3_D2R	NC_USB3_EXTD_D2RP
NC_USB3	USB_85D	USB3_D2R	NC_USB3_EXTD_D2RN
	USB_85D	USB3_R2D	NC_USB3_EXTD_R2D_CP
	USB_85D	USB3_R2D	NC_USB3_EXTD_R2D_CN

Clock Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE	
		PHYSICAL	SPACING
SYSCLK_CLK32K_RTC	CLK_SLOW_45S	CLK_SLOW	SYSCLK_CLK32K_RTC
SYSCLK_CLK25M_SB	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_SB
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_CAMERA
SYSCLK_CLK25M_TBT	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_TBT
	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_TBT_R

SYNC_MASTER=SIDLE_J45

SYNC_DATE=12/10/2012

PCH Constraints 1

Apple Inc.

<SCH_NUM>

D

<E4LABEL>

<BRANCH>

112 OF 119

90 OF 97

NOTICE OF PROPRIETARY PROPERTY:


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED



Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
MEM_37S	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=STANDARD	=STANDARD
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_72D	*	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF
MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
MEM_DATA2SELF	*	=2x_DIELECTRIC	?
MEM_DQS2OWNDATA	*	=2x_DIELECTRIC	?
MEM_CMD2CMD	*	=2x_DIELECTRIC	?
MEM_CMD2CTRL	*	=2x_DIELECTRIC	?
MEM_CTRL2CTRL	*	=2x_DIELECTRIC	?
MEM_CLK2CLK	*	=4x_DIELECTRIC	?
MEM_2OTHERMEM	*	=4x_DIELECTRIC	?
MEM_2PWR	*	=2x_DIELECTRIC	?
MEM_2GND	*	=2x_DIELECTRIC	?
MEM_2OTHER	*	=6x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
MEM_DATA2SELF	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_DQS2OWNDATA	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_CMD2CMD	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_CMD2CTRL	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_CTRL2CTRL	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_CLK2CLK	TOP,BOTTOM	=8x_DIELECTRIC	?
MEM_2OTHERMEM	TOP,BOTTOM	=8x_DIELECTRIC	?
MEM_2PWR	TOP,BOTTOM	=4x_DIELECTRIC	?
MEM_2GND	TOP,BOTTOM	=4x_DIELECTRIC	?
MEM_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	*	*	MEM_20THER
MEM_*_DQS_*	*	*	MEM_20THER
MEM_CMD	*	*	MEM_20THER
MEM_CTRL	*	*	MEM_20THER
MEM_CLK	*	*	MEM_20THER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	=SAME	*	MEM_DATA2SELF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_CTRL	*	MEM_CMD2CTRL
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CLK	MEM_CLK	*	MEM_CLK2CLK
MEM_*	MEM_*	*	MEM_20THERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DQS_0	MEM_A_DATA_0	*	MEM_DQS2OWNDATA
MEM_A_DQS_1	MEM_A_DATA_1	*	MEM_DQS2OWNDATA
MEM_A_DQS_2	MEM_A_DATA_2	*	MEM_DQS2OWNDATA
MEM_A_DQS_3	MEM_A_DATA_3	*	MEM_DQS2OWNDATA
MEM_A_DQS_4	MEM_A_DATA_4	*	MEM_DQS2OWNDATA
MEM_A_DQS_5	MEM_A_DATA_5	*	MEM_DQS2OWNDATA
MEM_A_DQS_6	MEM_A_DATA_6	*	MEM_DQS2OWNDATA
MEM_A_DQS_7	MEM_A_DATA_7	*	MEM_DQS2OWNDATA
MEM_B_DQS_0	MEM_B_DATA_0	*	MEM_DQS2OWNDATA
MEM_B_DQS_1	MEM_B_DATA_1	*	MEM_DQS2OWNDATA
MEM_B_DQS_2	MEM_B_DATA_2	*	MEM_DQS2OWNDATA
MEM_B_DQS_3	MEM_B_DATA_3	*	MEM_DQS2OWNDATA
MEM_B_DQS_4	MEM_B_DATA_4	*	MEM_DQS2OWNDATA
MEM_B_DQS_5	MEM_B_DATA_5	*	MEM_DQS2OWNDATA
MEM_B_DQS_6	MEM_B_DATA_6	*	MEM_DQS2OWNDATA
MEM_B_DQS_7	MEM_B_DATA_7	*	MEM_DQS2OWNDATA

DDR3 (Memory Down):

DQ signals should be matched within 0.508mm of associated DQS pair
DQS intra-pair matching should be within 0.127mm, no inter-pair matching requirement.
DQS to cClock matching should be within [CLK-139.73mm] and [CLK+30.48mm].
CLK intra-pair matching should be within 0.127mm, inter-pair matching should be within 0.508mm.
CONTROL signals should be matched within [CLK-2.54mm] to [CLK+0mm] of CLK pairs.
A/BA/CMD signals should be matched within [CLK-2.54mm] to [CLK+2.54mm] of CLK pairs.
DQ/DQS/A/BA/cmd signal spacing is 4x dielectric, CLK is 5x dielectric.
Maximum length of any signal from die pad to first DRAM device is 139.7mm max, to last DRAM device is 194.31mm max.

SOURCE: Double checked with Doc#486985 Chief River SFF Platform DG: Memory Down
SOURCE: Need to re-confirm CRW DG for memory down (Intel not yet provided)

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_PWR	MEM_*	*	MEM_2PWR
MEM_PWR	*	*	DEFAULT


Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	MEM_*	*	MEM_2GND

Memory Net Properties

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
MEM_A_CLK0	MEM_72D	MEM_CLK	MEM_A_CLK P<0> 7 23 27
MEM_A_CLK0	MEM_72D	MEM_CLK	MEM_A_CLK N<0> 7 23 27
MEM_A_CLK1	MEM_72D	MEM_CLK	MEM_A_CLK P<1> 7 24 27
MEM_A_CLK1	MEM_72D	MEM_CLK	MEM_A_CLK N<1> 7 24 27
MEM_A_CNTL0	MEM_40S	MEM_CTRL	MEM_A_CKE<0> 7 23 27
MEM_A_CNTL1	MEM_40S	MEM_CTRL	MEM_A_CKE<1> 7 24 27
MEM_A_CNTL0	MEM_40S	MEM_CTRL	MEM_A_CS L<0> 7 23 27
MEM_A_CNTL1	MEM_40S	MEM_CTRL	MEM_A_CS L<1> 7 24 27
MEM_A_CNTL0	MEM_40S	MEM_CTRL	MEM_A_ODT<0> 7 23 27
MEM_A_CNTL1	MEM_40S	MEM_CTRL	MEM_A_ODT<1> 7 24 27
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A A<15..0> 7 23 24 27
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A BA<2..0> 7 23 24 27
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A RAS L 7 23 24 27
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A CAS L 7 23 24 27
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A WE L 7 23 24 27
MEM_A_DATA_0	MEM_45S	MEM_A_DATA_0	MEM_A DQ<7..0> 7 23 24
MEM_A_DATA_1	MEM_45S	MEM_A_DATA_1	MEM_A DQ<15..8> 7 23 24
MEM_A_DATA_2	MEM_45S	MEM_A_DATA_2	MEM_A DQ<23..16> 7 23 24
MEM_A_DATA_3	MEM_45S	MEM_A_DATA_3	MEM_A DQ<31..24> 7 23 24
MEM_A_DATA_4	MEM_45S	MEM_A_DATA_4	MEM_A DQ<39..32> 7 23 24
MEM_A_DATA_5	MEM_45S	MEM_A_DATA_5	MEM_A DQ<47..40> 7 23 24
MEM_A_DATA_6	MEM_45S	MEM_A_DATA_6	MEM_A DQ<55..48> 7 23 24
MEM_A_DATA_7	MEM_45S	MEM_A_DATA_7	MEM_A DQ<63..56> 7 23 24
MEM_A_DQS0	MEM_85D	MEM_A_DQS_0	MEM_A DQS P<0> 7 23 24
MEM_A_DQS0	MEM_85D	MEM_A_DQS_0	MEM_A DQS N<0> 7 23 24
MEM_A_DQS1	MEM_85D	MEM_A_DQS_1	MEM_A DQS P<1> 7 23 24
MEM_A_DQS1	MEM_85D	MEM_A_DQS_1	MEM_A DQS N<1> 7 23 24
MEM_A_DQS2	MEM_85D	MEM_A_DQS_2	MEM_A DQS P<2> 7 23 24
MEM_A_DQS2	MEM_85D	MEM_A_DQS_2	MEM_A DQS N<2> 7 23 24
MEM_A_DQS3	MEM_85D	MEM_A_DQS_3	MEM_A DQS P<3> 7 23 24
MEM_A_DQS3	MEM_85D	MEM_A_DQS_3	MEM_A DQS N<3> 7 23 24
MEM_A_DQS4	MEM_85D	MEM_A_DQS_4	MEM_A DQS P<4> 7 23 24
MEM_A_DQS4	MEM_85D	MEM_A_DQS_4	MEM_A DQS N<4> 7 23 24
MEM_A_DQS5	MEM_85D	MEM_A_DQS_5	MEM_A DQS P<5> 7 23 24
MEM_A_DQS5	MEM_85D	MEM_A_DQS_5	MEM_A DQS N<5> 7 23 24
MEM_A_DQS6	MEM_85D	MEM_A_DQS_6	MEM_A DQS P<6> 7 23 24
MEM_A_DQS6	MEM_85D	MEM_A_DQS_6	MEM_A DQS N<6> 7 23 24
MEM_A_DQS7	MEM_85D	MEM_A_DQS_7	MEM_A DQS P<7> 7 23 24
MEM_A_DQS7	MEM_85D	MEM_A_DQS_7	MEM_A DQS N<7> 7 23 24
MEM_B_CLK0	MEM_72D	MEM_CLK	MEM_B_CLK P<0> 7 25 27
MEM_B_CLK0	MEM_72D	MEM_CLK	MEM_B_CLK N<0> 7 25 27
MEM_B_CLK1	MEM_72D	MEM_CLK	MEM_B_CLK P<1> 7 26 27
MEM_B_CLK1	MEM_72D	MEM_CLK	MEM_B_CLK N<1> 7 26 27
MEM_B_CNTL0	MEM_40S	MEM_CTRL	MEM_B_CKE<0> 7 25 27
MEM_B_CNTL1	MEM_40S	MEM_CTRL	MEM_B_CKE<1> 7 26 27
MEM_B_CNTL0	MEM_40S	MEM_CTRL	MEM_B_CS L<0> 7 25 27
MEM_B_CNTL1	MEM_40S	MEM_CTRL	MEM_B_CS L<1> 7 26 27
MEM_B_CNTL0	MEM_40S	MEM_CTRL	MEM_B_ODT<0> 7 25 27
MEM_B_CNTL1	MEM_40S	MEM_CTRL	MEM_B_ODT<1> 7 26 27
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B A<15..0> 7 25 26 27
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B BA<2..0> 7 25 26 27
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B RAS L 7 25 26 27
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B CAS L 7 25 26 27
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B WE L 7 25 26 27
MEM_B_DATA_0	MEM_45S	MEM_B_DATA_0	MEM_B DQ<7..0> 7 25 26
MEM_B_DATA_1	MEM_45S	MEM_B_DATA_1	MEM_B DQ<15..8> 7 25 26
MEM_B_DATA_2	MEM_45S	MEM_B_DATA_2	MEM_B DQ<23..16> 7 25 26
MEM_B_DATA_3	MEM_45S	MEM_B_DATA_3	MEM_B DQ<31..24> 7 25 26
MEM_B_DATA_4	MEM_45S	MEM_B_DATA_4	MEM_B DQ<39..32> 7 25 26
MEM_B_DATA_5	MEM_45S	MEM_B_DATA_5	MEM_B DQ<47..40> 7 25 26
MEM_B_DATA_6	MEM_45S	MEM_B_DATA_6	MEM_B DQ<55..48> 7 25 26
MEM_B_DATA_7	MEM_45S	MEM_B_DATA_7	MEM_B DQ<63..56> 7 25 26
MEM_B_DQS0	MEM_85D	MEM_B_DQS_0	MEM_B DQS P<0> 7 25 26
MEM_B_DQS0	MEM_85D	MEM_B_DQS_0	MEM_B DQS N<0> 7 25 26
MEM_B_DQS1	MEM_85D	MEM_B_DQS_1	MEM_B DQS P<1> 7 25 26
MEM_B_DQS1	MEM_85D	MEM_B_DQS_1	MEM_B DQS N<1> 7 25 26
MEM_B_DQS2	MEM_85D	MEM_B_DQS_2	MEM_B DQS P<2> 7 25 26
MEM_B_DQS2	MEM_85D	MEM_B_DQS_2	MEM_B DQS N<2> 7 25 26
MEM_B_DQS3	MEM_85D	MEM_B_DQS_3	MEM_B DQS P<3> 7 25 26
MEM_B_DQS3	MEM_85D	MEM_B_DQS_3	MEM_B DQS N<3> 7 25 26
MEM_B_DQS4	MEM_85D	MEM_B_DQS_4	MEM_B DQS P<4> 7 25 26
MEM_B_DQS4	MEM_85D	MEM_B_DQS_4	MEM_B DQS N<4> 7 25 26
MEM_B_DQS5	MEM_85D	MEM_B_DQS_5	MEM_B DQS P<5> 7 25 26
MEM_B_DQS5	MEM_85D	MEM_B_DQS_5	MEM_B DQS N<5> 7 25 26
MEM_B_DQS6	MEM_85D	MEM_B_DQS_6	MEM_B DQS P<6> 7 25 26
MEM_B_DQS6	MEM_85D	MEM_B_DQS_6	MEM_B DQS N<6> 7 25 26
MEM_B_DQS7	MEM_85D	MEM_B_DQS_7	MEM_B DQS P<7> 7 25 26
MEM_B_DQS7	MEM_85D	MEM_B_DQS_7	MEM_B DQS N<7> 7 25 26
		MEM_PWR	PP0V75_S3 MEM VREFD0 A 22 23 24 25 85 89
		MEM_PWR	PP0V75_S3 MEM VREFCA 22 23 24 25 26 85 89
		MEM_PWR	PP1V35_S3 MEM 22 23 24 25 26 27 45 84

SYNC MASTER=SIDLE J45		SYNC DATE=12/10/2012	
PAGE TITLE			
Memory Constraints			
 Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	114 OF 119
		SHEET	92 OF 97



MIPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
MIPI_850	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
MIPI_20THER	*	=4X_DIELECTRIC	?
MIPI_2CLK	*	=6X_DIELECTRIC	?
MIPICKL_20THER	*	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI_DATA	*	*	MIPI_20THER
MIPI_DATA	CLK_MIPI	*	MIPI_2CLK
CLK_MIPI	*	*	MIPICKL_20THER

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
S2_MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
S2_MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
S2_DATA2SELF	*	=2X_DIELECTRIC	?
S2_DQS20WNDATA	*	=2X_DIELECTRIC	?
S2_CMD2CMD	*	=2X_DIELECTRIC	?
S2_CMD2CTRL	*	=2X_DIELECTRIC	?
S2_CTRL2CTRL	*	=2X_DIELECTRIC	?
S2_20THERMEM	*	=4X_DIELECTRIC	?
S2MEM_2PWR	*	=2X_DIELECTRIC	?
S2MEM_2GND	*	=2X_DIELECTRIC	?
S2MEM_20THER	*	=6X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
S2_DATA2SELF	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_DQS20WNDATA	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CMD	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CTRL	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CTRL2CTRL	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_20THERMEM	TOP,BOTTOM	=6x_DIELECTRIC	?
S2MEM_2PWR	TOP,BOTTOM	=4x_DIELECTRIC	?
S2MEM_2GND	TOP,BOTTOM	=4x_DIELECTRIC	?
S2MEM_20THER	TOP,BOTTOM	=10x_DIELECTRIC	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DATA*	*	*	S2MEM_20THER
S2_MEM_DQS*	*	*	S2MEM_20THER
S2_MEM_CMD	*	*	S2MEM_20THER
S2_MEM_CTRL	*	*	S2MEM_20THER
S2_MEM_CLK	*	*	S2MEM_20THER
S2_MEM_DATA*	=SAME	*	S2_DATA2SELF
S2_MEM_CMD	S2_MEM_CMD	*	S2_CMD2CMD
S2_MEM_CMD	S2_MEM_CTRL	*	S2_CMD2CTRL
S2_MEM_CTRL	S2_MEM_CTRL	*	S2_CTRL2CTRL
S2_MEM_*	S2_MEM_*	*	S2_20THERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DQS1	S2_MEM_DATA1	*	S2_DQS20WNDATA
S2_MEM_DQS0	S2_MEM_DATA0	*	S2_DQS20WNDATA

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR
S2_MEM_PWR	*	*	DEFAULT


Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	S2_MEM_*	*	S2MEM_2GND

Camera Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
S2_MEM_CLK	S2_MFM_85D	S2_MEM_CLK	MEM_CAM_CLK_P
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_N
S2_MEM_CTRL	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CKE
S2_MEM_CTRL	S2_MFM_45S	S2_MFM_CTRL	MEM_CAM_CS_L
S2_MEM_CMD	S2_MFM_45S	S2_MFM_CTRL	MEM_CAM_ODT
S2_MEM_CMD	S2_MFM_45S	S2_MFM_CTRL	MEM_CAM_CAS_L
S2_MEM_CMD	S2_MFM_45S	S2_MFM_CTRL	MEM_CAM_RAS_L
S2_MEM_CMD	S2_MFM_45S	S2_MEM_CMD	MEM_CAM_WE_L
S2_MEM_CMD	S2_MFM_45S	S2_MEM_CMD	MEM_CAM_BA<0>
S2_MEM_CMD	S2_MFM_45S	S2_MEM_CMD	MEM_CAM_BA<1>
S2_MEM_CMD	S2_MFM_45S	S2_MEM_CMD	MEM_CAM_BA<2>
S2_MEM_DQS0	S2_MFM_85D	S2_MEM_DQS0	MEM_CAM_DQS_P<0>
S2_MEM_DQS0	S2_MFM_85D	S2_MEM_DQS0	MEM_CAM_DQS_N<0>
S2_MEM_DQS1	S2_MFM_85D	S2_MEM_DQS1	MEM_CAM_DQS_P<1>
S2_MEM_DQS1	S2_MFM_85D	S2_MEM_DQS1	MEM_CAM_DQS_N<1>
S2_MEM_DATA_0	S2_MFM_45S	S2_MFM_DATA0	MEM_CAM_DM<0>
S2_MEM_DATA_1	S2_MFM_45S	S2_MFM_DATA1	MEM_CAM_DM<1>
S2_MEM_A	S2_MFM_45S	S2_MEM_CMD	MEM_CAM_A<14..0>
S2_MEM_DATA_0	S2_MFM_45S	S2_MFM_DATA0	MEM_CAM_DQ<7..0>
S2_MEM_DATA_1	S2_MFM_45S	S2_MEM_DATA1	MEM_CAM_DQ<15..8>
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_P
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_N
	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_P
	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_N
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_P
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_N
	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_P
	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_N
		S2_MEM_PWR	PP1V35_CAM
		S2_MEM_PWR	PP0V675_CAM_VREF
		S2_MEM_PWR	PP0V675_MEM_CAM_VREFCA
		S2_MEM_PWR	PP0V675_MEM_CAM_VREFDQ

SYNC_MASTER=SIDLE J45		SYNC_DATE=12/10/2012	
PAGE TITLE			
Camera Constraints			
 Apple Inc.		DRAWING_NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	
		116 OF 119	
		SHEET	
		94 OF 97	



SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
 SMBUS_SMC_2_S3_SCL	SMB_45S	SMR	SMBUS_SMC_2_S3_SCL	38 40 43 86
 SMBUS_SMC_2_S3_SDA	SMB_45S	SMR	SMBUS_SMC_2_S3_SDA	38 40 43 86
 SMBUS_SMC_1_S0_SCL	SMB_45S	SMR	SMBUS_SMC_1_S0_SCL	40 43 48
 SMBUS_SMC_1_S0_SDA	SMB_45S	SMR	SMBUS_SMC_1_S0_SDA	40 43 48
 SMBUS_SMC_0_S0_SCL	SMB_45S	SMR	SMBUS_SMC_0_S0_SCL	36 40 43 48 60 76 85 86
 SMBUS_SMC_0_S0_SDA	SMB_45S	SMR	SMBUS_SMC_0_S0_SDA	36 40 43 48 60 76 85 86
 SMBUS_SMC_5_SCL	SMB_45S	SMR	SMBUS_SMC_5_S3_SCL	40 43 56 57 86
 SMBUS_SMC_5_SDA	SMB_45S	SMR	SMBUS_SMC_5_G3_SDA	40 43 56 57 86
 SMBUS_SMC_3_SCL	SMB_45S	SMR	NC SMBUS_SMC_3_SCL	40 42
 SMBUS_SMC_3_SDA	SMB_45S	SMR	NC SMBUS_SMC_3_SDA	40 42

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
	1T01_DIEFPATR		CHGR_CSI_P	57
	1T01_DIEFPATR		CHGR_CSI_N	57
	1T01_DIEFPATR		CHGR_CS0_P	57
	1T01_DIEFPATR		CHGR_CS0_N	57

SYNC_MASTER=SIDLE_J45

SYNC_DATE=12/10/2012

PAGE TITLE

SMC Constraints

 Apple Inc.

DRAWING NUMBER

<SCH_NUM>

SIZE

D

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

REVISION

<E4LABEL>

BRANCH

<BRANCH>

PAGE

117 OF 119

SHEET

95 OF 97

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1T01_50S	*	=1:1_DIFFPAIR	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
THERM_1T01_50S	*	=1:1_DIFFPAIR	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
DIFFPAIR	*	=1:1_DIFFPAIR			=1:1_DIFFPAIR	=1:1_DIFFPAIR	=1:1_DIFFPAIR
AUDIODIFF	*	=1:1_DIFFPAIR	0.1 MM	0.1 MM	10 MM	0.1 MM	0.1 MM
THERM_45S_CPUVRISNS1	*	=1:1_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	0.2 MM	0.2 MM
THERM_1T01_45S	*	=1:1_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
SENSE_1T01_45S	*	=1:1_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2X_DIELECTRIC	?
THERM	*	=2X_DIELECTRIC	?
AUDIO	*	=2X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P20M	*	0.20 MM	1000
PWR_P20M	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GND	*	GND_P20M
CPU_VCCSENSE	GND	*	GND_P20M

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P20M
GND	PCIE_*	*	GND_P20M
GND	SATA_*	*	GND_P20M
USB	GND	*	GND_P20M
CLK_PCIE	SB_POWER	*	PWR_P20M
SB_POWER	SATA_*	*	PWR_P20M
USB	SB_POWER	*	PWR_P20M

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
MEM_72D	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
MEM_37S	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
MEM_85D	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
PCIE_85D	*	OVERWRITE	OVERWRITE	0.09 MM	10 MM	OVERWRITE	OVERWRITE
USB_85D	TOP			0.1 MM	500 MIL		
CPU_27P4S	BOTTOM			0.23 MM	100 MIL		
USB3_85D	TOP			0.1 MM	500 MIL		
USB3_85D	ISL10			0.075 MM			0.090 MM
DP_85D	ISL9			0.075 MM			0.090 MM
PCIE_85D	ISL10			0.075 MM			0.090 MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
1T01_DIFFPAIR	*	1:1_DIFFPAIR

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_GPUVR	*	Y	0.300 MM	0.200 MM	3.000 MM	0.400 MM	0.200 MM

AMD Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING			
SENSE_DIEFPATR	THERM_1T01_45S	THERM	GPUFB_CS_P	47	73
SENSE_DIEFPATR	THERM_1T01_45S	THERM	GPUFB_CS_N	47	73
SENSE_DIEFPATR	THERM_1T01_45S	THERM	GPU_TDIODE_P	48	76
SENSE_DIEFPATR	THERM_1T01_45S	THERM	GPU_TDIODE_N	48	76
SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	GPU_VDDCISENSE_P		
SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	GPU_VDDCISENSE_N		
SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	GPU_VDDCI_SENSE_XW_P	80	
SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	GPU_VDDCI_SENSE_XW_N	80	
SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	GPUVCORE_SENSE_P	79	
SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	GPUVCORE_SENSE_N	79	
SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	ISNS_PP0V95_S0GPU_R_P	47	
SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	ISNS_PP0V95_S0GPU_R_N	47	
SENSE_DIEFPATR	THERM_1T01_45S	SENSE	VSNS_GPU_0V95_XW_P	73	
SENSE_DIEFPATR	THERM_1T01_45S	SENSE	VSNS_GPU_0V95_XW_N	73	
SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	VDDCIS0_CS_R_P	47	
SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	VDDCIS0_CS_R_N	47	
SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	GPUFB_CS_R_P	47	
SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	GPUFB_CS_R_N	47	
SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	VSNS_GPU_VDDC_P	71	85
SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	VSNS_GPU_VDDC_N	71	85
SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	VSNS_GPU_VDDI_P	71	85
SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	VSNS_GPU_VDDI_N	71	85
SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	ISNS_1V8_GPU_R_P	71	88
SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	ISNS_1V8_GPU_R_N		
SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	ISNS_1V8_GPU_P		
SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	ISNS_1V8_GPU_N		
SENSE_DIEFPATR	THERM_1T01_45S	SENSE	VSNS_GPU_FB_XW_P	73	
SENSE_DIEFPATR	THERM_1T01_45S	SENSE	VSNS_GPU_FB_XW_N	73	

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1T01_50S	*	=1:1_DIFFPAIR	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
THERM_1T01_50S	*	=1:1_DIFFPAIR	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
DIFFPAIR	*	=1:1_DIFFPAIR			=1:1_DIFFPAIR	=1:1_DIFFPAIR	=1:1_DIFFPAIR
AUDIODIFF	*	=1:1_DIFFPAIR	0.1 MM	0.1 MM	10 MM	0.1 MM	0.1 MM
THERM_45S_CPUVRISNS1	*	=1:1_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	0.2 MM	0.2 MM
THERM_1T01_45S	*	=1:1_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
SENSE_1T01_45S	*	=1:1_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2X_DIELECTRIC	?
THERM	*	=2X_DIELECTRIC	?
AUDIO	*	=2X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P20M	*	0.20 MM	1000
PWR_P20M	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GND	*	GND_P20M
CPU_VCCSENSE	GND	*	GND_P20M

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P20M
GND	PCIE_*	*	GND_P20M
GND	SATA_*	*	GND_P20M
USB	GND	*	GND_P20M
CLK_PCIE	SB_POWER	*	PWR_P20M
SB_POWER	SATA_*	*	PWR_P20M
USB	SB_POWER	*	PWR_P20M

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
MEM_72D	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
MEM_37S	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
MEM_85D	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
PCIE_85D	*	OVERWRITE	OVERWRITE	0.09 MM	10 MM	OVERWRITE	OVERWRITE
USB_85D	TOP			0.1 MM	500 MIL		
CPU_27P4S	BOTTOM			0.23 MM	100 MIL		
USB3_85D	TOP			0.1 MM	500 MIL		
USB3_85D	ISL10			0.075 MM			0.090 MM
DP_85D	ISL9			0.075 MM			0.090 MM
PCIE_85D	ISL10			0.075 MM			0.090 MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
1T01_DIFFPAIR	*	1:1_DIFFPAIR

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_GPUVR	*	Y	0.300 MM	0.200 MM	3.000 MM	0.400 MM	0.200 MM

X425G Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING			
SENSE_DIEFPATR	THERM_1T01_45S	THERM	ISNS_CPUDDR_P	46	66
SENSE_DIEFPATR	THERM_1T01_45S	THERM	ISNS_CPUDDR_N	46	66
SENSE_DIEFPATR	THERM_1T01_45S	THERM	ISNS_CPU_DDR_R_P	46	
SENSE_DIEFPATR	THERM_1T01_45S	THERM	ISNS_CPU_DDR_R_N	46	
SENSE_DIEFPATR	THERM_1T01_45S	THERM	CPUTHMSNS_D2_P	48	
SENSE_DIEFPATR	THERM_1T01_45S	THERM	CPUTHMSNS_D2_N	48	
SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	ISNS_LCD_PANEL_P	46	96
SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	ISNS_LCD_PANEL_N	46	96
SENSE_DIEFPATR	THERM_1T01_45S	THERM	DDR3THMSNS_D1_P	48	
SENSE_DIEFPATR	THERM_1T01_45S	THERM	DDR3THMSNS_D1_N	48	
SENSE_DIEFPATR	THERM_1T01_45S	THERM	FINTHMSNS_D_P		
SENSE_DIEFPATR	THERM_1T01_45S	THERM	FINTHMSNS_D_N		
SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	ISNS_1V35_MEM_P	45	
SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	ISNS_1V35_MEM_N	45	
SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	ISNS_1V35_MEM_R_P	45	
SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	ISNS_1V35_MEM_R_N	45	
SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	ISNS_AIRPORT_P		
SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	ISNS_AIRPORT_N		
SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	ISNS_AIRPORT_R_P	46	
SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	ISNS_AIRPORT_R_N	46	
SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	ISNS_LCDBKLT_N	63	
SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	ISNS_LCDBKLT_P	63	
SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	ISNS_LCD_PANEL_N	46	96
SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	ISNS_LCD_PANEL_P	46	96
SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	ISNS_PCH_R_P	45	
SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	ISNS_PCH_R_N	45	
SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	ISNS_TPAD_P	45	
SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	ISNS_TPAD_N	45	
SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	ISNS_HS_OTHER5V_P	44	
SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	ISNS_HS_OTHER5V_N	44	
SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	ISNS_HS_OTHER3V3_P	44	
SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	ISNS_HS_OTHER3V3_N	44	
SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	ISNS_HS_COMPUTING_P	44	
SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	ISNS_HS_COMPUTING_N	44	
SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	CPUVR_ISNS_P	45	
SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	CPUVR_ISNS_N	45	
SENSE_DIEFPATR	THERM_1T01_45S	THERM	P1V05_GPU_PEX_IOVDD_SNS_P	45	
SENSE_DIEFPATR	THERM_1T01_45S	THERM	P1V05_GPU_PEX_IOVDD_SNS_N	45	
SENSE_DIEFPATR	THERM_45S_CPUVRISNS1	THERM	DIFFERENTIAL_PAIR		
SENSE_DIEFPATR	THERM_45S_CPUVRISNS1	THERM	CPUVR_ISNS1_P	55	99
SENSE_DIEFPATR	THERM_45S_CPUVRISNS1	THERM	CPUVR_ISNS1_N	55	99
SENSE_DIEFPATR	THERM_45S_CPUVRISNS1	THERM	CPUVR_ISNS2_P	55	99
SENSE_DIEFPATR	THERM_45S_CPUVRISNS1	THERM	CPUVR_ISNS2_N	55	99
SENSE_DIEFPATR	THERM_45S_CPUVRISNS1	THERM	CPUVR_ISNS2_P	55	99
SENSE_DIEFPATR	THERM_45S_CPUVRISNS1	THERM	CPUVR_ISNS2_N	55	99
SENSE_DIEFPATR	THERM_45S_CPUVRISNS1	THERM	CPUVR_ISNS3_P	55	99
SENSE_DIEFPATR	THERM_45S_CPUVRISNS1	THERM	CPUVR_ISNS3_N	55	99
SENSE_DIEFPATR	THERM_1T01_45S	THERM	CPUVR_ISUM_R_P	45	
SENSE_DIEFPATR	THERM_1T01_45S	THERM	CPUVR_ISUM_R_N	45	
SENSE_DIEFPATR	THERM_1T01_45S	THERM	GFXIMVP_ISNS1_P	79	96
SENSE_DIEFPATR	THERM_1T01_45S	THERM	GFXIMVP_ISNS1_N	79	96
SENSE_DIEFPATR	THERM_1T01_45S	THERM	GFXIMVP_ISNS1_P	79	96
SENSE_DIEFPATR	THERM_1T01_45S	THERM	GFXIMVP_ISNS1_N	79	96
AUDIO_DIEFPATR	AUDIODIFF	AUDIO	ISNS_TBT_N	45	
AUDIO_DIEFPATR	AUDIODIFF	AUDIO	ISNS_TBT_P	45	
AUDIO_DIEFPATR	AUDIODIFF	AUDIO	ISNS_TBT_R_N	45	
AUDIO_DIEFPATR	AUDIODIFF	AUDIO	ISNS_TBT_R_P	45	
SENSE_DIEFPATR	THERM_1T01_45S	THERM	ISNS_SSD_P	45	
SENSE_DIEFPATR	THERM_1T01_45S	THERM	ISNS_SSD_N	45	
SENSE_DIEFPATR	THERM_1T01_45S	THERM	ISNS_SSD_R_P	45	
SENSE_DIEFPATR	THERM_1T01_45S	THERM	ISNS_SSD_R_N	45	
SENSE_DIEFPATR	THERM_1T01_45S	THERM	P1V05S0_CS_P	45	62
SENSE_DIEFPATR	THERM_1T01_45S	THERM	P1V05S0_CS_N	45	62
SENSE_DIEFPATR	THERM_1T01_45S	THERM	DIFFERENTIAL_PAIR		
SENSE_DIEFPATR	THERM_1T01_45S	THERM	P1V05S0_SENSE_P	62	
SENSE_DIEFPATR	THERM_1T01_45S	THERM	P1V05S0_SENSE_N	62	
SENSE_DIEFPATR	THERM_1T01_45S	THERM	TBT_THERMDP	28	48
SENSE_DIEFPATR	THERM_1T01_45S	THERM	TBT_THERMDN	48	
AUDIO_DIEFPATR	AUDIODIFF	AUDIO	CHGR_CSI_R_P	57	
AUDIO_DIEFPATR	AUDIODIFF	AUDIO	CHGR_CSI_R_N	57	
AUDIO_DIEFPATR	AUDIODIFF	AUDIO	CHGR_CS0_R_P	57	
AUDIO_DIEFPATR	AUDIODIFF	AUDIO	CHGR_CS0_R_N	57	
SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	GFXIMVP_ISNS2_P	79	
SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	GFXIMVP_ISNS2_N	79	
SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	ISNS_HS_GPU_P	47	
SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	ISNS_HS_GPU_N	47	
SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	ISNS_PP0V95_S0GPU_P	47	73
SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	ISNS_PP0V95_S0GPU_N	47	73
SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	VDDCIS0_CS_P	47	80
SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	VDDCIS0_CS_N	47	80
SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	GPUTHMSNS_D_P	48	
SENSE_DIEFPATR	THERM_1T01_45S	THERM	GPUTHMSNS_D_N	48	

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1T01_50S	*	=1:1_DIFFPAIR	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
THERM_1T01_50S	*	=1:1_DIFFPAIR	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
DIFFPAIR	*	=1:1_DIFFPAIR			=1:1_DIFFPAIR	=1:1_DIFFPAIR	=1:1_DIFFPAIR
AUDIODIFF	*	=1:1_DIFFPAIR	0.1 MM	0.1 MM	10 MM	0.1 MM	0.1 MM
THERM_45S_CPUVRISNS1	*	=1:1_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	0.2 MM	0.2 MM
THERM_1T01_45S	*	=1:1_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
SENSE_1T01_45S	*	=1:1_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2X_DIELECTRIC	?
THERM	*	=2X_DIELECTRIC	?
AUDIO	*	=2X_DIELECTRIC	?

SPACING_RULE_SET</

GDDR5 Frame Buffer Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
GDDR5_45R50SE	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	12.7 MM	=STANDARD	=STANDARD
GDDR5_45SE	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
GDDR5_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GDDR5_CLK	*	=5x_DIELECTRIC	?
GDDR5_CMD	*	=3x_DIELECTRIC	?
GDDR5_DATA	*	=3x_DIELECTRIC	?
GDDR5_EDC	*	=7x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GDDR5_CLK	TOP, BOTTOM	=5x_DIELECTRIC	?
GDDR5_CMD	TOP, BOTTOM	=4x_DIELECTRIC	?
GDDR5_DATA	TOP, BOTTOM	=5x_DIELECTRIC	?
GDDR5_EDC	TOP, BOTTOM	=7x_DIELECTRIC	?

GDDR5_CMD spacing can be relaxed to 2x per AMD recommendation for x32_4.5G config.

Breakout Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GDDR5_*	*	BGA	GDDR5_BGA

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GDDR5_BGA	*	=1.3x_DIELECTRIC	?

GDDR5 FB A Net Properties

ELECTRICAL CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
FE00	FB A0 CLK	GDDR5_80D	GDDR5_CLK	FB A0 CLK P
FE00	FB A0 CLK	GDDR5_80D	GDDR5_CLK	FB A0 CLK N
FE00	FB A1 CLK	GDDR5_80D	GDDR5_CLK	FB A1 CLK P
FE00	FB A1 CLK	GDDR5_80D	GDDR5_CLK	FB A1 CLK N
FE00	FB A0 CMD	GDDR5_455E	GDDR5_CMD	FB A0 A<8...0>
FE00	FB A1 CMD	GDDR5_455E	GDDR5_CMD	FB A1 A<8...0>
FE00	FB A0 CMD	GDDR5_455E	GDDR5_CMD	FB A0 ABI L
FE00	FB A1 CMD	GDDR5_455E	GDDR5_CMD	FB A1 ABI L
FE00	FB A0 CMD	GDDR5_455E	GDDR5_CMD	FB A0 RAS L
FE00	FB A1 CMD	GDDR5_455E	GDDR5_CMD	FB A1 RAS L
FE00	FB A0 CMD	GDDR5_455E	GDDR5_CMD	FB A0 CAS L
FE00	FB A1 CMD	GDDR5_455E	GDDR5_CMD	FB A1 CAS L
FE00	FB A0 CMD	GDDR5_455E	GDDR5_CMD	FB A0 WE L
FE00	FB A1 CMD	GDDR5_455E	GDDR5_CMD	FB A1 WE L
FE00	FB A0 CMD	GDDR5_455E	GDDR5_CMD	FB A0 CKE L
FE00	FB A1 CMD	GDDR5_455E	GDDR5_CMD	FB A1 CKE L
FE00	FB A0 CMD	GDDR5_455E	GDDR5_CMD	FB A0 CS L
FE00	FB A1 CMD	GDDR5_455E	GDDR5_CMD	FB A1 CS L
FE00	FB A0 EDC0	GDDR5_455E	GDDR5_EDC	FB A0 EDC<0>
FE00	FB A0 EDC1	GDDR5_455E	GDDR5_EDC	FB A0 EDC<1>
FE00	FB A0 EDC2	GDDR5_455E	GDDR5_EDC	FB A0 EDC<2>
FE00	FB A0 EDC3	GDDR5_455E	GDDR5_EDC	FB A0 EDC<3>
FE00	FB A1 EDC0	GDDR5_455E	GDDR5_EDC	FB A1 EDC<0>
FE00	FB A1 EDC1	GDDR5_455E	GDDR5_EDC	FB A1 EDC<1>
FE00	FB A1 EDC2	GDDR5_455E	GDDR5_EDC	FB A1 EDC<2>
FE00	FB A1 EDC3	GDDR5_455E	GDDR5_EDC	FB A1 EDC<3>
FE00	FB A0 DBI L0	GDDR5_455E	GDDR5_DATA	FB A0 DBI L<0>
FE00	FB A0 DBI L1	GDDR5_455E	GDDR5_DATA	FB A0 DBI L<1>
FE00	FB A0 DBI L2	GDDR5_455E	GDDR5_DATA	FB A0 DBI L<2>
FE00	FB A0 DBI L3	GDDR5_455E	GDDR5_DATA	FB A0 DBI L<3>
FE00	FB A1 DBI L0	GDDR5_455E	GDDR5_DATA	FB A1 DBI L<0>
FE00	FB A1 DBI L1	GDDR5_455E	GDDR5_DATA	FB A1 DBI L<1>
FE00	FB A1 DBI L2	GDDR5_455E	GDDR5_DATA	FB A1 DBI L<2>
FE00	FB A1 DBI L3	GDDR5_455E	GDDR5_DATA	FB A1 DBI L<3>
FE00	FB A0 WCLK0	GDDR5_80D	GDDR5_CLK	FB A0 WCLK P<0>
FE00	FB A0 WCLK0	GDDR5_80D	GDDR5_CLK	FB A0 WCLK N<0>
FE00	FB A0 WCLK1	GDDR5_80D	GDDR5_CLK	FB A0 WCLK P<1>
FE00	FB A0 WCLK1	GDDR5_80D	GDDR5_CLK	FB A0 WCLK N<1>
FE00	FB A1 WCLK0	GDDR5_80D	GDDR5_CLK	FB A1 WCLK P<0>
FE00	FB A1 WCLK0	GDDR5_80D	GDDR5_CLK	FB A1 WCLK N<0>
FE00	FB A1 WCLK1	GDDR5_80D	GDDR5_CLK	FB A1 WCLK P<1>
FE00	FB A1 WCLK1	GDDR5_80D	GDDR5_CLK	FB A1 WCLK N<1>
FE00	FB A0 DQ BYTE0	GDDR5_455E	GDDR5_DATA	FB A0 DQ<7...0>
FE00	FB A0 DQ BYTE1	GDDR5_455E	GDDR5_DATA	FB A0 DQ<15...8>
FE00	FB A0 DQ BYTE2	GDDR5_455E	GDDR5_DATA	FB A0 DQ<23...16>
FE00	FB A0 DQ BYTE3	GDDR5_455E	GDDR5_DATA	FB A0 DQ<31...24>
FE00	FB A1 DQ BYTE0	GDDR5_455E	GDDR5_DATA	FB A1 DQ<7...0>
FE00	FB A1 DQ BYTE1	GDDR5_455E	GDDR5_DATA	FB A1 DQ<15...8>
FE00	FB A1 DQ BYTE2	GDDR5_455E	GDDR5_DATA	FB A1 DQ<23...16>
FE00	FB A1 DQ BYTE3	GDDR5_455E	GDDR5_DATA	FB A1 DQ<31...24>
FE00	FB A0 CMD_R	GDDR5_455E	GDDR5_CMD	FB A0 RESET L
FE00	FB A1 CMD_R	GDDR5_455E	GDDR5_CMD	FB A1 RESET L

GDDR5 FB B Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
MEM0	FB_B0_CLK	GDDR5_80D	GDDR5_CLK	FB B0 CLK P
MEM0	FB_B0_CLK	GDDR5_80D	GDDR5_CLK	FB B0 CLK N
MEM0	FB_B1_CLK	GDDR5_80D	GDDR5_CLK	FB B1 CLK P
MEM0	FB_B1_CLK	GDDR5_80D	GDDR5_CLK	FB B1 CLK N
MEM0	FB_B0_CMD	GDDR5_45SE	GDDR5_CMD	FB B0 A<8..0>
MEM0	FB_B1_CMD	GDDR5_45SE	GDDR5_CMD	FB B1 A<8..0>
MEM0	FB_B0_CMD	GDDR5_45SE	GDDR5_CMD	FB B0 ABT L
MEM0	FB_B1_CMD	GDDR5_45SE	GDDR5_CMD	FB B1 ABT L
MEM0	FB_B0_CMD	GDDR5_45SE	GDDR5_CMD	FB B0 RAS L
MEM0	FB_B1_CMD	GDDR5_45SE	GDDR5_CMD	FB B1 RAS L
MEM0	FB_B0_CMD	GDDR5_45SE	GDDR5_CMD	FB B0 CAS L
MEM0	FB_B1_CMD	GDDR5_45SE	GDDR5_CMD	FB B1 CAS L
MEM0	FB_B0_CMD	GDDR5_45SE	GDDR5_CMD	FB B0 WE L
MEM0	FB_B1_CMD	GDDR5_45SE	GDDR5_CMD	FB B1 WE L
MEM0	FB_B0_CMD	GDDR5_45SE	GDDR5_CMD	FB B0 CKE L
MEM0	FB_B1_CMD	GDDR5_45SE	GDDR5_CMD	FB B1 CKE L
MEM0	FB_B0_CMD	GDDR5_45SE	GDDR5_CMD	FB B0 CS L
MEM0	FB_B1_CMD	GDDR5_45SE	GDDR5_CMD	FB B1 CS L
MEM0	FB_B0_EDC0	GDDR5_45SE	GDDR5_EDC	FB B0 EDC<0>
MEM0	FB_B0_EDC1	GDDR5_45SE	GDDR5_EDC	FB B0 EDC<1>
MEM0	FB_B0_EDC2	GDDR5_45SE	GDDR5_EDC	FB B0 EDC<2>
MEM0	FB_B0_EDC3	GDDR5_45SE	GDDR5_EDC	FB B0 EDC<3>
MEM0	FB_B1_EDC0	GDDR5_45SE	GDDR5_EDC	FB B1 EDC<0>
MEM0	FB_B1_EDC1	GDDR5_45SE	GDDR5_EDC	FB B1 EDC<1>
MEM0	FB_B1_EDC2	GDDR5_45SE	GDDR5_EDC	FB B1 EDC<2>
MEM0	FB_B1_EDC3	GDDR5_45SE	GDDR5_EDC	FB B1 EDC<3>
MEM0	FB_B0_DBI_10	GDDR5_45SE	GDDR5_DATA	FB B0 DBI L<0>
MEM0	FB_B0_DBI_11	GDDR5_45SE	GDDR5_DATA	FB B0 DBI L<1>
MEM0	FB_B0_DBI_12	GDDR5_45SE	GDDR5_DATA	FB B0 DBI L<2>
MEM0	FB_B0_DBI_13	GDDR5_45SE	GDDR5_DATA	FB B0 DBI L<3>
MEM0	FB_B1_DBI_10	GDDR5_45SE	GDDR5_DATA	FB B1 DBI L<0>
MEM0	FB_B1_DBI_11	GDDR5_45SE	GDDR5_DATA	FB B1 DBI L<1>
MEM0	FB_B1_DBI_12	GDDR5_45SE	GDDR5_DATA	FB B1 DBI L<2>
MEM0	FB_B1_DBI_13	GDDR5_45SE	GDDR5_DATA	FB B1 DBI L<3>
MEM0	FB_B0_WCLK0	GDDR5_80D	GDDR5_CLK	FB B0 WCLK P<0>
MEM0	FB_B0_WCLK0	GDDR5_80D	GDDR5_CLK	FB B0 WCLK N<0>
MEM0	FB_B0_WCLK1	GDDR5_80D	GDDR5_CLK	FB B0 WCLK P<1>
MEM0	FB_B0_WCLK1	GDDR5_80D	GDDR5_CLK	FB B0 WCLK N<1>
MEM0	FB_B1_WCLK0	GDDR5_80D	GDDR5_CLK	FB B1 WCLK P<0>
MEM0	FB_B1_WCLK0	GDDR5_80D	GDDR5_CLK	FB B1 WCLK N<0>
MEM0	FB_B1_WCLK1	GDDR5_80D	GDDR5_CLK	FB B1 WCLK P<1>
MEM0	FB_B1_WCLK1	GDDR5_80D	GDDR5_CLK	FB B1 WCLK N<1>
MEM0	FB_B0_DQ_BYTE0	GDDR5_45SE	GDDR5_DATA	FB B0 DQ<7..0>
MEM0	FB_B0_DQ_BYTE1	GDDR5_45SE	GDDR5_DATA	FB B0 DQ<15..8>
MEM0	FB_B0_DQ_BYTE2	GDDR5_45SE	GDDR5_DATA	FB B0 DQ<23..16>
MEM0	FB_B0_DQ_BYTE3	GDDR5_45SE	GDDR5_DATA	FB B0 DQ<31..24>
MEM0	FB_B1_DQ_BYTE0	GDDR5_45SE	GDDR5_DATA	FB B1 DQ<7..0>
MEM0	FB_B1_DQ_BYTE1	GDDR5_45SE	GDDR5_DATA	FB B1 DQ<15..8>
MEM0	FB_B1_DQ_BYTE2	GDDR5_45SE	GDDR5_DATA	FB B1 DQ<23..16>
MEM0	FB_B1_DQ_BYTE3	GDDR5_45SE	GDDR5_DATA	FB B1 DQ<31..24>
MEM0	FB_B0_CMD_R	GDDR5_45SE	GDDR5_CMD	FB B0 RESET L
MEM0	FB_B1_CMD_R	GDDR5_45SE	GDDR5_CMD	FB B1 RESET L

MUXGFX & DP AUX MUX NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET		PHYSSIG	NET_TYPE	SIGNALING	
MEM0	DP_85D	DISPLAYPORT	DP INT ML C P<3..0>	69	82
MEM1	DP_85D	DISPLAYPORT	DP INT ML C N<3..0>	69	82
MEM2	DP_85D	DISPLAYPORT	DP INT ML F P<3..0>	69	
MEM3	DP_85D	DISPLAYPORT	DP INT ML F N<3..0>	69	
MEM4	DP_TINT_MI	DP_85D	DP INT ML P<3..0>	69	85
MEM5	DP_TINT_MI	DP_85D	DP INT ML N<3..0>	69	85
MEM6	DP_85D	DISPLAYPORT	DP INT AUXCH C P	69	82
MEM7	DP_85D	DISPLAYPORT	DP INT AUXCH C N	69	82
MEM8	DP_TINT_AUXCH	DP_85D	DP INT AUX P		
MEM9	DP_TINT_AUXCH	DP_85D	DP INT AUX N	69	85
MEM10	DP_85D	DISPLAYPORT	DP INT EG AUX P	76	77
MEM11	DP_85D	DISPLAYPORT	DP INT EG AUX N	76	77
MEM12	DP_85D	DISPLAYPORT	DP INT EG ML P<3..0>	76	82
MEM13	DP_TINT_MI	DP_85D	DP INT EG ML N<3..0>	76	82
MEM14	DP_85D	DISPLAYPORT	DP INT IG AUX P	5	82
MEM15	DP_85D	DISPLAYPORT	DP INT IG AUX N	5	82
MEM16	DP_TINT_MI	DP_85D	DP INT IG ML P<3..0>	5	82
MEM17	DP_85D	DISPLAYPORT	DP INT IG ML N<3..0>	5	82
MEM18	DP_EG_AUX	DP_85D	DP TBTSNK0 EG AUXCH P	76	77
MEM19	DP_EG_AUX	DP_85D	DP TBTSNK0 EG AUXCH N	76	77
MEM20	DP_EG_AUX	DP_85D	DP TBTSNK1 EG AUXCH P	76	77
MEM21	DP_EG_AUX	DP_85D	DP TBTSNK1 EG AUXCH N	76	77
MEM22	TBTSNK_AUXCH	DP_85D	DP TBTSNK0 AUXCH P	28	89
MEM23	TBTSNK_AUXCH	DP_85D	DP TBTSNK0 AUXCH N	28	89
MEM24	DP_85D	DISPLAYPORT	DP TBTSNK0 AUXCH C P	28	83
MEM25	DP_85D	DISPLAYPORT	DP TBTSNK0 AUXCH C N	28	83
MEM26	TBTSNK_AUXCH	DP_85D	DP TBTSNK1 AUXCH P	28	89
MEM27	TBTSNK_AUXCH	DP_85D	DP TBTSNK1 AUXCH N	28	89
MEM28	DP_85D	DISPLAYPORT	DP TBTSNK1 AUXCH C P	28	83
MEM29	DP_85D	DISPLAYPORT	DP TBTSNK1 AUXCH C N	28	83
MEM30	DP_TBT_MI	DP_85D	DP TBTSNK0 ML P<3..0>	28	89
MEM31	DP_TBT_MI	DP_85D	DP TBTSNK0 ML N<3..0>	28	89
MEM32	DP_85D	DISPLAYPORT	DP TBTSNK0 ML C P<3..0>	28	89
MEM33	DP_85D	DISPLAYPORT	DP TBTSNK0 ML C N<3..0>	28	89
MEM34	DP_TBT_MI	DP_85D	DP TBTSNK1 ML P<3..0>	28	89
MEM35	DP_TBT_MI	DP_85D	DP TBTSNK1 ML N<3..0>	28	89
MEM36	DP_85D	DISPLAYPORT	DP TBTSNK1 ML C P<3..0>	28	89
MEM37	DP_85D	DISPLAYPORT	DP TBTSNK1 ML C N<3..0>	28	89

Kepler Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	
	PHYSICAL	SPACING

SYNCH MASTER=J45G.AMD		SYNCH DATE=87/01/2914	
PAGE TITLE			
GPG (AMD VENUS) Constraints			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	
		SIZE D	
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<BRANCH> PAGE 119 OF 119 SHEET 97 OF 97	