



FP


$$A+G$$


INFARED




HALL

ALS+PS









COMPASS




SH6102
1 1
COMPASS SHIELDING F1

Title		F3B		
Size A3	Document Number SENSOR		Rev P0	
Date:	Wednesday, May 08, 2019		Sheet	2 of 2







B2&B5&B8




TX B28A




TX B28B



TRI FILTER B34 B39 B41




B1 & B3




B40




TX B41




TX TDS




Thermal







LPDDR4 / 4x




AUX Mic





Receiver





MMMB PA























MODE	Operation
00	NATIVE
01	TIC
10	ATEST
11	TEST






```

<35> MIPI_WIDE_CLK_P
<35> MIPI_WIDE_CLK_M
<35> MIPI_WIDE_LANE0_P
<35> MIPI_WIDE_LANE0_M
<35> MIPI_WIDE_LANE1_P
<35> MIPI_WIDE_LANE1_M
<35> MIPI_WIDE_LANE2_P
<35> MIPI_WIDE_LANE2_M
<35> MIPI_WIDE_LANE3_P
<35> MIPI_WIDE_LANE3_M
<34> MIPI_CSI2_CLK_P
<34> MIPI_CSI2_CLK_M
<34> MIPI_CSI2_LANE0_P
<34> MIPI_CSI2_LANE0_M
<34> MIPI_CSI2_LANE1_P
<34> MIPI_CSI2_LANE1_M
<15> MIPI_CSI2_LANE2_P
<15> MIPI_CSI2_LANE2_M
<15> MIPI_CSI2_LANE3_P
<15> MIPI_CSI2_LANE3_M
<67> MIPI_TELE_CLK_P
<67> MIPI_TELE_CLK_M
<67> MIPI_TELE_LANE0_P
<67> MIPI_TELE_LANE0_M

```

```
<34> MIPI_CSI2_CLK_P
<34> MIPI_CSI2_CLK_M
<34> MIPI_CSI2_LANE0_P
<34> MIPI_CSI2_LANE0_M
<34> MIPI_CSI2_LANE1_P
<34> MIPI_CSI2_LANE1_M
<15> MIPI_CSI2_LANE2_P
<15> MIPI_CSI2_LANE2_M
<15> MIPI_CSI2_LANE3_P
<15> MIPI_CSI2_LANE3_M
```

```
<67> MIPI_TELE_CLK_P
<67> MIPI_TELE_CLK_M
<67> MIPI_TELE_LANE0_P
<67> MIPI_TELE_LANE0_M
```

U3100-6

AF6	MIPI_CSI0_DCLK_P
AE5	MIPI_CSI0_DCLK_N
AE7	MIPI_CSI0_DCLK_P
AD6	MIPI_CSI0_DCLK_N
AC5	MIPI_CSI0_DCLK_P
AB4	MIPI_CSI0_DCLK_N
AB6	MIPI_CSI0_DCLK_P
AA5	MIPI_CSI0_DCLK_N
AA7	MIPI_CSI0_DCLK_P
Y6	MIPI_CSI0_DCLK_N
AN5	MIPI_CSI0_DCLK_P
AM4	MIPI_CSI1_DCLK_P
AM6	MIPI_CSI1_DCLK_N
AL5	MIPI_CSI1_DCLK_P
AK4	MIPI_CSI1_DCLK_N
AJ3	MIPI_CSI1_DCLK_P
AJ5	MIPI_CSI1_DCLK_N
AH4	MIPI_CSI1_DCLK_P
AH6	MIPI_CSI1_DCLK_N
AG5	MIPI_CSI1_DCLK_P
AB2	MIPI_CSI1_DCLK_N
AC3	MIPI_CSI2_DCLK_P
AC1	MIPI_CSI2_DCLK_N
AD2	MIPI_CSI2_DCLK_P
AE3	MIPI_CSI2_DCLK_N
AF4	MIPI_CSI2_DCLK_P
AF2	MIPI_CSI2_DCLK_N
AG3	MIPI_CSI2_DCLK_P
AG1	MIPI_CSI2_DCLK_N
AH2	MIPI_CSI2_DCLK_P

```

MIPI_DSIO_CLK_N
MIPI_DSIO_CLK_P
MIPI_DSIO_LN0_N
MIPI_DSIO_LN0_P
MIPI_DSIO_LN1_N
MIPI_DSIO_LN1_P
MIPI_DSIO_LN2_N
MIPI_DSIO_LN2_P
MIPI_DSIO_LN3_N
MIPI_DSIO_LN3_P

MIPI_DS1_CLK_N
MIPI_DS1_CLK_P
MIPI_DS1_LN0_N
MIPI_DS1_LN0_P
MIPI_DS1_LN1_N
MIPI_DS1_LN1_P
MIPI_DS1_LN2_N
MIPI_DS1_LN2_P
MIPI_DS1_LN3_N
MIPI_DS1_LN3_P

```

MIPI_DSI1_CLK_N
MIPI_DSI1_CLK_P
MIPI_DSI1_LN0_N
MIPI_DSI1_LN0_P
MIPI_DSI1_LN1_N
MIPI_DSI1_LN1_P
MIPI_DSI1_LN2_N
MIPI_DSI1_LN2_P
MIPI_DSI1_LN3_N
MIPI_DSI1_LN3_P


DP_AUX_N
DP_AUX_P


M40		MIPI_DSIO_CLK_M	<33>
N39		MIPI_DSIO_CLK_P	<33>
R39		MIPI_DSIO_LANE0_M	<33>
T38		MIPI_DSIO_LANE0_P	<33>
P38		MIPI_DSIO_LANE1_M	<33>
R37		MIPI_DSIO_LANE1_P	<33>
L39		MIPI_DSIO_LANE2_M	<33>
M38		MIPI_DSIO_LANE2_P	<33>
K38		MIPI_DSIO_LANE3_M	<33>
L37		MIPI_DSIO_LANE3_P	<33>


R43
T42
V42
W41
U41
V40
P42
R41
N41
P40





AV42
AU41



SDM710




































PSEUDO CAPLESS LDOs
For CAPLESS LDOs: If decaps on the load side do not
add up to LDO spec, then install the cap close to the PMIC

















Bottom fpc Connector




TOF

FLASH




				
Title F3B				
Size A4	Document Number ULTRA CAMERA			
Date:	Wednesday, May 08, 2019		Sheet 69 of 71	

WIDE





Camera Ldos

The 48M sensor IMX586 use 2.9V AVDD for some special reason





<17>





TELE

DVDD



FRONT

FRONT



ULTRA

