

8

7

6

5

4

3

2

1

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.

3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

J16

MLB

LAST_MODIFIED=Sat Aug 10 21:13:36 2013

Page	Contents	Sync	Page	Contents	Sync
1	Table of Contents	J16_MAX	49	I and V Sense(Continued)	J16_TONY
2	BOM Configuration	MASTER	50	Temperature Sensors	J16_FIYIH
3	DEBUG LEDS	J16_MLB_IG	51	System Fan	J16_MLB_IG
4	Holes/PD parts	J16_DG	52	AUDIO: CODEC/REGULATORS	J16_MLB_IG
5	CPU DMI/PEG/FDI/RSVD	J17	53	AUDIO: HEADPHONE AMP	J16_MLB_IG
6	CPU Clock/Misc/JTAG/CFG	J17	54	AUDIO: LEFT SPKR AMP	J16_MLB_IG
7	CPU DDR3 Interfaces	J17	55	AUDIO: RIGHT SPKR AMP	J16_MLB_IG
8	CPU Power	J17	56	AUDIO: Jack, Mikey, CHS Switch	J16_MLB_IG
9	CPU Ground	J17	57	Audio: Spkr/Mic Conn.	J16_MLB_IG
10	CPU DECOUPLING	J17	58	AUDIO: Detects/Grounding	J16_MLB_IG
11	PCH RTC/HDA/JTAG/SATA/CLK	J17	59	AUDIO: Speaker ID	J16_MLB_IG
12	PCH DMI/FDI/PM/GFX/PCI	J17	60	Power Connectors / VReg G3Hot	J16_MLB_IG
13	PCH PCI-E/USB	J17	61	VReg CPU VCC Cntl	J16_MLB_IG
14	PCH GPIO/MISC/NCTF	J17	62	VReg CPU VCC Phases	J16_DG
15	PCH Power	J17	63	VReg VDDQ S3	J16_ROSSANA
16	PCH Grounds	J17	64	VReg PCH/GPU/TBT 1V05 S0	J16_DG
17	PCH DECOUPLING	J17	65	VReg 3.3V S5/5V S4	J16_MLB_IG
18	CPU & PCH XDP	MASTER	66	VReg GPU VDDQ	J16_DG
19	Chipset Support	J17	67	VReg GPU Core	J16_ROSSANA
20	Project Chipset Support	MASTER	68	LCD Backlight Driver (LP8561)	J16_MLB_IG
21	CPU Memory S3 Support	J17	69	FET-Controlled S0 and S4	MASTER
22	DDR3 VREF MARGINING	J17	70	PM Regulator Enables	MASTER
23	DDR3 SO-DIMM Connector A	J16_MLB_IG	71	PM Power Good	J16_MLB_IG
24	DDR3 SO-DIMM CONNECTOR B	J16_MLB_IG	72	KEPLER PCI-E	J16_DG
25	DDR3 ALIASES AND BITSWAPS	J16_MLB_IG	73	KEPLER CORE/FB POWER	J16_DG
26	Thunderbolt Host (1 of 2)	J16_MLB_IG	74	KEPLER FRAME BUFFER I/F	J16_DG
27	Thunderbolt Host (2 of 2)	J16_MLB_IG	75	GDDR5 Frame Buffer A	J16_DG
28	Thunderbolt Power Support	J16_MLB_IG	76	GDDR5 Frame Buffer B	J16_DG
29	Thunderbolt Connector A	J16_MLB_IG	77	KEPLER EDP/DP/GPIO	J16_DG
30	Thunderbolt Connector B	J16_MLB_IG	78	KEPLER GPIOs,CLK & STRAPS	J16_DG
31	TBT DDC Crossbar	J16_DG	79	KEPLER PEX PWR/GNDS	J16_DG
32	AIRPORT/BT	J16_MLB_IG	80	Power Connectors/Aliases	MASTER
33	SATA/SSD Connectors	MASTER	81	Signal Aliases	MASTER
34	HDD Connector	J16_MLB_IG	82	Unused Signal Aliases	MASTER
35	ETHERNET PHY (CAESAR IV)	J16_MLB_IG	83	Functional / ICT Test	J16_DG
36	Ethernet Support & Connector	J16_MLB_IG	84	J16 RULE DEFINITIONS	J16_DG
37	SD READER CONNECTOR	J16_MLB_IG	85	DDR3 Constraints	J16_NICK
38	Camera Controller	J16_MLB_IG	86	CPU PCIe Constraints	J16_NICK
39	Camera Controller Support	J16_MLB_IG	87	PCH PCIe/DMI Constaints	J16_DG
40	Internal DP Support	J16_MLB_IG	88	SATA/FDI/XDP Constraints	J16_NICK
41	Internal DP MUXing	J16_DG	89	PCH and BR Constraints	J16_NICK
42	EXTERNAL USB PORTS A & B	J16_MLB_IG	90	USB/Ethernet/SD Constraints	J16_NICK
43	EXTERNAL USB PORTS C & D	J16_MLB_IG	91	SMBus/Sensor Constraints	J16_TONY
44	SMC	J16_MLB_IG	92	VReg Constraints	J16_DG
45	SMC Support	J16_TONY	93	CPU VReg Constraints	J16_DG
46	SPI and Debug Connector	J16_TONY	94	Platform VReg Constraints	MASTER
47	SMBus Connections	J16_DG	95	TBT/DP Constraints	MASTER
48	I and V Sense	J16_TONY	96	GDDR5/GPU Constraints	J16_NICK
			97	BLC Constraints	J16_DG

REV

ECN

DESCRIPTION OF REVISION

CK APPD
DATE

13

0002231663

ENGINEERING RELEASED

2013-08-10

D

C

B

A

D

C

B

A

DRAWING TITLE

SCHEM,MLB,J16

Apple Inc.

051-9889

13.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED.

1 OF 123

1 OF 97

DRAWING

TITLE=J16

ABBREV=DRAWING

LAST_MODIFIED=Sat Aug 10 21:13:36 2013

8

7

6

5

4

3

2

1

Main BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
985-0035	PCBA,MLB,DEV,J16	DEVELOPMENT,J16_DEVEL
639-4281	PCBA,MLB,107GX,VRAM_HYNIX,BETTER,J16	J16,J16_COMMON,CPU:BETTER,GPU:107GX,FBA,FBB,FB:BOTH_HYNIX,SSD:Y,EEEE:F9RR
639-4286	PCBA,MLB,107GX,VRAM_ELPIDA,BETTER,J16	J16,J16_COMMON,CPU:BETTER,GPU:107GX,FBA,FBB,FB:BOTH_ELPIDA,SSD:Y,EEEE:F9T5
639-4282	PCBA,MLB,107GX,VRAM_HYNIX,CTO,J16	J16,J16_COMMON,CPU:CTO,GPU:107GX,FBA,FBB,FB:BOTH_HYNIX,SSD:Y,EEEE:F9T3
639-4287	PCBA,MLB,107GX,VRAM_ELPIDA,CTO,J16	J16,J16_COMMON,CPU:CTO,GPU:107GX,FBA,FBB,FB:BOTH_ELPIDA,SSD:Y,EEEE:F9RW

BOM Groups

BOM GROUP	BOM OPTIONS
J16_COMMON	COMMON,ALTERNATE,J16_COMMON1,J16_COMMON2,J16_PROGPARTS,J16_PRODUCTION
J16_COMMON1	XDP,SPEAKERID,TBTHV:P12V,CPUVCC:3PHASE,EXT_GPU:YES,VDDQ:P1V5
J16_PROGPARTS	SMC:PROG,BOOTROM:PROG,T29ROM:PROG,CIVROM:PROG,CAMROM:PROG
J16_DEVEL	XDP_CONN,LPCPLUS,DDRVREF_DAC,DEVEL_SENSORS,DEVEL_AUDIO
DEVEL_SENSORS	AP_ISNS:Y,HDD_IVSNS:Y,TEMPSNSDEV
J16_PRODUCTION	AP_ISNS:N,HDD_IVSNS:N

ADD 'J16_PRODUCTION' AT REVA RELEASE

CPUs

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S4610	1	80W, SRI42, PPK, CO. 2, 9G, 63W, 4+2, 1.15, 6W, LGA	CPU	CRITICAL	CPU: BETTER
337S4608	1	80W, SRI48, PPK, CO. 3, 1G, 63W, 4+2, 1.2, 8W, LGA	CPU	CRITICAL	CPU: CTO

CPU Socket

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
511S0080	1	SOCKET, MOLEX, LGA1150, CPU-LF	U0500	CRITICAL	

ASIC Parts

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S4541	1	IC,LPT-8,EM198287,C3,PMQPC8GA708,,33X22MM	U1100	CRITICAL	
338S1113	1	IC,T8T,CE-4C,B1,PWQ,C30,288 12X11 FC-CEP	U2800	CRITICAL	
343S0616	1	IC,BCM57766A,CIV+,A0,8XS	U3900	CRITICAL	
353S3908	1	IC,LPS561,L6D BLKT CTRN,LLP24,B0-F	U8100	CRITICAL	

Programmable Parts

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S3928	1	IC,EFI,V0112,J16G	U5210	CRITICAL	BOOTROM: PROG
33508007	1	IC,64 MBIT SPI SERIAL FLASH	U5210	CRITICAL	BOOTROM: BLANK
341S3903	1	IC,SMC-A3,V2.16A4,PROTOO,J16G	U5000	CRITICAL	SMC: PROG
33881159	1	IC,DMC12-A3,40MHZ/50MIPS,SCPL FW,157BDA	U5000	CRITICAL	SMC: BLANK
341S3859	1	IC,TBT,EEPROM,CR,V23.10,J16	U2890	CRITICAL	T29ROM: PROG
33508065	1	IC,EEPROM,SERIAL,256KB,MLP8	U2890	CRITICAL	T29ROM: BLANK
341S3912	1	IC,HEET SPI ROM,NUMONYX,V1.15,J16/217	U3990	CRITICAL	CIVROM: PROG
33508062	1	IC,SERIAL FLASH,2MBIT,2.7V,REV F	U3990	CRITICAL	CIVROM: BLANK
341S3778	1	IC,CAMERA,FLASH,V7230,J16/J17	U4202	CRITICAL	CAMROM: PROG
33508052	1	IC,FLASH,SPT,1MBIT,3V3	U4202	CRITICAL	CAMROM: BLANK

NEED NEW EFI,SMC PROG PARTS

Bar Code Labels / EEEE #'s

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
825-7896	1	MLB LABEL, 2D	EEEE_F9RR	CRITICAL	EEEE:F9RR
825-7896	1	MLB LABEL, 2D	EEEE_F9T5	CRITICAL	EEEE:F9T5
825-7896	1	MLB LABEL, 2D	EEEE_F9T3	CRITICAL	EEEE:F9T3
825-7896	1	MLB LABEL, 2D	EEEE_F9RW	CRITICAL	EEEE:F9RW

Schematic / PCB #'s

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-9889	1	SCH,MLB,J16	SCH	CRITICAL	J16
820-3482	1	PCBF,MLB,J16	PCB	CRITICAL	J16

GPU & VRAM


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S4427	1	IC,GPU,NV,K107-GX,F8,926MHZ,2.5GHZ	U8700	CRITICAL	GPU:107GX
333S0630	4	IC,GDOR5,2GBIT,64MX32,5GBPS,GEOMMA-DIE	U9200,U9250,U9300,U9350	CRITICAL	FB:BOTH_HYNIX
333S0695	4	IC,GDOR5,2GBIT,64MX32,5GBPS,B-DIE	U9200,U9250,U9300,U9350	CRITICAL	FB:BOTH_ELPIDA


Alternates

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
377S0147	377S0126		ALL	USB Diode Array
377S0124	377S0057		ALL	TVS
376S0975	376S1081		ALL	P/Nch dual FET
155S0578	155S0367		ALL	120OHM EMI BEAD
128S0368	128S0365		ALL	150UF AL POLY
128S0298	128S0293		ALL	330 UF AL POLY
138S0681	138S0638		ALL	Taiyo 10uF 805 alt
197S0481	197S0480		Y1905	25MHz PCH Xtal
197S0464	197S0477		Y9700	27 MHz GPU Xtal
197S0466	197S0477		Y9700	27 MHz GPU Xtal
197S0479	197S0478		Y4200	12 MHz Cam. Xtal
341S3913	341S3912		U3990	Enet ROM,ATMEL,V1.15
377S0155	377S0104		ALL	USB Diode
138S0860	138S0775		ALL	Single-source 1uF 402
138S0859	138S0788		ALL	Single-source 10uF
107S0251	107S0249		ALL	Sense resistor
138S0648	138S0652		ALL	4.7uF GFX decoupling
138S0746	138S0705		ALL	10uF alt;Audio
138S0715	138S0740		ALL	4.7uF GFX decoupling
107S0254	107S0241		ALL	5mOhm Sense Resistor
107S0250	107S0248		ALL	3mOhm Sense Resistor


R5400,R5520,R5530


SYNC MASTER=MASTER		SYNC DATE=04/21/2013	
PAGE TITLE			
BOM Configuration			
 Apple Inc.		DRAWING NUMBER	
		051-9889	
		SIZE	
		D	
		REVISION	
		13.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	
		2 OF 123	
		SHEET	
		2 OF 97	







SYNC MASTER=J16 DG		SYNC DATE=04/21/2013	
PAGE TITLE			
Holes/PD parts			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-9889	D
		REVISION	
		13.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		BRANCH	
		PAGE	4 OF 123
		SHEET	4 OF 97








Y7,K9 FOR FUTURE CPU COMPATIBILITY
NC FOR NOW BUT NEEDED FOR 2014 CPUS



CPU VCORE DECOUPLING

Intel Recommendation:22x 22UF 0805,topside (18 inside cavity, 4 north of processor),8x 470uF bulk caps(5 stuffed,3 no-stuffed)
Apple Implementation:28x 22UF 0603 per Harold
18x 10UF 0603 placed inside socket cavity


Layout Note: These caps should be placed symmetrically on Top and Bottom sides.
BULK CAPS ON CPU VREG PAGE 71




ADDED CRITICAL PROPERTY TO CPU CORE DECOUPLING
DUE TO ACOUSTICS CONCERNS

Memory (CPU VCCDDR) DECOUPLING

Intel Recommendation:9x 22UF 0805 near CPU power pins
Apple Implementation:9x 22UF 0603 per Harold
Layout Note: These caps should be placed symmetrically on Top and Bottom sides.



SYNC MASTER=J17		SYNC DATE=04/21/2013	
PAGE TITLE			
CPU DECOUPLING			
 Apple Inc.	DRAWING NUMBER	051-9889	SIZE D
	REVISION	13.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	10 OF 123
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	10 OF 97
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



NOTE: SSC control is ganged on PCIe 0-3 and 4-7 clocks.
PEG-attached (CPU) PCIe devices must use one set,
while PCH-attached PCIe devices use the other set.
If 2 or less devices are attached to PEG the
CLKOUT_PEG outputs can be used for those devices.

SYNC MASTER=J17

SYNC DATE=04/21/2013

PAGE TITLE

PCH RTC/HDA/JTAG/SATA/CLK

Apple Inc.

DRAWING NUMBER
051-9889

SIZE
D


REVISION
13.0.0


BRANCH


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


PAGE
11 OF 123



























SHEET
11 OF 97














SYNC MASTER=317		SYNC DATE=04/21/2013	
PAGE TITLE			
PCH DECOUPLING			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-9889	D
		REVISION	
		13.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I X TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	
		17 OF 123	
		SHEET	
		17 OF 97	




Extra BPM Testpoints




CPU Micro2-XDP




CPU-PCH JTAG Chain Support




PCH SIGNALS



XDP SIGNALS




PCH Micro2-XDP




PCH/XDP Signal Isolation Notes:
'Output' non-XDP signals require pulls.
'Output' PCH/XDP signals require pulls.

R187x and R189x should be placed where signal path needs to split between route from PCH to J1850 and path to non-XDP signal destination (to minimize stub).


System 25MHz Clock Generator




PCH Reset Button




RTC Power Sources



PCH RTC Crystal




Clock series termination




PCH ME Disable Strap

PCH uses HDA_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting.



SYNC MASTER=J17		SYNC DATE=04/21/2013	
PAGE TITLE			
Chipset Support			
 Apple Inc.	DRAWING NUMBER	051-9889	SIZE D
	REVISION	13.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		19 OF 123	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		19 OF 97	
IV ALL RIGHTS RESERVED			



SYNC MASTER=MASTER		SYNC DATE=04/21/2013	
PAGE TITLE			
Project Chipset Support			
 Apple Inc.		DRAWING NUMBER	SHEET
		051-9889	D
		REVISION	
		13.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		20	OF 123
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		20	OF 97
IV ALL RIGHTS RESERVED			


The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3->S0 transitions determines behavior of signals.


WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.

WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.

MEMVTT_EN = PLT_RESET_L * PM_SLP_S3_L
MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L





MEM S0 "PGOOD" FOR CPU



MEMVTT Clamp

Ensures CKE signals are held low in S3



Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN
S0	0	1	1	1	CPU_MEM_RESET_L	1
to	1	0	1	1	1	1
2	0	0	1	1	1	0
3	0	0	0	X	1	0
4	0	0	1	X	1	0
5	0	1	1	0 (*)	1	1
6	0	1	1	1	1	1
S0	7	1	1	1	CPU_MEM_RESET_L	1

(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must de-assert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.

SYNC MASTER=J17		SYNC DATE=04/21/2013	
PAGE TITLE			
CPU Memory S3 Support			
 Apple Inc.		DRAWING NUMBER	051-9889
		SIZE	D
		REVISION	13.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	21 OF 123
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	21 OF 97
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Page Notes

Power aliases required by this page:

- =PP3V3_S3_VREFMRGN
- =PPDDR_S3_MEMVREF

Signal aliases required by this page:


- =I2C_VREFDACS_SCL
- =I2C_VREFDACS_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA

BOM options provided by this page:

- DDRVREF_DAC - Stuffs DAC margining circuit.


CPU-Based Margining

FETs for CPU isolation during S3




DAC-Based Margining

DAC sets voltage level, PCA9557 & FETs enable outputs and disables margining after platform reset.



VRef Dividers


Always used, regardless of margining option.




	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG
DAC Channel:	A	B	C	C	D
PCA9557D Pin:	1	2	3	4	5
	DDR3 (1.5V)		DDR3L (1.35V)		
Nominal value	0.750V (DAC: 0x3A = 0.747mV)		0.675V (DAC: 0x34 = 0.670mV)		1.500V (DAC: 0x74 = 1.495V)
Margined target:	0.300V - 1.200V (+/- 450mV)		0.275V - 1.075V (+/- 400mV)		1.200V - 1.800V (+/- 300mV)
DAC range:	0.000V - 1.508V (0x00 - 0x75)		0.000V - 1.354V (0x00 - 0x69)		0.000V - 3.004V (0x00 - 0xE9)
Margined range:	0.299V - 1.206V (+/- 453mV)		0.269V - 1.083V (+/- 406mV)		1.199V - 1.801V (+/- 301mV)
VRef current:	+901uA - -911uA (= sourced)		+811uA - -816uA (= sourced)		+36uA - -36uA (= sourced)
DAC step size:	7.68mV / step @ output		7.67mV / step @ output		2.575mV / step @ output

NOTE: DDR3 assumes TP851916 supply with 10.0k/49.9k divider
DDR3L assumes TP851916 supply with 19.6k/57.6k divider

SYNC MASTER=J17		SYNC DATE=04/21/2013	
PAGE TITLE			
DDR3 VREF MARGINING			
 Apple Inc.	DRAWING NUMBER	051-9889	SIZE D
	REVISION	13.0.0	
	BRANCH		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE	22 OF 123		SHEET
	22 OF 97		





SYNC MASTER=J16 MLB IG

SYNC DATE=05/01/2013

DDR3 SO-DIMM CONNECTOR B

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


DRAWING NUMBER
051-9889


REVISION
13.0.0

PAGE
25 OF 123

SHEET
24 OF 97

[illegible]





EDP current / power consumption figures from CR DG v0.57, IBL doc #472455.

SYNC MASTER=J16 MLB IG		SYNC DATE=05/01/2013	
PAGE TITLE			
Thunderbolt Host (2 of 2)			
 Apple Inc.		DRAWING NUMBER	051-9889
		REVISION	13.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	29 OF 123
		SHEET	27 OF 97

Page Notes

Power aliases required by this page:

- =PPVIN_SW_TBTBST (8-13V Boost Input)
- =PP15V_TBT_REG (15V Boost Output)
- =PP3V3_TBT_P3V3TBTFFET (3.3V FET Input)
- =PP3V3_TBT_FET (3.3V FET Output)
- =PP3V3_S0_TBTFWRCTL
- =PP1V05_TBT_P1V05TBTFFET (1.05V FET Input)
- =PP1V05_TBT_FET (1.05V FET Output)


Signal aliases required by this page:

- =TBT_CLKREQ_L
- =TBT_RESET_L


BOM options provided by this page:

TBTBST:Y - Stuffs 15V boost circuitry.


Supervisor & CLKREQ# Isolation



3.3V TBT "LC" Switch




1.05V TBT "LC" Switch




TBT "POC" Power-up Reset

Intel investigating whether RC is sufficient.



1.05V TBT "CIO" Switch



Thunderbolt Power Support

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER 051-9889

REVISION 13.0.0

PAGE 30 OF 123

SHEET 28 OF 97

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

D




B



NOTE: Polarity Swapped for layout!

5

J16:514-0824 / J17:514-0831




Sink HPD range:
High: 2.0 - 5.0V
Low: 0 - 0.8V


SYNC MASTER=J16 MLB IG		SYNC DATE=05/01/2013	
PAGE TITLE		PAGE NO	
Thunderbolt Connector A			
 Apple Inc.		DRAWING NUMBER	051-9889
		SIZE	D
		REVISION	13.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE		PROPERTY OF APPLE INC.	
THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		32 OF 123	
II. NOT TO REPRODUCE OR COPY IT		SHEET	
III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		29 OF 97	
IV. ALL RIGHTS RESERVED			


3.3V/HV Power MUX

V3P3 must be S4 to support wake from Thunderbolt devices.




Thunderbolt Connector B





AIRPORT BLUETOOTH

SYNC MASTER=J16 MLB IG		SYNC DATE=05/01/2013	
PAGE TITLE			
AIRPORT/BT			
 Apple Inc.		DRAWING NUMBER	051-9889
		SIZE	D
		REVISION	13.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	35 OF 123
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	32 OF 97
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=MASTER		SYNC DATE=05/01/2013	
PAGE TITLE			
SATA/SSD Connectors			
 Apple Inc.	DRAWING NUMBER	051-9889	SIZE D
	REVISION	13.0.0	
	BRANCH		
NOTICE OF PROPRIETARY PROPERTY:		PAGE	37 OF 123
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET	33 OF 97

D

C





A



BCM57765 ENET SR pins are internal 1.2V switching regulator. See note for SR_DISABLE below.
If disabled: Okay to float VDD, VDDP & LX pin. VFB must always connect to =PP1V2_S3_ENET_PHY.
If enabled: VDD/VDDP connect to =PP3V3_S3_ENET_PHY (add bypassing), LX connects to inductor.
Special Star routing needed on these pins. Decoupling on Pg 37.

=PP1V2_ENET_PHY 36
396mA (1000base-T, Caesar II)

80 36 35 =PP3V3_ENET_PHY
281mA (1000base-T max power, Caesar IV)




LR_OUT/GPIO1 is used as a 3.3V/1.8V internal LDO out for the card reader on-chip I/O.
Connect only to U3900 pin 20.

WAKE#
Must isolate from PCIe WAKE# if PHY is powered-down in S3/S5. Standard N-channel FET isolation suggested.
If PHY is always powered then alias =ENET_WAKE_L to PCIe_WAKE_L.

PHY Non-Volatile Memory

ROM contains MAC address, PCIe config info as well as code for Bonjour proxy. Avoids need for EFI to program at startup. (Required ROM size 1 Mbit)



NOTE: Pull-down on SO plus internal pull-ups on other 3 SPI pins configures ENET for the Atmel AT45DB011D (1Mbit) ROM. If a different ROM is used then the straps must change.
NOTE: ENETM requires SI pull-down instead of SO.

ENET_CR Signals


BCM requests SD CR[0:7], CMD, CLK termination.


ENET_SR_DISABLE

If ENET switching regulator is used, this pin should have a 1K pull-down to GND

PLACEMENT_NOTE=PLACE R3961 NEAR U3900
PLACEMENT_NOTE=PLACE R3979 NEAR U3900
PLACEMENT_NOTE=PLACE R3971 NEAR U3900
PLACEMENT_NOTE=PLACE R3972 NEAR U3900
PLACEMENT_NOTE=PLACE R3973 NEAR U3900
PLACEMENT_NOTE=PLACE R3974 NEAR U3900
PLACEMENT_NOTE=PLACE R3975 NEAR U3900
PLACEMENT_NOTE=PLACE R3976 NEAR U3900
PLACEMENT_NOTE=PLACE R3977 NEAR U3900
PLACEMENT_NOTE=PLACE R3978 NEAR U3900

SYNC MASTER=J16 MLB IG		SYNC DATE=05/01/2013	
PAGE TITLE			
ETHERNET PHY (CAESAR IV)			
Apple Inc.		DRAWING NUMBER	051-9889
		REVISION	13.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	39 OF 123
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	35 OF 97
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			






SDCONN DETECT DEBOUNCE. ENET_RESET AND DETECT-CHANGED PCH GPIO PULSE GENERATION.

J16:516-0249 / J17:512-0038
SD CARD CONNECTOR


PAGE TITLE		PAGE TITLE	
SD READER CONNECTOR		SD READER CONNECTOR	
Apple Inc.		DRAWING NUMBER	051-9889
NOTICE OF PROPRIETARY PROPERTY:		REVISION	13.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	41 OF 123
II NOT TO REPRODUCE OR COPY IT		SHEET	37 OF 97
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

USB CAMERA CONTROLLER




Camera/ALS/DMIC connector


APN:518S0879




SERIAL FLASH



CRYSTAL



SYNC MASTER=J16 MLB IG		SYNC DATE=05/01/2013	
PAGE TITLE		Camera Controller	
Apple Inc.		DRAWING NUMBER	051-9889
		REVISION	13.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	42 OF 123
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	38 OF 97
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



Camera Processor Reset

Camera Processor ExtBoot Cntl

PP1V8_S4_CAMERA Vreg

PP1V2_S4_CAMERA Vreg

D

C

B

A


D

C

B


A

Internal DP Connector




Backlight Control

Delay applies only on a L->H transition on VIDEO_ON. This guarantees video is valid before the backlight is enabled.
On a H->L transition, output follows with standard logic propagation delay. This ensures the backlight is off immediately after loss of video




SYNC MASTER=J16 MLB IG		SYNC DATE=05/01/2013	
PAGE TITLE			
Internal DP Support			
 Apple Inc.		DRAWING NUMBER	051-9889
		REVISION	13.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	44 OF 123
		SHEET	40 OF 97







SYNC MASTER=J16 MLB IG		SYNC DATE=05/01/2013	
PAGE TITLE		EXTERNAL USB PORTS A & B	
Apple Inc.		DRAWING NUMBER	051-9889
		REVISION	13.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	46 OF 123
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	42 OF 97
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=J16 MLB IG		SYNC DATE=05/01/2013	
PAGE TITLE			
EXTERNAL USB PORTS C & D			
 Apple Inc.		DRAWING NUMBER	051-9889
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	13.0.0
		BRANCH	
		PAGE	47 OF 123
		SHEET	43 OF 97





D

C

B

A


D

C


B

A


SPI BootROM




LPC+SPI Connector




SPI Series Termination




SMC SPI Support




SYNC MASTER=J16 TONY		SYNC DATE=06/17/2013	
PAGE TITLE			
SPI and Debug Connector			
 Apple Inc.		DRAWING NUMBER	051-9889
		REVISION	13.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	52 OF 123
		SHEET	46 OF 97







12V G3H (VD2R:ADC0/ID2R:ADC1) AC/DC lowside sense (System total)



GPU Core (VG1C:ADC2/IG1C:ADC3) GPU highside sense for GPU Core Regulator




HDD S0 (VH05:ADC14/IH05:ADC15) I/V-sense for HDD (Development, but need R5420)




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
13280304	2	CAP,0.22UF,201	C5422,C5425	HDD_IVSNS:Y
11780002	2	RES,0 OHM,201	C5422,C5425	HDD_IVSNS:N


GPU Core - Alt (VG0C:ADC12/IG0C:ADC13) Alternate low side V-sense and IMON amp



GPU FB (VG0F:ADC8/IG0F:ADC9) GPU highside sense for GPU Frame Buffer 1.5V VDDQ Regulator




CPU Core (VC0C:ADC10/IC0C:ADC11) Voltage sense and IMON amp (VC0C, IC0C)



PP1V05_S0_PCH (VN1R:ADC17) I/V-sense for PP1V05_S0_PCH

Since PP1V05 Vreg feedback is coming from near GPU, place this sensor near PCH.



SYNC MASTER=J16 TONY

SYNC DATE=06/11/2013

I and V Sense

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-9889

REVISION

13.0.0


BRANCH

PAGE

54 OF 123

SHEET

48 OF 97



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
13280304	2	CAP,0.22UF,201	C5525,C5526	SSD:Y
11780002	2	RES,0 OHM,201	C5525,C5526	SSD:N

SYNC MASTER=J16 TONY

SYNC DATE=06/03/2013

I and V Sense(Continued)

 Apple Inc.

DRAWING NUMBER
051-9889

REVISION
13.0.0

BRANCH


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE
55 OF 123


SHEET
49 OF 97

Temperature Sensor T1


GPU Proximity




AC/DC Diode on supply



CPU Proximity




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
37280186	37280185		ALL	Alternate Temp Diode




Note:
Internal sensor of the EMC 1414 will be used as the ambient sensor. Place U5600 at the coolest location on the MLB.

Temperature Sensor T2



SO-DIMM Proximity




BLC Proximity



MLB Proximity



Temperature Sensor T3: LCD Remote Sensor (Dev Only)



This PD part is a rubber bumper to protect TMP006
Added to board BOM (DEV only) to clean up PD BOM

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
875-6433	1	BUMPER,U5690,D7	BUMPER_U5690	TEMPSNSDEV

SYNC MASTER=J16 FIYIN

SYNC DATE=06/11/2013

Temperature Sensors

Apple Inc.

051-9889

13.0.0


NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


56 OF 123

50 OF 97


87654321



PAGE TITLE		SYNC DATE=05/01/2013	
AUDIO: CODEC/REGULATORS		DRAWING NUMBER	
Apple Inc.		051-9889	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		13.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		61 OF 123	
IV ALL RIGHTS RESERVED		SHEET	
		52 OF 97	



SYNC MASTER=J16 MLB IG		SYNC DATE=05/01/2013	
PAGE TITLE			
AUDIO: HEADPHONE AMP		DRAWING NUMBER	
 Apple Inc.		051-9889	SIZE D
		REVISION 13.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		62 OF 123	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		53 OF 97	
IV ALL RIGHTS RESERVED			




SPEAKER AMP GAIN = +9 DB
SPEAKER AMP RIN = 40K NOMINAL
FC HPF, TWEETERS = ~847 HZ (4700 PF)
FC_HP, WOOFERS = ~4 HZ (1.0 UF)

PINS 14 & 15 ARE TEST PINS AND SHOULD BE TIED TO GND

EDGE RATE CONTROL ON OFF	R6304 0 OHM NOSTUFF	R6305 0 OHM NOSTUFF	AUD_RAMP_MONO NET: HIGH = MONO OPERATION LOW = STEREO OPERATION	GAIN +9 DB +12 DB +15 DB +18 DB +24 DB	R6306 NOSTUFF NOSTUFF 47 KOHM NOSTUFF 0 OHM	R6307 0 OHM NOSTUFF NOSTUFF NOSTUFF NOSTUFF

SYNC MASTER=J16 MLB IG		SYNC DATE=05/01/2013	
PAGE TITLE			
AUDIO: LEFT SPKR AMP			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-9889		D
REVISION		13.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		63 OF 123	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		54 OF 97	
IV ALL RIGHTS RESERVED			



RIGHT CH SPEAKER AMP
APPLE P/N 353S3163

SPEAKER AMP GAIN = +9 DB
SPEAKER AMP RIN = 40K NOMINAL
FC HPF, TWEETERS = ~847 HZ (4700 PF)
FC_HP, WOOFERS = ~4 HZ (1.0 UF)

INPUT POLARITY FLIP OK -- TRUE DIFF INPUTS


OUTPUT POLARITY FLIP TO
MAKE LAYOUT MORE LOGICAL

PINS 14 & 15 ARE TEST PINS AND
SHOULD BE TIED TO GND

EDGE RATE CONTROL	GAIN		R6406	R6407
	+9 DB		NOSTUFF	0 OHM
	+12 DB		NOSTUFF	47 KOHM
	+15 DB		NOSTUFF	NOSTUFF
ON	+18 DB		47 KOHM	NOSTUFF
	+24 DB		0 OHM	NOSTUFF
	NOSTUFF		0 OHM	NOSTUFF
	NOSTUFF		0 OHM	NOSTUFF
OFF	NOSTUFF		0 OHM	NOSTUFF
	NOSTUFF		0 OHM	NOSTUFF
	NOSTUFF		0 OHM	NOSTUFF
	NOSTUFF		0 OHM	NOSTUFF

AUD_RAMP_MONO NET:
HIGH = MONO OPERATION
LOW = STEREO OPERATION

SYNC MASTER=J16 MLB IG		SYNC DATE=05/01/2013	
PAGE TITLE			
AUDIO: RIGHT SPKR AMP			
 Apple Inc.	DRAWING NUMBER	051-9889	SIZE
	REVISION	13.0.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		64 OF 123	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		55 OF 97	
IV ALL RIGHTS RESERVED			



MIKEY RECEIVER CKT

WRITE: 0X72 READ: 0X73 APN 353S2640

I2C ADDRESSES			
MIKEY	READ	0111 0011	0X73
MIKEY	WRITE	0111 0010	0X72
CHS	READ	0111 0111	0X77
CHS	WRITE	0111 0110	0X76

AUDIO JACK: HP CONNECTOR WITH MIKEY
PLACE XWS 6500 & 6501 AT J6500 PINS

APN 516S0687

SYNC: MASTER: 016 WEB: 016

SYNC: DATE: 05/01/2011

AUDIO: Jack, Mikey, CHS Switch

 Apple Inc.

DRAWING NUMBER

051-9889

SIZE

D

REVISION

13.0.0

BRANCH

NOTICE OF PROPRIETARY PROPERTY:


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE


65 OF 123

SHEET


56 OF 97



IPHS HS Detect Debounce CKT



Target Display Mode Detect



SYNC MASTER=J16 MLB IG		SYNC DATE=05/01/2013	
PAGE TITLE			
AUDIO: Detects/Grounding		DRAWING NUMBER	
 Apple Inc.	051-9889		SIZE D
	REVISION		BRANCH
	13.0.0		PAGE
NOTICE OF PROPRIETARY PROPERTY:		67 OF 123	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		58 OF 97	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

D

C

B

A

D

C

B


A

3.425V "G3Hot" Regulator


Switching freq: 409 kHz = $\frac{13.5}{L6901}$

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S0676	138S0691		C6905	

MLB to AC-DC Connector




MLB to AC-DC Supplemental Signal Connector




12V S5 FET


SMC_PM_G2_EN IS PULLED DOWN ON SMC PAGE



SYNC MASTER=J16 MLB IG		SYNC DATE=05/01/2013	
PAGE TITLE			
Power Connectors / VReg G3Hot			
		DRAWING NUMBER	051-9889
Apple Inc.		D	
		REVISION	13.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	69 OF 123
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	60 OF 97
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=J16 ROSSANA		SYNC DATE=07/29/2013	
PAGE TITLE		VReg CPU VCC Cntl	
 Apple Inc.		DRAWING NUMBER	051-9889
		REVISION	13.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	70 OF 123
		SHEET	61 OF 97



SYNC MASTER=J16 DG

SYNC DATE=04/21/2013

VReg CPU VCC Phases

 Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-9889

SIZE

D

REVISION

13.0.0

BRANCH

PAGE

71 OF 123

SHEET

62 OF 97

D

C

B

A

C


B

A

PCH/GPU/TBT (1.05V) S0 Regulator

Switching freq: 500 kHz OC trip point: 16.3 A = $\frac{R7450 * 8.5 \text{ E-6}}{\text{DCR}(L7410)}$

FSEL STRAP	SW FREQ
GND	300 kHz
VCC	1 MHz
100k to GND	600 kHz
FLOAT	500 kHz



3.3V S5 Regulator


OC trip point: $12.5 \text{ A} = \frac{R7618 * 10 \text{ E-6}}{\text{DCR}(L7610)}$

Switching freq: $356 \text{ kHz} = \frac{1}{170 \text{ E-12} * R7633}$

5V S4 Regulator

OC trip point: $14.1 \text{ A} = \frac{R7658 * 10 \text{ E-6}}{\text{DCR}(L7650)}$

Switching freq: $356 \text{ kHz} = \frac{1}{170 \text{ E-12} * R7673}$



This circuit toggles the Vreg between PWM and ultrasonic DCM modes based on load requirements

BURSTMODE_EN_L	Vreg Mode
0	PWM
1	DCM

SYNC MASTER=J16 MLB IG

SYNC DATE=05/01/2013

VReg 3.3V S5/5V S4

Apple Inc.

051-9889


13.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

76 OF 123

65 OF 97



GPU Core S0 Regulator

OC trip point: 66.79 A
Switching freq: 300 kHz = $\frac{2.65 \text{ E9}}{R7814 + 768.5}$

D

C

B


A

D


C

B

A



SYNC MASTER=J16 ROSSANA		SYNC DATE=06/17/2013	
PAGE TITLE			
VReg GPU Core			
	Apple Inc.		DRAWING NUMBER
			051-9889
		REVISION	D
		13.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		BRANCH	
		PAGE	78 OF 123
		SHEET	67 OF 97



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
-------	-----	-------------	-------------------------	----------	------------

OMIT/table L8100 due to late sourcing change, did not want footprint change
Add 152s1668 (Cyntec) directly for next program

OMIT TABLE
CRITICAL
L8100
33UH-20%-10A-0.03510HM

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
-------------	---------------------------	------------	---------	-----------

ACOUSTICS E-NOISE COMPONENTS


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
-------------	---------------------------	------------	---------	-----------

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
-------------	---------------------------	------------	---------	-----------


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
-------------	---------------------------	------------	---------	-----------

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
-------------	---------------------------	------------	---------	-----------


SYNC MASTER=J16 MLB IG		SYNC DATE=05/01/2013	
PAGE TITLE		LCD Backlight Driver (LP8561)	
Apple Inc.		DRAWING NUMBER	051-9889
NOTICE OF PROPRIETARY PROPERTY:		REVISION	13.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	81 OF 123
II NOT TO REPRODUCE OR COPY IT		SHEET	68 OF 97
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



VDDQ (1.5V) S0 FET




12V S0 FET




PAGE TITLE		PAGE NUMBER	
FET-Controlled S0 and S4		051-9889	
Apple Inc.		13.0.0	
NOTICE OF PROPRIETARY PROPERTY:		84 OF 123	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		69 OF 97	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


S5 Enable




S4 Enables




S4 USB Enable




S4 TBT S4 Port Enable




S3 VDDQ Enable




S0 Enables



S0 GPU SEQUENCING (EXT GFX ONLY)



S0 PCH Sequencing



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S0070	1	RES,1.5K,0402,5%	R8533	IG
116S0004	1	RES,00HM,0402,5%	R8533	EXT_GPU:YES

Rail definitions

Platform: All processor non-Core and non-Graphics (5 V, 3.3 V, 1.5 V, 1.05V for PCH/TBT/GPU)
Uncore: VDDQ


Notes on sequencing requirements

- Intel:
- No hard specification on platform rails
 - SMC guarantees timing on PCH DPWROK and PWROK
 - VCC3_3 may power up before VCC, VCC must ramp to 0.6V within 25ms of VCC3V3 ramping to 2.6V
 - VCC1_5 may power up before VCC, VCC must ramp to 0.6V within 25ms of VCC1V5 ramping to 1.35V
 - VCC may power down before VCC3_3, VCC3_3 must ramp down to 2.6V within 35ms
 - VCC may power down before VCC1_5, VCC1_5 must ramp down to 1.35V within 35ms
- NVIDIA:
- 3V3_S0 must ramp first
 - VDDQ MUST RAMP AFTER GPU_CORE
 - PEX_VDD with IFPC/D/E/F_IOVDD (1.05V) must ramp after VDDQ
 - All rails must reach their target voltages in more than 40 uS

SYNC MASTER=MASTER		SYNC DATE=05/01/2013	
PAGE TITLE		PM Regulator Enables	
Apple Inc.		DRAWING NUMBER	051-9889
		REVISION	13.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	85 OF 123
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	70 OF 97
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

ALL_SYS_PWRGD,PCH_PWROK & SYS_PWROK Generation

PCH Power Goods




Resume Reset

Intel Doc# 29517 Maho Bay PDG, Section 22.13
Intel Doc# 29562 Panther Point EDS, Section 8.7 and 8.8

Note:
The iMac J16/J17 designs does not support Deep Sx modes so both DPWROK and RSMRST# signals are shorted together

Requirements:
Power on:
Asserted at least 10 ms after all suspend well power is valid
Power off or loss of AC:
Transition to 0.8V or less before VccSUS3_3 drops to 2.90 V
to allow PCH to switch suspend well to battery without excessive loading

Method:
The SMC guarantees proper assertion and de-assertion of RSMRST# for normal operation via PM_DSW_PWRGD.
RSMRST# is asserted when power good from regulator is de-asserted in the event AC is lost. Power good de-assertion should happen quickly enough to meet Intel spec.










```
Power aliases required by this page:
- +PFX_VGPU_VGA11
```

Signal aliases required by this page
(continued)

(NONE)


POLARITY SWAPS INTENDED ON LANES,SEE NOTES AT DIFF PAIRS.
ALL LANES ARE ALSO REVERSED, SEE ALIASES ON CSA 102








Page Notes	
Power aliases required by this page:	
- vcore_aliases	
- vcore_aliases	
Signal aliases required by this page:	
(NONE)	
BOM options provided by this page:	
(NONE)	


PAGE TITLE		SYNC DATE=04/21/2013	
KEPLER CORE/FB POWER		DRAWING NUMBER	
Apple Inc.		051-9889	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		13.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		88 OF 123	
IV ALL RIGHTS RESERVED		SHEET	
		73 OF 97	













PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0409	1	RES,MF,4.99k ,1,1/20W,0201	R9704		GPU:107GSXA
118S0409	1	RES,MF,4.99k ,1,1/20W,0201	R9704		GPU:107GSXB
118S0013	1	RES,MF,10.0K ,1,1/20W,0201	R9704		GPU:107GX
118S0230	1	RES,MF,24.9k ,1,1/20W,0201	R9711		FB:CH1_HYNIX
118S0230	1	RES,MF,24.9k ,1,1/20W,0201	R9711		FB:CH2_HYNIX
118S0230	1	RES,MF,24.9K ,1,1/20W,0201	R9711		FB:BOTH_HYNIX
118S0280	1	RES,MF,30.1k ,1,1/20W,0201	R9711		FB:CH1_ELPIDA
118S0280	1	RES,MF,30.1k ,1,1/20W,0201	R9711		FB:CH2_ELPIDA
118S0280	1	RES,MF,30.1k ,1,1/20W,0201	R9711		FB:BOTH_ELPIDA

SYNC MASTER=J16 DG		SYNC DATE=04/21/2013	
PAGE TITLE			
KEPLER GPIOs,CLK & STRAPS			
 Apple Inc.		DRAWING NUMBER	
		051-9889	
		REVISION	
		13.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		97 OF 123	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		78 OF 97	
IV ALL RIGHTS RESERVED			







8	7	6	5	4	3	2	1
D							D
C							C
B							B
A							A
8	7	6	5	4	3	2	1

SYNC MASTER=J16 DG

SYNC DATE=04/21/2013

PAGE TITLE		Functional / ICT Test	
 Apple Inc.		DRAWING NUMBER	051-9889
		REVISION	13.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	105 OF 123
		SHEET	83 OF 97

DDR3

DDR3-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DDR_34S	*	=34_OHM_SE	=34_OHM_SE	=34_OHM_SE	=34_OHM_SE	=STANDARD	=STANDARD
DDR_39S	*	=39_OHM_SE	=39_OHM_SE	=39_OHM_SE	=39_OHM_SE	=STANDARD	=STANDARD
DDR_42S	*	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	=STANDARD	=STANDARD
DDR_42S_D	*	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	0.1016 MM	0.1016 MM
DDR_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
DDR_68D	*	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF
DDR_COMP	*	Y	0.305 MM	0.25 MM	=STANDARD	=STANDARD	=STANDARD

Minimum diff spacing is 4 mil
Table 4-5, Intel Doc# 486712

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
POWER_DDR_P4MM	*	Y	0.400 MM	0.100 MM	3.0 MM	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
POWER_DDR	*	POWER_DDR_P4MM
DDR_CLK_PHY	*	DDR_68D
DDR_CTRL_PHY	*	DDR_39S
DDR_CMD_PHY	*	DDR_34S
DDR_DQ_PHY	*	DDR_42S
DDR_DQS_PHY	*	DDR_42S_D
DDR_COMP_PHY	*	DDR_COMP

DDR3 Power-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
POWER_DDR	*	=2:1_SPACING	?

DDR3-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DDR_CLK_ISO	*	=5:1_SPACING	?
DDR_CTRL_ISO	*	=3.5:1_SPACING	?
DDR_CTRL2CTRL	*	=2.5:1_SPACING	?
DDR_CMD2_ISO	*	=3.5:1_SPACING	?
DDR_CMD2CMD	*	=2:1_SPACING	?
DDR_DATA_ISO	*	=3:1_SPACING	?
DDR_DQ2DQ	*	=2:1_SPACING	900
DDR_DQ2DQS	*	=3:1_SPACING	?
DDR_BL2BL	*	=3:1_SPACING	?
DDR_CH2CH	*	=6.5:1_SPACING	?
DDR_COMP_ISO	*	0.2 MM	?

Main Segment Min Spacing Rules (mils) (Shark Bay PDG, Intel Doc# 486712)

Table	Trace	Design	Iso	Design	Comments
4-2	4	(diff)	15	19.69	CLK trace spacing controlled by #68_OHM_DIFF
4-3	8	9.84	12	13.78	
4-4	6	7.87	12	13.78	
4-5	8.5	7.87	12	11.81	DQ or DQS to other signals not in the same bytelane (but not ch)
					DQ to DQ in the same bytelane of the same channel
			10	11.81	DQ to DQS in the same bytelane of the same channel
			12	11.81	DQ or DQS in different bytelanes of the same channel
			25	25.59	DQ or DQS in different channels
			-	25.59	DDR3 to any other signal not DDR3

Constraints

Clocks: CK[3:0], CK#[3:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR_CLK	*	*	DDR_CLK_ISO

Control: CS#[3:0], CKE[3:0], ODT[3:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR_CTRL	*	*	DDR_CTRL_ISO
DDR_CTRL	DDR_CTRL	*	DDR_CTRL2CTRL

Command: MA[15:0], RAS#, CAS#, WE# BS[2:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR_CMD	*	*	DDR_CMD_ISO
DDR_CMD	DDR_CMD	*	DDR_CMD2CMD

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR_COMP	*	*	DDR_COMP_ISO

Data: DQS[7:0], DQS#[7:0], DQ[63:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR_A_DQ_BYTE*	*	*	DDR_DATA_ISO
DDR_A_DQS*	*	*	DDR_DATA_ISO
DDR_B_DQ_BYTE*	*	*	DDR_DATA_ISO
DDR_B_DQS*	*	*	DDR_DATA_ISO
DDR_*_DQ_BYTE*	=SAME	*	DDR_DQ2DQ
DDR_A_DQ_BYTE*	DDR_A_DQS*	*	DDR_DQ2DQS
DDR_A_DQ_BYTE*	DDR_A_DQ_BYTE*	*	DDR_BL2BL
DDR_B_DQ_BYTE*	DDR_B_DQS*	*	DDR_DQ2DQS
DDR_B_DQ_BYTE*	DDR_B_DQ_BYTE*	*	DDR_BL2BL
DDR_A_*	DDR_B_*	*	DDR_CH2CH

See Note (3)

See Note (1)

See Note (3)

See Note (1)

See Note (2)

Note (1):

Deliberately set DQ to DQS spacing to 3:1 to avoid adding complexity to constraints, even though it can be less. Only one rule per channel is needed by trading off a little space.

Note (2):

Intel suggested 25 mil (0.65 mm) spacing for via to channel, and via to pad to two different channels. DDR3 draws about 20 mA per trace with edge rates in the 100s of ps. The main coupling mechanism is capacitive. A 0.65 mm spacing is used for power nets, which draw far more current (inductive coupling however). These rules are far too conservative. To meet these rules, the spacing must be applied to the net.

Note (3):

In order for the constraints $DDR_*_DQ_BYTE*$ to =SAME to win out over DDR_A,B_DQ_BYTE* to DDR_A,B_DQ_BYTE* so that the small intra-bytelane spacing is used, the spacing rule DDR_DQ2DQ must have a weight greater than DDR_BL2BL .

DDR3

Electrical Constraint Set	Physical	Spacing	
Channel A			
H197 DDR_A_CLK0	DDR_CLK_PHY	DDR_CLK	MEM A CLK P<1..0> 7 23
H198 DDR_A_CLK0	DDR_CLK_PHY	DDR_CLK	MEM A CLK N<1..0> 7 23
H199 DDR_A_CLK1	DDR_CLK_PHY	DDR_CLK	MEM A CLK P<3..2> 7 82
H200 DDR_A_CLK1	DDR_CLK_PHY	DDR_CLK	MEM A CLK N<3..2> 7 82
H180 DDR_A_CTR0.0	DDR_CTRL_PHY	DDR_CTRL	MEM A CKE<1..0> 7 23
H181 DDR_A_CTR0.0	DDR_CTRL_PHY	DDR_CTRL	MEM A CS L<1..0> 7 23
H182 DDR_A_CTR0.0	DDR_CTRL_PHY	DDR_CTRL	MEM A ODT<1..0> 7 23
H183 DDR_A_CTR0.1	DDR_CTRL_PHY	DDR_CTRL	MEM A CKE<3..2> 7 82
H184 DDR_A_CTR0.1	DDR_CTRL_PHY	DDR_CTRL	MEM A CS L<3..2> 7 82
H185 DDR_A_CTR0.1	DDR_CTRL_PHY	DDR_CTRL	MEM A ODT<3..2> 7 82
H186 DDR_A_CMD	DDR_CMD_PHY	DDR_CMD	MEM A A<15..0> 7 23
H187 DDR_A_CMD	DDR_CMD_PHY	DDR_CMD	MEM A BA<2..0> 7 23
H188 DDR_A_CMD	DDR_CMD_PHY	DDR_CMD	MEM A RAS L 7 23
H189 DDR_A_CMD	DDR_CMD_PHY	DDR_CMD	MEM A CAS L 7 23
H190 DDR_A_CMD	DDR_CMD_PHY	DDR_CMD	MEM A WE L 7 23
H191 DDR_A_DQ_RVTE0	DDR_DQ_PHY	DDR_A_DQ_RVTE0	MEM A DQ<7..0> 7 25
H192 DDR_A_DQ_RVTE1	DDR_DQ_PHY	DDR_A_DQ_RVTE1	MEM A DQ<15..8> 7 25
H193 DDR_A_DQ_RVTE2	DDR_DQ_PHY	DDR_A_DQ_RVTE2	MEM A DQ<23..16> 7 25
H194 DDR_A_DQ_RVTE3	DDR_DQ_PHY	DDR_A_DQ_RVTE3	MEM A DQ<31..24> 7 25
H195 DDR_A_DQ_RVTE4	DDR_DQ_PHY	DDR_A_DQ_RVTE4	MEM A DQ<39..32> 7 25
H196 DDR_A_DQ_RVTE5	DDR_DQ_PHY	DDR_A_DQ_RVTE5	MEM A DQ<47..40> 7 25
H197 DDR_A_DQ_RVTE6	DDR_DQ_PHY	DDR_A_DQ_RVTE6	MEM A DQ<55..48> 7 25
H198 DDR_A_DQ_RVTE7	DDR_DQ_PHY	DDR_A_DQ_RVTE7	MEM A DQ<63..56> 7 25
H199 DDR_A_DQS0	DDR_DQS_PHY	DDR_A_DQS0	MEM A DQS P<0> 7 25
H200 DDR_A_DQS0	DDR_DQS_PHY	DDR_A_DQS0	MEM A DQS N<0> 7 25
H201 DDR_A_DQS1	DDR_DQS_PHY	DDR_A_DQS1	MEM A DQS P<1> 7 25
H202 DDR_A_DQS1	DDR_DQS_PHY	DDR_A_DQS1	MEM A DQS N<1> 7 25
H203 DDR_A_DQS2	DDR_DQS_PHY	DDR_A_DQS2	MEM A DQS P<2> 7 25
H204 DDR_A_DQS2	DDR_DQS_PHY	DDR_A_DQS2	MEM A DQS N<2> 7 25
H205 DDR_A_DQS3	DDR_DQS_PHY	DDR_A_DQS3	MEM A DQS P<3> 7 25
H206 DDR_A_DQS3	DDR_DQS_PHY	DDR_A_DQS3	MEM A DQS N<3> 7 25
H207 DDR_A_DQS4	DDR_DQS_PHY	DDR_A_DQS4	MEM A DQS P<4> 7 25
H208 DDR_A_DQS4	DDR_DQS_PHY	DDR_A_DQS4	MEM A DQS N<4> 7 25
H209 DDR_A_DQS5	DDR_DQS_PHY	DDR_A_DQS5	MEM A DQS P<5> 7 25
H210 DDR_A_DQS5	DDR_DQS_PHY	DDR_A_DQS5	MEM A DQS N<5> 7 25
H211 DDR_A_DQS6	DDR_DQS_PHY	DDR_A_DQS6	MEM A DQS P<6> 7 25
H212 DDR_A_DQS6	DDR_DQS_PHY	DDR_A_DQS6	MEM A DQS N<6> 7 25
H213 DDR_A_DQS7	DDR_DQS_PHY	DDR_A_DQS7	MEM A DQS P<7> 7 25
H214 DDR_A_DQS7	DDR_DQS_PHY	DDR_A_DQS7	MEM A DQS N<7> 7 25
Channel B			
H215 DDR_B_CLK0	DDR_CLK_PHY	DDR_CLK	MEM B CLK P<1..0> 7 24
H216 DDR_B_CLK0	DDR_CLK_PHY	DDR_CLK	MEM B CLK N<1..0> 7 24
H217 DDR_B_CLK1	DDR_CLK_PHY	DDR_CLK	MEM B CLK P<3..2> 7 82
H218 DDR_B_CLK1	DDR_CLK_PHY	DDR_CLK	MEM B CLK N<3..2> 7 82
H219 DDR_B_CTR0.0	DDR_CTRL_PHY	DDR_CTRL	MEM B CKE<1..0> 7 24
H220 DDR_B_CTR0.0	DDR_CTRL_PHY	DDR_CTRL	MEM B CS L<1..0> 7 24
H221 DDR_B_CTR0.0	DDR_CTRL_PHY	DDR_CTRL	MEM B ODT<1..0> 7 24
H222 DDR_B_CTR0.1	DDR_CTRL_PHY	DDR_CTRL	MEM B CKE<3..2> 7 82
H223 DDR_B_CTR0.1	DDR_CTRL_PHY	DDR_CTRL	MEM B CS L<3..2> 7 82
H224 DDR_B_CTR0.1	DDR_CTRL_PHY	DDR_CTRL	MEM B ODT<3..2> 7 82
H225 DDR_B_CMD	DDR_CMD_PHY	DDR_CMD	MEM B A<15..0> 7 24
H226 DDR_B_CMD	DDR_CMD_PHY	DDR_CMD	MEM B BA<2..0> 7 24
H227 DDR_B_CMD	DDR_CMD_PHY	DDR_CMD	MEM B RAS L 7 24
H228 DDR_B_CMD	DDR_CMD_PHY	DDR_CMD	MEM B CAS L 7 24
H229 DDR_B_CMD	DDR_CMD_PHY	DDR_CMD	MEM B WE L 7 24
H230 DDR_B_DQ_RVTE0	DDR_DQ_PHY	DDR_B_DQ_RVTE0	MEM B DQ<7..0> 7 25
H231 DDR_B_DQ_RVTE1	DDR_DQ_PHY	DDR_B_DQ_RVTE1	MEM B DQ<15..8> 7 25
H232 DDR_B_DQ_RVTE2	DDR_DQ_PHY	DDR_B_DQ_RVTE2	MEM B DQ<23..16> 7 25
H233 DDR_B_DQ_RVTE3	DDR_DQ_PHY	DDR_B_DQ_RVTE3	MEM B DQ<31..24> 7 25
H234 DDR_B_DQ_RVTE4	DDR_DQ_PHY	DDR_B_DQ_RVTE4	MEM B DQ<39..32> 7 25
H235 DDR_B_DQ_RVTE5	DDR_DQ_PHY	DDR_B_DQ_RVTE5	MEM B DQ<47..40> 7 25
H236 DDR_B_DQ_RVTE6	DDR_DQ_PHY	DDR_B_DQ_RVTE6	MEM B DQ<55..48> 7 25
H237 DDR_B_DQ_RVTE7	DDR_DQ_PHY	DDR_B_DQ_RVTE7	MEM B DQ<63..56> 7 25
H238 DDR_B_DQS0	DDR_DQS_PHY	DDR_B_DQS0	MEM B DQS P<0> 7 25
H239 DDR_B_DQS0	DDR_DQS_PHY	DDR_B_DQS0	MEM B DQS N<0> 7 25
H240 DDR_B_DQS1	DDR_DQS_PHY	DDR_B_DQS1	MEM B DQS P<1> 7 25
H241 DDR_B_DQS1	DDR_DQS_PHY	DDR_B_DQS1	MEM B DQS N<1> 7 25
H242 DDR_B_DQS2	DDR_DQS_PHY	DDR_B_DQS2	MEM B DQS P<2> 7 25
H243 DDR_B_DQS2	DDR_DQS_PHY	DDR_B_DQS2	MEM B DQS N<

SYNC MASTER=J16 NICK		SYNC DATE=06/03/2013	
PAGE TITLE			
DDR3 Constraints			
 Apple Inc.		DRAWING NUMBER	051-9889
		SIZE	D
		REVISION	13.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC., THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	111 OF 123
		SHEET	85 OF 97

PCI Express/DMI

PCIe-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
PCIE_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
PCIE_COMP	*	Y	0.305 MM	0.25 MM	=STANDARD	=STANDARD	=STANDARD
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
PCIE3_PHY	*	PCIE_80D
CLK_PCIE_PHY	*	PCIE_90D
COMP_PCIE_PHY	*	PCIE_COMP
CPU_ASYNC_PHY	*	CPU_50S

PCIE and DMI Compensation Rules (mils)

Table	Imp	Design	Iso	Design	Comments
4-5	50	50	15	15.75	PCIe. Impedance inferred from Table 4-7.
4-7	50	50	8	15.75	DMI. Numbers based on Intel stack-up.

PCIe-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCIE_ISO	*	=5:1_SPACING	?
COMP_PCIE_ISO	*	=2:1_SPACING	?
CPU_ASYNC_ISO	*	=2.5:1_SPACING	?
CPU_MS_ISO	TOP,BOTTOM	=4.5:1_SPACING	?
CPU_MS_ISO	*	=3:1_SPACING	?

Spacing Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	*	*	CLK_PCIE_ISO
COMP_PCIE	*	*	COMP_PCIE_ISO
PEG_R2D	PEG_R2D	*	PEG_SAME_DIR
PEG_D2R	PEG_D2R	*	PEG_SAME_DIR
PEG_D2R	PEG_R2D	*	PEG_ALT_DIR
PEG_D2R	*	*	PEG_ISO
PEG_R2D	*	*	PEG_ISO
CPU_ASYNC	*	*	CPU_ASYNC_ISO
CPU_ASYNC_MS	*	*	CPU_MS_ISO

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PEG_SAME_DIR	TOP,BOTTOM	=5X_DIELECTRIC	?
PEG_SAME_DIR	*	=3.5X_DIELECTRIC	?
PEG_ALT_DIR	*	=7X_DIELECTRIC	?
PEG_ISO	*	=4:1_SPACING	?

PEG Min Spacing Rules (mils) (Maho Bay PDG, Intel Doc# 473718)

Section	Imp	Design	Iso	Design	Comments
4.2.1	80	80	16	15.75	PCIe Gen3. Allow looser spacing for same direction on stripline per Anil

PCIe (CPU)

Electrical Constraint Set	Physical	Spacing
x16 Graphics		
PCIE_GEN3_R2D	PCIE3_PHV	PEG_R2D
PCIE_GEN3_R2D	PCIE3_PHV	PEG_R2D P<15>
PCIE_GEN3_R2D	PCIE3_PHV	PEG_R2D N<15>
PCIE_GEN3_R2D	PCIE3_PHV	PEG_R2D C P<15>
PCIE_GEN3_R2D	PCIE3_PHV	PEG_R2D C N<15>
PCIE_GEN3_D2R	PCIE3_PHV	PEG_D2R P<15>
PCIE_GEN3_D2R	PCIE3_PHV	PEG_D2R N<15>
PCIE_GEN3_D2R	PCIE3_PHV	PEG_D2R C P<15>
PCIE_GEN3_D2R	PCIE3_PHV	PEG_D2R C N<15>
PCIE_GEN3_R2D	PCIE3_PHV	PEG_R2D
PCIE_GEN3_R2D	PCIE3_PHV	PEG_R2D P<14>
PCIE_GEN3_R2D	PCIE3_PHV	PEG_R2D N<14>
PCIE_GEN3_R2D	PCIE3_PHV	PEG_R2D C P<14>
PCIE_GEN3_R2D	PCIE3_PHV	PEG_R2D C N<14>
PCIE_GEN3_D2R	PCIE3_PHV	PEG_D2R P<14>
PCIE_GEN3_D2R	PCIE3_PHV	PEG_D2R N<14>
PCIE_GEN3_D2R	PCIE3_PHV	PEG_D2R C P<14>
PCIE_GEN3_D2R	PCIE3_PHV	PEG_D2R C N<14>
PCIE_GEN3_R2D_RVSD	PCIE3_PHV	PEG_R2D P<13>
PCIE_GEN3_R2D_RVSD	PCIE3_PHV	PEG_R2D N<13>
PCIE_GEN3_R2D_RVSD	PCIE3_PHV	PEG_R2D C P<13>
PCIE_GEN3_R2D_RVSD	PCIE3_PHV	PEG_R2D C N<13>
PCIE_GEN3_D2R	PCIE3_PHV	PEG_D2R P<13>
PCIE_GEN3_D2R	PCIE3_PHV	PEG_D2R N<13>
PCIE_GEN3_D2R	PCIE3_PHV	PEG_D2R C P<13>
PCIE_GEN3_D2R	PCIE3_PHV	PEG_D2R C N<13>
PCIE_GEN3_R2D	PCIE3_PHV	PEG_R2D P<12>
PCIE_GEN3_R2D	PCIE3_PHV	PEG_R2D N<12>
PCIE_GEN3_R2D	PCIE3_PHV	PEG_R2D C P<12>
PCIE_GEN3_R2D	PCIE3_PHV	PEG_R2D C N<12>
PCIE_GEN3_D2R	PCIE3_PHV	PEG_D2R P<12>
PCIE_GEN3_D2R	PCIE3_PHV	PEG_D2R N<12>
PCIE_GEN3_D2R	PCIE3_PHV	PEG_D2R C P<12>
PCIE_GEN3_D2R	PCIE3_PHV	PEG_D2R C N<12>
PCIE_GEN3_R2D	PCIE3_PHV	PEG_R2D P<11>
PCIE_GEN3_R2D	PCIE3_PHV	PEG_R2D N<11>
PCIE_GEN3_R2D	PCIE3_PHV	PEG_R2D C P<11>
PCIE_GEN3_R2D	PCIE3_PHV	PEG_R2D C N<11>
PCIE_GEN3_D2R_RVSD	PCIE3_PHV	PEG_D2R P<11>
PCIE_GEN3_D2R_RVSD	PCIE3_PHV	PEG_D2R N<11>
PCIE_GEN3_D2R_RVSD	PCIE3_PHV	PEG_D2R C P<11>
PCIE_GEN3_D2R_RVSD	PCIE3_PHV	PEG_D2R C N<11>
PCIE_GEN3_R2D	PCIE3_PHV	PEG_R2D P<10>
PCIE_GEN3_R2D	PCIE3_PHV	PEG_R2D N<10>
PCIE_GEN3_R2D	PCIE3_PHV	PEG_R2D C P<10>
PCIE_GEN3_R2D	PCIE3_PHV	PEG_R2D C N<10>
PCIE_GEN3_D2R	PCIE3_PHV	PEG_D2R P<10>
PCIE_GEN3_D2R	PCIE3_PHV	PEG_D2R N<10>
PCIE_GEN3_D2R	PCIE3_PHV	PEG_D2R C P<10>
PCIE_GEN3_D2R	PCIE3_PHV	PEG_D2R C N<10>
PCIE_GEN3_R2D_RVSD	PCIE3_PHV	PEG_R2D P<9>
PCIE_GEN3_R2D_RVSD	PCIE3_PHV	PEG_R2D N<9>
PCIE_GEN3_R2D_RVSD	PCIE3_PHV	PEG_R2D C P<9>
PCIE_GEN3_R2D_RVSD	PCIE3_PHV	PEG_R2D C N<9>
PCIE_GEN3_D2R_RVSD	PCIE3_PHV	PEG_D2R P<9>
PCIE_GEN3_D2R_RVSD	PCIE3_PHV	PEG_D2R N<9>
PCIE_GEN3_D2R_RVSD	PCIE3_PHV	PEG_D2R C P<9>
PCIE_GEN3_D2R_RVSD	PCIE3_PHV	PEG_D2R C N<9>
PCIE_GEN3_R2D_RVSD	PCIE3_PHV	PEG_R2D P<8>
PCIE_GEN3_R2D_RVSD	PCIE3_PHV	PEG_R2D N<8>
PCIE_GEN3_R2D_RVSD	PCIE3_PHV	PEG_R2D C P<8>
PCIE_GEN3_R2D_RVSD	PCIE3_PHV	PEG_R2D C N<8>
PCIE_GEN3_D2R_RVSD	PCIE3_PHV	PEG_D2R P<8>
PCIE_GEN3_D2R_RVSD	PCIE3_PHV	PEG_D2R N<8>
PCIE_GEN3_D2R_RVSD	PCIE3_PHV	PEG_D2R C P<8>
PCIE_GEN3_D2R_RVSD	PCIE3_PHV	PEG_D2R C N<8>

CPU ASYNCHRONOUS

Electrical Constraint Set	Physical	Spacing
ESD1	CPU_ASYNC_PHY	CPU_ASYNC
ESD2	CPU_ASYNC_PHY	CPU_ASYNC
ESD3 PECT	SMC_3ACCTRL	SMC_GEN
ESD4 PECT	CPU_ASYNC_PHY	CPU_ASYNC_MS
ESD5	CPU_ASYNC_PHY	CPU_ASYNC
ESD6	CPU_ASYNC_PHY	CPU_ASYNC
ESD7	CPU_ASYNC_PHY	CPU_ASYNC
ESD8	CPU_ASYNC_PHY	CPU_ASYNC
ESD9	CPU_ASYNC_PHY	CPU_ASYNC
ESD10	CPU_ASYNC_PHY	CPU_ASYNC
ESD11	CPU_ASYNC_PHY	CPU_ASYNC
ESD12	CPU_ASYNC_PHY	CPU_ASYNC
ESD13	CPU_ASYNC_PHY	CPU_ASYNC
ESD14	CPU_ASYNC_PHY	CPU_ASYNC
ESD15	CPU_ASYNC_PHY	CPU_ASYNC
ESD16	CPU_ASYNC_PHY	CPU_ASYNC
ESD17	CPU_ASYNC_PHY	CPU_ASYNC
ESD18	CPU_ASYNC_PHY	CPU_ASYNC
ESD19	CPU_ASYNC_PHY	CPU_ASYNC
ESD20	CPU_ASYNC_PHY	CPU_ASYNC
ESD21	CPU_ASYNC_PHY	CPU_ASYNC
ESD22	CPU_ASYNC_PHY	CPU_ASYNC
ESD23	CPU_ASYNC_PHY	CPU_ASYNC
ESD24	CPU_ASYNC_PHY	CPU_ASYNC
ESD25 XDP_BPM_L	CPU_ASYNC_PHY	CPU_ASYNC

PCIe (CPU)

Electrical Constraint Set		Physical	Spacing	
x16 Graphics				
16900	PCIE_GEN3_R2D	PCIE3_PHV	PEG_R2D	PEG_R2D P<7>
16901	PCIE_GEN3_R2D	PCIE3_PHV	PEG_R2D	PEG_R2D N<7>
16902	PCIE_GEN3_R2D	PCIE3_PHV	PEG_R2D	PEG_R2D C P<7>
16903	PCIE_GEN3_R2D	PCIE3_PHV	PEG_R2D	PEG_R2D C N<7>
16904	PCIE_GEN3_D2R	PCIE3_PHV	PEG_D2R	PEG_D2R P<7>
16905	PCIE_GEN3_D2R	PCIE3_PHV	PEG_D2R	PEG_D2R N<7>
16906	PCIE_GEN3_D2R	PCIE3_PHV	PEG_D2R	PEG_D2R C P<7>
16907	PCIE_GEN3_D2R	PCIE3_PHV	PEG_D2R	PEG_D2R C N<7>
16908	PCIE_GEN3_R2D	PCIE3_PHV	PEG_R2D	PEG_R2D P<6>
16909	PCIE_GEN3_R2D	PCIE3_PHV	PEG_R2D	PEG_R2D N<6>
16910	PCIE_GEN3_R2D	PCIE3_PHV	PEG_R2D	PEG_R2D C P<6>
16911	PCIE_GEN3_R2D	PCIE3_PHV	PEG_R2D	PEG_R2D C N<6>
16912	PCIE_GEN3_D2R	PCIE3_PHV	PEG_D2R	PEG_D2R P<6>
16913	PCIE_GEN3_D2R	PCIE3_PHV	PEG_D2R	PEG_D2R N<6>
16914	PCIE_GEN3_D2R	PCIE3_PHV	PEG_D2R	PEG_D2R C P<6>
16915	PCIE_GEN3_D2R	PCIE3_PHV	PEG_D2R	PEG_D2R C N<6>
16916	PCIE_GEN3_R2D_RVSD	PCIE3_PHV	PEG_R2D	PEG_R2D P<5>
16917	PCIE_GEN3_R2D_RVSD	PCIE3_PHV	PEG_R2D	PEG_R2D N<5>
16918	PCIE_GEN3_R2D_RVSD	PCIE3_PHV	PEG_R2D	PEG_R2D C P<5>
16919	PCIE_GEN3_R2D_RVSD	PCIE3_PHV	PEG_R2D	PEG_R2D C N<5>
16920	PCIE_GEN3_D2R_RVSD	PCIE3_PHV	PEG_D2R	PEG_D2R P<5>
16921	PCIE_GEN3_D2R_RVSD	PCIE3_PHV	PEG_D2R	PEG_D2R N<5>
16922	PCIE_GEN3_D2R_RVSD	PCIE3_PHV	PEG_D2R	PEG_D2R C P<5>
16923	PCIE_GEN3_D2R_RVSD	PCIE3_PHV	PEG_D2R	PEG_D2R C N<5>
16924	PCIE_GEN3_R2D	PCIE3_PHV	PEG_R2D	PEG_R2D P<4>
16925	PCIE_GEN3_R2D	PCIE3_PHV	PEG_R2D	PEG_R2D N<4>
16926	PCIE_GEN3_R2D	PCIE3_PHV	PEG_R2D	PEG_R2D C P<4>
16927	PCIE_GEN3_R2D	PCIE3_PHV	PEG_R2D	PEG_R2D C N<4>
16928	PCIE_GEN3_D2R	PCIE3_PHV	PEG_D2R	PEG_D2R P<4>
16929	PCIE_GEN3_D2R	PCIE3_PHV	PEG_D2R	PEG_D2R N<4>
16930	PCIE_GEN3_D2R	PCIE3_PHV	PEG_D2R	PEG_D2R C P<4>
16931	PCIE_GEN3_D2R	PCIE3_PHV	PEG_D2R	PEG_D2R C N<4>
16932	PCIE_GEN3_R2D	PCIE3_PHV	PEG_R2D	PEG_R2D P<3>
16933	PCIE_GEN3_R2D	PCIE3_PHV	PEG_R2D	PEG_R2D N<3>
16934	PCIE_GEN3_R2D	PCIE3_PHV	PEG_R2D	PEG_R2D C P<3>
16935	PCIE_GEN3_R2D	PCIE3_PHV	PEG_R2D	PEG_R2D C N<3>
16936	PCIE_GEN3_D2R	PCIE3_PHV	PEG_D2R	PEG_D2R P<3>
16937	PCIE_GEN3_D2R	PCIE3_PHV	PEG_D2R	PEG_D2R N<3>
16938	PCIE_GEN3_D2R	PCIE3_PHV	PEG_D2R	PEG_D2R C P<3>
16939	PCIE_GEN3_D2R	PCIE3_PHV	PEG_D2R	PEG_D2R C N<3>
16940	PCIE_GEN3_R2D	PCIE3_PHV	PEG_R2D	PEG_R2D P<2>
16941	PCIE_GEN3_R2D	PCIE3_PHV	PEG_R2D	PEG_R2D N<2>
16942	PCIE_GEN3_R2D	PCIE3_PHV	PEG_R2D	PEG_R2D C P<2>
16943	PCIE_GEN3_R2D	PCIE3_PHV	PEG_R2D	PEG_R2D C N<2>
16944	PCIE_GEN3_D2R	PCIE3_PHV	PEG_D2R	PEG_D2R P<2>
16945	PCIE_GEN3_D2R	PCIE3_PHV	PEG_D2R	PEG_D2R N<2>
16946	PCIE_GEN3_D2R	PCIE3_PHV	PEG_D2R	PEG_D2R C P<2>
16947	PCIE_GEN3_D2R	PCIE3_PHV	PEG_D2R	PEG_D2R C N<2>
16948	PCIE_GEN3_R2D	PCIE3_PHV	PEG_R2D	PEG_R2D P<1>
16949	PCIE_GEN3_R2D	PCIE3_PHV	PEG_R2D	PEG_R2D N<1>
16950	PCIE_GEN3_R2D	PCIE3_PHV	PEG_R2D	PEG_R2D C P<1>
16951	PCIE_GEN3_R2D	PCIE3_PHV	PEG_R2D	PEG_R2D C N<1>
16952	PCIE_GEN3_D2R	PCIE3_PHV	PEG_D2R	PEG_D2R P<1>
16953	PCIE_GEN3_D2R	PCIE3_PHV	PEG_D2R	PEG_D2R N<1>
16954	PCIE_GEN3_D2R	PCIE3_PHV	PEG_D2R	PEG_D2R C P<1>
16955	PCIE_GEN3_D2R	PCIE3_PHV	PEG_D2R	PEG_D2R C N<1>
16956	PCIE_GEN3_R2D_RVSD	PCIE3_PHV	PEG_R2D	PEG_R2D P<0>
16957	PCIE_GEN3_R2D_RVSD	PCIE3_PHV	PEG_R2D	PEG_R2D N<0>
16958	PCIE_GEN3_R2D_RVSD	PCIE3_PHV	PEG_R2D	PEG_R2D C P<0>
16959	PCIE_GEN3_R2D_RVSD	PCIE3_PHV	PEG_R2D	PEG_R2D C N<0>
16960	PCIE_GEN3_D2R_RVSD	PCIE3_PHV	PEG_D2R	PEG_D2R P<0>
16961	PCIE_GEN3_D2R_RVSD	PCIE3_PHV	PEG_D2R	PEG_D2R N<0>
16962	PCIE_GEN3_D2R_RVSD	PCIE3_PHV	PEG_D2R	PEG_D2R C P<0>
16963	PCIE_GEN3_D2R_RVSD	PCIE3_PHV	PEG_D2R	PEG_D2R C N<0>
CPU PCIe Clocks				
16964	PEG_REF_CLK	CLK_PCIE_PHV	CLK_PCIE	PEG_CLK100M_P
16965	PEG_REF_CLK	CLK_PCIE_PHV	CLK_PCIE	PEG_CLK100M_N
CPU PCIe Compensation				
16966		COMP_PCIE_PHV	COMP_PCIE	CPU PEG RCOMP
CPU eDP Compensation				
16967		COMP_EDP_PHV	COMP_EDP	CPU EDP RCOMP
16968		COMP_CFG_PHV	COMP_CFG	CPU CFG RCOMP

SYNCH MASTER-J16 NICK		SYNCH DATE=06/03/2013	
PAGE TITLE			
CPU PCIe Constraints			
 Apple Inc.		DRAWING NO.	SHEET NO.
		051-9889	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED		REVISION	
		13.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED		BRANCH	
		PAGE	112 OF 123
		SHEET	86 OF 97

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
PCIE_PHY	*	PCIE_85D
COMP_DMI_PHY	*	DMI_COMP

PCie-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_SAME_DIR	TOP,BOTTOM	=5X_DIELECTRIC	?
PCIE_SAME_DIR	*	=3.5X_DIELECTRIC	?
PCIE_ALT_DIR	*	=7X_DIELECTRIC	?
PCIE_ISO	*	=4:1_SPACING	?

TBT x4 PCIE Spacing Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_TBT_R2D	PCIE_TBT_R2D	*	PCIE_SAME_DIR
PCIE_TBT_D2R	PCIE_TBT_D2R	*	PCIE_SAME_DIR
PCIE_TBT_D2R	PCIE_TBT_R2D	*	PCIE_ALT_DIR
PCIE_TBT_D2R	*	*	PCIE_ISO
PCIE_TBT_R2D	*	*	PCIE_ISO

PCH x1 PCIE Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE	*	*	PCIE_ISO

DMI-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DMI_SAME_DIR	TOP,BOTTOM	=5X_DIELECTRIC	?
DMI_SAME_DIR	*	=4X_DIELECTRIC	?
DMI_ALT_DIR	*	=5X_DIELECTRIC	?
DMI_ISO	*	=4X_DIELECTRIC	?

DMI x4 PCIE Spacing Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DMI_N2S	DMI_N2S	*	DMI_SAME_DIR
DMI_S2N	DMI_S2N	*	DMI_SAME_DIR
DMI_N2S	DMI_S2N	*	DMI_ALT_DIR
DMI_N2S	*	*	DMI_ISO
DMI_S2N	*	*	DMI_ISO

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DMI_COMP	*	Y	0.2032 MM	0.2032 MM	3 MM	=STANDARD	=STANDARD

PCie (PCH)

Electrical Constraint Set	Physical	Spacing
x4 Thunderbolt		
H470 PCIE_GEN2_R2D	PCIE_PHY	PCIE_TBT_R2D PCIE_TBT_R2D P<3..0> 26
H470 PCIE_GEN2_R2D	PCIE_PHY	PCIE_TBT_R2D N<3..0> 26
H470 PCIE_GEN2_R2D	PCIE_PHY	PCIE_TBT_R2D C P<3..0> 13 26
H470 PCIE_GEN2_R2D	PCIE_PHY	PCIE_TBT_R2D C N<3..0> 13 26
H470 PCIE_GEN2_D2R	PCIE_PHY	PCIE_TBT_D2R P<3..0> 13 26
H470 PCIE_GEN2_D2R	PCIE_PHY	PCIE_TBT_D2R N<3..0> 13 26
H470 PCIE_GEN2_D2R	PCIE_PHY	PCIE_TBT_D2R C P<3..0> 26
H470 PCIE_GEN2_D2R	PCIE_PHY	PCIE_TBT_D2R C N<3..0> 26
H470 PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE PCIE_CLK100M_TBT_P 11 26
H470 PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE PCIE_CLK100M_TBT_N 11 26
x1 AirPort		
H470 PCIE_GEN2_R2D_CONN_AP	PCIE_PHY	PCIE AP_R2D_P 32
H470 PCIE_GEN2_R2D_CONN_AP	PCIE_PHY	PCIE AP_R2D_N 32
H470 PCIE_GEN2_R2D_CONN_AP	PCIE_PHY	PCIE AP_R2D_C_P 13 32
H470 PCIE_GEN2_R2D_CONN_AP	PCIE_PHY	PCIE AP_R2D_C_N 13 32
H470 PCIE_GEN2_D2R_CONN_AP	PCIE_PHY	PCIE AP_D2R_P 13 32
H470 PCIE_GEN2_D2R_CONN_AP	PCIE_PHY	PCIE AP_D2R_N 13 32
x1 Caesar IV		
H470 PCIE_GEN2_R2D	PCIE_PHY	PCIE ENET_R2D_P 35
H470 PCIE_GEN2_R2D	PCIE_PHY	PCIE ENET_R2D_N 35
H470 PCIE_GEN2_R2D	PCIE_PHY	PCIE ENET_R2D_C_P 13 35
H470 PCIE_GEN2_R2D	PCIE_PHY	PCIE ENET_R2D_C_N 13 35
H470 PCIE_GEN2_D2R	PCIE_PHY	PCIE ENET_D2R_P 13 35
H470 PCIE_GEN2_D2R	PCIE_PHY	PCIE ENET_D2R_N 13 35
H470 PCIE_GEN2_D2R	PCIE_PHY	PCIE ENET_D2R_C_P 35
H470 PCIE_GEN2_D2R	PCIE_PHY	PCIE ENET_D2R_C_N 35
H470 PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE PCIE_CLK100M_ENET_P 11 35
H470 PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE PCIE_CLK100M_ENET_N 11 35
x2 SSD		
H470 PCIE_REF_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE PCIE_CLK100M_SSD_P 11 33
H470 PCIE_REF_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE PCIE_CLK100M_SSD_N 11 33
PCH PCIE Compensation		
H470	COMP_DMI_PHY	COMP_PCIE PCH_PCIE_RCOMP 13

CPU DP REF CLK

Electrical Constraint Set	Physical	Spacing
CPU DP REF CLK		
H470 CPU_CLK135_DLL	PCIE_PHY	CLK_PCIE CPU_CLK135M_DPLLREF_N 6 11
H470 CPU_CLK135_DLL	PCIE_PHY	CLK_PCIE CPU_CLK135M_DPLLREF_P 6 11
H470 CPU_CLK135_DLL	PCIE_PHY	CLK_PCIE CPU_CLK135M_DPLLSS_N 6 11
H470 CPU_CLK135_DLL	PCIE_PHY	CLK_PCIE CPU_CLK135M_DPLLSS_P 6 11

DMI

Electrical Constraint Set	Physical	Spacing
DMI		
H470 DMI_N2S	PCIE_PHY	DMI_N2S DMI_N2S P<3..0> 5 12
H470 DMI_N2S	PCIE_PHY	DMI_N2S N<3..0> 5 12
H470 DMI_S2N	PCIE_PHY	DMI_S2N P<3..0> 5 12
H470 DMI_S2N	PCIE_PHY	DMI_S2N N<3..0> 5 12
H470 PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE DMI_CLK100M_CPU_P 6 11
H470 PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE DMI_CLK100M_CPU_N 6 11
DMI Compensation		
H470	COMP_DMI_PHY	COMP_PCIE PCH_DMI_RCOMP 12

PCH

PCH-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCH_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

PCH-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCH	*	=4:1_SPACING	?
COMP_PCH	*	=2:1_SPACING	?

PCI

PCI-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

PCI-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCI	*	=2:1_SPACING	?

LPC

LPC-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

LPC-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	=1.5:1_SPACING	?
CLK_LPC	*	=2:1_SPACING	?

HDA

HDA-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

HDA-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

Crystal

Crystal-specific Physical Rules

[illegible]

Crystal-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
XTAL	*	=4X_DIELECTRIC	?

SPI

SPI-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPI-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	=2:1_SPACING	?

PCI

Electrical Constraint Set	Physical	Spacing
PCI Clock		
1032	CLK_PCI_55S	CLK_PCI
1030	CLK_PCI_55S	CLK_PCI

LPC

Electrical Constraint Set	Physical	Spacing	
LPC			
LE60	LPC_55S	LPC	LPC_AD<3..0> 13 44 46
LE60	LPC_55S	LPC	LPC_AD_R<3..0> 13
LE60	LPC_55S	LPC	LPC_FRAME_L 13 44 46
LE60	LPC_55S	LPC	LPC_FRAME_R_L 13
LPC Clocks			
LE60	CLK_LPC_55S	CLK_LPC	LPC_CLK33M LPCPIUS 19 46
LE60	CLK_LPC_55S	CLK_LPC	LPC_CLK33M LPCPIUS_R 11 19
LE60	CLK_LPC_55S	CLK_LPC	LPC_CLK33M SMC 19 44
LE60	CLK_LPC_55S	CLK_LPC	LPC_CLK33M SMC_R 11 19

PCH Clocks

Electrical Constraint Set	Physical	Spacing		
PCH Reference Clock				
FEED	CLK_PCH_55R	CLK_PCH	SYSCLK_CLK25M_SB	11 19
FEED	CLK_PCH_55R	CLK_PCH	SYSCLK_CLK25M_SB_R	11
PCH RTC 32K				
FEED	CLK_XTAL	XTAL	PCH_CLK32K_RTCX1	11 19
FEED	CLK_XTAL	XTAL	PCH_CLK32K_RTCX2	11 19
FEED	CLK_XTAL	XTAL	PCH_CLK32K_RTCX2_R	19
SMC 32K				
FEED	CLK_PCH_55R	CLK_PCH	PM_CLK32K_SUSCLK_R	12 45
FEED	CLK_PCH_55R	CLK_PCH	SMC_CLK32K	44 45

25 MHz Reference Clocks

Electrical Constraint Set	Physical	Spacing	
25M Reference Crystal			
EN60	CLK_XTAL	XTAL	SYSCLK_CLK25M_X1 19
EN60	CLK_XTAL	XTAL	SYSCLK_CLK25M_X2 19
EN60	CLK_XTAL	XTAL	SYSCLK_CLK25M_X2_R 19
25M Reference Clocks			
EN60	CLK_RCH_55S	CLK_RCH	SYSCLK_CLK25M_ENET 19 35
EN60	CLK_RCH_55S	CLK_RCH	SYSCLK_CLK25M_ENET_R 19
EN60	CLK_RCH_55S	CLK_RCH	SYSCLK_CLK25M_TBT 19 26
EN60	CLK_RCH_55S	CLK_RCH	SYSCLK_CLK25M_TBT_R 26

HDA

Electrical Constraint Set	Physical	Spacing	
HDA			
H359	HDA_55S	HDA	HDA_BIT_CLK 11 52
H364	HDA_55S	HDA	HDA_BIT_CLK_R 11
H363	HDA_55S	HDA	HDA_RST_L 11 52
H362	HDA_55S	HDA	HDA_RST_R_L 11
H360	HDA_55S	HDA	HDA_SDOUT 11 52
H367	HDA_55S	HDA	HDA_SDOUT_R 11 19
H365	HDA_55S	HDA	HDA_SYNC 11 52
H366	HDA_55S	HDA	HDA_SYNC_R 11
H358	HDA_55S	HDA	HDA_SDIN0 11 52
H360	HDA_55S	HDA	AUD_SDI_R 52
SPDIF			
H390		HDA	AUD_SPDIF_CHIP 52
H391		HDA	AUD_SPDIF_OUT 52 56

SPI Bootrom

Electrical Constraint Set	Physical	Spacing	
SPI ROM			
H032	SPI_50S	SPI	SPI_CLK_R 13 46
H039	SPI_50S	SPI	SPI_CLK 46
H039	SPI_50S	SPI	SPI_ALT_CLK 46
H405	SPI_50S	SPI	SPI_SMC_CLK 44 46
H409	SPI_50S	SPI	SPI_MLB_CLK 46
H035	SPI_50S	SPI	SPI_CS0_R_L 13 46
H039	SPI_50S	SPI	SPI_CS0_L 46
H036	SPI_50S	SPI	SPI_ALT_CS_L 46
H400	SPI_50S	SPI	SPI_SMC_CS_L 44 46
H039	SPI_50S	SPI	SPI_MLB_CS_L 46
H039	SPI_50S	SPI	SPI_MOSI_R 13 46
H400	SPI_50S	SPI	SPI_MOSI 46
H403	SPI_50S	SPI	SPI_ALT_MOSI 46
H030	SPI_50S	SPI	SPI_SMC_MOSI 44 46
H338	SPI_50S	SPI	SPI_MLB_MOSI 46
H400	SPI_50S	SPI	SPI_MISO 13 46
H039	SPI_50S	SPI	SPI_ALT_MISO 46
H339	SPI_50S	SPI	SPI_SMC_MISO 44 46
H338	SPI_50S	SPI	SPI_MLB_MISO 46
H409	SPI_50S	SPI	SPIROM_USE_MLB 14 46

8	7	6	5	4	3	2	1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
CPU VCC Phases				CPU VCC Controller																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																			
<table><tr><th>Electrical Constraint Set</th><th>Physical</th><th>Spacing</th><th>Voltage</th><th>DIDT</th><th>NO_TEST</th></tr><tr><td colspan="6">Input Bus</td></tr><tr><td>H037</td><td>POWER</td><td>POWER</td><td>12V</td><td></td><td>PP12V_S0_CPUVCC FLT 61 62</td></tr><tr><td>H038</td><td>POWER</td><td>POWER</td><td>5V</td><td></td><td>REG VCC U7000 61</td></tr><tr><td colspan="6">Local Ground</td></tr><tr><td>H039</td><td>GND</td><td>GND</td><td>0V</td><td></td><td>AGND CPU 61 62 61</td></tr><tr><td colspan="6">Phase 1</td></tr><tr><td>H040</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG TD 1 62</td></tr><tr><td>H041</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG PWM CPUVCC 1 61 62</td></tr><tr><td>H042</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG PWM CPUVCC 1 R 61</td></tr><tr><td>H043</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG PHASE CPUVCC 1 62</td></tr><tr><td>H044</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG BOOT CPUVCC 1 62</td></tr><tr><td>H045</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG BOOT CPUVCC 1 RC 62</td></tr><tr><td>H046</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG UGATE CPUVCC 1 62</td></tr><tr><td>H047</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG LGATE CPUVCC 1 62</td></tr><tr><td>H048</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG SNUBBER CPUVCC 1 62</td></tr><tr><td>H049</td><td>POWER</td><td>POWER</td><td>1.8V</td><td></td><td>PPCPUVCC S0 SENSE 1 62</td></tr><tr><td>H050</td><td>ISNS_CPU_CORE</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td>REG ISENVCC 1 P 61 62</td></tr><tr><td>H051</td><td>ISNS_CPU_CORE</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td>REG ISENVCC 1 N 62</td></tr><tr><td>H052</td><td></td><td>SENSE</td><td></td><td></td><td>REG ISENVCC 1 NR 61 62</td></tr><tr><td colspan="6">Phase 2</td></tr><tr><td>H053</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG TD 2 62</td></tr><tr><td>H054</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG PWM CPUVCC 2 61 62</td></tr><tr><td>H055</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG PWM CPUVCC 2 R 61</td></tr><tr><td>H056</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG PHASE CPUVCC 2 62</td></tr><tr><td>H057</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG BOOT CPUVCC 2 62</td></tr><tr><td>H058</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG BOOT CPUVCC 2 RC 62</td></tr><tr><td>H059</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG UGATE CPUVCC 2 62</td></tr><tr><td>H060</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG LGATE CPUVCC 2 62</td></tr><tr><td>H061</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG SNUBBER CPUVCC 2 62</td></tr><tr><td>H062</td><td>POWER</td><td>POWER</td><td>1.8V</td><td></td><td>PPCPUVCC S0 SENSE 2 62</td></tr><tr><td>H063</td><td>ISNS_CPU_CORE</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td>REG ISENVCC 2 P 61 62</td></tr><tr><td>H064</td><td>ISNS_CPU_CORE</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td>REG ISENVCC 2 N 62</td></tr><tr><td>H065</td><td></td><td>SENSE</td><td></td><td></td><td>REG ISENVCC 2 NR 61 62</td></tr><tr><td colspan="6">Phase 3</td></tr><tr><td>H066</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG TD 3 62</td></tr><tr><td>H067</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG PWM CPUVCC 3 61 62</td></tr><tr><td>H068</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG PWM CPUVCC 3 R 61</td></tr><tr><td>H069</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG PHASE CPUVCC 3 62</td></tr><tr><td>H070</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG BOOT CPUVCC 3 62</td></tr><tr><td>H071</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG BOOT CPUVCC 3 RC 62</td></tr><tr><td>H072</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG UGATE CPUVCC 3 62</td></tr><tr><td>H073</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG LGATE CPUVCC 3 62</td></tr><tr><td>H074</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG SNUBBER CPUVCC 3 62</td></tr><tr><td>H075</td><td>POWER</td><td>POWER</td><td>1.8V</td><td></td><td>PPCPUVCC S0 SENSE 3 62</td></tr><tr><td>H076</td><td>ISNS_CPU_CORE</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td>REG ISENVCC 3 P 61 62</td></tr><tr><td>H077</td><td>ISNS_CPU_CORE</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td>REG ISENVCC 3 N 62</td></tr><tr><td>H078</td><td></td><td>SENSE</td><td></td><td></td><td>REG ISENVCC 3 NR 61 62</td></tr></table>				Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST	Input Bus						H037	POWER	POWER	12V		PP12V_S0_CPUVCC FLT 61 62	H038	POWER	POWER	5V		REG VCC U7000 61	Local Ground						H039	GND	GND	0V		AGND CPU 61 62 61	Phase 1						H040	VR_CTL_PHY	VR_CTL			REG TD 1 62	H041	VR_CTL_PHY	VR_CTL			REG PWM CPUVCC 1 61 62	H042	VR_CTL_PHY	VR_CTL			REG PWM CPUVCC 1 R 61	H043	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG PHASE CPUVCC 1 62	H044	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG BOOT CPUVCC 1 62	H045	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG BOOT CPUVCC 1 RC 62	H046	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG UGATE CPUVCC 1 62	H047	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG LGATE CPUVCC 1 62	H048	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG SNUBBER CPUVCC 1 62	H049	POWER	POWER	1.8V		PPCPUVCC S0 SENSE 1 62	H050	ISNS_CPU_CORE	SNS_DIFF_PHY	SENSE		REG ISENVCC 1 P 61 62	H051	ISNS_CPU_CORE	SNS_DIFF_PHY	SENSE		REG ISENVCC 1 N 62	H052		SENSE			REG ISENVCC 1 NR 61 62	Phase 2						H053	VR_CTL_PHY	VR_CTL			REG TD 2 62	H054	VR_CTL_PHY	VR_CTL			REG PWM CPUVCC 2 61 62	H055	VR_CTL_PHY	VR_CTL			REG PWM CPUVCC 2 R 61	H056	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG PHASE CPUVCC 2 62	H057	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG BOOT CPUVCC 2 62	H058	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG BOOT CPUVCC 2 RC 62	H059	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG UGATE CPUVCC 2 62	H060	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG LGATE CPUVCC 2 62	H061	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG SNUBBER CPUVCC 2 62	H062	POWER	POWER	1.8V		PPCPUVCC S0 SENSE 2 62	H063	ISNS_CPU_CORE	SNS_DIFF_PHY	SENSE		REG ISENVCC 2 P 61 62	H064	ISNS_CPU_CORE	SNS_DIFF_PHY	SENSE		REG ISENVCC 2 N 62	H065		SENSE			REG ISENVCC 2 NR 61 62	Phase 3						H066	VR_CTL_PHY	VR_CTL			REG TD 3 62	H067	VR_CTL_PHY	VR_CTL			REG PWM CPUVCC 3 61 62	H068	VR_CTL_PHY	VR_CTL			REG PWM CPUVCC 3 R 61	H069	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG PHASE CPUVCC 3 62	H070	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG BOOT CPUVCC 3 62	H071	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG BOOT CPUVCC 3 RC 62	H072	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG UGATE CPUVCC 3 62	H073	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG LGATE CPUVCC 3 62	H074	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG SNUBBER CPUVCC 3 62	H075	POWER	POWER	1.8V		PPCPUVCC S0 SENSE 3 62	H076	ISNS_CPU_CORE	SNS_DIFF_PHY	SENSE		REG ISENVCC 3 P 61 62	H077	ISNS_CPU_CORE	SNS_DIFF_PHY	SENSE		REG ISENVCC 3 N 62	H078		SENSE			REG ISENVCC 3 NR 61 62	<table><tr><th>Electrical Constraint Set</th><th>Physical</th><th>Spacing</th><th>Voltage</th><th>DIDT</th><th>NO_TEST</th></tr><tr><td colspan="6">ISL6372</td></tr><tr><td>H009</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUVCC_DVC 61</td></tr><tr><td>H009</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>CPUVCC_DVC_RC 61</td></tr><tr><td>H009</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>CPUVCC_FB_RC_2 61</td></tr><tr><td>H009</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUVCC_COMP 61</td></tr><tr><td>H009</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>CPUVCC_COMP_RC 61</td></tr><tr><td>H009</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUVCC_FB 61</td></tr><tr><td>H009</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>CPUVCC_FB_RC 61</td></tr><tr><td>H009</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>CPUVCC_FB_R_1 61</td></tr><tr><td>H009</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>CPUVCC_FB_R_2 61</td></tr><tr><td>H009</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>CPUVCC_PSICOMP_RC 61</td></tr><tr><td>H009</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUVCC_PSICOMP 61</td></tr><tr><td>H009</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUVCC_HFCOMP 61</td></tr><tr><td>H009</td><td>VSNS_CPU_CORE</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td>CPU_VCCSENSE_P 6 61</td></tr><tr><td>H009</td><td>VSNS_CPU_CORE</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td>CPU_VCCSENSE_N 9 61</td></tr><tr><td>H009</td><td></td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td>CPU_VCCSENSE_R_P 61</td></tr><tr><td>H009</td><td></td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td>CPU_VCCSENSE_R_N 61</td></tr><tr><td>H009</td><td></td><td>SNS_DIFF_PHY</td><td>SENSE</td><td>1.8V</td><td>SNS_VCC_XW_P 61</td></tr><tr><td>H009</td><td></td><td>SNS_DIFF_PHY</td><td>SENSE</td><td>0V</td><td>SNS_VCC_XW_N 61</td></tr><tr><td>H009</td><td></td><td></td><td>SENSE</td><td></td><td>REG_CPUVCC_VSEN 61</td></tr><tr><td>H009</td><td></td><td></td><td>SENSE</td><td></td><td>REG_CPUVCC_RGND 61</td></tr><tr><td>H009</td><td></td><td></td><td>SENSE</td><td></td><td>REG_CPUVCC_VIN 61</td></tr><tr><td>H009</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUVCC_IMON 48 61</td></tr><tr><td>H009</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>CPUVCC_IMON_R 61</td></tr><tr><td>H009</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUVCC_TM 61</td></tr><tr><td>H009</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUVCC_IMX 61</td></tr><tr><td>H009</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUVCC_NPSI 61</td></tr><tr><td>H009</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUVCC_FDVID 61</td></tr><tr><td>H009</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUVCC_TMX 61</td></tr><tr><td>H009</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUVCC_MEMVRSEL 61</td></tr><tr><td>H009</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUVCC_RSET 61</td></tr><tr><td>H009</td><td>CPU_VIDSCLK</td><td>VR_VID_PHY</td><td>VR_VID</td><td></td><td>CPU_VIDSCLK 6 61</td></tr><tr><td>H009</td><td></td><td>VR_VID_PHY</td><td>VR_VID</td><td></td><td>CPU_VIDSCLK_R 6</td></tr><tr><td>H009</td><td>CPU_VIDALERT_L</td><td>VR_VID_PHY</td><td>VR_VID</td><td></td><td>CPU_VIDALERT_L 9 61</td></tr><tr><td>H009</td><td></td><td>VR_VID_PHY</td><td>VR_VID</td><td></td><td>CPU_VIDALERT_R_L 9</td></tr><tr><td>H009</td><td>CPU_VIDSOUT</td><td>VR_VID_PHY</td><td>VR_VID</td><td></td><td>CPU_VIDSOUT 9 61</td></tr><tr><td>H009</td><td></td><td>VR_VID_PHY</td><td>VR_VID</td><td></td><td>CPU_VIDSOUT_R 9</td></tr><tr><td colspan="6">Output Bus</td></tr><tr><td>H009</td><td>POWER</td><td>POWER</td><td>1.8V</td><td></td><td>PPCPUVCC S0 CPU 60</td></tr></table>				Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST	ISL6372						H009	VR_CTL_PHY	VR_CTL			REG_CPUVCC_DVC 61	H009	VR_CTL_PHY	VR_CTL			CPUVCC_DVC_RC 61	H009	VR_CTL_PHY	VR_CTL			CPUVCC_FB_RC_2 61	H009	VR_CTL_PHY	VR_CTL			REG_CPUVCC_COMP 61	H009	VR_CTL_PHY	VR_CTL			CPUVCC_COMP_RC 61	H009	VR_CTL_PHY	VR_CTL			REG_CPUVCC_FB 61	H009	VR_CTL_PHY	VR_CTL			CPUVCC_FB_RC 61	H009	VR_CTL_PHY	VR_CTL			CPUVCC_FB_R_1 61	H009	VR_CTL_PHY	VR_CTL			CPUVCC_FB_R_2 61	H009	VR_CTL_PHY	VR_CTL			CPUVCC_PSICOMP_RC 61	H009	VR_CTL_PHY	VR_CTL			REG_CPUVCC_PSICOMP 61	H009	VR_CTL_PHY	VR_CTL			REG_CPUVCC_HFCOMP 61	H009	VSNS_CPU_CORE	SNS_DIFF_PHY	SENSE		CPU_VCCSENSE_P 6 61	H009	VSNS_CPU_CORE	SNS_DIFF_PHY	SENSE		CPU_VCCSENSE_N 9 61	H009		SNS_DIFF_PHY	SENSE		CPU_VCCSENSE_R_P 61	H009		SNS_DIFF_PHY	SENSE		CPU_VCCSENSE_R_N 61	H009		SNS_DIFF_PHY	SENSE	1.8V	SNS_VCC_XW_P 61	H009		SNS_DIFF_PHY	SENSE	0V	SNS_VCC_XW_N 61	H009			SENSE		REG_CPUVCC_VSEN 61	H009			SENSE		REG_CPUVCC_RGND 61	H009			SENSE		REG_CPUVCC_VIN 61	H009	VR_CTL_PHY	VR_CTL			REG_CPUVCC_IMON 48 61	H009	VR_CTL_PHY	VR_CTL			CPUVCC_IMON_R 61	H009	VR_CTL_PHY	VR_CTL			REG_CPUVCC_TM 61	H009	VR_CTL_PHY	VR_CTL			REG_CPUVCC_IMX 61	H009	VR_CTL_PHY	VR_CTL			REG_CPUVCC_NPSI 61	H009	VR_CTL_PHY	VR_CTL			REG_CPUVCC_FDVID 61	H009	VR_CTL_PHY	VR_CTL			REG_CPUVCC_TMX 61	H009	VR_CTL_PHY	VR_CTL			REG_CPUVCC_MEMVRSEL 61	H009	VR_CTL_PHY	VR_CTL			REG_CPUVCC_RSET 61	H009	CPU_VIDSCLK	VR_VID_PHY	VR_VID		CPU_VIDSCLK 6 61	H009		VR_VID_PHY	VR_VID		CPU_VIDSCLK_R 6	H009	CPU_VIDALERT_L	VR_VID_PHY	VR_VID		CPU_VIDALERT_L 9 61	H009		VR_VID_PHY	VR_VID		CPU_VIDALERT_R_L 9	H009	CPU_VIDSOUT	VR_VID_PHY	VR_VID		CPU_VIDSOUT 9 61	H009		VR_VID_PHY	VR_VID		CPU_VIDSOUT_R 9	Output Bus						H009	POWER	POWER	1.8V		PPCPUVCC S0 CPU 60
Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
Input Bus																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
H037	POWER	POWER	12V		PP12V_S0_CPUVCC FLT 61 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H038	POWER	POWER	5V		REG VCC U7000 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
Local Ground																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
H039	GND	GND	0V		AGND CPU 61 62 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
Phase 1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
H040	VR_CTL_PHY	VR_CTL			REG TD 1 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H041	VR_CTL_PHY	VR_CTL			REG PWM CPUVCC 1 61 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H042	VR_CTL_PHY	VR_CTL			REG PWM CPUVCC 1 R 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H043	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG PHASE CPUVCC 1 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H044	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG BOOT CPUVCC 1 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H045	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG BOOT CPUVCC 1 RC 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H046	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG UGATE CPUVCC 1 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H047	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG LGATE CPUVCC 1 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H048	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG SNUBBER CPUVCC 1 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H049	POWER	POWER	1.8V		PPCPUVCC S0 SENSE 1 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H050	ISNS_CPU_CORE	SNS_DIFF_PHY	SENSE		REG ISENVCC 1 P 61 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H051	ISNS_CPU_CORE	SNS_DIFF_PHY	SENSE		REG ISENVCC 1 N 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H052		SENSE			REG ISENVCC 1 NR 61 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
Phase 2																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
H053	VR_CTL_PHY	VR_CTL			REG TD 2 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H054	VR_CTL_PHY	VR_CTL			REG PWM CPUVCC 2 61 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H055	VR_CTL_PHY	VR_CTL			REG PWM CPUVCC 2 R 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H056	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG PHASE CPUVCC 2 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H057	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG BOOT CPUVCC 2 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H058	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG BOOT CPUVCC 2 RC 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H059	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG UGATE CPUVCC 2 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H060	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG LGATE CPUVCC 2 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H061	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG SNUBBER CPUVCC 2 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H062	POWER	POWER	1.8V		PPCPUVCC S0 SENSE 2 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H063	ISNS_CPU_CORE	SNS_DIFF_PHY	SENSE		REG ISENVCC 2 P 61 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H064	ISNS_CPU_CORE	SNS_DIFF_PHY	SENSE		REG ISENVCC 2 N 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H065		SENSE			REG ISENVCC 2 NR 61 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
Phase 3																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
H066	VR_CTL_PHY	VR_CTL			REG TD 3 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H067	VR_CTL_PHY	VR_CTL			REG PWM CPUVCC 3 61 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H068	VR_CTL_PHY	VR_CTL			REG PWM CPUVCC 3 R 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H069	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG PHASE CPUVCC 3 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H070	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG BOOT CPUVCC 3 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H071	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG BOOT CPUVCC 3 RC 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H072	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG UGATE CPUVCC 3 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H073	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG LGATE CPUVCC 3 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H074	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG SNUBBER CPUVCC 3 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H075	POWER	POWER	1.8V		PPCPUVCC S0 SENSE 3 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H076	ISNS_CPU_CORE	SNS_DIFF_PHY	SENSE		REG ISENVCC 3 P 61 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H077	ISNS_CPU_CORE	SNS_DIFF_PHY	SENSE		REG ISENVCC 3 N 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H078		SENSE			REG ISENVCC 3 NR 61 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
ISL6372																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
H009	VR_CTL_PHY	VR_CTL			REG_CPUVCC_DVC 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H009	VR_CTL_PHY	VR_CTL			CPUVCC_DVC_RC 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H009	VR_CTL_PHY	VR_CTL			CPUVCC_FB_RC_2 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H009	VR_CTL_PHY	VR_CTL			REG_CPUVCC_COMP 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H009	VR_CTL_PHY	VR_CTL			CPUVCC_COMP_RC 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H009	VR_CTL_PHY	VR_CTL			REG_CPUVCC_FB 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H009	VR_CTL_PHY	VR_CTL			CPUVCC_FB_RC 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H009	VR_CTL_PHY	VR_CTL			CPUVCC_FB_R_1 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H009	VR_CTL_PHY	VR_CTL			CPUVCC_FB_R_2 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H009	VR_CTL_PHY	VR_CTL			CPUVCC_PSICOMP_RC 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H009	VR_CTL_PHY	VR_CTL			REG_CPUVCC_PSICOMP 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H009	VR_CTL_PHY	VR_CTL			REG_CPUVCC_HFCOMP 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H009	VSNS_CPU_CORE	SNS_DIFF_PHY	SENSE		CPU_VCCSENSE_P 6 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H009	VSNS_CPU_CORE	SNS_DIFF_PHY	SENSE		CPU_VCCSENSE_N 9 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H009		SNS_DIFF_PHY	SENSE		CPU_VCCSENSE_R_P 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H009		SNS_DIFF_PHY	SENSE		CPU_VCCSENSE_R_N 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H009		SNS_DIFF_PHY	SENSE	1.8V	SNS_VCC_XW_P 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H009		SNS_DIFF_PHY	SENSE	0V	SNS_VCC_XW_N 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H009			SENSE		REG_CPUVCC_VSEN 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H009			SENSE		REG_CPUVCC_RGND 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H009			SENSE		REG_CPUVCC_VIN 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H009	VR_CTL_PHY	VR_CTL			REG_CPUVCC_IMON 48 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H009	VR_CTL_PHY	VR_CTL			CPUVCC_IMON_R 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H009	VR_CTL_PHY	VR_CTL			REG_CPUVCC_TM 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H009	VR_CTL_PHY	VR_CTL			REG_CPUVCC_IMX 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H009	VR_CTL_PHY	VR_CTL			REG_CPUVCC_NPSI 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H009	VR_CTL_PHY	VR_CTL			REG_CPUVCC_FDVID 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H009	VR_CTL_PHY	VR_CTL			REG_CPUVCC_TMX 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H009	VR_CTL_PHY	VR_CTL			REG_CPUVCC_MEMVRSEL 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H009	VR_CTL_PHY	VR_CTL			REG_CPUVCC_RSET 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H009	CPU_VIDSCLK	VR_VID_PHY	VR_VID		CPU_VIDSCLK 6 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H009		VR_VID_PHY	VR_VID		CPU_VIDSCLK_R 6																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H009	CPU_VIDALERT_L	VR_VID_PHY	VR_VID		CPU_VIDALERT_L 9 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H009		VR_VID_PHY	VR_VID		CPU_VIDALERT_R_L 9																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H009	CPU_VIDSOUT	VR_VID_PHY	VR_VID		CPU_VIDSOUT 9 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H009		VR_VID_PHY	VR_VID		CPU_VIDSOUT_R 9																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
Output Bus																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
H009	POWER	POWER	1.8V		PPCPUVCC S0 CPU 60																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
051-9889

REVISION
13.0.0

BRANCH

PAGE
119 OF 123


SHEET
93 OF 97

SYNC MASTER=J16 DG

SYNC DATE=04/21/2013

CPU VReg Constraints

119 OF 123



Thunderbolt

Thunderbolt-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_I2C_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
TBT_SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
TBTD_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

Thunderbolt-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_I2C	*	=2x_DIELECTRIC	?
TBT_SPI	*	=2x_DIELECTRIC	?
TBTDP	*	=5x_DIELECTRIC	?
TBTDP	TOP, BOTTOM	=7x_DIELECTRIC	?

SOURCE: Bill Cornelius's T29 Routing Notes

DisplayPort

DP-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	0.08MM	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

DP-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3:1_SPACING	?

Pairs should be within 100 mils of clock length.

Max length of DisplayPort traces: 12 inches

DisplayPort intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.

DisplayPort AUX channel intra-pair matching should be 5 ps. No relationship to other signals.

TBT IC Net Properties

Electrical Constraint Set	Physical	Spacing		
E100	DP_85D	DISPLAYPORT	DP_TBTSNKO_ML_C_P<3..0>	26 77
E101	DP_85D	DISPLAYPORT	DP_TBTSNKO_ML_C_N<3..0>	26 77
E102	DP_TBTSNKO_ML	DISPLAYPORT	DP_TBTSNKO_ML_P<3..0>	26
E103	DP_TBTSNKO_ML	DISPLAYPORT	DP_TBTSNKO_ML_N<3..0>	26
E104	DP_85D	DISPLAYPORT	DP_TBTSNKO_AUXCH_C_F	26 77
E105	DP_85D	DISPLAYPORT	DP_TBTSNKO_AUXCH_C_N	26 77
E106	DP_TBTSNKO_AUX	DISPLAYPORT	DP_TBTSNKO_AUXCH_P	26
E107	DP_TBTSNKO_AUX	DISPLAYPORT	DP_TBTSNKO_AUXCH_N	26
E108	DP_85D	DISPLAYPORT	DP_TBTSNK1_ML_C_P<3..0>	26 77
E109	DP_85D	DISPLAYPORT	DP_TBTSNK1_ML_C_N<3..0>	26 77
E110	DP_TBTSNK1_ML	DISPLAYPORT	DP_TBTSNK1_ML_P<3..0>	26
E111	DP_TBTSNK1_ML	DISPLAYPORT	DP_TBTSNK1_ML_N<3..0>	26
E112	DP_85D	DISPLAYPORT	DP_TBTSNK1_AUXCH_C_F	26 77
E113	DP_85D	DISPLAYPORT	DP_TBTSNK1_AUXCH_C_N	26 77
E114	DP_TBTSNK1_AUX	DISPLAYPORT	DP_TBTSNK1_AUXCH_P	26
E115	DP_TBTSNK1_AUX	DISPLAYPORT	DP_TBTSNK1_AUXCH_N	26
E100	DP_INTPH_TBT_ML_MUX	DP_85D	DP_TBTSRC_ML_P<3..0>	41
E101	DP_INTPH_TBT_ML_MUX	DP_85D	DP_TBTSRC_ML_N<3..0>	41
E102	DP_INTPH_TBT_ML_MUX	DP_85D	DP_TBTSRC_ML_C_P<3..0>	41
E103	DP_INTPH_TBT_ML_MUX	DP_85D	DP_TBTSRC_ML_C_N<3..0>	41
E104	DP_INTPH_TBT_AUX_MUX	DP_85D	DP_TBTSRC_AUXCH_P	41
E105	DP_INTPH_TBT_AUX_MUX	DP_85D	DP_TBTSRC_AUXCH_N	41
E106	DP_TBTSRC_AUX_C_P	DP_85D	DP_TBTSRC_AUX_C_P	41
E107	DP_TBTSRC_AUX_C_N	DP_85D	DP_TBTSRC_AUX_C_N	41
E108	TBT_I2C_55S	TBT_I2C	I2C_TBTRTR_SCL	26
E109	TBT_I2C_55S	TBT_I2C	I2C_TBTRTR_SDA	26
E100	TBT_SPT_CLK	TBT_SPT_55S	TBT_SPT_CLK	26
E101	TBT_SPT_MOST	TBT_SPT_55S	TBT_SPT_MOST	26
E102	TBT_SPT_MISO	TBT_SPT_55S	TBT_SPT_MISO	26
E103	TBT_SPT_CS_L	TBT_SPT_55S	TBT_SPT_CS_L	26

*: Only used on hosts supporting T29 video-in

DisplayPort

Electrical Constraint Set	Physical	Spacing	
Graphics Source			
FE009 DP_INTPNL_EG_ML_MUX	DP_850	DISPLAYPORT	DP_INT_EG_ML_P<1..0> 41 77
FE008 DP_INTPNL_EG_ML_MUX	DP_850	DISPLAYPORT	DP_INT_EG_ML_N<1..0> 41 77
FE004 DP_INTPNL_EG_AUX_MUX	DP_850	DISPLAYPORT	DP_INT_EG_AUX_P 41 77
FE005 DP_INTPNL_EG_AUX_MUX	DP_850	DISPLAYPORT	DP_INT_EG_AUX_N 41 77
FE006 DP_INTPNL_EG_AUX_MUX	DP_850	DISPLAYPORT	DP_INT_EG_AUX_C_P 41 77
FE007 DP_INTPNL_EG_AUX_MUX	DP_850	DISPLAYPORT	DP_INT_EG_AUX_C_N 41
Internal Panel			
FE000	DP_850	DISPLAYPORT	DP_INTPNL_ML_C_P<3..0> 41
FE001	DP_850	DISPLAYPORT	DP_INTPNL_ML_C_N<3..0> 41
FE009 DP_INTPNL_ML_CONN	DP_850	DISPLAYPORT	DP_INTPNL_ML_P<3..0> 40 41
FE000 DP_INTPNL_ML_CONN	DP_850	DISPLAYPORT	DP_INTPNL_ML_N<3..0> 40 41
FE000 DP_INTPNL_AUX_CONN	DP_850	DISPLAYPORT	DP_INTPNL_AUX_P 40 41
FE001 DP_INTPNL_AUX_CONN	DP_850	DISPLAYPORT	DP_INTPNL_AUX_N 40 41
Internal DP SPDIF			
FE000		HDA	DP_INT_SPDIF_AUDIO 40 52

JTAG_*

	Physical	Spacing	Netname
H592	XDP_PHY	XDP	JTAG_TBT_TDI 20 26
H593	XDP_PHY	XDP	JTAG_TBT_TDO 20 26
H594	XDP_PHY	XDP	JTAG_TBT_TMS 20 26

TBT_*

	Physical	Spacing	Voltage	Netname
R000	TBT I2C 55S	TBT I2C		TBT_A_CONFIG1_RC
R000	TBT I2C 55S	TBT I2C		TBT_B_CONFIG1_RC

TBT/DP Net Properties

Electrical Constraint Set	Physical	Spacing	
Port A			
H341 TBT_A_R2D1	TBTDE_90D	TBTDE	TBT A R2D C P<1>
H342 TBT_A_R2D1	TBTDE_90D	TBTDE	TBT A R2D C N<1>
H343 TBT_A_R2D0	TBTDE_90D	TBTDE	TBT A R2D C P<0>
H344 TBT_A_R2D0	TBTDE_90D	TBTDE	TBT A R2D C N<0>
H345	TBTDE_90D	TBTDE	TBT A R2D P<1..0>
H346	TBTDE_90D	TBTDE	TBT A R2D N<1..0>
H347 DP_TBTPA_ML1	DP_85D	DISPLAYPORT	DP TBTPA ML C P<1>
H348 DP_TBTPA_ML1	DP_85D	DISPLAYPORT	DP TBTPA ML C N<1>
H349 DP_TBTPA_ML1	DP_85D	DISPLAYPORT	DP TBTPA ML C P<3>
H349 DP_TBTPA_ML1	DP_85D	DISPLAYPORT	DP TBTPA ML C N<3>
H349 DP_TBTPA_ML1	DP_85D	DISPLAYPORT	DP TBTPA ML P<1>
H349 DP_TBTPA_ML1	DP_85D	DISPLAYPORT	DP TBTPA ML N<1>
H349 DP_TBTPA_ML1	DP_85D	DISPLAYPORT	DP TBTPA ML P<3>
H349 DP_TBTPA_ML1	DP_85D	DISPLAYPORT	DP TBTPA ML N<3>
H349 DP_A_LSX	DP_85D	DISPLAYPORT	DP A LSX ML P<1>
H349 DP_A_LSX	DP_85D	DISPLAYPORT	DP A LSX ML N<1>
H349	TBTDE_90D	TBTDE	TBT A D2R C P<1..0>
H349	TBTDE_90D	TBTDE	TBT A D2R C N<1..0>
H349 TBT_A_D2R1	TBTDE_90D	TBTDE	TBT A D2R P<1>
H349 TBT_A_D2R1	TBTDE_90D	TBTDE	TBT A D2R N<1>
H349 TBT_A_D2R0	TBTDE_90D	TBTDE	TBT A D2R P<0>
H349 TBT_A_D2R0	TBTDE_90D	TBTDE	TBT A D2R N<0>
H349 TBT_A_AUXCH	DP_85D	DISPLAYPORT	DP TBTPA AUXCH C P
H349 TBT_A_AUXCH	DP_85D	DISPLAYPORT	DP TBTPA AUXCH C N
H349	DP_85D	DISPLAYPORT	DP TBTPA AUXCH P
H349	DP_85D	DISPLAYPORT	DP TBTPA AUXCH N
H349 DP_A_AUXCH_DDC	DP_85D	DISPLAYPORT	DP A AUXCH DDC P
H349 DP_A_AUXCH_DDC	DP_85D	DISPLAYPORT	DP A AUXCH DDC N
H349	TBTDE_90D	TBTDE	TBT A D2R1 AUXDDC P
H349	TBTDE_90D	TBTDE	TBT A D2R1 AUXDDC N
Port B			
H349 TBT_B_R2D1	TBTDE_90D	TBTDE	TBT B R2D C P<1>
H349 TBT_B_R2D1	TBTDE_90D	TBTDE	TBT B R2D C N<1>
H349 TBT_B_R2D0	TBTDE_90D	TBTDE	TBT B R2D C P<0>
H349 TBT_B_R2D0	TBTDE_90D	TBTDE	TBT B R2D C N<0>
H349	TBTDE_90D	TBTDE	TBT B R2D P<1..0>
H349	TBTDE_90D	TBTDE	TBT B R2D N<1..0>
H349 DP_TBTPB_ML1	DP_85D	DISPLAYPORT	DP TBTPB ML C P<1>
H349 DP_TBTPB_ML1	DP_85D	DISPLAYPORT	DP TBTPB ML C N<1>
H349 DP_TBTPB_ML1	DP_85D	DISPLAYPORT	DP TBTPB ML C P<3>
H349 DP_TBTPB_ML1	DP_85D	DISPLAYPORT	DP TBTPB ML C N<3>
H349	DP_85D	DISPLAYPORT	DP TBTPB ML P<1>
H349	DP_85D	DISPLAYPORT	DP TBTPB ML N<1>
H349	DP_85D	DISPLAYPORT	DP TBTPB ML P<3>
H349	DP_85D	DISPLAYPORT	DP TBTPB ML N<3>
H349 DP_B_LSX	DP_85D	DISPLAYPORT	DP B LSX ML P<1>
H349 DP_B_LSX	DP_85D	DISPLAYPORT	DP B LSX ML N<1>
H349	TBTDE_90D	TBTDE	TBT B D2R C P<1..0>
H349	TBTDE_90D	TBTDE	TBT B D2R C N<1..0>
H349 TBT_B_D2R1	TBTDE_90D	TBTDE	TBT B D2R P<1>
H349 TBT_B_D2R1	TBTDE_90D	TBTDE	TBT B D2R N<1>
H349 TBT_B_D2R0	TBTDE_90D	TBTDE	TBT B D2R P<0>
H349 TBT_B_D2R0	TBTDE_90D	TBTDE	TBT B D2R N<0>
H349 TBT_B_AUXCH	DP_85D	DISPLAYPORT	DP TBTPB AUXCH C P
H349 TBT_B_AUXCH	DP_85D	DISPLAYPORT	DP TBTPB AUXCH C N
H349	DP_85D	DISPLAYPORT	DP TBTPB AUXCH P
H349	DP_85D	DISPLAYPORT	DP TBTPB AUXCH N
H349 DP_B_AUXCH_DDC	DP_85D	DISPLAYPORT	DP B AUXCH DDC P
H349 DP_B_AUXCH_DDC	DP_85D	DISPLAYPORT	DP B AUXCH DDC N
H349	TBTDE_90D	TBTDE	TBT B D2R1 AUXDDC P
H349	TBTDE_90D	TBTDE	TBT B D2R1 AUXDDC N

DP *

	Physical	Spacing	Netname
IOB0	TBT I2C 55S	TBT I2C	DP_TBTPFA_DDC_CLK 29 31
IOB0	TBT I2C 55S	TBT I2C	DP_TBTPFA_DDC_DATA 29 31
IOB0	TBT I2C 55S	TBT I2C	DP_TBTPFB_DDC_CLK 30 31
IOB0	TBT I2C 55S	TBT I2C	DP_TBTPFB_DDC_DATA 30 31

SYNC MASTER=MASTER		SYNC DATE=04/21/2013	
PAGE TITLE			
TBT/DP Constraints			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-9889		D
	REVISION		
		13.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	
		121 OF 123	
		SHEET	
		95 OF 97	

D

C

B

A

5

5

5

5

10

10

10

10

2	1
---	---

Backlight Controller

BLC-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
BLC_P6MM	*	Y	0.600 MM	0.100 MM	3.0 MM	=STANDARD	=STANDARD
BLC_P3MM	*	Y	0.300 MM	0.100 MM	3.0 MM	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
POWER_BLC	*	BLC_P6MM
POWER_BLC_RET	*	BLC_P3MM
BLC_CTL_PHY	*	BLC_P3MM

BLC-specific Spacing Definitions

BLC High Voltage Output

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BLC_HV_ISO	*	0.45mm	1000

BLC Baddies

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PHASE_ISO	*	=8:1_SPACING	2000
PHASE_SW2SW	*	=1:1_SPACING	?
PHASE_SW2PWR	*	=2:1_SPACING	?
PHASE_SW2GND	*	=2:1_SPACING	?

BLC Control

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BLC_CTL_ISO	*	=3:1_SPACING	?

Constraints

BLC High Voltage Output

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
BLC_HV	BLC_CTL	*	BLC_CTL_ISO
BLC_HV	BLC_HV	*	BLC_CTL_ISO
BLC_HV	*	*	BLC_HV_ISO

BLC Baddies

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
BLC_PHASE	*	*	PHASE_ISO
BLC_PHASE	BLC_PHASE	*	PHASE_SW2SW
BLC_PHASE	POWER	*	PHASE_SW2PWR
BLC_PHASE	GND	*	PHASE_SW2GND

BLC Control

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
BLC_CTL	*	*	BLC_CTL_ISO

Is it chel'oh or sel'oh?

Physical	Spacing	Voltage	D1D2	NO_TEST
Input Bus				
P12V_POWER	POWER	12V		PP12V_BKLT_SNS
P12V_FUSED	POWER	12V		PP12V_BKLT_FUSED
P12V_S0_FILTER	POWER	12V		PP12V_S0_BKLT_FILTER
P12V_FWR	POWER	12V		PP12V_S0_BKLT_FWR
P12V_PWR_R	POWER	12V		PP12V_S0_BKLT_PWR_R
P5V_R	POWER	5V		PP5V_S0_BKLT_R
P3V3_VDDIO_R	POWER	3.3V		PP3V3_S0_BKLT_VDDIO_R
Local Ground				
BKLT_CTL_PHY	BKLT_PHASE	0V		PGND_BKLT
BKLT_CTL_PHY	BKLT_PHASE	0V		DGND_BKLT
BKLT_CTL_PHY	BKLT_PHASE	0V		LGND_BKLT
Backlight				
P12V_POWER_BKLT	BKLT_PHASE	80V	TRUE	BKLT_PHASE
P12V_CTL_PHY	BKLT_PHASE	80V	TRUE	BKLT_GATE
P12V_CTL_PHY	BKLT_PHASE	80V	TRUE	BKLT_GATE_R
P12V_CTL_PHY	BKLT_PHASE	80V	TRUE	BKLT_SNUBBER
P12V_CTL_PHY	BKLT_PHASE	12V	TRUE	BKLT_SW_R
P12V_CTL_PHY	BKLT_CTL			BKLT_ISET
P12V_CTL_PHY	BKLT_CTL			BKLT_FLT
P12V_CTL_PHY	BKLT_CTL			BKLT_FLT_RC
P12V_SNS_DIFF_PHY	SENSE			BKLT_SW_P
P12V_SNS_DIFF_PHY	SENSE			BKLT_SW_N
P12V_SNS	SENSE			BKLT_FB
P12V_HV	BKLT_HV	67V		BKLT_FB_XW
P12V_HV	BKLT_HV	67V		BKLT_FB_R
P12V_POWER_BKLT_RET	BKLT_CTL			BKLT_ISEN1
P12V_POWER_BKLT_RET	BKLT_CTL			BKLT_ISEN2
P12V_POWER_BKLT_RET	BKLT_CTL			BKLT_ISEN3
P12V_POWER_BKLT_RET	BKLT_CTL			BKLT_ISEN4
P12V_POWER_BKLT_RET	BKLT_CTL			BKLT_ISEN5
P12V_POWER_BKLT_RET	BKLT_CTL			BKLT_ISEN6
P12V_POWER_BKLT_RET	BKLT_HV			BKLT_ISEN1_R
P12V_POWER_BKLT_RET	BKLT_HV			BKLT_ISEN2_R
P12V_POWER_BKLT_RET	BKLT_HV			BKLT_ISEN3_R
P12V_POWER_BKLT_RET	BKLT_HV			BKLT_ISEN4_R
P12V_POWER_BKLT_RET	BKLT_HV			BKLT_ISEN5_R
P12V_POWER_BKLT_RET	BKLT_HV			BKLT_ISEN6_R
P12V_POWER_BKLT_RET	BKLT_HV			LED_RETURN_1
P12V_POWER_BKLT_RET	BKLT_HV			LED_RETURN_2
P12V_POWER_BKLT_RET	BKLT_HV			LED_RETURN_3
P12V_POWER_BKLT_RET	BKLT_HV			LED_RETURN_4
P12V_POWER_BKLT_RET	BKLT_HV			LED_RETURN_5
P12V_POWER_BKLT_RET	BKLT_HV			LED_RETURN_6
Output Bus				
P12V_POWER_BKLT	BKLT_HV	67V		BKLT_BOOST
P12V_POWER_BKLT	BKLT_HV	67V		BKLT_BOOST_1
P12V_POWER_BKLT	BKLT_HV	67V		BKLT_BOOST_2

Cello Miscellaneous

Electrical Constraint Set	Physical	Spacing	
SPI			
	SMB_PHY	SMB	BKLT_SCL 650
	SMB_PHY	SMB	BKLT_SDA 650