

87654321

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.

3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV

ECN

DESCRIPTION OF REVISION

CK APPD

DATE

2010-07-22

SCHEM, MLB DVT, K99

07/22/10

Page

(.csa)

Contents

Sync

1

1

Table of Contents

2

2

System Block Diagram

K16_MLB

3

3

Power Block Diagram

K16_MLB

4

4

K99 BOM Variants

K16_MLB

5

5

BOM Configuration

K24_MLB

6

6

Revision History

K24_MLB

7

7

FUNCTIONAL TEST

K16_MLB

8

8

Power Aliases

K16_MLB

9

9

SIGNAL ALIAS

K16_MLB

10

10

CPU FSB

K16_MLB

11

11

CPU Power & Ground

K16_MLB

12

12

CPU Decoupling & VID

K16_MLB

13

13

eXtended Debug Port (Micro-XDP)

K16_MLB

14

14

MCP CPU Interface

K16_MLB

15

15

MCP Memory Interface

K16_MLB

16

16

MCP PCIe Interfaces

K16_MLB

17

17

MCP Graphics

K16_MLB

18

18

MCP SATA, USB & Ethernet

K16_MLB

19

19

MCP HDA, LPC & MISC

K16_MLB

20

20

MCP Power & Ground

K16_MLB

21

21

MCP89 Memory Rail Gating

K16_MLB

22

22

MCP89 GFX Core Rail Gating

K16_MLB

23

23

MCP Standard Decoupling

K16_MLB

24

24

MCP Graphics Support

K16_MLB

25

25

SB Misc

K16_MLB

26

26

DDR3 DRAM Channel A (0-31)

K16_MLB

27

27

DDR3 DRAM Channel A (32-63)

K16_MLB

28

28

DDR3 DRAM Channel B (0-31)

K16_MLB

29

29

DDR3 DRAM Channel B (32-63)

K16_MLB

30

30

DDR BYPASSING 1

K16_MLB

31

31

DDR BYPASSING 2

K16_MLB

32

32

Memory Active Termination

K16_MLB

33

33

FSB/DDR3 Vref Margining

K16_MLB

34

34

X21 WIRELESS CONNECTOR

K16_MLB

35

35

SATA CONNECTOR

K16_MLB

36

36

External USB Connectors

K16_MLB

37

37

LIO CONNECTORS

N/A

38

38

SMC

K16_MLB

39

39

SMC Support

K16_MLB

40

40

LPC+SPI Debug Connector

K16_MLB

41

41

K16/K99 SMus Connections

K16_MLB

42

42

Voltage & Current Sensing

K16_MLB

43

43

Current Sensing

K16_MLB

44

44

Thermal Sensors

K16_MLB

45

45

Fan

K16_MLB

Page

(.csa)

Contents

Sync

46

46

WELLSPRING 1

K16_MLB

47

47

SPI ROM

K16_MLB

48

48

AUDIO: SPEAKER AMP

AUDIO

49

49

DC-In & Battery Connectors

K24_MLB

50

50

PBus Supply & Battery Charger

K16_MLB

51

51

5V / 3.3V Power Supply

K16_MLB

52

52

1.5V/1.35V LVDDR3 Supply

K16_MLB

53

53

IMVP6 CPU VCore Regulator

POWER

54

54

MCP VCore Regulator

K16_MLB

55

55

CPUVTT (1.05V) Power Supply

K16_MLB

56

56

Misc Power Supplies

K16_MLB

57

57

Power Sequencing

K16_MLB

58

58

Power FETs

K16_MLB

59

59

Internal DisplayPort Connector

K16_MLB

60

60

External DisplayPort Support

K16_MLB

61

61

DisplayPort Connector

K16_MLB

62

62

LCD Backlight Driver

K16_MLB

63

63

LCD Backlight Support

K16_MLB

64

64

Additional CPU/GPU Decoupling

K16_MLB

65

65

CPU/FSB Constraints

K16_MLB

66

66

Memory Constraints

K16_MLB

67

67

MCP Constraints 1

K16_MLB

68

68

MCP Constraints 2

K16_MLB

69

69

Ethernet Constraints

K16_MLB

70

70

SMC Constraints

K16_MLB

71

71

K16/K99 Specific Constraints

K16_MLB

72

72

K99 RULE DEFINITIONS

K16_MLB

73

73

Acoustic Cap BOM Config Tables

K16_MLB

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-8379	1	SCHEM, MLB, K99	SCH	CRITICAL	
020-2796	1	PCBF, MLB, K99	PCB	CRITICAL	

DRAWING TITLE

SCHEM, MLB, K99

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-8379

REVISION

4.4.0

BRANCH

PAGE


1 OF 110

SHEET


1 OF 73

SIZE

D





Need to update!!!





[illegible]

☐	NO_TEST=TRUE	FSB A L<35..>	10 14 65
☐	NO_TEST=TRUE	FSB ADS L	10 14 65
☐	NO_TEST=TRUE	FSB ADSTB L<1..0>	10 14 65
☐	NO_TEST=TRUE	FSB D L<63..0>	10 14 65
☐	NO_TEST=TRUE	FSB DINV L<3..0>	10 14 65
☐	NO_TEST=TRUE	FSB DSTB L N<3..0>	10 14 65
☐	NO_TEST=TRUE	FSB DSTB L P<3..0>	10 14 65
☐	NO_TEST=TRUE	FSB HIT L	10 14 65
☐	NO_TEST=TRUE	FSB HITM L	10 14 65
☐	NO_TEST=TRUE	FSB LOCK L	10 14 65
☐	NO_TEST=TRUE	FSB REQ L<4..0>	10 14 65









4x 270uF. 32x 10uF 0603, 28x 2.2uF 0402 + 40x 2.2uF 0402



D




B






B





SYNC MASTER=K16 MLB		SYNC DATE=03/24/2016	
PAGE TITLE			
CPU Decoupling & VID			
	Apple Inc.	DRAWING NUMBER	051-8379
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		REVISION	4.4.0
		BRANCH	
		PAGE	12 OF 110
		SHEET	12 OF 73













NOTE: 100K pull-downs required if HPLUG_DET0/HPLUG_DET1 are not used.

DDC Mode Pull-downs

NOTE: DP_AUX_CH1 also requires pull-downs if used for dual-mode DisplayPort (DP++). If unused no pulls are necessary, if used for TMDS/HDMI only then only pull-ups are necessary.



GPIO Pull-Ups



RGB DAC Disable:
Okay to float all RGB_DAC signals.
DDC_CLK0/DDC_DATA0 pull-ups still required (or use as GPIOs).
Connect +3.3V_RGBDAC pin to GND.
NOTE: No Composite/S-Video/Component Video support on MCP89

Interface Mode		
MCP Signal	TMDS/HDMI	LVDS
=MCP_IFPA_TXC_P/N	TMDS_IG_TXC_P/N	LVDS_IG_A_CLK_P/N
=MCP_IFPA_TXD_P/N<0>	TMDS_IG_TXD_P/N<0>	LVDS_IG_A_DATA_P/N<0>
=MCP_IFPA_TXD_P/N<1>	TMDS_IG_TXD_P/N<1>	LVDS_IG_A_DATA_P/N<1>
=MCP_IFPA_TXD_P/N<2>	TMDS_IG_TXD_P/N<2>	LVDS_IG_A_DATA_P/N<2>
=MCP_IFPA_TXD_P/N<3>	(UNUSED)	LVDS_IG_A_DATA_P/N<3>
=MCP_IFPB_TXC_P/N	(UNUSED)	LVDS_IG_B_CLK_P/N
=MCP_IFPB_TXD_P/N<0>	TMDS_IG_TXD_P/N<3>	LVDS_IG_B_DATA_P/N<0>
=MCP_IFPB_TXD_P/N<1>	TMDS_IG_TXD_P/N<4>	LVDS_IG_B_DATA_P/N<1>
=MCP_IFPB_TXD_P/N<2>	TMDS_IG_TXD_P/N<5>	LVDS_IG_B_DATA_P/N<2>
=MCP_IFPB_TXD_P/N<3>	(UNUSED)	LVDS_IG_B_DATA_P/N<3>
=MCP_IFPAB_DDC_CLK	TMDS_IG_DDC_CLK	LVDS_IG_DDC_CLK
=MCP_IFPAB_DDC_DATA	TMDS_IG_DDC_DATA	LVDS_IG_DDC_DATA

LVDS: Power +VDD_IFPx at 1.8V
TMDS: Power +VDD_IFPx at 3.3V

SYNC MASTER=K16 MLB

SYNC DATE=07/07/2016

PAGE TITLE

MCP Graphics


 Apple Inc.

DRAWING NUMBER
051-8379

REVISION
4.4.0


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

BRANCH
PAGE
17 OF 110
SHEET
17 OF 73




Internal MAC Disable:
Connect RGMII_RXD<0:3> together to 10K pull-down.
Connect RGMII_RXCLK to 10K pull-down.
Connect RGMII_RXCTL to 10K pull-down.
Connect RGMII_INTR to 10K pull-down (if not used as GPIO).
+3.3V_PLL_MAC_DUAL must remain connected to 3.3V RMGT rail.
RGMII_COMP_VDD/_GND must remain connected as shown.
Connect RGMII_VREF to 10K pull-down.
Connect RGMII_MDIO to 10K pull-down.
All other pins can be left TP or NC.

SYNC MASTER=K16 MLB		SYNC DATE=07/07/2016	
PAGE TITLE			
MCP SATA, USB & Ethernet			
 Apple Inc.	DRAWING NUMBER	051-8379	SIZE
	REVISION	4.4.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		BRANCH	
		PAGE	18 OF 110
		SHEET	18 OF 73




HDA Output Caps


For EMI Reduction on HDA interface



GPIO Pull-Ups/Downs



Platform-Specific Connections



NOTE: MCP SLP S5# signal has the behavior of Intel's SLP_S4# signal

BUF_SIO_CLK Frequency	
Frequency	HDA_SYNC
24 MHz	1
14.31818 MHz	0

BIOS Boot Select

I/F	LPC_FRAME#
LPC	0
SPI	1

NOTE: MCP89 does not support FWH, only LPC ROMs. So Apple designs will not use LPC for BootROM override.

SPI Frequency Select

Frequency	SPI_D0	SPI_CLK
25.0 MHz	0	0
31.2 MHz	0	1
42.7 MHz	1	0
62.5 MHz	1	1

NOTE: 42 & 62 MHz use FAST_READ command. Straps not provided on this page.

NOTE: MCP SLP_S5# pin has the behavior of Intel's SLP_S4# signal.

MCP_SPKR:
0 = USER mode (Normal boot mode)
1 = SAFE mode (For ROMSIP recovery)
Connects to SMC for automatic recovery.

SYNC MASTER=K16 MLB

SYNC DATE=07/07/2016

MCP HDA, LPC & MISC

Apple Inc.

051-8379

4.4.0

19 OF 110

19 OF 73

NOTICE OF PROPRIETARY PROPERTY:


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED



Current numbers from MCP89 A01 Bring-Up Support document (MCP80_TDP_EDP_Bringup_Targets_Apple.pdf, dated August 5, 2009). K6/K69 EDP currents used.

SYNC MASTER=K16 MLB

SYNC DATE=07/07/2016

MCP Power & Ground

Apple Inc.

DRAWING NUMBER 051-8379

REVISION 4.4.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE 20 OF 110

SHEET 20 OF 73






Current numbers from MCP89 A01 Bring-Up Support document (MCP80_TDP_EDP_Bringup_Targets_Apple.pdf, dated August 5, 2009). K6/K69 EDP currents used.

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S2988	1	IC, MIC5366, LDO REG, 2.5V, 150mA, SC70	U2590	CRITICAL	HVDDLDO:FIXED
353S2979	1	IC, LDO, TPS717, ADJ, 150mA, 3%, SC70, HF	U2590	CRITICAL	HVDDLDO:ADJ


$$V_{out} = 0.8V * (R_a + R_b) / R_b, R_b \sim 320k\Omega$$

SYNC MASTER=K16 MLB		SYNC DATE=07/07/2016	
PAGE TITLE			
MCP Standard Decoupling			
 Apple Inc.		DRAWING NUMBER	051-8379
		REVISION	4.4.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	25 OF 110
		SHEET	23 OF 73




Current numbers from MCP89 A01 Bring-Up Support document (MCP80_TDP_EDP_Bringup_Targets_Apple.pdf, dated August 5, 2009). K6/K69 EDP currents used.


SYNC_MASTER=K16_MLB		SYNC_DATE=07/07/2016	
PAGE TITLE			
MCP Graphics Support			
 Apple Inc.		DRAWING NUMBER	051-8379
		REVISION	4.4.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	26 OF 110
		SHEET	24 OF 73



RTC Crystal




MCP 25MHz Crystal




Platform Reset Connections


LPC Reset (Unbuffered)




PCIE Reset (Unbuffered)




MCP S0 PWRGD & CPU_VLD




System Reset Circuit



SYNC MASTER=K6 MLB		SYNC DATE=12/11/2009	
PAGE TITLE		SB Misc	
		DRAWING NUMBER	051-8379
		REVISION	4.4.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	28 OF 110
		SHEET	25 OF 73




A14/A15 FOR 2G/4G MONO ONLY
CS1 IS FOR 2G DDP RANK CONTROL




A14/A15 FOR 2G/4G MONO ONLY
CS1 IS FOR 2G DDP RANK CONTROL

SYNC MASTER=K16 MLB		SYNC DATE=07/07/2016	
PAGE TITLE			
DDR3 DRAM Channel A		A (32-63)	
 Apple Inc.	DRAWING NUMBER		SIZE
	051-8379		D
		REVISION	
		4.4.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH			
PAGE		32 OF 110	
SHEET		27 OF 73	




A14/A15 FOR 2G/4G MONO ONLY
CS1 IS FOR 2G DDP RANK CONTROL


SYNC MASTER=K16 MLB		SYNC DATE=07/07/2016	
PAGE TITLE			
DDR3 DRAM Channel B		B (0-31)	
	Apple Inc.	DRAWING NUMBER	051-8379
		REVISION	4.4.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	33 OF 110
		SHEET	28 OF 73





A14/A15 FOR 2G/4G MONO ONLY
CS1 IS FOR 2G DDP RANK CONTROL


SYNC MASTER=K16 MLB		SYNC DATE=07/07/2016	
PAGE TITLE			
DDR3 DRAM Channel B		B (32-63)	
 Apple Inc.	DRAWING NUMBER		051-8379
	REVISION		4.4.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH			
PAGE		34 OF 110	
SHEET		29 OF 73	







SYNC MASTER=K16 MLB		SYNC DATE=07/07/2016	
PAGE 111			
Memory Active Termination			
	Apple Inc.		DRAWING NUMBER 051-8379
			SIZE D
		REVISION 4.4.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED			
		PAGE 37 OF 110	
		SHEET 32 OF 73	



Page Notes


Power aliases required by this page:
- =PP3V3_S3_VREFMRGN
- =PPVTT_S3_DDR_BUF


Signal aliases required by this page:
- =I2C_VREFDACS_SCL
- =I2C_VREFDACS_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA

BOM options provided by this page:
VREFMRGN:YES - Stuffs VREF Margining Circuitry.
VREFMRGN:NO - Bypasses VREF Margining Circuitry.

	MEM VREF DQ	MEM VREF CA	MEM VREG	CPU GTLREF (FSB)
DAC Channel:	A	C	D	D
PCA9557D Pin:	1	3	5	7
Nominal value		0.75V (DAC: 0x3A)	1.5V (DAC: 0x3A)	0.7V (DAC: 0x8B)
Margined target:		0.300V - 1.200V (+/- 450mV)	1.998V - 1.002V (+/- 498mV)	0.200V - 1.050V (+/- 500mV)
DAC range:		0.000V - 1.501V (0x00 - 0x74)	0.000V - 1.501V (0x00 - 0x74)	0.000V - 1.191V (0x00 - 0x5C)
VRef current:		+3.4mA - -3.4mA (- = sourced)	+33uA - -33uA (- = sourced)	+750uA - -528uA (- = sourced)
DAC step size:		7.69mV / step @ output	8.59mV / step @ output	9.24mV / step @ output

SYNC MASTER=K16 MLB		SYNC DATE=07/07/2016	
PAGE TITLE			
FSB/DDR3 Vref Margining			
 Apple Inc.		DRAWING NUMBER	051-8379
		SIZE	D
		REVISION	4.4.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED.			
		BRANCH	
		PAGE	39 OF 110
		SHEET	33 OF 73





SYNC MASTER=K16 MLB

SYNC DATE=07/07/2016

PAGE TITLE

SATA CONNECTOR

 Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-8379

REVISION

4.4.0

BRANCH

PAGE

45 OF 110

SHEET

35 OF 73

SIZE

D

D

C

B

A


D

C


B

A


Port Power Switch




USB/SMC Debug Mux




Right USB Port



SYNC MASTER=K16 MLB		SYNC DATE=07/07/2016	
PAGE TITLE			
External USB Connectors			
 Apple Inc.		DRAWING NUMBER	051-8379
		SIZE	D
		REVISION	4.4.0
		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	46 OF 110
		SHEET	36 OF 73





D



B



A




5

4

3







SYNC MASTER=K16 MLB


SYNC DATE=07/07/2016

PAGE TITLE		LPC+SPI Debug Connector	
Apple Inc.		DRAWING NUMBER	051-8379
		REVISION	4.4.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	51 OF 110
		SHEET	40 OF 73







CPU Voltage Sense / Filter




MCP Voltage Sense / Filter




PBUS Voltage Sense Enable & Filter




DDR3 1V5R1V35 Current Sense / Filter




AirPort Current Sense / Filter




HDD Current Sense / Filter



LCD Backlight Driver Input Current Sense / Filter



SYNC MASTER=K16 MLB		SYNC DATE=07/07/2016	
PAGE TITLE		Voltage & Current Sensing	
Apple Inc.		DRAWING NUMBER	051-8379
		REVISION	4.4.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	53 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	42 OF 73
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



VERIFY ALL RESISTOR AND GAINS

SYNC MASTER=K16 MLB		SYNC DATE=07/07/2016	
PAGE TITLE			
Current Sensing			
 Apple Inc.		DRAWING NUMBER	051-8379
		REVISION	4.4.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	54 OF 110
		SHEET	43 OF 73

D

C

B

A


D

C


B

A

CPU T-Diode Thermal Sensor




MCP T-Diode Thermal Sensor





SYNC MASTER=K16 MLB		SYNC DATE=07/07/2016	
PAGE TITLE			
Thermal Sensors			
 Apple Inc.		DRAWING NUMBER	051-8379
		REVISION	4.4.0
		BRANCH	
		PAGE	55 OF 110
		SHEET	44 OF 73
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

FAN CONNECTOR





SYNC_MASTER=K16_MLB		SYNC_DATE=07/07/2016	
PAGE TITLE		Fan	
		DRAWING NUMBER	051-8379
		REVISION	4.4.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	56 OF 110
		SHEET	45 OF 73






MCP89 SPI Frequency Select		
Frequency	SPI_MOSI	SPI_CLK
25.0 MHz	0	0
31.2 MHz	0	1
41.7 MHz	1	0
62.5 MHz	1	1
NOTE: 42 & 62 MHz use FAST_READ command.		






SYNC MASTER=K84 MLB		SYNC DATE=11/09/2009	
PAGE TITLE		DC-In & Battery Connectors	
Apple Inc.		DRAWING NUMBER	051-8379
		REVISION	4.4.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	69 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	49 OF 73
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=K16_MLB		SYNC DATE=07/07/2016	
PAGE TITLE			
5V / 3.3V Power Supply		DRAWING NUMBER	
 Apple Inc.		051-8379	
		SIZE D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		4.4.0	
		BRANCH	
		PAGE	
		72 OF 110	
		SHEET	
		51 OF 73	



Use LVDDR3:YES for fixed 1.35V operation or LVDDR3:NO for fixed 1.5V operation.

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0331	1	RES, 15K, 1%, 1/16W, MF-LF, 0402	R7321		LVDDR3:NO

SYNC MASTER=K16 MLB

SYNC DATE=07/07/2016

1.5V/1.35V LVDDR3 Supply

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
051-8379


REVISION
4.4.0

BRANCH

PAGE
73 OF 110

SHEET
52 OF 73

IMVP6 CPU VCORE REGULATOR



$$OCP = 21.5MV / R7480 + 3.1A$$
$$VPMON = 90 \times R7480 \times VO \times IO$$
$$18A @ 1V = 1.62V$$
$$LOAD LINE = R7480 \times 6 / (500U \times R7414)$$

	MIN_LINE_WIDTH	MIN_NECK_WIDTH
IMVP6_LL	1.5 MM	0.20 MM
IMVP6_VBST	0.25 MM	0.20 MM
IMVP6_DRVH	1.5 MM	0.20 MM
IMVP6_DRVL	1.5 MM	0.20 MM
IMVP6_VBST_RC	1.5 MM	0.20 MM

	MIN_LINE_WIDTH	MIN_NECK_WIDTH
GND_IMVP6_SGND	0.50 MM	0.20 MM
IMVP6_DR00P	0.25 MM	0.20 MM

IMVP6_THERM	0.25 MM	0.20 MM
IMVP6_ISLEW	0.25 MM	0.20 MM
PP1V7_S0_IMVP6_VREF	0.25 MM	0.20 MM
PP5V_S0_IMVP6_V5FILT	0.25 MM	0.20 MM

SYNC MASTER=POWER

SYNC DATE=07/13/2005

IMVP6 CPU vCore Regulator

Apple Inc.

051-8379

4.4.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

74 OF 110

53 OF 73

D

C

B


A

D

C

B

A



$$V_{mon} = 31 * I_o * R_{7525} * (1 + R_{7575}/R_{7573})$$

$$OCP = R_{7569} \times 10\mu A / (R_{7525} \times (1 + R_{7575} / R_{7573}))$$

VID<3:0>	VOLTAGE
1100	0.9750V
1101	0.9625V
1110	0.9500V
1111	0.9375V
0000	0.9250V
0001	0.9125V
0010	0.9000V
0011	0.8875V
0100	0.8750V
0101	0.8625V
0110	0.8500V
0111	0.8375V
1000	0.8250V
1001	0.8125V
1010	0.8000V
1011	0.7875V

K6 NOTES : XOR AND INVERTER IS REMOVED, CANNOT SYNC THIS PAGE FROM T27

SYNC MASTER=K6_MLB

SYNC DATE=12/11/2009

MCP VCore Regulator

Apple Inc.

051-8379

4.4.0

75 OF 110

54 OF 73

NOTICE OF PROPRIETARY PROPERTY:


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED




Place XW7610, XW7611
at desired location for
remote sensing.

Vout = 1.05V
11.5A Max Output
f = 300 kHz


$$OCP = R7641 \times 8.5\mu A / R7640$$
$$Vout = 0.5V * (1 + Ra / Rb)$$

SYNC MASTER=K16 MLB		SYNC DATE=07/07/2016	
PAGE TITLE			
CPUVTT (1.05V) Power Supply			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-8379		D
	REVISION		4.4.0
BRANCH			
PAGE		76 OF 110	
SHEET		55 OF 73	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

1.5V S0 Regulator




5.0V S5 IPD LDO



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S3034	1	IC, LDO, MIC5235, 5V, 1%, 150mA, SOT23-5	U7760		IPD_5V:S5_EXT


1.05V S0 MCP PLL LDO



BOMOPTIONS:

MCPPLL_R:LD0 - 1.05V S0 USED FOR MCP PLL LDO POWER.
MCPPLL_LD0 - STUFFS U7740 AND RELATED CIRCUITRY.
TO USE U7740, MCPPLL_R:LD0 AND MCPPLL_LD0 MUST BE ACTIVE.
TO USE 1.05V S0, MCPPLL_R:REG MUST BE ACTIVE, MCPPLL_LD0 CAN BE ACTIVE, MCPPLL_R:LD0 MUST BE INACTIVE.

MCP 0.9V S5 (AUXC) Switcher



SYNC MASTER=K16 MLB		SYNC DATE=07/07/2016	
PAGE TITLE		Misc Power Supplies	
Apple Inc.		DRAWING NUMBER	051-8379
		REVISION	4.4.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	77 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	56 OF 73
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---



C



A

VTT rail must ramp up in about the same time as MEMVDD rail (Q2300).

S0 Rail PG00D (ISL Version)



NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP_PWR_EN signal.
NOTE: "AC" term valid only when Q7891 is stuffed

D

C




```
"WLAN" = ("S3" && "AP_PWR_EN" && ("AC" || "S0"))
```

NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP_PWR_EN signal.
NOTE: "AC" term valid only when Q7891 is stuffed




8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---


CRITICAL
Q7910
FDC638P_G
SM




CRITICAL
Q7930
TPCP8102
23V1K-SM




CRITICAL
Q7940
FDC638P_G
SM



U7980
TPS22924
CSP



ENETFET
G7000




MOSFET	FDC638P
Type	P-Channel
Rds(on)	65 mOhm @2.5V
ID(max)	2.0 A @85C
Loading	1.274 A (EDP)

MOSFET	TPCP8102
Type	P-Channel
Rds(on)	14 mOhm @4.5V
ID(max)	7.2 A @85C
Loading	3.294 A (EDP)

Part	FDC638P
Type	P-Channel
Rds(on)	65 m0hm @2.5V
ID(max)	2.0 A @85C
Loading	0.100 A (EDP)

Part	TPS22924C
Type	Load Switch
R(on)	18 mOhm Typ 50 mOhm Max
I(max)	2 A
Loading	0.4 A (EDP)

Q7990	
MOSFET	SI2312BDS
Type	N-Channel
Rds(on)	37 mOhm @2.5V
ID(max)	3.25 A @85C
Loading	0.140 A (EDP)




LCD Connector
Internal DP Connector: 518S0787


CRITICAL
J9000
CABLINE-CA
F-RT-SM

LED Backlight I/F
↑
↓
DisplayPort I/F


SYNC MASTER=K16 MLB		SYNC DATE=07/07/2016	
PAGE TITLE			
Internal DisplayPort Connector			
 Apple Inc.		DRAWING NUMBER	051-8379
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	4.4.0
		BRANCH	
		PAGE	90 OF 110
		SHEET	59 OF 73



Port Power Switch



SYNC MASTER=K16 MLB		SYNC DATE=07/07/2016	
PAGE TITLE			
DisplayPort Connector			
 Apple Inc.		DRAWING NUMBER	051-8379
		SIZE	D
		REVISION	4.4.0
		BRANCH	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		94 OF 110	
SHEET		61 OF 73	




FOR LP8543:
STUFF R9741
NO STUFF R9740, C9740, C9741, R9754


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	3	RES, THIN FLIM, 1/16W, 10.2 OHM, 0.1, 0402, SM	R9717, R9718, R9719		BKLT:ENG
103S0198	3	RES, THIN FLIM, 1/16W, 10.2 OHM, 0.1, 0402, SM	R9720, R9721, R9722		BKLT:ENG
353S2896	1	IC, LP8545, LED BKLT CTRLR, PRODUCTIO, LLP24	U9701	CRITICAL	PROJ:K16
353S2967	1	IC, LP8545, LED BKLT CTRLR, LLP24, K99 VER	U9701	CRITICAL	PROJ:K99

10.2 ohm resistors for current measurement on LED strings.

PAGE TITLE		SYNC DATE=03/31/2016	
LCD Backlight Driver		DRAWING NUMBER	
Apple Inc.		051-8379	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		4.4.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		97 OF 110	
IV ALL RIGHTS RESERVED		SHEET	
		62 OF 73	



ADDITIONAL CPU VCORE HF DECOUPLING
40x 1uF 0402



D

CB

A

D

C

B

D

C

B

D

C

B

D

A

D

C

B

D

C

B

D

C

A

DB

D

A

DB

C

D

CA

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
MEM_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_20THER	*	25 MIL	?

NV DG says 3x inner, 4x outer

NV DG says 2x inner, 4x outer

NV DG says 2x inner, 4x outer

NV DG says 2x inner, 4x outer

NV DG says 2x inner, 4x outer

NV DG says 2x inner, 4x outer

NV DG says 2x inner, 4x outer

NV DG says 4x inner, 5x outer

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DATA	MEM_CLK	*	MEM_DATA2MEM
MEM_DATA	MEM_CTRL	*	MEM_DATA2MEM
MEM_DATA	MEM_CMD	*	MEM_DATA2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_DATA2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	MEM_20THER
MEM_CTRL	*	*	MEM_20THER
MEM_CMD	*	*	MEM_20THER
MEM_DATA	*	*	MEM_20THER
MEM_DQS	*	*	MEM_20THER

DDR3:

DQ signals should be matched within 5 ps of associated DQS pair.

DQS intra-pair matching should be within 1 ps, inter-pair matching should be within 360 ps

No DQS to clock matching requirement.

CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps.

CMD/CTRL signals should be matched within 150 ps.

All memory signals maximum length is 1.030 ps.

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.2.3

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

MCP MEM COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MEM_COMP	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_MEM_COMP	*	=2x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.2.2

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MEM_A_CLK	MEM_70D	MEM_CLK	MEM A CLK P<5..0>	9 15 26 27 32
MEM_A_CLK	MEM_70D	MEM_CLK	MEM A CLK N<5..0>	9 15 26 27 32
MEM_A_CKE	MEM_50S	MEM_CTRL	MEM A CKE<3..0>	15 21 26 27 32
MEM_A_CNTL	MEM_50S	MEM_CTRL	MEM A CS L<3..0>	15 26 27 32
MEM_A_CNTL	MEM_50S	MEM_CTRL	MEM A ODT<3..0>	15 26 27 32
MEM_A_CMD	MEM_50S	MEM_CMD	MEM A A<15..0>	9 15 26 27 32
MEM_A_CMD	MEM_50S	MEM_CMD	MEM A BA<2..0>	15 26 27 32
MEM_A_CMD	MEM_50S	MEM_CMD	MEM A RAS L	15 26 27 32
MEM_A_CMD	MEM_50S	MEM_CMD	MEM A CAS L	15 26 27 32
MEM_A_CMD	MEM_50S	MEM_CMD	MEM A WE L	15 26 27 32
MEM_A_DQ_BYTE0	MEM_55S	MEM_DATA	MEM A DQ<7..0>	15 26
MEM_A_DQ_BYTE1	MEM_55S	MEM_DATA	MEM A DQ<15..8>	15 26
MEM_A_DQ_BYTE2	MEM_55S	MEM_DATA	MEM A DQ<23..16>	15 26
MEM_A_DQ_BYTE3	MEM_55S	MEM_DATA	MEM A DQ<31..24>	15 26
MEM_A_DQ_BYTE4	MEM_55S	MEM_DATA	MEM A DQ<39..32>	15 27
MEM_A_DQ_BYTE5	MEM_55S	MEM_DATA	MEM A DQ<47..40>	15 27
MEM_A_DQ_BYTE6	MEM_55S	MEM_DATA	MEM A DQ<55..48>	15 27
MEM_A_DQ_BYTE7	MEM_55S	MEM_DATA	MEM A DQ<63..56>	15 27
MEM_A_DQ_BYTE0	MEM_55S	MEM_DATA	MEM A DM<0>	15 26
MEM_A_DQ_BYTE1	MEM_55S	MEM_DATA	MEM A DM<1>	15 26
MEM_A_DQ_BYTE2	MEM_55S	MEM_DATA	MEM A DM<2>	15 26
MEM_A_DQ_BYTE3	MEM_55S	MEM_DATA	MEM A DM<3>	15 26
MEM_A_DQ_BYTE4	MEM_55S	MEM_DATA	MEM A DM<4>	15 27
MEM_A_DQ_BYTE5	MEM_55S	MEM_DATA	MEM A DM<5>	15 27
MEM_A_DQ_BYTE6	MEM_55S	MEM_DATA	MEM A DM<6>	15 27
MEM_A_DQ_BYTE7	MEM_55S	MEM_DATA	MEM A DM<7>	15 27
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS P<0>	15 26
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS N<0>	15 26
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS P<1>	15 26
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS N<1>	15 26
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS P<2>	15 26
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS N<2>	15 26
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS P<3>	15 26
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS N<3>	15 26
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS P<4>	15 27
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS N<4>	15 27
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS P<5>	15 27
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS N<5>	15 27
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS P<6>	15 27
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS N<6>	15 27
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS P<7>	15 27
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS N<7>	15 27
MEM_B_CLK	MEM_70D	MEM_CLK	MEM B CLK P<5..0>	9 15 28 29 32
MEM_B_CLK	MEM_70D	MEM_CLK	MEM B CLK N<5..0>	9 15 28 29 32
MEM_B_CKE	MEM_50S	MEM_CTRL	MEM B CKE<3..0>	15 21 28 29 32
MEM_B_CNTL	MEM_50S	MEM_CTRL	MEM B CS L<3..0>	15 28 29 32
MEM_B_CNTL	MEM_50S	MEM_CTRL	MEM B ODT<3..0>	15 28 29 32
MEM_B_CMD	MEM_50S	MEM_CMD	MEM B A<15..0>	9 15 28 29 32
MEM_B_CMD	MEM_50S	MEM_CMD	MEM B BA<2..0>	15 28 29 32
MEM_B_CMD	MEM_50S	MEM_CMD	MEM B RAS L	15 28 29 32
MEM_B_CMD	MEM_50S	MEM_CMD	MEM B CAS L	15 28 29 32
MEM_B_CMD	MEM_50S	MEM_CMD	MEM B WE L	15 28 29 32
MEM_B_DQ_BYTE0	MEM_55S	MEM_DATA	MEM B DQ<7..0>	15 28
MEM_B_DQ_BYTE1	MEM_55S	MEM_DATA	MEM B DQ<15..8>	15 28
MEM_B_DQ_BYTE2	MEM_55S	MEM_DATA	MEM B DQ<23..16>	15 28
MEM_B_DQ_BYTE3	MEM_55S	MEM_DATA	MEM B DQ<31..24>	15 28
MEM_B_DQ_BYTE4	MEM_55S	MEM_DATA	MEM B DQ<39..32>	15 29
MEM_B_DQ_BYTE5	MEM_55S	MEM_DATA	MEM B DQ<47..40>	15 29
MEM_B_DQ_BYTE6	MEM_55S	MEM_DATA	MEM B DQ<55..48>	15 29
MEM_B_DQ_BYTE7	MEM_55S	MEM_DATA	MEM B DQ<63..56>	15 29
MEM_B_DQ_BYTE0	MEM_55S	MEM_DATA	MEM B DM<0>	15 28
MEM_B_DQ_BYTE1	MEM_55S	MEM_DATA	MEM B DM<1>	15 28
MEM_B_DQ_BYTE2	MEM_55S	MEM_DATA	MEM B DM<2>	15 28
MEM_B_DQ_BYTE3	MEM_55S	MEM_DATA	MEM B DM<3>	15 28
MEM_B_DQ_BYTE4	MEM_55S	MEM_DATA	MEM B DM<4>	15 29
MEM_B_DQ_BYTE5	MEM_55S	MEM_DATA	MEM B DM<5>	15 29
MEM_B_DQ_BYTE6	MEM_55S	MEM_DATA	MEM B DM<6>	15 29
MEM_B_DQ_BYTE7	MEM_55S	MEM_DATA	MEM B DM<7>	15 29
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS P<0>	15 28
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS N<0>	15 28
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS P<1>	15 28
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS N<1>	15 28
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS P<2>	15 28
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS N<2>	15 28
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS P<3>	15 28
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS N<3>	15 28
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS P<4>	15 29
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS N<4>	15 29
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS P<5>	15 29
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS N<5>	15 29
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS P<6>	15 29
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS N<6>	15 29
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS P<7>	15 29
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS N<7>	15 29
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MEM B DQS P<0>	15
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MEM B DQS N<0>	15

MEM_A/B_CKE EC SET NAME IS CHANGED ON K6, CANNOT SYNC THIS PAGE FROM T27

SYNC MASTER=K16 MLB		SYNC DATE=07/07/2016	
PAGE TITLE			
Memory Constraints			
 Apple Inc.		DRAWING NUMBER	051-8379
		REVISION	4.4.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	101 OF 110
		SHEET	66 OF 73

8

7

6

5

4

3

2

1

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
CLK_PCIE_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?
MCP_PEX_COMP	*	8 MIL	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.3

NEED PCIe Gen1/Gen2 notes!

Analog Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
CRT_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
CRT	*	20 MIL	?
CRT_2CRT	*	15 MIL	?
CRT_2CLK	*	50 MIL	?
CRT_2SWITCHER	*	250 MIL	?
CRT_SYNC	*	=4X_DIELECTRIC	?
MCP_DAC_COMP	*	=2X_DIELECTRIC	?

CRT signal single-ended impedance varies by location:

- 37.5-ohm from MCP to first termination resistor.
- 50-ohm from first to second termination resistor.
- 75-ohm from output of three-pole filter to connector (if possible).

R/G/B signals should be matched as close as possible and < 10 inches.
SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.4.1.

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
DP_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
LVDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
MCP_DV_COMP	*	Y	20 MIL	20 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
DISPLAYPORT	*	=3X_DIELECTRIC	?
LVDS	*	=3X_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be matched within 100 mils.
NOTE: NV DG recommends 90 ohm differential for LVDS, but cable/display assume 100 ohm.
DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 100 ps.
DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.
Max trace length: LVDS 10 inches, DP 8.5 inches.
SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.4.2

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
SATA	*	=3X_DIELECTRIC	?
SATA_TERM	*	8 MIL	?

SATA intra-pair matching should be 1 ps.
Max trace length: 12 inches for SATA Gen1/Gen2, TBD for SATA Gen3.
SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.6

MCP89 Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
PEG_R2D	PCIE_90D	PCIE	PEG_R2D_P<15..0>
PEG_R2D	PCIE_90D	PCIE	PEG_R2D_N<15..0>
PEG_R2D	PCIE_90D	PCIE	PEG_R2D_C_P<15..0>
PEG_R2D	PCIE_90D	PCIE	PEG_R2D_C_N<15..0>
PEG_D2R	PCIE_90D	PCIE	PEG_D2R_P<15..0>
PEG_D2R	PCIE_90D	PCIE	PEG_D2R_N<15..0>
PEG_D2R	PCIE_90D	PCIE	PEG_D2R_C_P<15..0>
PEG_D2R	PCIE_90D	PCIE	PEG_D2R_C_N<15..0>
PCIE_AP_R2D_P	PCIE_90D	PCIE	PCIE_AP_R2D_P
PCIE_AP_R2D_N	PCIE_90D	PCIE	PCIE_AP_R2D_N
PCIE_AP_R2D_C_P	PCIE_90D	PCIE	PCIE_AP_R2D_C_P
PCIE_AP_R2D_C_N	PCIE_90D	PCIE	PCIE_AP_R2D_C_N
PCIE_AP_D2R_P	PCIE_90D	PCIE	PCIE_AP_D2R_P
PCIE_AP_D2R_N	PCIE_90D	PCIE	PCIE_AP_D2R_N
PCIE_ENET_R2D_P	PCIE_90D	PCIE	PCIE_ENET_R2D_P
PCIE_ENET_R2D_N	PCIE_90D	PCIE	PCIE_ENET_R2D_N
PCIE_ENET_R2D_C_P	PCIE_90D	PCIE	PCIE_ENET_R2D_C_P
PCIE_ENET_R2D_C_N	PCIE_90D	PCIE	PCIE_ENET_R2D_C_N
PCIE_ENET_D2R_P	PCIE_90D	PCIE	PCIE_ENET_D2R_P
PCIE_ENET_D2R_N	PCIE_90D	PCIE	PCIE_ENET_D2R_N
PCIE_ENET_D2R_C_P	PCIE_90D	PCIE	PCIE_ENET_D2R_C_P
PCIE_ENET_D2R_C_N	PCIE_90D	PCIE	PCIE_ENET_D2R_C_N
PCIE_FW_R2D_P	PCIE_90D	PCIE	PCIE_FW_R2D_P
PCIE_FW_R2D_N	PCIE_90D	PCIE	PCIE_FW_R2D_N
PCIE_FW_R2D_C_P	PCIE_90D	PCIE	PCIE_FW_R2D_C_P
PCIE_FW_R2D_C_N	PCIE_90D	PCIE	PCIE_FW_R2D_C_N
PCIE_FW_D2R_P	PCIE_90D	PCIE	PCIE_FW_D2R_P
PCIE_FW_D2R_N	PCIE_90D	PCIE	PCIE_FW_D2R_N
PCIE_FW_D2R_C_P	PCIE_90D	PCIE	PCIE_FW_D2R_C_P
PCIE_FW_D2R_C_N	PCIE_90D	PCIE	PCIE_FW_D2R_C_N
MCP_PEG_REECLK	CLK_PCIE_100D	CLK_PCIE	PEG_CLK100M_P
MCP_PEG_REECLK	CLK_PCIE_100D	CLK_PCIE	PEG_CLK100M_N
MCP_PE1_REECLK	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_AP_P
MCP_PE1_REECLK	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_AP_N
MCP_PE2_REECLK	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_ENET_P
MCP_PE2_REECLK	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_ENET_N
MCP_PE3_REECLK	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_FW_P
MCP_PE3_REECLK	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_FW_N
MCP_PEX_CLK_COMP		MCP_PEX_COMP	MCP_PEX0_TERM
CRT_RED	CRT_50S	CRT	CRT_IG_R_C_PR
CRT_GREEN	CRT_50S	CRT	CRT_IG_G_Y_Y
CRT_BLUE	CRT_50S	CRT	CRT_IG_B_COMP_PB
CRT_SYNC	CRT_50S	CRT_SYNC	CRT_IG_HSYNC
CRT_SYNC	CRT_50S	CRT_SYNC	CRT_IG_VSYNC
MCP_DAC_RSET		MCP_DAC_COMP	MCP_TV_DAC_RSET
MCP_DAC_VREF		MCP_DAC_COMP	MCP_TV_DAC_VREF
DP_INT_ML	DP_90D	DISPLAYPORT	DP_IG_ML1_P<1..0>
DP_INT_ML	DP_90D	DISPLAYPORT	DP_IG_ML1_N<1..0>
DP_INT_AUX_CH	DP_90D	DISPLAYPORT	DP_IG_AUX_CH1_P
DP_INT_AUX_CH	DP_90D	DISPLAYPORT	DP_IG_AUX_CH1_N
DP_EXT_ML	DP_90D	DISPLAYPORT	DP_IG_ML0_P<3..0>
DP_EXT_ML	DP_90D	DISPLAYPORT	DP_IG_ML0_N<3..0>
DP_EXT_AUX_CH	DP_90D	DISPLAYPORT	DP_IG_AUX_CH0_P
DP_EXT_AUX_CH	DP_90D	DISPLAYPORT	DP_IG_AUX_CH0_N
MCP_TMDS0_RSET	MCP_DV_COMP		MCP_TMDS0_RSET
MCP_TMDS0_VPROBE			MCP_TMDS0_VPROBE
LVDS_IG_A_CLK	LVDS_100D	LVDS	LVDS_IG_A_CLK_P
LVDS_IG_A_CLK	LVDS_100D	LVDS	LVDS_IG_A_CLK_N
LVDS_IG_A_DATA	LVDS_100D	LVDS	LVDS_IG_A_DATA_P<2..0>
LVDS_IG_A_DATA	LVDS_100D	LVDS	LVDS_IG_A_DATA_N<2..0>
LVDS_IG_A_DATA3	LVDS_100D	LVDS	LVDS_IG_A_DATA_P<3>
LVDS_IG_A_DATA3	LVDS_100D	LVDS	LVDS_IG_A_DATA_N<3>
LVDS_IG_B_CLK	LVDS_100D	LVDS	LVDS_IG_B_CLK_P
LVDS_IG_B_CLK	LVDS_100D	LVDS	LVDS_IG_B_CLK_N
LVDS_IG_B_DATA	LVDS_100D	LVDS	LVDS_IG_B_DATA_P<2..0>
LVDS_IG_B_DATA	LVDS_100D	LVDS	LVDS_IG_B_DATA_N<2..0>
LVDS_IG_B_DATA3	LVDS_100D	LVDS	LVDS_IG_B_DATA_P<3>
LVDS_IG_B_DATA3	LVDS_100D	LVDS	LVDS_IG_B_DATA_N<3>
MCP_IEPAB_RSET	MCP_DV_COMP		MCP_IFPAB_RSET
MCP_IEPAB_VPROBE			MCP_IFPAB_VPROBE
SATA_HDD_R2D	SATA_90D	SATA	SATA_HDD_R2D_C_P
SATA_HDD_R2D	SATA_90D	SATA	SATA_HDD_R2D_C_N
SATA_HDD_R2D	SATA_90D	SATA	SATA_HDD_R2D_P
SATA_HDD_R2D	SATA_90D	SATA	SATA_HDD_R2D_N
SATA_HDD_D2R	SATA_90D	SATA	SATA_HDD_D2R_P
SATA_HDD_D2R	SATA_90D	SATA	SATA_HDD_D2R_N
SATA_HDD_D2R	SATA_90D	SATA	SATA_HDD_D2R_C_P
SATA_HDD_D2R	SATA_90D	SATA	SATA_HDD_D2R_C_N
SATA_ODD_R2D	SATA_90D	SATA	SATA_ODD_R2D_C_P
SATA_ODD_R2D	SATA_90D	SATA	SATA_ODD_R2D_C_N
SATA_ODD_R2D	SATA_90D	SATA	SATA_ODD_R2D_P
SATA_ODD_R2D	SATA_90D	SATA	SATA_ODD_R2D_N
SATA_ODD_D2R	SATA_90D	SATA	SATA_ODD_D2R_P
SATA_ODD_D2R	SATA_90D	SATA	SATA_ODD_D2R_N
SATA_ODD_D2R	SATA_90D	SATA	SATA_ODD_D2R_C_P
SATA_ODD_D2R	SATA_90D	SATA	SATA_ODD_D2R_C_N
MCP_SATA_TERM		SATA_TERM	MCP_SATA_TERM

8

7

6

5

4

3

2

1

SYNC_MASTER=K16_MLB

SYNC_DATE=07/07/2016

MCP Constraints 1

Apple Inc.

051-8379

D

4.4.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

102 OF 110

67 OF 73

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	=1.5x_DIELECTRIC	?
CLK_LPC	*	=2x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.7

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_USB_RBIAS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?	USB	TOP, BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.8

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.9

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?
MCP_HDA_COMP	*	8 MIL	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.10

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=1.5x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.11

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	=1.5x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.12

MCP89 Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
	LPC_AD	LPC_55S	LPC	LPC AD<3..0>
	LPC_FRAME_L	LPC_55S	LPC	LPC FRAME_L
	LPC_RESET_L	LPC_55S	LPC	LPC RESET_L
	MCP_LPC_CLK0	CLK LPC_55S	CLK LPC	LPC CLK33M SMC_R
		CLK LPC_55S	CLK LPC	LPC CLK33M SMC
		CLK LPC_55S	CLK LPC	LPC CLK33M LPCPLUS
	USB_EXT_A	USB_99D	USB	USB_EXT_A_P
		USB_99D	USB	USB_EXT_A_N
		USB_99D	USB	USB_EXT_A_MUXED_P
		USB_99D	USB	USB_EXT_A_MUXED_N
	USB_MINI_T	USB_99D	USB	USB_MINI_P
		USB_99D	USB	USB_MINI_N
	USB_EXTD_T	USB_99D	USB	USB_EXTD_P
		USB_99D	USB	USB_EXTD_N
	USB_CAMERA	USB_99D	USB	USB_CAMERA_P
		USB_99D	USB	USB_CAMERA_N
	USB_BT	USB_99D	USB	USB_BT_P
		USB_99D	USB	USB_BT_N
	USB_TPAD	USB_99D	USB	USB_TPAD_P
		USB_99D	USB	USB_TPAD_N
	USB_IR	USB_99D	USB	USB_IR_P
		USB_99D	USB	USB_IR_N
	USB_EXTR	USB_99D	USB	USB_EXTB_P
		USB_99D	USB	USB_EXTB_N
	USB_T57	USB_99D	USB	USB_T57_P
		USB_99D	USB	USB_T57_N
	USB_EXTC	USB_99D	USB	USB_EXTC_P
		USB_99D	USB	USB_EXTC_N
	USB_SDCARD	USB_99D	USB	USB_SDCARD_P
		USB_99D	USB	USB_SDCARD_N
	USB_WM	USB_99D	USB	USB_WM_P
		USB_99D	USB	USB_WM_N
	MCP_USB_RBIA_S	MCP_USB_RBIA_S		MCP_USB_RBIA_S_GND
	SMBUS_MCP_0_CLK	SMB_55S	SMB	SMBUS_MCP_0_CLK
	SMBUS_MCP_0_DATA	SMB_55S	SMB	SMBUS_MCP_0_DATA
	(SMBUS_SMC_MGMT_SCL)	SMB_55S	SMB	SMBUS_MCP_1_CLK
	(SMBUS_SMC_MGMT_SDA)	SMB_55S	SMB	SMBUS_MCP_1_DATA
	HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK
		HDA_55S	HDA	HDA_BIT_CLK_R
	HDA_SYNC	HDA_55S	HDA	HDA_SYNC
		HDA_55S	HDA	HDA_SYNC_R
	HDA_RST_L	HDA_55S	HDA	HDA_RST_R_L
		HDA_55S	HDA	HDA_RST_L
	HDA_SDIN0	HDA_55S	HDA	HDA_SDIN0
		HDA_55S	HDA	HDA_SDIN_CODEC
	HDA_SDOUIT	HDA_55S	HDA	HDA_SDOUIT
		HDA_55S	HDA	HDA_SDOUIT_R
	MCP_HDA_PULLDN_COMP		MCP_HDA_COMP	HDA_HDA_PULLDN_COMP
	MCP_SUS_CLK	CLK_SLOW_55S	CLK_SLOW	PM_CLK32K_SUSCLK_R
		CLK_SLOW_55S	CLK_SLOW	PM_CLK32K_SUSCLK
	SPT_CLK	SPT_55S	SPT	SPI_CLK_R
		SPT_55S	SPT	SPI_CLK
	SPT_MOSI	SPT_55S	SPT	SPI_MOSI_R
		SPT_55S	SPT	SPI_MOSI
	SPT_MISO	SPT_55S	SPT	SPI_MISO
	SPT_CS0	SPT_55S	SPT	SPI_CS0_R_L
		SPT_55S	SPT	SPI_CS0_L
		SPT_55S	SPT	SPI_MLB_CLK
		SPT_55S	SPT	SPI_MLB_MOSI
		SPT_55S	SPT	SPI_MLB_MISO
		SPT_55S	SPT	SPI_MLB_CS_L
		SPT_55S	SPT	SPI_ALT_CLK
		SPT_55S	SPT	SPI_ALT_MOSI
		SPT_55S	SPT	SPI_ALT_MISO
		SPT_55S	SPT	SPI_ALT_CS_L

SYNC MASTER=K16 MLB		SYNC DATE=07/07/2016	
PAGE TITLE			
MCP Constraints 2			
	Apple Inc.		DRAWING NUMBER 051-8379
			SIZE D
			REVISION 4.4.0
BRANCH			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 103 OF 110	
		SHEET 68 OF 73	

MCP RGMII (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MII_COMP	*	=STANDARD	7.5 MIL	7.5 MIL	=STANDARD	=STANDARD	=STANDARD
ENET_MII_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_BUF0_CLK	*	=3:1_SPACING	?
ENET_MII	*	12 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Sections 2.7.2 & 2.7.4

88E1116R (Ethernet PHY) Constraints

[illegible]

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	25 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Section 2.7.4

SD Card Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SD_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SD_INTERFACE	*	=3X_DIELECTRIC	?

RGMII Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	MCP_MII_COMP	MCP_MII_COMP		MCP_MII_COMP_VDD	10
	MCP_MII_COMP	MCP_MII_COMP		MCP_MII_COMP_GND	10
	MCP_CLK25M_BUF0	ENET_MII_55S	MCP_BUF0_CLK	MCP_CLK25M_BUF0_R	
		ENET_MII_55S	MCP_BUF0_CLK	RTL8211_CLK25M_CKXTAL1	
	ENET_INTR_I	ENET_MII_55S	ENET_MII	ENET_INTR_L	
	ENET_MDIO	ENET_MII_55S	ENET_MII	ENET_MDIO	9 10
	ENET_MDC	ENET_MII_55S	ENET_MII	ENET_MDC	
	ENET_PWDOWN_I	ENET_MII_55S	ENET_MII	ENET_PWDOWN_L	
	ENET_RXCLK	ENET_MII_55S	ENET_MII	ENET_CLK125M_RXCLK_R	
		ENET_MII_55S	ENET_MII	ENET_CLK125M_RXCLK	9 10
		ENET_MII_55S	ENET_MII	ENET_RXD_R<3..0>	
	ENET_RXD_STRAP	ENET_MII_55S	ENET_MII	ENET_RXD<0>	9 10
	ENET_RXD_STRAP	ENET_MII_55S	ENET_MII	ENET_RXD<3..1>	9 10
	ENET_RXD	ENET_MII_55S	ENET_MII	ENET_RX_CTRL	9 10
	ENET_TXCLK	ENET_MII_55S	ENET_MII	ENET_CLK125M_TXCLK	
	ENET_TXD	ENET_MII_55S	ENET_MII	ENET_TXD<0>	
	ENET_TXD	ENET_MII_55S	ENET_MII	ENET_TXD<3..1>	
	ENET_TXD	ENET_MII_55S	ENET_MII	ENET_TX_CTRL	
		ENET_MII_55S	ENET_MII	ENET_RESET_L	

Ethernet Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
	ENET_MDI	ENET_MDI 100D	ENET_MDI	ENET MDI P<3..0>
		ENET_MDI 100D	ENET_MDI	ENET MDI N<3..0>

SD Card Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
	SD_DATA	SD_55S	SD_INTERFACE	SD D<4..0>
		SD_55S	SD_INTERFACE	SDCONN_DATA<4..0>
		SD_55S	SD_INTERFACE	BCM57765_CR_DATA<4>
	SD_DATA_R	SD_55S	SD_INTERFACE	SD D<7..5>
		SD_55S	SD_INTERFACE	SDCONN_DATA<7..5>
		SD_55S	SD_INTERFACE	BCM57765_CR_DATA<7..5>
	SD_CLK	SD_55S	SD_INTERFACE	SD_CLK
		SD_55S	SD_INTERFACE	SD_CLK_R
		SD_55S	SD_INTERFACE	SDCONN_CLK
	SD_CMD	SD_55S	SD_INTERFACE	SD_CMD
		SD_55S	SD_INTERFACE	SDCONN_CMD
		SD_55S	SD_INTERFACE	BCM57765_CR_CMD

NOTE: SD_D<7..5> are different to support BCM5764M/BCM57765 co-layout.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1T01_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
THERM_1T01_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
DIFFPAIR	*	=1:1_DIFFPAIR			=1:1_DIFFPAIR	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=1:1_SPACING	?
THERM	*	=1:1_SPACING	?
AUDIO	*	=1:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENETCONN	*	25 MILS	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?
MEM_POWER	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P2MM
MEM_CMD	GND	*	GND_P2MM
MEM_CTRL	GND	*	GND_P2MM
MEM_DATA	GND	*	GND_P2MM
MEM_DQS	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P2MM
PCIE	GND	*	GND_P2MM
SATA	GND	*	GND_P2MM
USB	GND	*	GND_P2MM
CLK_PCIE	SB_POWER	*	PWR_P2MM
SATA	SB_POWER	*	PWR_P2MM
USB	SB_POWER	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SELECTOR
LVDS	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_POWER	*	PwR_P2MM
MEM_CMD	MEM_POWER	*	PwR_P2MM
MEM_CTRL	MEM_POWER	*	PwR_P2MM
MEM_DATA	MEM_POWER	*	PwR_P2MM
MEM_DQS	MEM_POWER	*	PwR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_FSB	GND	*	GND_P2MM
CPU_COMP	GND	*	GND_P2MM
CPU_GTLREF	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_MDI	GND	*	GND_P2MM

SD CARD READER LAYOUT RELAXATIONS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SD_55S OVERRIDE	* OVERRIDE	OVERRIDE	=STANDARD OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE

MCP Fanout Constraint Relaxations

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S OVERRIDE	*	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	5.8 MM OVERRIDE	OVERRIDE	OVERRIDE
MCP_DV_COMP OVERRIDE	TOP OVERRIDE	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
MCP_MEM_COMP OVERRIDE	TOP OVERRIDE	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
MCP_MII_COMP OVERRIDE	TOP OVERRIDE	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
MCP_USB_RBIAS OVERRIDE	TOP OVERRIDE	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
MCP_DV_COMP OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.25 MM OVERRIDE	250 MIL OVERRIDE	OVERRIDE	OVERRIDE

Misc Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	(USB_FXTA)	USB_90D	USB	USB_EXTA_MUXED_P	36 68
	(USB_FXTA)	USB_90D	USB	USB_EXTA_MUXED_N	36 68
	(USB_FXTA)	USB_90D	USB	USB_LT1_P	36
	(USB_FXTA)	USB_90D	USB	USB_LT1_N	36
	(USB_TPAD)	USB_90D	USB	USB_TPAD_P	18 46
	(USB_TPAD)	USB_90D	USB	USB_TPAD_N	18 46
	(USB_TPAD)	USB_90D	USB	USB_TPAD_CONN_P	7 46
	(USB_TPAD)	USB_90D	USB	USB_TPAD_CONN_N	7 46
	SMBUS_SMC_MGMT_SDA	SMB_55S	SMB	I2C_SMC_SMS_SDA_R	
	SMBUS_SMC_MGMT_SCL	SMB_55S	SMB	I2C_SMC_SMS_SCL_R	
		SMB_55S	SMB	I2C_TCON_SCL	43
		SMB_55S	SMB	I2C_TCON_SDA	43
		SMB_55S	SMB	I2C_TCON_SCL_CONN	
		SMB_55S	SMB	I2C_TCON_SDA_CONN	

Graphics Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
		DP 96D	DISPLAYPORT	DP INT ML P<1..0>	9 59
		DP 96D	DISPLAYPORT	DP INT ML N<1..0>	9 59
		DP 96D	DISPLAYPORT	DP INT ML C P<1..0>	59
		DP 96D	DISPLAYPORT	DP INT ML C N<1..0>	59
		DP 96D	DISPLAYPORT	DP INT ML F P<1..0>	7 59
		DP 96D	DISPLAYPORT	DP INT ML F N<1..0>	7 59
		DP 96D	DISPLAYPORT	DP INT AUX CH C P	7 59
		DP 96D	DISPLAYPORT	DP INT AUX CH C N	7 59
		DP 96D	DISPLAYPORT	DP INT AUX CH P	9 59
		DP 96D	DISPLAYPORT	DP INT AUX CH N	9 59
	(DP_EXT_ML)	DP 96D	DISPLAYPORT	DP EXT ML P<3..0>	9 61
		DP 96D	DISPLAYPORT	DP EXT ML N<3..0>	9 61
		DP 96D	DISPLAYPORT	DP EXT ML C P<3..0>	61
		DP 96D	DISPLAYPORT	DP EXT ML C N<3..0>	61
		DP 96D	DISPLAYPORT	DP EXT ML F P<3..0>	61
		DP 96D	DISPLAYPORT	DP EXT ML F N<3..0>	61
	(DP_EXT_AUX_CH)	DP 96D	DISPLAYPORT	DP EXT AUX CH C P	9 61
		DP 96D	DISPLAYPORT	DP EXT AUX CH C N	9 61

Power Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	CPU1THMSNS_D2	THERM_1T01_55S	THERM	DRAMTHMSNS_D2 P	44
		THERM_1T01_55S	THERM	DRAMTHMSNS_D2 N	44
	CPU_THERMD	THERM_1T01_55S	THERM	CPU_THERMD P	10 44
		THERM_1T01_55S	THERM	CPU_THERMD N	10 44
	MCPTHMSNS_D2	THERM_1T01_55S	THERM	MLBR_THMDIODE P	44
		THERM_1T01_55S	THERM	MLBR_THMDIODE N	44
	MCP_THMDIODE	THERM_1T01_55S	THERM	MCP_THMDIODE P	19 44
		THERM_1T01_55S	THERM	MCP_THMDIODE N	19 44
	SENSE_D1FFPAIR	SENSE_1T01_55S	SENSE	ISNS_1V5_S3 P	42 52
		SENSE_1T01_55S	SENSE	ISNS_1V5_S3 N	42 52
	SENSE_D1FFPAIR	SENSE_1T01_55S	SENSE	ISNS_AIRPORT P	34 42
		SENSE_1T01_55S	SENSE	ISNS_AIRPORT N	34 42
	SENSE_D1FFPAIR	SENSE_1T01_55S	SENSE	ISNS_CSREG P	34 42
		SENSE_1T01_55S	SENSE	ISNS_CSREG N	34 42
	SENSE_D1FFPAIR	SENSE_1T01_55S	SENSE	ISNS_HDD P	35 42
		SENSE_1T01_55S	SENSE	ISNS_HDD N	35 42
	SENSE_D1FFPAIR	SENSE_1T01_55S	SENSE	ISNS_LCDBKLT P	42
		SENSE_1T01_55S	SENSE	ISNS_LCDBKLT N	42 62
	SENSE_D1FFPAIR	SENSE_1T01_55S	SENSE	CPUVTT50_CS P	55
		SENSE_1T01_55S	SENSE	CPUVTT50_CS N	55
	SENSE_D1FFPAIR	SENSE_1T01_55S	SENSE	IMVP6_CS P	53
		SENSE_1T01_55S	SENSE	IMVP6_CS N	53
	SENSE_D1FFPAIR	SENSE_1T01_55S	SENSE	IMVP6_CS_R P	53
		SENSE_1T01_55S	SENSE	IMVP6_CS_R N	53
	SENSE_D1FFPAIR	SENSE_1T01_55S	SENSE	CPU_VTTSENSE P	55
		SENSE_1T01_55S	SENSE	CPU_VTTSENSE N	55
	SENSE_D1FFPAIR	SENSE_1T01_55S	SENSE	MCPCORES0_VSEN P	22 54
		SENSE_1T01_55S	SENSE	MCPCORES0_VSEN N	22 54
			MEM_POWER	PP1V5R1V35_S3	7 8
			SB_POWER	PP3V3_S5	7 8 57
			SB_POWER	PP3V3_S0	7 8 57
			SB_POWER	PP1V5_S0	7 8 57
			GND	GND	

Audio Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
☐	SPKRAMP_INR	DIEFPATR	AUDIO	SPKRAMP_INR P 7 37 48
☐		DIEFPATR	AUDIO	SPKRAMP_INR N 7 37 48
☐	MAX98300_R	DIEFPATR	AUDIO	MAX98300 R P 48
☐		DIEFPATR	AUDIO	MAX98300 R N 48

SYNCH MASTER-K16 MLB		SYNCH DATE=07/07/2016																					
PAGE TITLE																							
K16/K99 Specific Constraints																							
 Apple Inc.		<table border="1"> <tr> <td>DRAWING NUMBER</td> <td>051-8379</td> <td>SIZE</td> <td></td> </tr> <tr> <td>REVISION</td> <td colspan="3">4.4.0</td> </tr> <tr> <td colspan="4">BRANCH</td> </tr> <tr> <td>PAGE</td> <td colspan="3">108 OF 110</td> </tr> <tr> <td>SHEET</td> <td colspan="3">71 OF 73</td> </tr> </table>		DRAWING NUMBER	051-8379	SIZE		REVISION	4.4.0			BRANCH				PAGE	108 OF 110			SHEET	71 OF 73		
DRAWING NUMBER	051-8379	SIZE																					
REVISION	4.4.0																						
BRANCH																							
PAGE	108 OF 110																						
SHEET	71 OF 73																						
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED																							

K99 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS	BOARD AREAS	BOARD UNITS (MIL or MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM	NO_TYPE, BGA	MM	15.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	0.100 MM	0.076 MM	30 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
27P4_OHM_SE	ISL3, ISL10	Y	0.250 MM	0.250 MM			
27P4_OHM_SE	ISL4, ISL9	Y	0.250 MM	0.250 MM			

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
40_OHM_SE	TOP,BOTTOM	Y	0.170 MM	0.170 MM			
40_OHM_SE ISL3, ISL4, ISL9, ISL10		Y	0.140 MM	0.140 MM			

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
50_OHM_SE	TOP,BOTTOM	Y	0.110 MM	0.110 MM			
50_OHM_SE ISL3, ISL4, ISL9, ISL10		Y	0.090 MM	0.090 MM			

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
55_OHM_SE	TOP,BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	ISL3, ISL4, ISL9, ISL10	Y	0.076 MM	0.076 MM			

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
70_OHM_DIFF	TOP,BOTTOM	Y	0.175 MM	0.175 MM		0.130 MM	0.130 MM
70_OHM_DIFF	ISL3, ISL10	Y	0.135 MM	0.135 MM		0.130 MM	0.130 MM
70_OHM_DIFF	ISL4, ISL9	Y	0.155 MM	0.155 MM		0.130 MM	0.130 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
80_OHM_DIFF	TOP, BOTTOM	Y	0.140 MM	0.140 MM		0.160 MM	0.160 MM
80_OHM_DIFF	ISL3, ISL10	Y	0.109 MM	0.109 MM		0.160 MM	0.160 MM
80_OHM_DIFF	ISL4, ISL9	Y	0.125 MM	0.125 MM		0.160 MM	0.160 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
75_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
75_OHM_DIFF	TOP, BOTTOM	Y	0.160 MM	0.160 MM		0.160 MM	0.160 MM
75_OHM_DIFF	ISL3, ISL10	Y	0.120 MM	0.120 MM		0.140 MM	0.140 MM
75_OHM_DIFF	ISL4, ISL9	Y	0.140 MM	0.140 MM		0.140 MM	0.140 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	TOP,BOTTOM	Y	0.115 MM	0.115 MM		0.210 MM	0.210 MM
90_OHM_DIFF	ISL3, ISL10	Y	0.089 MM	0.089 MM		0.210 MM	0.210 MM
90_OHM_DIFF	ISL4, ISL9	Y	0.105 MM	0.105 MM		0.210 MM	0.210 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
95_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
95_OHM_DIFF	TOP,BOTTOM	Y	0.115 MM	0.115 MM		0.210 MM	0.210 MM
95_OHM_DIFF	ISL3, ISL10	Y	0.089 MM	0.089 MM		0.210 MM	0.210 MM
95_OHM_DIFF	ISL4, ISL9	Y	0.105 MM	0.105 MM		0.210 MM	0.210 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	TOP, BOTTOM	Y	0.091 MM	0.091 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL3, ISL10	Y	0.075 MM	0.075 MM		0.300 MM	0.300 MM
100_OHM_DIFF	ISL4, ISL9	Y	0.085 MM	0.085 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	0.1 MM	?
BGA_P2MM	*	0.2 MM	?
BGA_P3MM	*	0.3 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.1 MM	?
1.5:1_SPACING	*	0.15 MM	?
1.8:1_SPACING	*	0.18 MM	?
2:1_SPACING	*	0.2 MM	?
2.28:1_SPACING	*	0.228 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?
PP1V5_MEM	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.2 MM	1000
PWR_P2MM	*	0.2 MM	1000

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
NB_STATIC	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	*	0.140 MM	?
3X_DIELECTRIC	*	0.210 MM	?
4X_DIELECTRIC	*	0.280 MM	?
1.5X_DIELECTRIC	*	0.105 MM	?
5X_DIELECTRIC	*	0.350 MM	?

SYNC MASTER=K16 MLB		SYNC DATE=07/07/2016	
PAGE TITLE			
K99 RULE DEFINITIONS			
 Apple Inc.		DRAWING NUMBER 051-8379	
		SIZE D	
		REVISION 4.4.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
BRANCH		PAGE	
		109 OF 110	
		SHEET	
		72 OF 73	

8		7		6		5		4		3		2		1			
1UF 0402 CAPACITOR VENDOR TABLES FOR ACOUSTICS																	
SAMSUNG						MURATA						TAIYO YUDEN					
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0629	2	CAP, 1UF, 6.3V, 10%, 0402	C7083, C7088	CRITICAL	SS_CAP_1UF	138S0628	2	CAP, 1UF, 6.3V, 10%, 0402	C7083, C7088	CRITICAL	MU_CAP_1UF	138S0630	2	CAP, 1UF, 6.3V, 10%, 0402	C7083, C7088	CRITICAL	TY_CAP_1UF
2.2UF 0402 CAPACITOR VENDOR TABLES FOR ACOUSTICS																	
SAMSUNG						MURATA						TAIYO YUDEN					
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0632	10	CAP, 2.2UF, 6.3V, 20%, 0402	C1241, C1242, C1243, C1244, C1245, C1246, C1247, C1247	CRITICAL	SS_CAP_2_2UF	138S0633	10	CAP, 2.2UF, 6.3V, 20%, 0402	C1241, C1242, C1243, C1244, C1245, C1246, C1247, C1247	CRITICAL	MU_CAP_2_2UF	138S0634	10	CAP, 2.2UF, 6.3V, 20%, 0402	C1241, C1242, C1243, C1244, C1245, C1246, C1247, C1247	CRITICAL	TY_CAP_2_2UF
138S0632	10	CAP, 2.2UF, 6.3V, 20%, 0402	C1251, C1252, C1253, C1254, C1255, C1256, C1257, C1257	CRITICAL	SS_CAP_2_2UF	138S0633	10	CAP, 2.2UF, 6.3V, 20%, 0402	C1251, C1252, C1253, C1254, C1255, C1256, C1257, C1257	CRITICAL	MU_CAP_2_2UF	138S0634	10	CAP, 2.2UF, 6.3V, 20%, 0402	C1251, C1252, C1253, C1254, C1255, C1256, C1257, C1257	CRITICAL	TY_CAP_2_2UF
138S0632	8	CAP, 2.2UF, 6.3V, 20%, 0402	C1269, C1269, C1269, C1269, C1269, C1269, C1269, C1269	CRITICAL	SS_CAP_2_2UF	138S0633	8	CAP, 2.2UF, 6.3V, 20%, 0402	C1269, C1269, C1269, C1269, C1269, C1269, C1269, C1269	CRITICAL	MU_CAP_2_2UF	138S0634	8	CAP, 2.2UF, 6.3V, 20%, 0402	C1269, C1269, C1269, C1269, C1269, C1269, C1269, C1269	CRITICAL	TY_CAP_2_2UF
138S0632	10	CAP, 2.2UF, 6.3V, 20%, 0402	C0901, C0902, C0903, C0904, C0905, C0906, C0907, C0907	CRITICAL	SS_CAP_2_2UF	138S0633	10	CAP, 2.2UF, 6.3V, 20%, 0402	C0901, C0902, C0903, C0904, C0905, C0906, C0907, C0907	CRITICAL	MU_CAP_2_2UF	138S0634	10	CAP, 2.2UF, 6.3V, 20%, 0402	C0901, C0902, C0903, C0904, C0905, C0906, C0907, C0907	CRITICAL	TY_CAP_2_2UF
138S0632	10	CAP, 2.2UF, 6.3V, 20%, 0402	C0911, C0912, C0913, C0914, C0915, C0916, C0917, C0917	CRITICAL	SS_CAP_2_2UF	138S0633	10	CAP, 2.2UF, 6.3V, 20%, 0402	C0911, C0912, C0913, C0914, C0915, C0916, C0917, C0917	CRITICAL	MU_CAP_2_2UF	138S0634	10	CAP, 2.2UF, 6.3V, 20%, 0402	C0911, C0912, C0913, C0914, C0915, C0916, C0917, C0917	CRITICAL	TY_CAP_2_2UF
138S0632	10	CAP, 2.2UF, 6.3V, 20%, 0402	C0921, C0922, C0923, C0924, C0925, C0926, C0927, C0927	CRITICAL	SS_CAP_2_2UF	138S0633	10	CAP, 2.2UF, 6.3V, 20%, 0402	C0921, C0922, C0923, C0924, C0925, C0926, C0927, C0927	CRITICAL	MU_CAP_2_2UF	138S0634	10	CAP, 2.2UF, 6.3V, 20%, 0402	C0921, C0922, C0923, C0924, C0925, C0926, C0927, C0927	CRITICAL	TY_CAP_2_2UF
138S0632	10	CAP, 2.2UF, 6.3V, 20%, 0402	C0931, C0932, C0933, C0934, C0935, C0936, C0937, C0937	CRITICAL	SS_CAP_2_2UF	138S0633	10	CAP, 2.2UF, 6.3V, 20%, 0402	C0931, C0932, C0933, C0934, C0935, C0936, C0937, C0937	CRITICAL	MU_CAP_2_2UF	138S0634	10	CAP, 2.2UF, 6.3V, 20%, 0402	C0931, C0932, C0933, C0934, C0935, C0936, C0937, C0937	CRITICAL	TY_CAP_2_2UF
138S0632	12	CAP, 2.2UF, 6.3V, 20%, 0402	C1285, C1286, C1287, C1288, C1291, C1292, C1293, C1293	CRITICAL	SS_CAP_2_2UF	138S0633	12	CAP, 2.2UF, 6.3V, 20%, 0402	C1285, C1286, C1287, C1288, C1291, C1292, C1293, C1293	CRITICAL	MU_CAP_2_2UF	138S0634	12	CAP, 2.2UF, 6.3V, 20%, 0402	C1285, C1286, C1287, C1288, C1291, C1292, C1293, C1293	CRITICAL	TY_CAP_2_2UF
138S0632	10	CAP, 2.2UF, 6.3V, 20%, 0402	C0951, C0952, C0953, C0954, C0955, C0956, C0957, C0957	CRITICAL	SS_CAP_2_2UF	138S0633	10	CAP, 2.2UF, 6.3V, 20%, 0402	C0951, C0952, C0953, C0954, C0955, C0956, C0957, C0957	CRITICAL	MU_CAP_2_2UF	138S0634	10	CAP, 2.2UF, 6.3V, 20%, 0402	C0951, C0952, C0953, C0954, C0955, C0956, C0957, C0957	CRITICAL	TY_CAP_2_2UF
138S0632	10	CAP, 2.2UF, 6.3V, 20%, 0402	C3521, C3524, C3525, C3530, C3531, C3534, C3535, C3535	CRITICAL	SS_CAP_2_2UF	138S0633	10	CAP, 2.2UF, 6.3V, 20%, 0402	C3521, C3524, C3525, C3530, C3531, C3534, C3535, C3535	CRITICAL	MU_CAP_2_2UF	138S0634	10	CAP, 2.2UF, 6.3V, 20%, 0402	C3521, C3524, C3525, C3530, C3531, C3534, C3535, C3535	CRITICAL	TY_CAP_2_2UF
138S0632	8	CAP, 2.2UF, 6.3V, 20%, 0402	C3542, C3544, C3545, C3546, C3550, C3551, C3554, C3554	CRITICAL	SS_CAP_2_2UF	138S0633	8	CAP, 2.2UF, 6.3V, 20%, 0402	C3542, C3544, C3545, C3546, C3550, C3551, C3554, C3554	CRITICAL	MU_CAP_2_2UF	138S0634	8	CAP, 2.2UF, 6.3V, 20%, 0402	C3542, C3544, C3545, C3546, C3550, C3551, C3554, C3554	CRITICAL	TY_CAP_2_2UF
138S0632	10	CAP, 2.2UF, 6.3V, 20%, 0402	C0961, C0964, C0965, C0969, C0971, C0972, C0974, C0974	CRITICAL	SS_CAP_2_2UF	138S0633	10	CAP, 2.2UF, 6.3V, 20%, 0402	C0961, C0964, C0965, C0969, C0971, C0972, C0974, C0974	CRITICAL	MU_CAP_2_2UF	138S0634	10	CAP, 2.2UF, 6.3V, 20%, 0402	C0961, C0964, C0965, C0969, C0971, C0972, C0974, C0974	CRITICAL	TY_CAP_2_2UF
138S0632	10	CAP, 2.2UF, 6.3V, 20%, 0402	C3621, C3624, C3625, C3630, C3631, C3634, C3635, C3635	CRITICAL	SS_CAP_2_2UF	138S0633	10	CAP, 2.2UF, 6.3V, 20%, 0402	C3621, C3624, C3625, C3630, C3631, C3634, C3635, C3635	CRITICAL	MU_CAP_2_2UF	138S0634	10	CAP, 2.2UF, 6.3V, 20%, 0402	C3621, C3624, C3625, C3630, C3631, C3634, C3635, C3635	CRITICAL	TY_CAP_2_2UF
138S0632	9	CAP, 2.2UF, 6.3V, 20%, 0402	C3642, C3644, C3645, C3646, C3650, C3651, C3654, C3655	CRITICAL	SS_CAP_2_2UF	138S0633	9	CAP, 2.2UF, 6.3V, 20%, 0402	C3642, C3644, C3645, C3646, C3650, C3651, C3654, C3655	CRITICAL	MU_CAP_2_2UF	138S0634	9	CAP, 2.2UF, 6.3V, 20%, 0402	C3642, C3644, C3645, C3646, C3650, C3651, C3654, C3655	CRITICAL	TY_CAP_2_2UF
10UF 0603 CAPACITOR VENDOR TABLES FOR ACOUSTICS																	
SAMSUNG						MURATA						TAIYO YUDEN					
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0626	1	CAP, 10UF, 6.3V, 20%, 0603	C1280	CRITICAL	SS_CAP_10UF	138S0625	1	CAP, 10UF, 6.3V, 20%, 0603	C1280	CRITICAL	MU_CAP_10UF	138S0627	1	CAP, 10UF, 6.3V, 20%, 0603	C1280	CRITICAL	TY_CAP_10UF
138S0626	8	CAP, 10UF, 6.3V, 20%, 0603	C0606, C4605, C5825, C7295, C7296, C7345, C7355, C7355	CRITICAL	SS_CAP_10UF	138S0625	8	CAP, 10UF, 6.3V, 20%, 0603	C0606, C4605, C5825, C7295, C7296, C7345, C7355, C7355	CRITICAL	MU_CAP_10UF	138S0627	8	CAP, 10UF, 6.3V, 20%, 0603	C0606, C4605, C5825, C7295, C7296, C7345, C7355, C7355	CRITICAL	TY_CAP_10UF
138S0626	8	CAP, 10UF, 6.3V, 20%, 0603	C0612, C0488, C2580, C2528, C2568, C2567, C2680, C2680	CRITICAL	SS_CAP_10UF	138S0625	8	CAP, 10UF, 6.3V, 20%, 0603	C0612, C0488, C2580, C2528, C2568, C2567, C2680, C2680	CRITICAL	MU_CAP_10UF	138S0627	8	CAP, 10UF, 6.3V, 20%, 0603	C0612, C0488, C2580, C2528, C2568, C2567, C2680, C2680	CRITICAL	TY_CAP_10UF
22UF 0603 CAPACITOR VENDOR TABLES FOR ACOUSTICS																	
SAMSUNG						MURATA						TAIYO YUDEN					
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0635	4	CAP, 22UF, 6.3V, 20%, 0603	C1238, C1234, C1237, C1238	CRITICAL	SS_CAP_22UF	138S0676	4	CAP, 22UF, 6.3V, 20%, 0603	C1238, C1234, C1237, C1238	CRITICAL	MU_CAP_22UF	138S0688	4	CAP, 22UF, 6.3V, 20%, 0603	C1238, C1234, C1237, C1238	CRITICAL	TY_CAP_22UF
138S0635	3	CAP, 22UF, 6.3V, 20%, 0603	C1223, C1226, C1227	CRITICAL	SS_CAP_22UF	138S0676	3	CAP, 22UF, 6.3V, 20%, 0603	C1223, C1226, C1227	CRITICAL	MU_CAP_22UF	138S0688	3	CAP, 22UF, 6.3V, 20%, 0603	C1223, C1226, C1227	CRITICAL	TY_CAP_22UF
138S0635	5	CAP, 22UF, 6.3V, 20%, 0603	C1238, C4982, C7368, C7361, C4980	CRITICAL	SS_CAP_22UF	138S0676	5	CAP, 22UF, 6.3V, 20%, 0603	C1238, C4982, C7368, C7361, C4980	CRITICAL	MU_CAP_22UF	138S0688	5	CAP, 22UF, 6.3V, 20%, 0603	C1238, C4982, C7368, C7361, C4980	CRITICAL	TY_CAP_22UF
Acoustic Cap BOM Config Tables																	
Apple Inc.																	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED																	
DRAWING NUMBER 051-8379														SIZE D			
REVISION 4.4.0														BRANCH			
PAGE 110 OF 110														SHEET			
73 OF 73																	

SYNC MASTER=K16 MLB

SYNC DATE=07/07/2016

Acoustic Cap BOM Config Tables

 Apple Inc.

DRAWING NUMBER
051-8379

REVISION
4.4.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE
110 OF 110

SHEET
73 OF 73