

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
985-1468	PCBA,MLB CTO,DEV, J78	DEVELOPMENT, J78_DEVEL
639-6799	PCBA,MLB CTO 3.5G,AMETHYST,VRAM_HYNIX,4GB, J78	J78, J78_COMMON, CPU:CTO, SSD:Y, GPU:AMETHYST, FB:4G_HYNIX,EEEE:FW6K
639-6160	PCBA,MLB CTO 3.5G,AMETHYST,VRAM_ELPIDA,4GB, J78	J78, J78_COMMON, CPU:CTO, SSD:Y, GPU:AMETHYST, FB:4G_ELPIDA,EEEE:FT84
639-6860	PCBA,MLB CTO 3.6G,AMETHYST,VRAM_HYNIX,4GB, J78	J78, J78_COMMON, CPU:CTO3.6, SSD:Y, GPU:AMETHYST, FB:4G_HYNIX,EEEE:FY53
639-6859	PCBA,MLB CTO 3.6G,AMETHYST,VRAM_ELPIDA,4GB, J78	J78, J78_COMMON, CPU:CTO3.6, SSD:Y, GPU:AMETHYST, FB:4G_ELPIDA,EEEE:FY54

BOM Groups

BOM GROUP	BOM OPTIONS
J78_COMMON	COMMON, ALTERNATE, J78_COMMON1, J78_PROGPARTS, GPU_AMTH
J78_COMMON1	XDP, SPEAKERID, FBVDDQ_DFLT:1V5, RTRCST:Y
J78_PROGPARTS	SMC: PROG, BOOTROM: PROG, TBTRM: PROG, CIVROM: PROG, CAMROM: PROG, GPUROM: PROG
J78_DEVEL	XDP_CONN, LPCPLUS, DDRVREF_DAC, DEVEL_AUDIO, AP_ISNS:Y

CPU's

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S4531	1	HSW, SR14D, PRQ, C0, 3-4, 8-4W, 4+2, 1-2, 6M, LGA	CPU	CRITICAL	CPU:ULT
337S00003	1	CPU, HSW, QF-4G, 3-5, QS, C0, 4+2, 8-4W, LGA	CPU	CRITICAL	CPU:CTO
337S00005	1	CPU, HSW, QF-4D, 3-6, QS, C0, 4+2, 8-4W, LGA	CPU	CRITICAL	CPU:CT03.6

CPU SOCKET

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
511S0080	1	SOCKET, MOLEX, LGA1150, CPU-LF	U0500	CRITICAL	

ASICs

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S4541	1	1C, SR159, Z87, LPT-D, C2, FRQ, FCBG4708, 23X22MH	U1100	CRITICAL	
337S4562	1	1C, QEWL, LPT-D, C2, SQ5, FCBG4708, 23X22MH	U1100	CRITICAL	PCH_TDP
338S1247	1	1C, TBT, FR-4C, AB, PRQ, C10, SR131, FCBG428B	U2800	CRITICAL	
343S0616	1	1C, BCM57766A1, ENET&SD, 8X8	U3900	CRITICAL	

Programmable Parts

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S00632	1	IC, EFI, V0159, J78	U5210	CRITICAL	BOOTROM: PROG
335S0067	1	IC, 64 MBIT SPI SERIAL FLASH	U5210	CRITICAL	BOOTROM: BLANK
341S3999	1	IC, SMC-81C, EXTERNAL, V2.21A13, P1, AM, J78	U5000	CRITICAL	SMC: PROG
338S1214	1	IC, SMC12-81, 40MHZ/58DHIPS, MCU, I57BGA	U5000	CRITICAL	SMC: BLANK
341S00624	1	IC, T29, EPROM, FR, V23.1, J78A	U2890	CRITICAL	TBTRM: PROG
335S9915	1	IC, SRL SPI FLASH ROM, 4MBIT, 50MHZ, US0506	U2890	CRITICAL	TBTRM: BLANK
341S3912	1	IC, ENET ROM, NUMONYX, V1.15, J16/3160/317	U3990	CRITICAL	CIVROM: PROG
335S0854	1	1-MBIT SPI FLASH ROM SOIC, HF	U3990	CRITICAL	CIVROM: BLANK
341S3778	1	IC, CAMERA FLASH, V7238, J16/J17	U4202	CRITICAL	CAMROM: PROG
335S0852	1	IC, FLASH, SPI, 1MBIT, 3V3	U4202	CRITICAL	CAMROM: BLANK
341S00069	1	IC, ROM, GFX, V1.0, J78	U9700	CRITICAL	GPUROM: PROG
335S0724	1	IC, CONF ROM, NEPT VBIOs, VTBD	U9700	CRITICAL	GPUROM: BLANK

Bar Code Labels / EEEE #'s

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
825-7896	1	LABEL, MLB, 2D	EEEE_FRFN	CRITICAL	EEEE:FRFN
825-7896	1	LABEL, MLB, 2D	EEEE_FRFL	CRITICAL	EEEE:FRFL
825-7896	1	LABEL, MLB, 2D	EEEE_FW6K	CRITICAL	EEEE:FW6K
825-7896	1	LABEL, MLB, 2D	EEEE_FT04	CRITICAL	EEEE:FT04
825-7896	1	LABEL, MLB, 2D	EEEE_FY54	CRITICAL	EEEE:FY54
825-7896	1	LABEL, MLB, 2D	EEEE_FY53	CRITICAL	EEEE:FY53

J78 SCHEMATIC / PCB #'S

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-1635	1	SCH,MLB CTO, J78	SCH1	CRITICAL	J78
820-5029	1	PCBF,MLB CTO, J78	PCB1	CRITICAL	J78


J78 ALTERNATES


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
377S0147	377S0126		ALL	USB Diode Array
377S0155	377S0104		ALL	USB Diode
376S1218	376S1081		ALL	P/NCH DUAL FET
138S0803	138S0804		ALL	2.2UF CAPS SOFT
126-0161	126-0160		ALL	56UF CAPS,10X12 THD
197S0481	197S0480		Y1950	25MHX PCH XTAL
197S0479	197S0478		ALL	12MHZ CAM/NXP XTAL
372S0186	372S0185		ALL	Alternate Temp Diode
107S0251	107S0249		R5520	Alt 2m0hm sense
107S0254	107S0241		R5450, R5480	Alt 5m0hm sense
107S0255	107S0240		R5000, R5410	Alt 1m0hm sense
341S3912	341S3913		U3990	IC, ENETROM, ADESTO, V1,15, 37V
138S0681	138S0638		ALL	10uF Caps
376S1106	376S0969		ALL	N-Ch FET
138S0860	138S0775		ALL	Single-source 1uF 402
138S0859	138S0788		ALL	Single-source 10uF
128S0398	128S0220		ALL	3.3V INPUT CAP
335S0812	335S0807		U5210	44 MRET SPT SBL DUAL 1/4W FLUSH, 0805C
378S0390	378S0140		ALL	DEGUG LEDS
378S0391	378S0140		ALL	DEBUG LEGS

GPU and VRAM


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S4654	1	IC, GPU, AMD, AM7H7, 256-BIT, 45Kx4, RGA2120	U8700	CRITICAL	GPU:AMETHYST
333S0685	4	IC, GDDR5, 4GBIT, 128MK32, 56GBPS, GEMMA	U9200, U9250, U9300, U9350	CRITICAL	FB:4G_HYNIX
333S0685	4	IC, GDDR5, 4GBIT, 128MK32, 56GBPS, GEMMA	U9400, U9450, U9500, U9550	CRITICAL	FB:4G_HYNIX
333S0766	4	IC, GDDR5, 4GBIT, 128MK32, 56GBPS, GEMMA	U9200, U9250, U9300, U9350	CRITICAL	FB:4G_ELPIDA
333S0766	4	IC, GDDR5, 4GBIT, 128MK32, 56GBPS, GEMMA	U9400, U9450, U9500, U9550	CRITICAL	FB:4G_ELPIDA

SYNCH MASTER=J17 DINI		SYNCH DATE=03/15/2013	
PAGE TITLE			
BOM Configuration			
	Apple Inc.	DRAWING NUMBER	051-1635
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	5.0.0
		BRANCH	proto2
		PAGE	2 OF 137
		SHEET	2 OF 115





SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE			
Holes/PD parts			
 Apple Inc.		DRAWING NUMBER	051-1635
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	5.0.0
		BRANCH	proto2
		PAGE	4 OF 137
		SHEET	4 OF 115



D

C

B

A


D

C

B


A

CFG [7] :PEG DEFER TRAINING	1 = (DEFAULT) IMMEDIATELY AFTER xRESETB 0 = WAIT FOR BIOS
CFG [6:5] :PCIE BIFURCATION	11 = 1 X16 (default) 10 = 2 X8 01 = RSVD 00 = X8, X4, X4
CFG [4] :eDP ENABLE/DISABLE	1 = DISABLED(default) 0 = ENABLED
CFG [3] :PCIE x4 LANE REVERSAL	1 = NORMAL OPERATION(default) 0 = LANES REVERSED
CFG [2] :PCIE x16 LANE REVERSAL	1 = NORMAL OPERATION(default) 0 = LANES REVERSED



DPLL_REF_CLK needs to be connected as it provides some bootstrap function during startup


TESTLO_X pins to be individually connected to GND via a resistor matching the nominal trace impedance +/-20%



INTEL'S HASWELL DT EDS SAYS THAT ALL RSVD AND RSVD_NCTF SHOULD BE NC'D

SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE			
CPU Clock/Misc/JTAG/CFG			
 Apple Inc.		DRAWING NUMBER	051-1635
		REVISION	5.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	proto2
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	6 OF 137
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	6 OF 115
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			






NOTE: Aliases not used on CPU supply outputs to avoid any extraneous connections.

Max load: 300mA

Max load: 300mA

Y7,K9 FOR FUTURE CPU COMPATIBILITY
NC FOR NOW BUT NEEDED FOR 2014 CPUS


SYNC MASTER=J78_MLB		SYNC DATE=02/21/2014	
PAGE TITLE			
CPU Power			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-1635		D
	REVISION		
5.0.0			
BRANCH		proto2	
PAGE		8 OF 137	
SHEET		8 OF 115	



CPU VCORE DECOUPLING


Intel Recommendation:22x 22UF 0805,topside (18 inside cavity, 4 north of processor),8x 470uF bulk caps(5 stuffed,3 no-stuffed)
Apple Implementation:28x 22UF 0603 per Harold
18x 10UF 0603 placed inside socket cavity

Layout Note: These caps should be placed symmetrically on Top and Bottom sides.
BULK CAPS ON CPU VREG PAGE 71




Memory (CPU VCCDDR) DECOUPLING

Intel Recommendation:9x 22UF 0805 near CPU power pins
Apple Implementation:9x 22UF 0603 per Harold
Layout Note: These caps should be placed symmetrically on Top and Bottom sides.



SYNC_MASTER=J78_MLB		SYNC_DATE=02/21/2014	
PAGE TITLE			
CPU DECOUPLING			
	Apple Inc.	DRAWING NUMBER	051-1635
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	5.0.0
		BRANCH	proto2
		PAGE	10 OF 137
		SHEET	10 OF 115



NOTE: SSC control is ganged on PCIe 0-3 and 4-7 clocks. PEG-attached (CPU) PCIe devices must use one set, while PCH-attached PCIe devices use the other set. If 2 or less devices are attached to PEG the CLKOUT_PEG outputs can be used for those devices.

SATA Port assignments:
PRIMARY HDD

SSD

R1130¹
7.5K
15
1/20W
MF
201 2

Unused clock terminations for FCIM Mode

SYNC MASTER=J78 MLB

SYNC DATE=02/21/2014

PCH RTC/HDA/JTAG/SATA/CLK

Apple Inc.

DRAWING NUMBER
051-1635


REVISION
5.0.0


BRANCH
proto2


PAGE
11 OF 137

SHEET
11 OF 115

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED







Current data from LPT EDS (doc #486708, Rev 1.0).

SYNC MASTER=178 MLB

SYNC DATE=02/21/2014

PAGE TITLE

PCH Power

Apple Inc.

DRAWING NUMBER

051-1635

REVISION

5.0.0

BRANCH

proto2

PAGE

15 OF 137

SHEET

15 OF 115

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

D

C

B


A


D

C


B

A







System 25MHz Clock Generator




PCH Reset Button




RTC Power Sources



PCH RTC Crystal




Clock series termination



PCH ME Disable Strap

PCH uses HDA_SD0 as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting.



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S0090	1	RES,10K OHM,402	R1930	RTCRST:Y
132S1059	1	CAP,0.1 UF,402	R1931	RTCRST:Y
116S0090	1	RES,10K OHM,402	R1931	RTCRST:N

SYNC MASTER=J78 MLB
PAGE TITLE

SYNC DATE=02/21/2014


Chipset Support

 Apple Inc.

DRAWING NUMBER
051-1635
REVISION
5.0.0
BRANCH
proto2
PAGE
19 OF 137
SHEET
19 OF 115

SIZE
D

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED



SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE		PROJECT CHIPSET SUPPORT	
Apple Inc.		DRAWING NUMBER	051-1635
		REVISION	5.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	proto2
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	20 OF 137
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	20 OF 115
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the S0-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3->S0 transitions determines behavior of signals.


WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.

WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.

MEMVTT_EN = PLT_RESET_L * PM_SLP_S3_L
MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L





MEM S0 "PGOOD" FOR CPU



MEMVTT Clamp

Ensures CKE signals are held low in S3



Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN
S0	0	1	1	1	CPU_MEM_RESET_L	1
1	1	0	1	1	1	1
2	0	0	1	1	1	0
3	0	0	0	X	1	0
4	0	0	1	X	1	0
5	0	1	1	0 (*)	1	1
6	0	1	1	1	1	1
S0	7	1	1	1	CPU_MEM_RESET_L	1

(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must de-assert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.

SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE		CPU Memory S3 Support	
Apple Inc.		DRAWING NUMBER	051-1635
		REVISION	5.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	proto2
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	21 OF 137
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	21 OF 115
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Page Notes

Power aliases required by this page:

- =PP3V3_S3_VREFMRGN
- =PPDDR_S3_MEMVREF

Signal aliases required by this page:


- =I2C_VREFDACS_SCL
- =I2C_VREFDACS_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA

BOM options provided by this page:

- DDRVREF_DAC - Stuffs DAC margining circuit.


CPU-Based Margining

FETs for CPU isolation during S3



DAC-Based Margining


DAC sets voltage level, PCA9557 & FETs enable outputs and disables margining after platform reset.



VRef Dividers

Always used, regardless of margining option.


=PPDDR_S3_MEMVREF



	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG
DAC Channel:	A	B	C	C	D
PCA9557D Pin:	1	2	3	4	5
	DDR3 (1.5V)		DDR3L (1.35V)		
Nominal value	0.750V (DAC: 0x3A = 0.747mV)		0.675V (DAC: 0x34 = 0.670mV)		1.500V (DAC: 0x74 = 1.495V)
Margined target:	0.300V - 1.200V (+/- 450mV)		0.275V - 1.075V (+/- 400mV)		1.200V - 1.800V (+/- 300mV)
DAC range:	0.000V - 1.508V (0x00 - 0x75)		0.000V - 1.354V (0x00 - 0x69)		0.000V - 3.004V (0x00 - 0xE9)
Margined range:	0.299V - 1.206V (+/- 453mV)		0.269V - 1.083V (+/- 406mV)		1.199V - 1.801V (+/- 301mV)
VRef current:	+901uA - 911uA (- = sourced)		+811uA - -36uA (- = sourced)		+36uA - -36uA (- = sourced)
DAC step size:	7.68mV / step @ output		7.67mV / step @ output		2.575mV / step @ output

NOTE: DDR3 assumes TPS51916 supply with 10.0k/49.9k divider
DDR3L assumes TPS51916 supply with 19.6k/57.6k divider

SYNC MASTER=178 MLB		SYNC DATE=02/21/2014	
PAGE TITLE		DDR3 VREF MARGINING	
Apple Inc.		DRAWING NUMBER	051-1635
		REVISION	5.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	proto2
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	22 OF 137
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	22 OF 115
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



Page Notes

Power aliases required by this page:

- =PP3V3_S0_MEM_A
- =PPVDDQ_S3_MEM_A
- =PPDDRVT_S0_MEM_A
- =PPSPD_S0_MEM_A (2.5 - 3.3V)


Signal aliases required by this page:

- =I2C_SODIMMA_SCL
- =I2C_SODIMMA_SDA

BOM options provided by this page:

(NONE)

SYNC MASTER=370_MLB		SYNC DATE=02/21/2014	
PAGE TITLE			
DDR3 S0-DIMM Connector		A Slot0	
 Apple Inc.	DRAWING NUMBER	051-1635	SIZE D
	REVISION	5.0.0	
	BRANCH	proto2	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE	23 OF 137		
SHEET	23 OF 115		



Page Notes

Power aliases required by this page:

- =PP3V3_S0_MEM_A
- =PPVDDQ_S3_MEM_A
- =PPDDRVT_S0_MEM_A
- =PPSPD_S0_MEM_A (2.5 - 3.3V)


Signal aliases required by this page:

- =I2C_SODIMMA_SCL
- =I2C_SODIMMA_SDA

BOM options provided by this page:

(NONE)

SYNC MASTER=JTB_MLB		SYNC DATE=02/21/2014	
PAGE TITLE			
DDR3 S0-DIMM Connector A Slot1			
	Apple Inc.		DRAWING NUMBER
			051-1635
			SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		5.0.0	
		BRANCH	
		proto2	
		PAGE	24 OF 137
		SHEET	24 OF 115



Page Notes

Power aliases required by this page:

- =PP1V5_S0_MEM_B
- =PPVDDQ_S3_MEM_B
- =PPDDRVT_S0_MEM_B
- =PPSPD_S0_MEM_B (2.5 - 3.3V)


Signal aliases required by this page:

- =I2C_S0DIMM_SCL
- =I2C_S0DIMM_SDA

BOM options provided by this page:


(NONE)

P/N: 516S1019



DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)

SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE		DRAWING NUMBER	
DDR3 SO-DIMM CONNECTOR B SLOT0		051-1635	
Apple Inc.		REVISION	
		5.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		proto2	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		25 OF 137	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		25 OF 115	



Page Notes

Power aliases required by this page:

- =PP1V5_S0_MEM_B
- =PPVDDQ_S3_MEM_B
- =PPDDRVTT_S0_MEM_B
- =PPSPD_S0_MEM_B (2.5 - 3.3V)


Signal aliases required by this page:

- =I2C_S0DIMM_SCL
- =I2C_S0DIMM_SDA


BOM options provided by this page:


(NONE)


P/N: 516S1019



SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE		DDR3 SO-DIMM CONNECTOR B SLOT11	
Apple Inc.		DRAWING NUMBER	051-1635
		REVISION	5.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	proto2
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	26 OF 137
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	26 OF 115
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			







D

C

B

A


D

C

B


A

SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE		Thunderbolt Connector A	
Apple Inc.		DRAWING NUMBER	051-1635
		REVISION	5.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	proto2
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	32 OF 137
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	31 OF 115
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



Additional DeCaps added for CSA-29 (csa-29 is syncing from J44)


SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE			
TBT DDC Crossbar			
 Apple Inc.		DRAWING NUMBER	051-1635
		REVISION	5.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	proto2
		PAGE	34 OF 137
		SHEET	33 OF 115




AP & BT Load Switch	
SWITCH	TPS22924B
CHANNEL	N-TYPE
RDS(ON)	18.4 MOHM @3.3V
LOADING	2 A (EDP)


AIRPORT BLUETOOTH

SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE		AIRPORT/BT	
Apple Inc.		DRAWING NUMBER	051-1635
		REVISION	5.0.0
		BRANCH	proto2
		PAGE	35 OF 137
		SHEET	34 OF 115
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			




PAGE TITLE		SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
HDD/SSD Temp Sense		DRAWING NUMBER		SIZE	
Apple Inc.		051-1635		D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION		BRANCH	
		5.0.0		proto2	
		PAGE		SHEET	
		38 OF 137		36 OF 115	





SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE		Ethernet Support & Connector	
Apple Inc.		DRAWING NUMBER	051-1635
NOTICE OF PROPRIETARY PROPERTY:		REVISION	5.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	proto2
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	40 OF 137
II NOT TO REPRODUCE OR COPY IT		SHEET	38 OF 115
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	



SDCONN DETECT DEBOUNCE. ENET_RESET AND DETECT-CHANGED PCH GPIO PULSE GENERATION.


J16:516-0249 / J17:512-0038
SD CARD CONNECTOR


PAGE TITLE		PAGE TITLE	
SD READER CONNECTOR		SD READER CONNECTOR	
Apple Inc.		Apple Inc.	
NOTICE OF PROPRIETARY PROPERTY:		NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT		II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED		IV ALL RIGHTS RESERVED	


D




A










SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE		EXTERNAL USB PORTS A & B	
Apple Inc.		DRAWING NUMBER	051-1635
		REVISION	5.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	proto2
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	46 OF 137
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	44 OF 115
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			












SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE		EXTERNAL USB PORTS C & D	
		DRAWING NUMBER	051-1635
		REVISION	5.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	proto2
		PAGE	47 OF 137
		SHEET	45 OF 115




A



SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE			
SMC			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-1635	D
		REVISION	
		5.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
BRANCH		proto2	
PAGE		50 OF 137	
SHEET		46 OF 115	



Note: IPU are pulled to VIN rail



ADC Channel Aliases

46	<u>SMC ADC8</u>	==	<u>VSNS P12VG3H</u>	98	105
			MAKE_BASE=TRUE		
46	<u>SMC ADC1</u>	==	<u>ISNS P12VG3H</u>	98	105
			MAKE_BASE=TRUE		
46	<u>SMC ADC2</u>	==	<u>VSNS P1VS9 GPUCORE</u>	98	105
			MAKE_BASE=TRUE		
46	<u>SMC ADC3</u>	==	<u>ISNS P12VS9 GPUCORE</u>	98	105
			MAKE_BASE=TRUE		
46	<u>SMC ADC4</u>	==	<u>VSNS P1VSS0</u>	91	105
			MAKE_BASE=TRUE		
46	<u>SMC ADC5</u>	==	<u>ISNS P1VSS0</u>	91	105
			MAKE_BASE=TRUE		
46	<u>SMC ADC6</u>	==	<u>VSNS VDDQ3 DDR</u>	91	105
			MAKE_BASE=TRUE		
46	<u>SMC ADC7</u>	==	<u>ISNS VDDQ3 DDR</u>	91	105
			MAKE_BASE=TRUE		
46	<u>SMC ADC8</u>	==	<u>VSNS P12VS0 FBVDDQ</u>	98	105
			MAKE_BASE=TRUE		
46	<u>SMC ADC9</u>	==	<u>ISNS P12VS0 FBVDDQ</u>	98	105
			MAKE_BASE=TRUE		
46	<u>SMC ADC10</u>	==	<u>VSNS CPUVCC</u>	98	105
			MAKE_BASE=TRUE		
46	<u>SMC ADC11</u>	==	<u>ISNS CPUVCC</u>	98	105
			MAKE_BASE=TRUE		
46	<u>SMC ADC12</u>	==	<u>VSNS GPUCORE ALT</u>	98	105
			MAKE_BASE=TRUE		
46	<u>SMC ADC13</u>	==	<u>ISNS GPUCORE ALT</u>	98	105
			MAKE_BASE=TRUE		
46	<u>SMC ADC14</u>	==	<u>VSNS HDDS0</u>	98	105
			MAKE_BASE=TRUE		
46	<u>SMC ADC15</u>	==	<u>ISNS HDDS0</u>	98	105
			MAKE_BASE=TRUE		
46	<u>SMC ADC16</u>	==	<u>ISNS P3V3S4_AP</u>	98	105
			MAKE_BASE=TRUE		
46	<u>SMC ADC17</u>	==	<u>ISNS P12VS0 HDD</u>	98	105
			MAKE_BASE=TRUE		
46	<u>SMC ADC18</u>	==	<u>VSNS P1V0S50 PCH</u>	98	105
			MAKE_BASE=TRUE		
46	<u>SMC ADC19</u>	==	<u>ISNS P12VS0 GPU AUX</u>	98	105
			MAKE_BASE=TRUE		
46	<u>SMC ADC20</u>	==	<u>VSNS P3V3S5</u>	91	105
			MAKE_BASE=TRUE		
46	<u>SMC ADC21</u>	==	<u>ISNS SSDS0</u>	98	105
			MAKE_BASE=TRUE		
46	<u>SMC ADC22</u>	==	<u>VSNS GPU VDDCI</u>	91	105
			MAKE_BASE=TRUE		
46	<u>SMC ADC23</u>	==	<u>ISNS GPU VDDCI</u>	91	105
			MAKE_BASE=TRUE		

Project-specific Aliases

46	SMC_PN5	==	ACDC_BURST_EN L	47
			MAKE_BASE=TRUE	
46	SMC_PJ3	==	SMC_O0B2_R2D L	35 105
			MAKE_BASE=TRUE	
	SMC_PJ2	==	SMC_O0B2_D2R L	35 105
			MAKE_BASE=TRUE	
	SMC_PH0	==	SMC_ACDC_TD	35 105
			MAKE_BASE=TRUE	
	SMC_PH2	==	SMC_ASSERT_RTCRST	19 47
			MAKE_BASE=TRUE	
	SMC_PL6	==	SMC_WIFI_PWR_EN	47
			MAKE_BASE=TRUE	

Unused Project-specific

```

46 SMC PN3      --- MAKE_BASE=TRUE      NO_TEST=TRUE
                     --- NC SMC PN3
                     --- MAKE_BASE=TRUE      NO_TEST=TRUE

46 SMC_PP4      --- NC SMC S4 WAKESRC EN
                     --- MAKE_BASE=TRUE      NO_TEST=TRUE

```


TP for ⁴⁶ SMC PH7	TP SMC PH7
access if ZPB re-intstated	MAKE_BASE=TRUE NO_TEST=TRUE

```

46 SMC PH7 == TP SMC PH7
access if ZPB re-instated == MAKE_BASE=TRUE NO_TEST=TRUE
15 SMBUS SMC 4 ASF SCL == NC SMBUS SMC 4 ASF SCL
SMBUS SMC 4 ASF SCL == NC SMBUS SMC 4 ASF SCL NO_TEST=TRUE
15 SMBUS SMC 4 ASF SDA == NC SMBUS SMC 4 ASF SDA
SMBUS SMC 4 ASF SDA == NC SMBUS SMC 4 ASF SDA NO_TEST=TRUE
15 SMBUS SMC 5 G3H SCL == NC SMBUS SMC 5 G3H SCL
SMBUS SMC 5 G3H SCL == NC SMBUS SMC 5 G3H SCL NO_TEST=TRUE
15 SMBUS SMC 5 G3H SDA == NC SMBUS SMC 5 G3H SDA
SMBUS SMC 5 G3H SDA == NC SMBUS SMC 5 G3H SDA NO_TEST=TRUE
46 SMC S5 PWRGD VTN == NC SMC S5 PWRGD VTN
SMC S5 PWRGD VTN == NC SMC S5 PWRGD VTN NO_TEST=TRUE
15 SMC OOB1 R2D L == NC SMC OOB1 R2D L
SMC OOB1 R2D L == NC SMC OOB1 R2D L NO_TEST=TRUE
46 SMC BATLOW L == NC SMC BATLOW L
SMC BATLOW L == NC SMC BATLOW L NO_TEST=TRUE
15 SMC PH3 == NC SMC PH3
SMC PH3 == NC SMC PH3 NO_TEST=TRUE


```

Platform Thermal Control





See (RADAR://PROBLEM/11724870)
This circuit will not work
Changing second stage to FET
So collapses before signal re
Solution will require latch.

Comparator Reference




PROCHOT Support





PAGE TITLE		SYNC DATE=02/21/2014	
PAGE TITLE		SYNC DATE=02/21/2014	
SPI and Debug Connector		DRAWING NUMBER	051-1635
Apple Inc.		REVISION	5.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	proto2
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	52 OF 137
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	48 OF 115
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



Line Legend

- Master
- Slave
- Mux

SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE		DRAWING NUMBER	
SMBus Connections		051-1635	
Apple Inc.		REVISION	
		5.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		proto2	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		53 OF 137	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		49 OF 115	

D

D

C

C

B


B

A

A


8 7 6 5 4 3 2 1

12V G3H (VD2R:ADC0/ID2R:ADC1) AC/DC lowside sense (System total)




GPU Core (VG1C:ADC2/IG1C:ADC3)

GPU highside sense for GPU Core Regulator




GPU AUX RAILS (IG1A:ADC19)

GPU highside sense for GPU 0.9V & 1.8V VR




PP3V3_S4_AP (IW0R:ADC16) Airport supply current sense



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
132S0304	1	CAP, 0.22UF, 201	C5435	AP_ISNS:Y
117S0201	1	RES, 0 OHM, 201	C5435	AP_ISNS:N


GPU Core - Alt (VG0C:ADC12/IG0C:ADC13)

Alternate low side V-sense and IMON amp




GPU FB (VG1F:ADC8/IG1F:ADC9)

GPU highside sense for GPU Frame Buffer 1.5V VDDQ Regulator




CPU Core (VC0C:ADC10/IC0C:ADC11)



PP1V05_S0_PCH (VR1R:ADC18)


I/V-sense for PP1V05_S0_PCH

Since PP1V05 Vreg feedback is coming from near GPU, place this sensor near PCH.




HDD S0 (VH05:ADC14/IH05:ADC15)

I/V-sense for HDD (Development, but need R5420)



PP12V_S0_HDD (IH02:ADC17)

HDD 12V CURRENT SENSE



SYNC MASTER=J78 MLB

SYNC DATE=02/21/2014

PAGE TITLE

I and V Sense

Apple Inc.

DRAWING NUMBER 051-1635

REVISION 5.0.0

BRANCH proto2

PAGE 54 OF 137

SHEET 50 OF 115

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED


PP1V5_S0 (VC0M:ADC4/ IC0M:ADC5)

lowside sense for VCCVRM,PCH,CPU mem, audio




VDDQ S3 (VM0R:ADC6/ IM0R:ADC7)

VDDQ lowside sense for S0-DIMM modules




SSD S0 (VR3R:ADC20 / IH1R:ADC21)

I-sense for SSD / V-sense for PP3V3_S5)




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
132S0304	2	CAP, 0.22UF, 201	C5525, C5526	SSD:Y
117S0201	2	RES, 0 OHM, 201	C5525, C5526	SSD:N

GPU_VDDCI S0 (VG0S:ADC22 /IG0S: ADC23)



GPU VR OVER CURRENT WARNING



SYNC MASTER=J78 NAT		SYNC DATE=12/09/2013	
PAGE TITLE			
I and V Sense(Continued)			
 Apple Inc.		DRAWING NUMBER	051-1635
		SIZE D	
		REVISION	5.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	proto2
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	55 OF 137
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	51 OF 115
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

D

C

B



A


D

C


B

A





SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE			
AUDIO: CODEC/REGULATORS			
 Apple Inc.		DRAWING NUMBER	051-1635
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	5.0.0
		BRANCH	proto2
		PAGE	61 OF 137
		SHEET	54 OF 115



SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE		AUDIO: HEADPHONE AMP	
Apple Inc.		DRAWING NUMBER	051-1635
NOTICE OF PROPRIETARY PROPERTY:		REVISION	5.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	proto2
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	62 OF 137
II NOT TO REPRODUCE OR COPY IT		SHEET	55 OF 115
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

LEFT CH SPEAKER AMP
APPLE P/N 353S3163

SPEAKER AMP GAIN = +12 DB
SPEAKER AMP RIN = 40K NOMINAL
FC_HPFF, TWEETERS = ~847 HZ (4700 PF)
FC_HPFF, WOOFERS = ~4 HZ (1.0 UF)

D

D

C

C

B

B

A

A

INPUT POLARITY FLIP OK -- TRUE DIFF INPUTS

OUTPUT POLARITY FLIP TO
MAKE LAYOUT MORE LOGICAL

PINS 14 & 15 ARE TEST PINS AND
SHOULD BE TIED TO GND

EDGE RATE
CONTROL
ON
OFF

R6304
0 OHM
NOSTUFF

R6305
0 OHM
NOSTUFF

AUD_RAMP_MONO NET:
HIGH = MONO OPERATION
LOW = STEREO OPERATION

GAIN	R6306	R6307
+9 DB	NOSTUFF	0 OHM
+12 DB	NOSTUFF	47 KOHM
+15 DB	NOSTUFF	NOSTUFF
+18 DB	47 KOHM	NOSTUFF
+24 DB	0 OHM	NOSTUFF

SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE		AUDIO: LEFT SPKR AMP	
Apple Inc.		DRAWING NUMBER	051-1635
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	5.0.0
		BRANCH	proto2
		PAGE	63 OF 137
		SHEET	56 OF 115

RIGHT CH SPEAKER AMP
APPLE P/N 353S3163

SPEAKER AMP GAIN = +12 DB
SPEAKER AMP RIN = 40K NOMINAL
FC_HPF, TWEETERS = ~847 HZ (4700 PF)
FC_HPF, WOOFERS = ~4 HZ (1.0 UF)

D

D

C


C

B


B

A


A




ONLY WOOFERS ON UNDER WINDOWS
WOOFERS & TWEETERS ON UNDER MAC OS
AUD_RAMP_MONO
AUD_RAMP_GAIN
AUD_RAMP_AVDD
VREG/AVDD
REGEN



PINS 14 & 15 ARE TEST PINS AND
SHOULD BE TIED TO GND



OUTPUT POLARITY FLIP TO
MAKE LAYOUT MORE LOGICAL



EDGE RATE CONTROL
ON
OFF

R6404
0 OHM
NOSTUFF


R6405
NOSTUFF
0 OHM

AUD_RAMP_MONO NET:
HIGH = MONO OPERATION
LOW = STEREO OPERATION

GAIN
+9 DB
+12 DB
+15 DB
+18 DB
+24 DB

R6406
NOSTUFF
NOSTUFF
NOSTUFF
NOSTUFF
0 OHM

R6407
0 OHM
47 KOHM
NOSTUFF
NOSTUFF
NOSTUFF



SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE		AUDIO: RIGHT SPKR AMP	
Apple Inc.		DRAWING NUMBER	051-1635
NOTICE OF PROPRIETARY PROPERTY:		REVISION	5.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	proto2
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	64 OF 137
II NOT TO REPRODUCE OR COPY IT		SHEET	57 OF 115
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	

MIKEY RECEIVER CKT

WRITE: 0X72 READ: 0X73 APN 353S3231

I2C ADDRESSES

MIKEY	U6551	READ	0111 0011	0X73
MIKEY	U6551	WRITE	0111 0010	0X72

D

D

C


C

B

B


A

A





APPLE P/N 518S0687

NO_XNET_CONNECTION=TRUE
J6500 54722-0224 F-ST-SM




MIN_LINE_WIDTH=0.25MM
MIN_NECK_WIDTH=0.20MM


MIN_LINE_WIDTH=0.25MM
MIN_NECK_WIDTH=0.20MM





SYNC_MASTER=37B_MLB		SYNC_DATE=02/21/2014	
PAGE TITLE			
AUDIO: Jack, Mikey, CHS Switch			
 Apple Inc.		DRAWING NUMBER 051-1635	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION 5.0.0	
		BRANCH proto2	
		PAGE 65 OF 137	
		SHEET 58 OF 115	
		SHEET 58 OF 115	




IPHS HS Detect Debounce CKT




AUDIO CONNECTOR DETECT STATES			
	NOTHING	SPDIF	HEADPHONE
AUD_TYDEDET_R	1	1	0
AUD_TIPDET*_R	0	1	1
AUD_OUTJACK_INSERT	0	1	1
AUD_SENSE_A	1	20K/2.67K RDIV	5.11K/2.67K RDIV





Target Display Mode Detect




SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE 11111			
AUDIO: Detects/Grounding			
 Apple Inc.		DRAWING NUMBER	051-1635
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART ALL RIGHTS RESERVED		REVISION	5.0.0
		BRANCH	proto2
		PAGE	67 OF 137
		SHEET	60 OF 115







SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE		VReg CPU VCC Cntl	
 Apple Inc.		DRAWING NUMBER	051-1635
		REVISION	5.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	proto2
		PAGE	70 OF 137
		SHEET	63 OF 115



SYNC MASTER=J78 MLB

SYNC DATE=02/21/2014

VReg CPU VCC Phases

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-1635

SIZE

D

REVISION

5.0.0

BRANCH


proto2

PAGE

71 OF 137

SHEET

64 OF 115




VDDQ (1.5V) S3 REGULATOR


OC trip point: $30.4 \text{ A VDDQ} = \frac{R7336}{8 \text{ E5} * \text{Rds}(Q7310)} + \frac{0.65625}{L7310 * f(\text{switch})}$

3 A VTT (FIXED)
10 mA VTTREF (FIXED)

Switching freq: 500 kHz



SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE			
VReg VDDQ S3			
 Apple Inc.	DRAWING NUMBER	051-1635	SIZE
	REVISION	5.0.0	D
	BRANCH	proto2	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		73 OF 137	
SHEET		66 OF 115	




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
152S1668	1	IND, PWR, 33UH, 20%, 10A, 35MOHM	L8100	CRITICAL	
353S0037	1	IC, PUP8565A13, LED BACKLIGHT CTRL, 7K7 QFN56	U8100	CRITICAL	

OMIT/table L8100 due to late sourcing change, did not want footprint change
Add 152S1668 (Cyntec) directly for next program


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S0810	138S0839		C8100, C8108	BLC OUTPUT CAPS
371S0748	371S0731		D8103	INPUT DIODE
371S0783	371S0782		D8101	OUTPUT DIODE
126-0226	126-0190		C8109, C8118	OUTPUT POLYMER CAPS
376S0845	376S1067		Q8110	POWERLINE FET
126-0312	126-0306		C8114	INPUT ECAP
152S1668	152S1970		L8100	BOOST INDUCTOR
376S1204	376S1106		Q8111 TO Q8114	LED SINK FET
740S0145	740S0146		F8100	FUSE FOR BLC
107S0359	107S0229		R8102	BOOST SENSE RESISTOR

SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE		DRAWING NUMBER	
LCD Backlight Driver (LP8565)		051-1635	
		REVISION	
		5.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		proto2	
		PAGE	
		81 OF 137	
		SHEET	
		69 OF 115	

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1073	376S1256		ALL	Short Protection FET
155S0831	155S0797		ALL	FB8201 TO FB8211




SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE			
BACKLIGHT DRIVER 2			
 Apple Inc.		DRAWING NUMBER	051-1635
		REVISION	5.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	proto2
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	82 OF 137
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	70 OF 115
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE		FET-Controlled S0 and S4	
Apple Inc.		DRAWING NUMBER	051-1635
		REVISION	5.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	proto2
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	84 OF 137
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	71 OF 115
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


S5 Enable




S4 Enables




S4 USB Enable




S4 TBT S4 Port Enable




S3 VDDQ Enable




S0 Enables



S0 GPU SEQUENCING



S0 PCH Sequencing



Rail definitions

Platform: ALL PROCESSOR NON-CORE AND NON-GRAPHICS (5 V, 3.3 V, 1.5 V, 1.05V FOR PCH/TBT)
Uncore: VDDQ


Notes on sequencing requirements

- Intel:
- No hard specification on platform rails
 - SMC guarantees timing on PCH DPWROK and PWROK
 - VCC3_3 may power up before VCC, VCC must ramp to 0.6V within 25ms of VCC3V3 ramping to 2.6V
 - VCC1_5 may power up before VCC, VCC must ramp to 0.6V within 25ms of VCC1V5 ramping to 1.35V
 - VCC may power down before VCC3_3, VCC3_3 must ramp down to 2.6V within 35ms
 - VCC may power down before VCC1_5, VCC1_5 must ramp down to 1.35V within 35ms
- AMD GPU:
- 5V_S0 -> 3V3_S0 -> 0V95 -> 1V8 (VDD_CT) -> GPU CORE (VDDC) -> VDDCI -> MVDD

SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE		PM Regulator Enables	
Apple Inc.		DRAWING NUMBER	051-1635
NOTICE OF PROPRIETARY PROPERTY:		REVISION	5.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	proto2
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	85 OF 137
II NOT TO REPRODUCE OR COPY IT		SHEET	72 OF 115
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

ALL_SYS_PWRGD, PCH_PWROK & SYS_PWROK Generation

PCH Power Goods



Resume Reset

Intel Doc# 29517 Maho Bay PDG, Section 22.13
Intel Doc# 29562 Panther Point EDS, Section 8.7 and 8.8


Note:
THE IMAC J78 DESIGNS DOES NOT SUPPORT DEEP SX MODES SO BOTH DPWROK AND RSMRST# signals are shorted together


Requirements:

- Power on:
 - Asserted at least 10 ms after all suspend well power is valid
- Power off or loss of AC:
 - Transition to 0.8V or less before VccSUS3_3 drops to 2.90 V
 - to allow PCH to switch suspend well to battery without excessive loading

Method:
The SMC guarantees proper assertion and de-assertion of RSMRST# for normal operation via PM_DSW_PWRGD.

RSMRST# is asserted when power good from regulator is de-asserted in the event AC is lost. Power good de-assertion should happen quickly enough to meet Intel spec.





GPU VDDC/VDDCI DECOUPLING

PLACE ALL CAPS UNDER GPU

PLACE ALL CAPS UNDER GPU

PLACE CLOSE TO GPU

DRAWING
LAST MODIFIED=Mon Feb 24 09:58:28 2014

SYNC MASTER=J78 NAT
SYNC DATE=12/09/2013

GPU: CORE VDDC/VDDCI

Apple Inc.

051-1635


5.0.0

proto2

88 OF 137

75 OF 115

THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED



DRAWING		LAST MODIFIED=Mon Feb 24 09:58:29 2014	
SYNC MASTER=J78 NAT		SYNC DATE=12/09/2013	
PAGE TITLE		GPU: MVDD/VDDGFX	
DRAWING NUMBER		051-1635	SIZE D
REVISION		5.0.0	
BRANCH		proto2	
PAGE		89 OF 137	
SHEET		76 OF 115	


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED









Page Notes

Power aliases required by this page:



-PP1V35_S0_GPU_FBVDDQ

Signal aliases required by this page:


(NONE)


BOM options provided by this page:

(NONE)





SYNC MASTER=178 MLB		SYNC DATE=02/21/2014	
PAGE TITLE		GDDR5 FRAME BUFFER C	
Apple Inc.		DRAWING NUMBER	051-1635
		REVISION	5.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	proto2
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	94 OF 137
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	81 OF 115
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			






D






O/P= PPGPUCORE_S0_REG


GPUCORE
VOUT = VCORE
PEAK = 180A
AVG = 150A




DRAWING LAST MODIFIED=Mon Feb 24 09:58:35 2014	
SYNC MASTER=J78 NAT SYNC DATE=02/06/2014	
GPU VR: CORE CONTROLLER	
Apple Inc.	
DRAWING NUMBER	051-1635
REVISION	5.0.0
BRANCH	proto2
PAGE	101 OF 137
SHEET	87 OF 115
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	



DRAWING		LAST MODIFIED=Mon Feb 24 09:58:35 2014	
SYNC MASTER=J78 NAT		SYNC DATE=02/13/2014	
PAGE TITLE			
GPU VR: CORE PHASES 1-3			
 Apple Inc.		DRAWING NUMBER	
		051-1635	
		REVISION	
		5.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		proto2	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		102 OF 137	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		88 OF 115	






DRAWING		LAST MODIFIED=Mon Feb 24 09:58:36 2014	
SYNC MASTER=378.MLB		SYNC DATE=02/20/2014	
PAGE TITLE			
GPU VR: VDDQ			
 Apple Inc.		DRAWING NUMBER	051-1635
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	5.0.0
		BRANCH	proto2
		PAGE	104 OF 137
		SHEET	90 OF 115

GPU VDDC (0.95V) S0 REGULATOR


Max avg current: 8.10 A (BUDGET)
Max peak current: 8.50 A (BUDGET)
OC trip point: ? A (min)/? A (max)
Switching freq: 500 KHz



DRAWING LAST MODIFIED=Mon Feb 24 09:58:37 2014			
SYNC MASTER=J78_MLB		SYNC DATE=02/21/2014	
PAGE TITLE			
GPU VR: 0V95			
 Apple Inc.		DRAWING NUMBER	051-1635
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SIZE	D
		REVISION	5.0.0
		BRANCH	proto2
		PAGE	106 OF 137
		SHEET	92 OF 115


1.8V S0 Regulator


Max avg current: 2.4 A (BUDGET)
Max peak current: 3 A (BUDGET)
OC trip point: ? A (nom)/? A (min)
Switching freq: ? kHz



$V_{OUT} = 0.6 * (1 + R_A / R_B)$

DRAWING		LAST MODIFIED=Mon Feb 24 09:58:37 2014	
SYNC MASTER=378.MLB		SYNC DATE=02/21/2014	
PAGE TITLE			
GPU VR: 1V8			
 Apple Inc.		DRAWING NUMBER	051-1635
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	5.0.0
		BRANCH	proto2
		PAGE	107 OF 137
		SHEET	93 OF 115





SYNC_MASTER=J78_MLB

SYNC_DATE=12/05/2013

PAGE_TITLE

Signal Aliases



Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-1635

REVISION

5.0.0

BRANCH

proto2


PAGE

112 OF 137

SHEET

95 OF 115

[illegible]



SYNC MASTER=178 MLB		SYNC DATE=02/21/2014	
PAGE TITLE			
Functional / ICT Test			
 Apple Inc.		DRAWING NUMBER	051-1635
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	5.0.0
		BRANCH	proto2
		PAGE	115 OF 137
		SHEET	97 OF 115

DDR3

DDR3-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DDR_34S	*	=34_OHM_SE	=34_OHM_SE	=34_OHM_SE	=34_OHM_SE	=STANDARD	=STANDARD
DDR_39S	*	=39_OHM_SE	=39_OHM_SE	=39_OHM_SE	=39_OHM_SE	=STANDARD	=STANDARD
DDR_42S	*	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	=STANDARD	=STANDARD
DDR_42S_D	*	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	0.1016 MM	0.1016 MM
DDR_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
DDR_68D	*	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF
DDR_COMP	*	Y	0.395 MM	0.195 MM	=STANDARD	=STANDARD	=STANDARD

Minimum diff spacing is 4 mil
Table 4-5, Intel Doc# 486712

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
POWER_DDR_P4MM	*	Y	0.400 MM	0.100 MM	3.0 MM	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
POWER_DDR	*	POWER_DDR_P4MM
DDR_CLK_PHY	*	DDR_68D
DDR_CTRL_PHY	*	DDR_39S
DDR_CMD_PHY	*	DDR_34S
DDR_DQ_PHY	*	DDR_42S
DDR_DQS_PHY	*	DDR_42S_D
DDR_COMP_PHY	*	DDR_COMP

DDR3 Power-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
POWER_DDR	*	=2:1_SPACING	?

DDR3-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DDR_CLK_ISO	*	=5:1_SPACING	?
DDR_CTRL_ISO	*	=3.5:1_SPACING	?
DDR_CTRL2CTRL	*	=2.5:1_SPACING	?
DDR_CMD_ISO	*	=3.5:1_SPACING	?
DDR_CMD2CMD	*	=2:1_SPACING	?
DDR_DATA_ISO	*	=3:1_SPACING	?
DDR_DQ2DQ	*	=2:1_SPACING	900
DDR_DQ2DQS	*	=3:1_SPACING	?
DDR_BL2BL	*	=3:1_SPACING	?
DDR_CH2CH	*	=6.5:1_SPACING	?
DDR_COMP_ISO	*	0.381 MM	?

Main Segment Min Spacing Rules (mils) (Shark Bay PDG, Intel Doc# 486712)

Table	Trace	Design	Iso	Design	Comments
4-2	4	(diff)	15	19.69	CLK trace spacing controlled by =68_OHM_DIFF
4-3	8	9.84	12	13.78	
4-4	6	7.87	12	13.78	
4-5	8.5	7.87	12	11.81	DQ or DQS to other signals not in the same bytelane (but not ch)
					DQ to DQ in the same bytelane of the same channel
			10	11.81	DQ to DQS in the same bytelane of the same channel
			12	11.81	DQ or DQS in different bytelanes of the same channel
			25	25.59	DQ or DQS in different channels
			-	25.59	DDR3 to any other signal not DDR3

Constraints

Clocks: CK[3:0], CK#[3:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR_CLK	*	*	DDR_CLK_ISO

Control: CS#[3:0], CKE[3:0], ODT[3:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR_CTRL	*	*	DDR_CTRL_ISO
DDR_CTRL	DDR_CTRL	*	DDR_CTRL2CTRL

Command: MA[15:0], RAS#, CAS#, WE# BS[2:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR_CMD	*	*	DDR_CMD_ISO
DDR_CMD	DDR_CMD	*	DDR_CMD2CMD

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR_COMP	*	*	DDR_COMP_ISO

Data: DQS[7:0], DQS#[7:0], DQ[63:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR_A_DQ_BYTE*	*	*	DDR_DATA_ISO
DDR_A_DQS*	*	*	DDR_DATA_ISO
DDR_B_DQ_BYTE*	*	*	DDR_DATA_ISO
DDR_B_DQS*	*	*	DDR_DATA_ISO
DDR_*_DQ_BYTE*	=SAME	*	DDR_DQ2DQ
DDR_A_DQ_BYTE*	DDR_A_DQS*	*	DDR_DQ2DQS
DDR_A_DQ_BYTE*	DDR_A_DQ_BYTE*	*	DDR_BL2BL
DDR_B_DQ_BYTE*	DDR_B_DQS*	*	DDR_DQ2DQS
DDR_B_DQ_BYTE*	DDR_B_DQ_BYTE*	*	DDR_BL2BL
DDR_A_*	DDR_B_*	*	DDR_CH2CH

See Note (3)

See Note (1)

See Note (3)

See Note (1)

See Note (2)

Note (1):

Deliberately set DQ to DQS spacing to 3:1 to avoid adding complexity to constraints, even though it can be less. Only one rule per channel is needed by trading off a little space.

Note (2):

Intel suggested 25 mil (0.65 mm) spacing for via to channel, and via to pad to two different channels. DDR3 draws about 20 mA per trace with edge rates in the 100s of ps. The main coupling mechanism is capacitive. A 0.65 mm spacing is used for power nets, which draw far more current (inductive coupling however). These rules are far too conservative. To meet these rules, the spacing must be applied to the net.

Note (3):

In order for the constraints $DDR_*_DQ_BYTE^*$ to =SAME to win out over $DDR\{A,B\}_DQ_BYTE^*$ to $DDR\{A,B\}_DQ_BYTE^*$ so that the small intra-bytelane spacing is used, the spacing rule DDR_DQ2DQ must have a weight greater than DDR_BL2BL .

DDR3

Electrical Constraint Set		Physical	Spacing	
Channel A				
H472	DDR A CLK0	DDR CLK_PHY	DDR CLK	MEM A CLK P<1..0> 7 23
H473	DDR A CLK0	DDR CLK_PHY	DDR CLK	MEM A CLK N<1..0> 7 23
H475	DDR A CLK1	DDR CLK_PHY	DDR CLK	MEM A CLK P<3..2> 7 24
H480	DDR A CLK1	DDR CLK_PHY	DDR CLK	MEM A CLK N<3..2> 7 24
H489	DDR A CTRL0	DDR CTRL_PHY	DDR CTRL	MEM A CKE<1..0> 7 23
H489	DDR A CTRL0	DDR CTRL_PHY	DDR CTRL	MEM A CS L<1..0> 7 23
H489	DDR A CTRL0	DDR CTRL_PHY	DDR CTRL	MEM A ODT<1..0> 7 23
H494	DDR A CTRL1	DDR CTRL_PHY	DDR CTRL	MEM A CKE<3..2> 7 24
H490	DDR A CTRL1	DDR CTRL_PHY	DDR CTRL	MEM A CS L<3..2> 7 24
H491	DDR A CTRL1	DDR CTRL_PHY	DDR CTRL	MEM A ODT<3..2> 7 24
H489	DDR A CMD	DDR CMD_PHY	DDR CMD	MEM A A<15..0> 7 23 24
H489	DDR A CMD	DDR CMD_PHY	DDR CMD	MEM A BA<2..0> 7 23 24
H489	DDR A CMD	DDR CMD_PHY	DDR CMD	MEM A RAS L 7 23 24
H489	DDR A CMD	DDR CMD_PHY	DDR CMD	MEM A CAS L 7 23 24
H489	DDR A CMD	DDR CMD_PHY	DDR CMD	MEM A WE L 7 23 24
H489	DDR A DQ BYTE0	DDR DQ_PHY	DDR A DQ BYTE0	MEM A DQ<7..0> 7 27
H489	DDR A DQ BYTE1	DDR DQ_PHY	DDR A DQ BYTE1	MEM A DQ<15..8> 7 27
H489	DDR A DQ BYTE2	DDR DQ_PHY	DDR A DQ BYTE2	MEM A DQ<23..16> 7 27
H489	DDR A DQ BYTE3	DDR DQ_PHY	DDR A DQ BYTE3	MEM A DQ<31..24> 7 27
H489	DDR A DQ BYTE4	DDR DQ_PHY	DDR A DQ BYTE4	MEM A DQ<39..32> 7 27
H489	DDR A DQ BYTE5	DDR DQ_PHY	DDR A DQ BYTE5	MEM A DQ<47..40> 7 27
H489	DDR A DQ BYTE6	DDR DQ_PHY	DDR A DQ BYTE6	MEM A DQ<55..48> 7 27
H489	DDR A DQ BYTE7	DDR DQ_PHY	DDR A DQ BYTE7	MEM A DQ<63..56> 7 27
H489	DDR A DQS0	DDR DQS_PHY	DDR A DQS0	MEM A DQS P<0> 7 27
H489	DDR A DQS0	DDR DQS_PHY	DDR A DQS0	MEM A DQS N<0> 7 27
H489	DDR A DQS1	DDR DQS_PHY	DDR A DQS1	MEM A DQS P<1> 7 27
H489	DDR A DQS1	DDR DQS_PHY	DDR A DQS1	MEM A DQS N<1> 7 27
H490	DDR A DQS2	DDR DQS_PHY	DDR A DQS2	MEM A DQS P<2> 7 27
H490	DDR A DQS2	DDR DQS_PHY	DDR A DQS2	MEM A DQS N<2> 7 27
H490	DDR A DQS3	DDR DQS_PHY	DDR A DQS3	MEM A DQS P<3> 7 27
H490	DDR A DQS3	DDR DQS_PHY	DDR A DQS3	MEM A DQS N<3> 7 27
H490	DDR A DQS4	DDR DQS_PHY	DDR A DQS4	MEM A DQS P<4> 7 27
H490	DDR A DQS4	DDR DQS_PHY	DDR A DQS4	MEM A DQS N<4> 7 27
H490	DDR A DQS5	DDR DQS_PHY	DDR A DQS5	MEM A DQS P<5> 7 27
H490	DDR A DQS5	DDR DQS_PHY	DDR A DQS5	MEM A DQS N<5> 7 27
H490	DDR A DQS6	DDR DQS_PHY	DDR A DQS6	MEM A DQS P<6> 7 27
H490	DDR A DQS6	DDR DQS_PHY	DDR A DQS6	MEM A DQS N<6> 7 27
H490	DDR A DQS7	DDR DQS_PHY	DDR A DQS7	MEM A DQS P<7> 7 27
H490	DDR A DQS7	DDR DQS_PHY	DDR A DQS7	MEM A DQS N<7> 7 27
Channel B				
H472	DDR B CLK0	DDR CLK_PHY	DDR CLK	MEM B CLK P<1..0> 7 25
H473	DDR B CLK0	DDR CLK_PHY	DDR CLK	MEM B CLK N<1..0> 7 25
H475	DDR B CLK1	DDR CLK_PHY	DDR CLK	MEM B CLK P<3..2> 7 26
H480	DDR B CLK1	DDR CLK_PHY	DDR CLK	MEM B CLK N<3..2> 7 26
H489	DDR B CTRL0	DDR CTRL_PHY	DDR CTRL	MEM B CKE<1..0> 7 25
H489	DDR B CTRL0	DDR CTRL_PHY	DDR CTRL	MEM B CS L<1..0> 7 25
H489	DDR B CTRL0	DDR CTRL_PHY	DDR CTRL	MEM B ODT<1..0> 7 25
H490	DDR B CTRL1	DDR CTRL_PHY	DDR CTRL	MEM B CKE<3..2> 7 26
H490	DDR B CTRL1	DDR CTRL_PHY	DDR CTRL	MEM B CS L<3..2> 7 26
H490	DDR B CTRL1	DDR CTRL_PHY	DDR CTRL	MEM B ODT<3..2> 7 26
H489	DDR B CMD	DDR CMD_PHY	DDR CMD	MEM B A<15..0> 7 25 26
H489	DDR B CMD	DDR CMD_PHY	DDR CMD	MEM B BA<2..0> 7 25 26
H489	DDR B CMD	DDR CMD_PHY	DDR CMD	MEM B RAS L 7 25 26
H489	DDR B CMD	DDR CMD_PHY	DDR CMD	MEM B CAS L 7 25 26
H489	DDR B CMD	DDR CMD_PHY	DDR CMD	MEM B WE L 7 25 26
H489	DDR B DQ BYTE0	DDR DQ_PHY	DDR B DQ BYTE0	MEM B DQ<7..0> 7 27
H489	DDR B DQ BYTE1	DDR DQ_PHY	DDR B DQ BYTE1	MEM B DQ<15..8> 7 27
H489	DDR B DQ BYTE2	DDR DQ_PHY	DDR B DQ BYTE2	MEM B DQ<23..16> 7 27
H489	DDR B DQ BYTE3	DDR DQ_PHY	DDR B DQ BYTE3	MEM B DQ<31..24> 7 27
H489	DDR B DQ BYTE4	DDR DQ_PHY	DDR B DQ BYTE4	MEM B DQ<39..32> 7 27
H489	DDR B DQ BYTE5	DDR DQ_PHY	DDR B DQ BYTE5	MEM B DQ<47..40> 7 27
H489	DDR B DQ BYTE6	DDR DQ_PHY	DDR B DQ BYTE6	MEM B DQ<55..48> 7 27
H489	DDR B DQ BYTE7	DDR DQ_PHY	DDR B DQ BYTE7	MEM B DQ<63..56> 7 27
H489	DDR B DQS0	DDR DQS_PHY	DDR B DQS0	MEM B DQS P<0> 7 27
H489	DDR B DQS0	DDR DQS_PHY	DDR B DQS0	MEM B DQS N<0> 7 27
H489	DDR B DQS1	DDR DQS_PHY	DDR B DQS1	MEM B DQS P<1> 7 27
H489	DDR B DQS1	DDR DQS_PHY	DDR B DQS1	MEM B DQS N<1> 7 27
H489	DDR B DQS2	DDR DQS_PHY	DDR B DQS2	MEM B DQS P<2> 7 27
H489	DDR B DQS2	DDR DQS_PHY	DDR B DQS2	MEM B DQS N<2> 7 27
H489	DDR B DQS3	DDR DQS_PHY	DDR B DQS3	MEM B DQS P<3> 7 27
H489	DDR B DQS3	DDR DQS_PHY	DDR B DQS3	MEM B DQS N<3> 7 27
H489	DDR B DQS4	DDR DQS_PHY	DDR B DQS4	MEM B DQS P<4> 7 27
H489	DDR B DQS4	DDR DQS_PHY	DDR B DQS4	MEM B DQS N<4> 7 27
H489	DDR B DQS5	DDR DQS_PHY	DDR B DQS5	MEM B DQS P<5> 7 27
H489	DDR B DQS5	DDR DQS_PHY	DDR B DQS5	MEM B DQS N<5> 7 27
H489	DDR B DQS6	DDR DQS_PHY	DDR B DQS6	MEM B DQS P<6> 7 27
H489	DDR B DQS6	DDR DQS_PHY	DDR B DQS6	MEM B DQS N<6> 7 27
H489	DDR B DQS7	DDR DQS_PHY	DDR B DQS7	MEM B DQS P<7> 7 27
H489	DDR B DQS7	DDR DQS_PHY	DDR B DQS7	MEM B DQS N<7> 7 27
Reset				
H490		DDR 50S		MEM RESET L 21 23 2
SM COMP				
H490		DDR COMP_PHY	DDR COMP	CPU_SM_RCOMP<0..2> 6

SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE			
DDR3 Constraints			
 Apple Inc.		DRAWING NUMBER 051-1635	SIZE D
		REVISION 5.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
PCIE_PHY	*	PCIE_85D
COMP_DMI_PHY	*	DMI_COMP

PCIE-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_SAME_DIR	TOP,BOTTOM	=5X_DIELECTRIC	?
PCIE_SAME_DIR	*	=3.5X_DIELECTRIC	?
PCIE_ALT_DIR	*	=7X_DIELECTRIC	?
PCIE_ISO	*	=4:1_SPACING	?

TBT x4 PCIE Spacing Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_TBT_R2D	PCIE_TBT_R2D	*	PCIE_SAME_DIR
PCIE_TBT_D2R	PCIE_TBT_D2R	*	PCIE_SAME_DIR
PCIE_TBT_D2R	PCIE_TBT_R2D	*	PCIE_ALT_DIR
PCIE_TBT_D2R	*	*	PCIE_ISO
PCIE_TBT_R2D	*	*	PCIE_ISO

PCH x1 PCIE Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE	*	*	PCIE_ISO

DMI-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DMI_SAME_DIR	TOP,BOTTOM	=5X_DIELECTRIC	?
DMI_SAME_DIR	*	=4X_DIELECTRIC	?
DMI_ALT_DIR	*	=5X_DIELECTRIC	?
DMI_ISO	*	=4X_DIELECTRIC	?
DMI2PWR_ISO	*	0.5 MM	?
DMI2VR_ISO	*	1 MM	?

DMI x4 PCIE Spacing Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DMI_N2S	DMI_N2S	*	DMI_SAME_DIR
DMI_S2N	DMI_S2N	*	DMI_SAME_DIR
DMI_N2S	DMI_S2N	*	DMI_ALT_DIR
DMI_N2S	POWER	*	DMI2PWR_ISO
DMI_S2N	POWER	*	DMI2PWR_ISO
DMI_N2S	VR_SWITCH	*	DMI2VR_ISO
DMI_S2N	VR_SWITCH	*	DMI2VR_ISO
DMI_N2S	*	*	DMI_ISO
DMI_S2N	*	*	DMI_ISO

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DMI_COMP	*	Y	0.2032 MM	0.2032 MM	3 MM	=STANDARD	=STANDARD

PCIE (PCH)

Electrical Constraint Set	Physical	Spacing
x4 Thunderbolt		
PCIE_GEN2_R2D	PCIE_PHY	PCIE_TBT_R2D
PCIE_GEN2_R2D	PCIE_PHY	PCIE_TBT_R2D
PCIE_GEN2_R2D	PCIE_PHY	PCIE_TBT_R2D
PCIE_GEN2_R2D	PCIE_PHY	PCIE_TBT_R2D
PCIE_GEN2_D2R	PCIE_PHY	PCIE_TBT_D2R
PCIE_GEN2_D2R	PCIE_PHY	PCIE_TBT_D2R
PCIE_GEN2_D2R	PCIE_PHY	PCIE_TBT_D2R
PCIE_GEN2_D2R	PCIE_PHY	PCIE_TBT_D2R
PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE
PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE
x1 AirPort		
PCIE_GEN2_R2D_CONN_AP	PCIE_PHY	PCIE
PCIE_GEN2_R2D_CONN_AP	PCIE_PHY	PCIE
PCIE_GEN2_R2D_CONN_AP	PCIE_PHY	PCIE
PCIE_GEN2_R2D_CONN_AP	PCIE_PHY	PCIE
PCIE_GEN2_D2R_CONN_AP	PCIE_PHY	PCIE
PCIE_GEN2_D2R_CONN_AP	PCIE_PHY	PCIE
PCIE_REF_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE
PCIE_REF_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE
x1 Caesar IV		
PCIE_GEN2_R2D	PCIE_PHY	PCIE
PCIE_GEN2_R2D	PCIE_PHY	PCIE
PCIE_GEN2_R2D	PCIE_PHY	PCIE
PCIE_GEN2_R2D	PCIE_PHY	PCIE
PCIE_GEN2_D2R	PCIE_PHY	PCIE
PCIE_GEN2_D2R	PCIE_PHY	PCIE
PCIE_GEN2_D2R	PCIE_PHY	PCIE
PCIE_GEN2_D2R	PCIE_PHY	PCIE
PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE
PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE
x2 SSD		
PCIE_REF_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE
PCIE_REF_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE
PCH PCIE Compensation		
	COMP_DMI_PHY	COMP_PCIE

CPU DP REF CLK

Electrical Constraint Set	Physical	Spacing
CPU DP REF CLK		
CPU_CLK135_P11	PCIE_PHY	CLK_PCIE
CPU_CLK135_P11	PCIE_PHY	CLK_PCIE
CPU_CLK135_P11	PCIE_PHY	CLK_PCIE
CPU_CLK135_P11	PCIE_PHY	CLK_PCIE

DMI

Electrical Constraint Set	Physical	Spacing
DMI		
DMI_N2S	PCIE_PHY	DMI_N2S
DMI_N2S	PCIE_PHY	DMI_N2S
DMI_S2N	PCIE_PHY	DMI_S2N
DMI_S2N	PCIE_PHY	DMI_S2N
PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE
PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE
DMI Compensation		
	COMP_DMI_PHY	COMP_PCIE

D

C

B

A

SATA

SATA-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
SATA_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
SATA_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SATA_PHY	*	SATA_85D
COMP_SATA_PHY	*	SATA_50S
SATA_PHY_90	*	SATA_90D

SATA-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
SATA_ISO	*	=6:1_SPACING	?
SATA2PWR_ISO	*	0.5 MM	?
SATA2VR_ISO	*	1 MM	?
COMP_SATA_ISO	*	=4:1_SPACING	?

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SATA	*	*	SATA_ISO
SATA	POWER	*	SATA2PWR_ISO
SATA	VR_SWITCH	*	SATA2VR_ISO
COMP_SATA	*	*	COMP_SATA_ISO

FDI

FDI-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
FDI_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
COMP_FDI	*	Y	0.25 MM	0.25 MM	3 MM	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
FDI_SE_PHY	*	FDI_50S
COMP_FDI_PHY	*	COMP_FDI

FDI-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
FDI_ISO	*	=3:1_SPACING	?
COMP_FDI_ISO	*	=4:1_SPACING	?

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FDI	*	*	FDI_ISO
COMP_FDI	*	*	COMP_FDI_ISO

XDP

XDP-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
XDP_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
XDP_PHY	*	XDP_55S

XDP-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
XDP_ISO	*	=2:1_SPACING	?
CLK_JTAG_ISO	*	=4:1_SPACING	?

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
XDP	*	*	XDP_ISO
CLK_JTAG	*	*	CLK_JTAG_ISO

SATA Min Spacing Rules (mils) (Maho Bay PDG, Intel Doc# 473718)

Section	Imp	Design	Iso	Design	Comments
15.2.1	90	95	20	23.62	SATA Gen2, SATA Gen3

SATA Compensation Rules (mils)

Table	Imp	Design	Iso	Design	Comments
15-3	50	50	15	15.75	SATA Gen2, SATA Gen3

FDI Min Spacing Rules (mils) (Maho Bay PDG, Intel Doc# 473718)

Table	Imp	Design	Iso	Design	Comments
6-1/6-2	85	85	12	11.81	FDI main length

FDI Compensation Rules (mils)

Table	Trace	Design	Iso	Design	Comments
6-4	10	11.81	-	15.75	Using PCIe guidelines

Desktop Debug Design Guide (Intel Doc# 430883)

Section	Imp	Design	Iso	Design	Comments
1.5	45-65	55	-	15.75	Isolation is for JTAG clocks. All signals default are 50 Ohm SE.

SATA

Electrical Constraint Set	Physical	Spacing
PCH SATA Port 0 (HDD)		
1E9D> SATA_R2D	SATA_PHY_90	SATA
1E9D> SATA_R2D	SATA_PHY_90	SATA
1E9D> SATA_R2D	SATA_PHY_90	SATA
1E9D> SATA_D2R	SATA_PHY_90	SATA
1E9D> SATA_D2R	SATA_PHY_90	SATA
1E9D> SATA_D2R	SATA_PHY_90	SATA
1E9D> SATA_D2R	SATA_PHY_90	SATA
PCH SATA Port 1 (SSD)		
1E9D> SATA_SSD_R2D	SATA_PHY	SATA
1E9D> SATA_SSD_R2D	SATA_PHY	SATA
1E9D> SATA_SSD_R2D	SATA_PHY	SATA
1E9D> SATA_SSD_R2D	SATA_PHY	SATA
1E9D> SATA_SSD_D2R	SATA_PHY	SATA
1E9D> SATA_SSD_D2R	SATA_PHY	SATA
PCH SATA Compensation	COMP_SATA_PHY	COMP_SATA

FDI

Electrical Constraint Set	Physical	Spacing
FDI		
1E9D>	FDI_SE_PHY	FDI
1E9D>	FDI_SE_PHY	FDI
FDI Compensation	COMP_FDI_PHY	COMP_FDI

XDP

Electrical Constraint Set	Physical	Spacing
CPU XDP		
1E9D>	XDP_PHY	XDP
1E9D>	XDP_PHY	XDP
1E9D> ITP_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE
1E9D> ITP_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE
1E9D> ITP_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE
1E9D> ITP_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE
1E9D>	CLK_PCIE_PHY	CLK_PCIE
1E9D>	XDP_PHY	CLK_JTAG
1E9D>	XDP_PHY	XDP
1E9D>	XDP_PHY	XDP
PCH XDP		
1E9D>	XDP_PHY	CLK_JTAG
1E9D>	XDP_PHY	XDP
1E9D>	XDP_PHY	XDP
1E9D>	XDP_PHY	XDP

SYNC_MASTER=J78 MLB		SYNC_DATE=02/21/2014	
PAGE TITLE			
SATA/FDI/XDP Constraints			
 Apple Inc.		DRAWING NUMBER	051-1635
		REVISION	5.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	proto2
		PAGE	124 OF 137
		SHEET	102 OF 115

PCH

PCH-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCH_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

PCH-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCH	*	=4:1_SPACING	?
COMP_PCH	*	=2:1_SPACING	?

PCI

PCI-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

PCI-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCI	*	=2:1_SPACING	?

LPC

LPC-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

LPC-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	=1.5:1_SPACING	?
CLK_LPC	*	=2:1_SPACING	?

HDA

HDA-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

HDA-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

Crystal

Crystal-specific Physical Rules

[illegible]

Crystal-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
XTAL	*	=4X_DIELECTRIC	?

SPI

SPI-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPI-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	=2:1_SPACING	?

PCI

516

Electrical Constraint Set	Physical	Spacing	
PCI Clock			
IEBB	CLK_PCT_55S	CLK_PCT	PCH_CLK33M_PCIIN 11 19
IEBB	CLK_PCT_55S	CLK_PCT	PCH_CLK33M_PCIOUT 11 19

LPC

Electrical Constraint Set	Physical	Spacing
---------------------------	----------	---------

Electrical constraint Set	Physical	Spacing	
LPC			
IE3D	LPC_55S	LPC	LPC_AD<3...0> 13 46 48
IE3D	LPC_55S	LPC	LPC_AD_R<3...0> 13
IE3D	LPC_55S	LPC	LPC_FRAME_L 13 46 48
IE3D	LPC_55S	LPC	LPC_FRAME_R_L 13
LPC Clocks			
IE3D	CLK_LPC_55S	CLK_LPC	LPC_CLK33M LPCPLUS 19 46
IE3D	CLK_LPC_55S	CLK_LPC	LPC_CLK33M LPCPLUS_R 11 19
IE3D	CLK_LPC_55S	CLK_LPC	LPC_CLK33M_SMC 19 46
IE3D	CLK_LPC_55S	CLK_LPC	LPC_CLK33M_SMC_R 11 19

PCH Clocks

Electrical Constraint Set	Physical	Chemical
---------------------------	----------	----------

Electrical Constraint Set	Physical	Spacing		
PCH Reference Clock				
H63B0	CLK_PCH_55S	CLK_PCH	SYSCLK_CLK25M_SB	11 19
H63D0	CLK_PCH_55S	CLK_PCH	SYSCLK_CLK25M_SB_R	11
PCH RTC 32K				
H63E0	CLK_XTAL	XTAL	PCH_CLK32K_RTCX1	11 19
H63E1	CLK_XTAL	XTAL	PCH_CLK32K_RTCX2	11 19
H63E2	CLK_XTAL	XTAL	PCH_CLK32K_RTCX2_R	19
SMC 32K				
H63F1	CLK_PCH_55S	CLK_PCH	PM_CLK32K_SUSCLK_R	12 47
H63F0	CLK_PCH_55S	CLK_PCH	SMC_CLK32K	46 47

25 MHz Reference Clocks

Electrical Constraint Set	Physical	Spacing
---------------------------	----------	---------

Electrical Constraints	Physical	Spacing		
25M Reference Crystal				
ESD0	CLK_XTAL	XTAL	SYSCLK_CLK25M_X1	19
ESD0	CLK_XTAL	XTAL	SYSCLK_CLK25M_X2	19
ESD0	CLK_XTAL	XTAL	SYSCLK_CLK25M_X2_R	19
25M Reference Clocks				
ESD0	CLK_PCH_55S	CLK_PCH	SYSCLK_CLK25M_ENET	19 37
ESD0	CLK_PCH_55S	CLK_PCH	SYSCLK_CLK25M_ENET_R	19
ESD0	CLK_PCH_55S	CLK_PCH	SYSCLK_CLK25M_TBT	19 28
ESD0	CLK_PCH_55S	CLK_PCH	SYSCLK_CLK25M_TBT_R	28

HDA

518

Electrical constraint Set	Physical	Spacing	
HDA			
HDA	HDA_55S	HDA	HDA_BIT_CLK 11 54
HDA	HDA_55S	HDA	HDA_BIT_CLK_R 11
HDA	HDA_55S	HDA	HDA_RST_L 11 54
HDA	HDA_55S	HDA	HDA_RST_R_L 11
HDA	HDA_55S	HDA	HDA_SDOUT 11 54
HDA	HDA_55S	HDA	HDA_SDOUT_R 11 19
HDA	HDA_55S	HDA	HDA_SYNC 11 54
HDA	HDA_55S	HDA	HDA_SYNC_R 11
HDA	HDA_55S	HDA	HDA_SDIN 11 54
HDA	HDA_55S	HDA	AUD_SDI_R 54
SPDIF			
SPDIF		HDA	AUD_SPDIF_CHIP 54
SPDIF		HDA	AUD_SPDIF_OUT 54 58

SPI Bootrom

Electrical Constraint Set	Physical	Spacing
---------------------------	----------	---------

Electrical Constraints		Physical	Spacing	
SPI ROM				
H009		SPI 50S	SPI	SPI CLK R 13 48
H009	SPI_CLK	SPI 50S	SPI	SPI_CLK 48
H009		SPI 50S	SPI	SPI_ALT_CLK 48
H009		SPI 50S	SPI	SPI_SMC_CLK 48 48
H009		SPI 50S	SPI	SPI_MLB_CLK 48
H009		SPI 50S	SPI	SPI_CS0_R_L 13 48
H009	SPI_CS_L	SPI 50S	SPI	SPI_CS0_L 48
H009		SPI 50S	SPI	SPI_ALT_CS_L 48
H009		SPI 50S	SPI	SPI_SMC_CS_L 48 48
H009		SPI 50S	SPI	SPI_MLB_CS_L 48
H009		SPI 50S	SPI	SPI_MOSI_R 13 48
H009	SPI_MOSI	SPI 50S	SPI	SPI_MOSI 48
H009		SPI 50S	SPI	SPI_ALT_MOSI 48
H009		SPI 50S	SPI	SPI_SMC_MOSI 48 48
H009		SPI 50S	SPI	SPI_MLB_MOSI 48
H009	SPI_MISO	SPI 50S	SPI	SPI_MISO 13 48
H009		SPI 50S	SPI	SPI_ALT_MISO 48
H009		SPI 50S	SPI	SPI_SMC_MISO 48 48
H009		SPI 50S	SPI	SPI_MLB_MISO 48
H009		SPI 50S	SPI	SPIROM_USE_MLB 14 48

USB

USB-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
USB2_PHY	*	USB_90D
USB3_PHY	*	USB_85D

USB-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB2_ISO	*	=3:1_SPACING	?
USB2_ISO	TOP,BOTTOM	=3:1_SPACING	?
USB3_ISO	*	=5.5:1_SPACING	?
USB3_ISO	TOP,BOTTOM	=5.5:1_SPACING	?
USB32PWR_ISO	*	0.5 MM	?
USB32VVR_ISO	*	1 MM	?

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB2	*	*	USB2_ISO
USB3	*	*	USB3_ISO
USB3	POWER	*	USB32PWR_ISO
USB3	VR_SWITCH	*	USB32VR_ISO

Caesar IV (Ethernet/SD)

CIV-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
ENET_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
SD_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
ENET_COMP_PHY	*	ENET_50S
ENET_DIFF_PHY	*	ENET_100D
SD_PHY	*	SD_50S
CIV_SPI	*	SPI_55S

CIV-specific Spacing Definitions

Ethernet

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_DIFF_ISO	*	=6:1_SPACING	?
ENET_DIFF2DIFF	*	=3:1_SPACING	?
ENET_TRANS_ISO	*	1.27 MM	?
COMP_ENET_ISO	*	=4:1_SPACING	?

SD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SD_ISO	*	=3:1_SPACING	?

Camera Processor-to-Camera Sensor I/F (SMIA/MIPI)

Camera Processor's SMIA Interface Physical Rules

[illegible]

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SMIA_DIFF_PHY	*	SMIA_100D

Camera Processor's SMIA Interface Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMIA_DIFF_ISO	*	=6:1_SPACING	?
SMIA_DIFF2DIFF	*	=3:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SMIA_DIFF	*	*	SMIA_DIFF_ISO
SMIA_DIFF	SMIA_DIFF	*	SMIA_DIFF2DIFF

USB Min Spacing Rules (mils) (Maho Bay PDG, Intel Doc# 473718)

Section	Imp	Design	Iso	Design	Comments
12.2.1	90	90	12	11.81	USB 2.0
13.3.1	85	85	20	21.65	USB 3.0

USB 3.0 and USB 2.0 Trixies Muxing

Electrical Constraint Set		Physical	Spacing	
External Port A (J4600)				
FE00	USB3_RX_CONN	USB3_PHY	USB3	USB3_EXTB_RX_P44
UE00	USB3_RX_CONN	USB3_PHY	USB3	USB3_EXTB_RX_N44
FE00		USB3_PHY	USB3	USB3_EXTB_RX_F_P13 44
UE00		USB3_PHY	USB3	USB3_EXTB_RX_F_N13 44
UE00	USB3_TX_CONN	USB3_PHY	USB3	USB3_EXTB_TX_P13 44
UE00	USB3_TX_CONN	USB3_PHY	USB3	USB3_EXTB_TX_N13 44
UE00		USB3_PHY	USB3	USB3_EXTB_TX_F_P44
UE00		USB3_PHY	USB3	USB3_EXTB_TX_F_N44
FE00		USB3_PHY	USB3	USB3_EXTB_TX_C_P44
FE00		USB3_PHY	USB3	USB3_EXTB_TX_C_N44
UE00	USB2_MIXED_M0J0_CONN	USB2_PHY	USB2	USB_EXTB_0_P13 44
UE00	USB2_MIXED_M0J0_CONN	USB2_PHY	USB2	USB_EXTB_0_N13 44
UE00		USB2_PHY	USB2	USB2_EXTB_MUXED_P44
UE00		USB2_PHY	USB2	USB2_EXTB_MUXED_N44
UE00		USB2_PHY	USB2	USB2_EXTB_P44
UE00		USB2_PHY	USB2	USB2_EXTB_N44
External Port B (J4610)				
UE00	USB3_RX_CONN	USB3_PHY	USB3	USB3_EXTB_RX_P44
UE00	USB3_RX_CONN	USB3_PHY	USB3	USB3_EXTB_RX_N44
UE00		USB3_PHY	USB3	USB3_EXTB_RX_F_P13 44
UE00		USB3_PHY	USB3	USB3_EXTB_RX_F_N13 44
UE00	USB3_TX_CONN	USB3_PHY	USB3	USB3_EXTB_TX_P13 44
UE00	USB3_TX_CONN	USB3_PHY	USB3	USB3_EXTB_TX_N13 44
UE00		USB3_PHY	USB3	USB3_EXTB_TX_F_P44
UE00		USB3_PHY	USB3	USB3_EXTB_TX_F_N44
UE00		USB3_PHY	USB3	USB3_EXTB_TX_C_P44
UE00		USB3_PHY	USB3	USB3_EXTB_TX_C_N44
FE00	USB2_CONN	USB2_PHY	USB2	USB_EXTB_8_P13 44
UE00	USB2_CONN	USB2_PHY	USB2	USB_EXTB_8_N13 44
UE00		USB2_PHY	USB2	USB2_EXTB_P44
UE00		USB2_PHY	USB2	USB2_EXTB_N44
External Port C (J4700)				
FE00	USB3_RX_CONN	USB3_PHY	USB3	USB3_EXTB_RX_P45
FE00	USB3_RX_CONN	USB3_PHY	USB3	USB3_EXTB_RX_N45
UE00		USB3_PHY	USB3	USB3_EXTB_RX_F_P13 45
UE00		USB3_PHY	USB3	USB3_EXTB_RX_F_N13 45
FE00	USB3_TX_CONN	USB3_PHY	USB3	USB3_EXTB_TX_P13 45
UE00	USB3_TX_CONN	USB3_PHY	USB3	USB3_EXTB_TX_N13 45
UE00		USB3_PHY	USB3	USB3_EXTB_TX_F_P45
UE00		USB3_PHY	USB3	USB3_EXTB_TX_F_N45
UE00		USB3_PHY	USB3	USB3_EXTB_TX_C_P45
UE00		USB3_PHY	USB3	USB3_EXTB_TX_C_N45
FE00	USB2_CONN	USB2_PHY	USB2	USB_EXTB_1_P13 45
UE00	USB2_CONN	USB2_PHY	USB2	USB_EXTB_1_N13 45
UE00		USB2_PHY	USB2	USB2_EXTB_P45
UE00		USB2_PHY	USB2	USB2_EXTB_N45
External Port D (J4710)				
UE00	USB3_RX_CONN	USB3_PHY	USB3	USB3_EXTD_RX_P45
UE00	USB3_RX_CONN	USB3_PHY	USB3	USB3_EXTD_RX_N45
UE00		USB3_PHY	USB3	USB3_EXTD_RX_F_P13 45
UE00		USB3_PHY	USB3	USB3_EXTD_RX_F_N13 45
UE00	USB3_TX_CONN	USB3_PHY	USB3	USB3_EXTD_TX_P13 45
UE00	USB3_TX_CONN	USB3_PHY	USB3	USB3_EXTD_TX_N13 45
UE00		USB3_PHY	USB3	USB3_EXTD_TX_F_P45
UE00		USB3_PHY	USB3	USB3_EXTD_TX_F_N45
UE00		USB3_PHY	USB3	USB3_EXTD_TX_C_P45
UE00		USB3_PHY	USB3	USB3_EXTD_TX_C_N45
UE00	USB2_CONN	USB2_PHY	USB2	USB_EXTD_9_P13 45
UE00	USB2_CONN	USB2_PHY	USB2	USB_EXTD_9_N13 45
UE00		USB2_PHY	USB2	USB2_EXTD_P45
UE00		USB2_PHY	USB2	USB2_EXTD_N45
Camera (J3510)				
UE00	USB2_CONN_TNT	USB2_PHY	USB2	USB_CAMERA_P13 40
UE00	USB2_CONN_TNT	USB2_PHY	USB2	USB_CAMERA_N13 40
PCH USB Compensation				
UE00		PCH_55S	COMP_PCH	PCH_USB_RBIA513

RMH Love

Electrical Constraint Set		Physical	Spacing	
USB2	USB2_MUXED_BT	USB2_PHY	USB2	USB_BT_P 13 34
USB1	USB2_MUXED_BT	USB2_PHY	USB2	USB_BT_N 13 34
USB3	USB2_MUXED_BT	USB2_PHY	USB2	USB_BT_MUX_P 34
USB0	USB2_MUXED_BT	USB2_PHY	USB2	USB_BT_MUX_N 34

Et tu Brute?

Electrical Contract Set	Physical	Spacing		
Ethernet				
HEV6 ENET_MDI	ENET_DTEF_PHY	ENET_DTEF	ENETCONN_MDI P<3..0>	37 38
HEV6 ENET_MDI	ENET_DTEF_PHY	ENET_DTEF	ENETCONN_MDI N<3..0>	37 38
HEV6	ENET_DTEF_PHY	ENET_TRANS	ENETCONN_MDI T P<3..0>	38
HEV6	ENET_DTEF_PHY	ENET_TRANS	ENETCONN_MDI T N<3..0>	38
HE9D		ENET_TRANS	ENETCONN_MCT0	38
HE9D		ENET_TRANS	ENETCONN_MCT1	38
HE9D		ENET_TRANS	ENETCONN_MCT2	38
HE9D		ENET_TRANS	ENETCONN_MCT3	38
HE9D		ENET_TRANS	ENETCONN_MCT_BS	38
HEV6	ENET_COMP_PHY	COMP_ENET	ENET_RDAC	37
SD				
HEV6 SD_DATA	SD_PHY	SD	ENET_CR_DATA<7..0>	37
HE9D	SD_PHY	SD	SDCONN_DATA<7..0>	37 38
HE9D	SD_PHY	SD	SDCONN_DATA_R <7..0>	38
HE9D SD_CMD	SD_PHY	SD	ENET_SD_CMD	37
HE9D	SD_PHY	SD	SDCONN_CMD	37 38
HE9D	SD_PHY	SD	SDCONN_CMD_R	38
HE9D SD_CLK	SD_PHY	SD	ENET_SD_CLK	37
HE9D	SD_PHY	SD	SDCONN_CLK	37 38
HE9D	SD_PHY	SD	SDCONN_CLK_R	38
HE9D	SD_PHY	SD	ENET_MEDIA_SENSE	38 39
HE9D	SD_PHY	SD	ENET_SD_DETECT_L	37 38
CIV SPI				
HE9D CIV_SPI	CIV_SPI	SPI	ENET_SCLK	37
HE9D	CIV_SPI	SPI	ENET_MISO	37
HE9D	CIV_SPI	SPI	ENET_MOSI	37
HE9D	CIV_SPI	SPI	ENET_CS_L	37

Camera Processor-Camera Sensor I/F

Electrical Constraint Set	Physical	Spacing	
H50D SMIA_DP	SMIA_DIEF_PHY	SMIA_DIEF	SMIA_DATA_P 40
H50D SMIA_DP	SMIA_DIEF_PHY	SMIA_DIEF	SMIA_DATA_N 40
H50D SMIA_DP	SMIA_DIEF_PHY	SMIA_DIEF	SMIA_CLK_P 40
H50D SMIA_DP	SMIA_DIEF_PHY	SMIA_DIEF	SMIA_CLK_N 40
H50D	SPT_50S	SPT	CAM_SF_CLK 40
H50D	SPT_50S	SPT	CAM_SF_CLK_R 40
H50D	SPT_50S	SPT	CAM_SF_DIN 40
H51D	SPT_50S	SPT	CAM_SF_DIN_R 40
H51B	SPT_50S	SPT	CAM_SF_CS_L 40
H51B	SPT_50S	SPT	CAM_SF_WP_L 40
H51B	SPT_50S	SPT	CAM_SF_DOUT 40
H51C	SPT_50S	SPT	CAM_SF_DOUT_R 40
H51B	SMB_PHY	SMB	I2C_CAMSENSOR_SDA 40
H51B	SMB_PHY	SMB	I2C_CAMSENSOR_SCL 40

SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE			
USB/Ethernet/SD Constraints			
 Apple Inc.		DRAWING NUMBER 051-1635	
		SIZE D	
		REVISION 5.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		proto2	
		PAGE	
		126 OF 137	
		SHEET	
		104 OF 115	

8	7	6	5	4	3	2	1									
SMBus				Current/Voltage Sense				SMC								
SMBus-specific Physical Rules																
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP								
SMB_55S		*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD								
Physical Net Type to Rule Map																
NET_PHYSICAL_TYPE		AREA_TYPE	PHYSICAL_RULE_SET													
SMB_PHY		*	SMB_55S													
SMBus-specific Spacing Definitions								Constraints								
SPACING_RULE_SET		LAYER	LINE-TO-LINE_SPACING	WEIGHT	NET_SPACING_TYPE1		NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET							
SMB_ISO		*	=2x_DIELECTRIC	?	SMB		*	*	SMB_ISO							
Sensor																
Sensor-specific Physical Rules																
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP								
1:1_DIFFPAIR		*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.085 MM								
SNS_DIFF_J90		*	Y	0.200 MM	0.100 MM	200 MM	0.150 MM	0.100 MM								
Physical Net Type to Rule Map																
NET_PHYSICAL_TYPE		AREA_TYPE	PHYSICAL_RULE_SET													
SNS_DIFF_PHY		*	1:1_DIFFPAIR													
Sensor-specific Spacing Definitions								Constraints								
SPACING_RULE_SET		LAYER	LINE-TO-LINE_SPACING	WEIGHT	NET_SPACING_TYPE1		NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET							
SENSE_ISO		*	=1.5:1_SPACING	?	SENSE		*	*	SENSE_ISO							
					SENSE		POWER	*	PWR_P2MM							
					SENSE		GND	*	GND_P2MM							
SMC Generic Control Line Spacing Definitions								Constraints								
SPACING_RULE_SET		LAYER	LINE-TO-LINE_SPACING	WEIGHT	NET_SPACING_TYPE1		NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET							
SMC_ISO		*	=1:1_SPACING	?	SMC_CTRL		*	*	SMC_ISO							
SMC_3xISO		*	=3:1_SPACING	?	SMC_3XCTRL		*	*	SMC_3xISO							
SMC Generic Control Line Physical Rules																
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP								
SMC_50S		*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD								
Physical Net Type to Rule Map																
NET_PHYSICAL_TYPE		AREA_TYPE	PHYSICAL_RULE_SET													
SMC_GEN		*	SMC_50S													

8	7	6	5	4	3	2	1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
CPU VCC Phases				CPU VCC Controller																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
<table><tr><th>Electrical Constraint Set</th><th>Physical</th><th>Spacing</th><th>Voltage</th><th>DIDT</th><th>NO_TEST</th></tr><tr><td colspan="6">Input Bus</td></tr><tr><td>PP12V_S0_CPUVCC_FLT</td><td>POWER</td><td>POWER</td><td>12V</td><td></td><td></td></tr><tr><td>REG_VCC_U7000</td><td>POWER</td><td>POWER</td><td>5V</td><td></td><td></td></tr><tr><td colspan="6">Local Ground</td></tr><tr><td>AGND_CPU</td><td>GND</td><td>GND</td><td>0V</td><td></td><td></td></tr><tr><td colspan="6">Phase 1</td></tr><tr><td>REG_TD_1</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>REG_PWM_CPUVCC_1</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>REG_PWM_CPUVCC_1_R</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>REG_PHASE_CPUVCC_1</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td></tr><tr><td>REG_BOOT_CPUVCC_1</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td></tr><tr><td>REG_BOOT_CPUVCC_1_RC</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>TRUE</td></tr><tr><td>REG_UGATE_CPUVCC_1</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td></tr><tr><td>REG_LGATE_CPUVCC_1</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td></tr><tr><td>REG_SNUBBER_CPUVCC_1</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td></tr><tr><td>PPCPUVCC_S0_SENSE_1</td><td>POWER</td><td>POWER</td><td>1.8V</td><td></td><td></td></tr><tr><td>REG_ISENVCC_1_P</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td></tr><tr><td>REG_ISENVCC_1_N</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td></tr><tr><td>REG_ISENVCC_1_NR</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td></tr><tr><td colspan="6">Phase 2</td></tr><tr><td>REG_TD_2</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>REG_PWM_CPUVCC_2</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>REG_PWM_CPUVCC_2_R</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>REG_PHASE_CPUVCC_2</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td></tr><tr><td>REG_BOOT_CPUVCC_2</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td></tr><tr><td>REG_BOOT_CPUVCC_2_RC</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>TRUE</td></tr><tr><td>REG_UGATE_CPUVCC_2</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td></tr><tr><td>REG_LGATE_CPUVCC_2</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td></tr><tr><td>REG_SNUBBER_CPUVCC_2</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td></tr><tr><td>PPCPUVCC_S0_SENSE_2</td><td>POWER</td><td>POWER</td><td>1.8V</td><td></td><td></td></tr><tr><td>REG_ISENVCC_2_P</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td></tr><tr><td>REG_ISENVCC_2_N</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td></tr><tr><td>REG_ISENVCC_2_NR</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td></tr><tr><td colspan="6">Phase 3</td></tr><tr><td>REG_TD_3</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>REG_PWM_CPUVCC_3</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>REG_PWM_CPUVCC_3_R</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>REG_PHASE_CPUVCC_3</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td></tr><tr><td>REG_BOOT_CPUVCC_3</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td></tr><tr><td>REG_BOOT_CPUVCC_3_RC</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>TRUE</td></tr><tr><td>REG_UGATE_CPUVCC_3</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td></tr><tr><td>REG_LGATE_CPUVCC_3</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td></tr><tr><td>REG_SNUBBER_CPUVCC_3</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td></tr><tr><td>PPCPUVCC_S0_SENSE_3</td><td>POWER</td><td>POWER</td><td>1.8V</td><td></td><td></td></tr><tr><td>REG_ISENVCC_3_P</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td></tr><tr><td>REG_ISENVCC_3_N</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td></tr><tr><td>REG_ISENVCC_3_NR</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td></tr><tr><td colspan="6">Phase 4</td></tr><tr><td>REG_TD_4</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>REG_PWM_CPUVCC_4</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>REG_PWM_CPUVCC_4_R</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>REG_PHASE_CPUVCC_4</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td></tr><tr><td>REG_BOOT_CPUVCC_4</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td></tr><tr><td>REG_BOOT_CPUVCC_4_RC</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>TRUE</td></tr><tr><td>REG_UGATE_CPUVCC_4</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td></tr><tr><td>REG_LGATE_CPUVCC_4</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td></tr><tr><td>REG_SNUBBER_CPUVCC_4</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td></tr><tr><td>PPCPUVCC_S0_SENSE_4</td><td>POWER</td><td>POWER</td><td>1.8V</td><td></td><td></td></tr><tr><td>REG_ISENVCC_4_P</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td></tr><tr><td>REG_ISENVCC_4_N</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td></tr><tr><td>REG_ISENVCC_4_NR</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td></tr></table>				Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST	Input Bus						PP12V_S0_CPUVCC_FLT	POWER	POWER	12V			REG_VCC_U7000	POWER	POWER	5V			Local Ground						AGND_CPU	GND	GND	0V			Phase 1						REG_TD_1	VR_CTL_PHY	VR_CTL				REG_PWM_CPUVCC_1	VR_CTL_PHY	VR_CTL				REG_PWM_CPUVCC_1_R	VR_CTL_PHY	VR_CTL				REG_PHASE_CPUVCC_1	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_BOOT_CPUVCC_1	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_BOOT_CPUVCC_1_RC	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_UGATE_CPUVCC_1	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_LGATE_CPUVCC_1	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_SNUBBER_CPUVCC_1	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		PPCPUVCC_S0_SENSE_1	POWER	POWER	1.8V			REG_ISENVCC_1_P	SNS_DIFF_PHY	SENSE				REG_ISENVCC_1_N	SNS_DIFF_PHY	SENSE				REG_ISENVCC_1_NR	SNS_DIFF_PHY	SENSE				Phase 2						REG_TD_2	VR_CTL_PHY	VR_CTL				REG_PWM_CPUVCC_2	VR_CTL_PHY	VR_CTL				REG_PWM_CPUVCC_2_R	VR_CTL_PHY	VR_CTL				REG_PHASE_CPUVCC_2	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_BOOT_CPUVCC_2	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_BOOT_CPUVCC_2_RC	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_UGATE_CPUVCC_2	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_LGATE_CPUVCC_2	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_SNUBBER_CPUVCC_2	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		PPCPUVCC_S0_SENSE_2	POWER	POWER	1.8V			REG_ISENVCC_2_P	SNS_DIFF_PHY	SENSE				REG_ISENVCC_2_N	SNS_DIFF_PHY	SENSE				REG_ISENVCC_2_NR	SNS_DIFF_PHY	SENSE				Phase 3						REG_TD_3	VR_CTL_PHY	VR_CTL				REG_PWM_CPUVCC_3	VR_CTL_PHY	VR_CTL				REG_PWM_CPUVCC_3_R	VR_CTL_PHY	VR_CTL				REG_PHASE_CPUVCC_3	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_BOOT_CPUVCC_3	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_BOOT_CPUVCC_3_RC	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_UGATE_CPUVCC_3	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_LGATE_CPUVCC_3	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_SNUBBER_CPUVCC_3	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		PPCPUVCC_S0_SENSE_3	POWER	POWER	1.8V			REG_ISENVCC_3_P	SNS_DIFF_PHY	SENSE				REG_ISENVCC_3_N	SNS_DIFF_PHY	SENSE				REG_ISENVCC_3_NR	SNS_DIFF_PHY	SENSE				Phase 4						REG_TD_4	VR_CTL_PHY	VR_CTL				REG_PWM_CPUVCC_4	VR_CTL_PHY	VR_CTL				REG_PWM_CPUVCC_4_R	VR_CTL_PHY	VR_CTL				REG_PHASE_CPUVCC_4	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_BOOT_CPUVCC_4	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_BOOT_CPUVCC_4_RC	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_UGATE_CPUVCC_4	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_LGATE_CPUVCC_4	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_SNUBBER_CPUVCC_4	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		PPCPUVCC_S0_SENSE_4	POWER	POWER	1.8V			REG_ISENVCC_4_P	SNS_DIFF_PHY	SENSE				REG_ISENVCC_4_N	SNS_DIFF_PHY	SENSE				REG_ISENVCC_4_NR	SNS_DIFF_PHY	SENSE				<table><tr><th>Electrical Constraint Set</th><th>Physical</th><th>Spacing</th><th>Voltage</th><th>DIDT</th><th>NO_TEST</th></tr><tr><td colspan="6">ISL6372</td></tr><tr><td>REG_CPUVCC_DVC</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>CPUVCC_DVC_RC</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>CPUVCC_FB_RC_2</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>REG_CPUVCC_COMP</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>CPUVCC_COMP_RC</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>REG_CPUVCC_FB</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>CPUVCC_FB_RC</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>CPUVCC_FB_R_1</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>CPUVCC_FB_R_2</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>CPUVCC_PSICOMP_RC</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>REG_CPUVCC_PSICOMP</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>REG_CPUVCC_HFCOMP</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>CPU_VCCSENSE_P</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td></tr><tr><td>CPU_VCCSENSE_N</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td></tr><tr><td>CPU_VCCSENSE_R_P</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td></tr><tr><td>CPU_VCCSENSE_R_N</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td></tr><tr><td>SNS_VCC_XW_P</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td></tr><tr><td>SNS_VCC_XW_N</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td></tr><tr><td>REG_CPUVCC_VSEN</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td></tr><tr><td>REG_CPUVCC_RGND</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td></tr><tr><td>REG_CPUVCC_VIN</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td></tr><tr><td>REG_CPUVCC_IMON</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>CPUVCC_IMON_R</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>REG_CPUVCC_TM</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>REG_CPUVCC_IMX</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>REG_CPUVCC_NPSI</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>REG_CPUVCC_FDVID</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>REG_CPUVCC_TMX</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>REG_CPUVCC_MEMVRSEL</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>REG_CPUVCC_RSET</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td></tr><tr><td>CPU_VIDSCLK</td><td>VR_VID_PHY</td><td>VR_VID</td><td></td><td></td><td></td></tr><tr><td>CPU_VIDSLCK_R</td><td>VR_VID_PHY</td><td>VR_VID</td><td></td><td></td><td></td></tr><tr><td>CPU_VIDALERT_L</td><td>VR_VID_PHY</td><td>VR_VID</td><td></td><td></td><td></td></tr><tr><td>CPU_VIDALERT_R_L</td><td>VR_VID_PHY</td><td>VR_VID</td><td></td><td></td><td></td></tr><tr><td>CPU_VIDSOUT</td><td>VR_VID_PHY</td><td>VR_VID</td><td></td><td></td><td></td></tr><tr><td>CPU_VIDSOUT_R</td><td>VR_VID_PHY</td><td>VR_VID</td><td></td><td></td><td></td></tr><tr><td colspan="6">Output Bus</td></tr><tr><td>PPCPUVCC_S0_CPU</td><td>POWER</td><td>POWER</td><td>1.8V</td><td></td><td></td></tr></table>				Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST	ISL6372						REG_CPUVCC_DVC	VR_CTL_PHY	VR_CTL				CPUVCC_DVC_RC	VR_CTL_PHY	VR_CTL				CPUVCC_FB_RC_2	VR_CTL_PHY	VR_CTL				REG_CPUVCC_COMP	VR_CTL_PHY	VR_CTL				CPUVCC_COMP_RC	VR_CTL_PHY	VR_CTL				REG_CPUVCC_FB	VR_CTL_PHY	VR_CTL				CPUVCC_FB_RC	VR_CTL_PHY	VR_CTL				CPUVCC_FB_R_1	VR_CTL_PHY	VR_CTL				CPUVCC_FB_R_2	VR_CTL_PHY	VR_CTL				CPUVCC_PSICOMP_RC	VR_CTL_PHY	VR_CTL				REG_CPUVCC_PSICOMP	VR_CTL_PHY	VR_CTL				REG_CPUVCC_HFCOMP	VR_CTL_PHY	VR_CTL				CPU_VCCSENSE_P	SNS_DIFF_PHY	SENSE				CPU_VCCSENSE_N	SNS_DIFF_PHY	SENSE				CPU_VCCSENSE_R_P	SNS_DIFF_PHY	SENSE				CPU_VCCSENSE_R_N	SNS_DIFF_PHY	SENSE				SNS_VCC_XW_P	SNS_DIFF_PHY	SENSE				SNS_VCC_XW_N	SNS_DIFF_PHY	SENSE				REG_CPUVCC_VSEN	SNS_DIFF_PHY	SENSE				REG_CPUVCC_RGND	SNS_DIFF_PHY	SENSE				REG_CPUVCC_VIN	SNS_DIFF_PHY	SENSE				REG_CPUVCC_IMON	VR_CTL_PHY	VR_CTL				CPUVCC_IMON_R	VR_CTL_PHY	VR_CTL				REG_CPUVCC_TM	VR_CTL_PHY	VR_CTL				REG_CPUVCC_IMX	VR_CTL_PHY	VR_CTL				REG_CPUVCC_NPSI	VR_CTL_PHY	VR_CTL				REG_CPUVCC_FDVID	VR_CTL_PHY	VR_CTL				REG_CPUVCC_TMX	VR_CTL_PHY	VR_CTL				REG_CPUVCC_MEMVRSEL	VR_CTL_PHY	VR_CTL				REG_CPUVCC_RSET	VR_CTL_PHY	VR_CTL				CPU_VIDSCLK	VR_VID_PHY	VR_VID				CPU_VIDSLCK_R	VR_VID_PHY	VR_VID				CPU_VIDALERT_L	VR_VID_PHY	VR_VID				CPU_VIDALERT_R_L	VR_VID_PHY	VR_VID				CPU_VIDSOUT	VR_VID_PHY	VR_VID				CPU_VIDSOUT_R	VR_VID_PHY	VR_VID				Output Bus						PPCPUVCC_S0_CPU	POWER	POWER	1.8V		
Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
Input Bus																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																											
PP12V_S0_CPUVCC_FLT	POWER	POWER	12V																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_VCC_U7000	POWER	POWER	5V																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
Local Ground																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																											
AGND_CPU	GND	GND	0V																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
Phase 1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																											
REG_TD_1	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_PWM_CPUVCC_1	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_PWM_CPUVCC_1_R	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_PHASE_CPUVCC_1	VR_DIDT_PHY	VR_SWITCH	12V	TRUE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
REG_BOOT_CPUVCC_1	VR_DIDT_PHY	VR_SWITCH	12V	TRUE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
REG_BOOT_CPUVCC_1_RC	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	TRUE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_UGATE_CPUVCC_1	VR_DIDT_PHY	VR_SWITCH	12V	TRUE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
REG_LGATE_CPUVCC_1	VR_DIDT_PHY	VR_SWITCH	12V	TRUE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
REG_SNUBBER_CPUVCC_1	VR_DIDT_PHY	VR_SWITCH	12V	TRUE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
PPCPUVCC_S0_SENSE_1	POWER	POWER	1.8V																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_ISENVCC_1_P	SNS_DIFF_PHY	SENSE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_ISENVCC_1_N	SNS_DIFF_PHY	SENSE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_ISENVCC_1_NR	SNS_DIFF_PHY	SENSE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
Phase 2																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																											
REG_TD_2	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_PWM_CPUVCC_2	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_PWM_CPUVCC_2_R	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_PHASE_CPUVCC_2	VR_DIDT_PHY	VR_SWITCH	12V	TRUE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
REG_BOOT_CPUVCC_2	VR_DIDT_PHY	VR_SWITCH	12V	TRUE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
REG_BOOT_CPUVCC_2_RC	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	TRUE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_UGATE_CPUVCC_2	VR_DIDT_PHY	VR_SWITCH	12V	TRUE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
REG_LGATE_CPUVCC_2	VR_DIDT_PHY	VR_SWITCH	12V	TRUE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
REG_SNUBBER_CPUVCC_2	VR_DIDT_PHY	VR_SWITCH	12V	TRUE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
PPCPUVCC_S0_SENSE_2	POWER	POWER	1.8V																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_ISENVCC_2_P	SNS_DIFF_PHY	SENSE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_ISENVCC_2_N	SNS_DIFF_PHY	SENSE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_ISENVCC_2_NR	SNS_DIFF_PHY	SENSE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
Phase 3																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																											
REG_TD_3	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_PWM_CPUVCC_3	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_PWM_CPUVCC_3_R	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_PHASE_CPUVCC_3	VR_DIDT_PHY	VR_SWITCH	12V	TRUE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
REG_BOOT_CPUVCC_3	VR_DIDT_PHY	VR_SWITCH	12V	TRUE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
REG_BOOT_CPUVCC_3_RC	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	TRUE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_UGATE_CPUVCC_3	VR_DIDT_PHY	VR_SWITCH	12V	TRUE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
REG_LGATE_CPUVCC_3	VR_DIDT_PHY	VR_SWITCH	12V	TRUE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
REG_SNUBBER_CPUVCC_3	VR_DIDT_PHY	VR_SWITCH	12V	TRUE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
PPCPUVCC_S0_SENSE_3	POWER	POWER	1.8V																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_ISENVCC_3_P	SNS_DIFF_PHY	SENSE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_ISENVCC_3_N	SNS_DIFF_PHY	SENSE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_ISENVCC_3_NR	SNS_DIFF_PHY	SENSE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
Phase 4																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																											
REG_TD_4	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_PWM_CPUVCC_4	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_PWM_CPUVCC_4_R	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_PHASE_CPUVCC_4	VR_DIDT_PHY	VR_SWITCH	12V	TRUE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
REG_BOOT_CPUVCC_4	VR_DIDT_PHY	VR_SWITCH	12V	TRUE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
REG_BOOT_CPUVCC_4_RC	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	TRUE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_UGATE_CPUVCC_4	VR_DIDT_PHY	VR_SWITCH	12V	TRUE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
REG_LGATE_CPUVCC_4	VR_DIDT_PHY	VR_SWITCH	12V	TRUE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
REG_SNUBBER_CPUVCC_4	VR_DIDT_PHY	VR_SWITCH	12V	TRUE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
PPCPUVCC_S0_SENSE_4	POWER	POWER	1.8V																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_ISENVCC_4_P	SNS_DIFF_PHY	SENSE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_ISENVCC_4_N	SNS_DIFF_PHY	SENSE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_ISENVCC_4_NR	SNS_DIFF_PHY	SENSE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
ISL6372																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																											
REG_CPUVCC_DVC	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
CPUVCC_DVC_RC	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
CPUVCC_FB_RC_2	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_CPUVCC_COMP	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
CPUVCC_COMP_RC	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_CPUVCC_FB	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
CPUVCC_FB_RC	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
CPUVCC_FB_R_1	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
CPUVCC_FB_R_2	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
CPUVCC_PSICOMP_RC	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_CPUVCC_PSICOMP	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_CPUVCC_HFCOMP	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
CPU_VCCSENSE_P	SNS_DIFF_PHY	SENSE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
CPU_VCCSENSE_N	SNS_DIFF_PHY	SENSE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
CPU_VCCSENSE_R_P	SNS_DIFF_PHY	SENSE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
CPU_VCCSENSE_R_N	SNS_DIFF_PHY	SENSE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
SNS_VCC_XW_P	SNS_DIFF_PHY	SENSE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
SNS_VCC_XW_N	SNS_DIFF_PHY	SENSE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_CPUVCC_VSEN	SNS_DIFF_PHY	SENSE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_CPUVCC_RGND	SNS_DIFF_PHY	SENSE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_CPUVCC_VIN	SNS_DIFF_PHY	SENSE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_CPUVCC_IMON	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
CPUVCC_IMON_R	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_CPUVCC_TM	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_CPUVCC_IMX	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_CPUVCC_NPSI	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_CPUVCC_FDVID	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_CPUVCC_TMX	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_CPUVCC_MEMVRSEL	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_CPUVCC_RSET	VR_CTL_PHY	VR_CTL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
CPU_VIDSCLK	VR_VID_PHY	VR_VID																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
CPU_VIDSLCK_R	VR_VID_PHY	VR_VID																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
CPU_VIDALERT_L	VR_VID_PHY	VR_VID																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
CPU_VIDALERT_R_L	VR_VID_PHY	VR_VID																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
CPU_VIDSOUT	VR_VID_PHY	VR_VID																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
CPU_VIDSOUT_R	VR_VID_PHY	VR_VID																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
Output Bus																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																											
PPCPUVCC_S0_CPU	POWER	POWER	1.8V																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7


6


5

4

3

2





8		7		6		5		4		3		2		1	
GPU CORE PHASES															
Electrical Constraint Set		Physical	Spacing	Voltage	DIDT	NO_TEST									
Input Bus		POWER	POWER	12V			PP12V_S0_GPUCORE_FLT								
Local Ground		POWER	POWER	5V			PP5V_S0_GPUCORE_VCC								
		GND	GND	0V			AGND_GPU								
		POWER	POWER	1V			PPGPUCORE_S0_SENSE_1								
		POWER	POWER	1V			PPGPUCORE_S0_SENSE_2								
		POWER	POWER	1V			PPGPUCORE_S0_SENSE_3								
		POWER	POWER	1V			PPGPUCORE_S0_SENSE_4								
		POWER	POWER	1V			PPGPUCORE_S0_SENSE_5								
		POWER	POWER	1V			PPGPUCORE_S0_SENSE_6								
		VR_CTL_PHY	VR_CTL				REG_PWM_GPUCORE_1								
		VR_CTL_PHY	VR_CTL				REG_PWM_GPUCORE_2								
		VR_CTL_PHY	VR_CTL				REG_PWM_GPUCORE_3								
		VR_CTL_PHY	VR_CTL				REG_PWM_GPUCORE_4								
		VR_CTL_PHY	VR_CTL				REG_PWM_GPUCORE_5								
		VR_CTL_PHY	VR_CTL				REG_PWM_GPUCORE_6								
		VR_CTL_PHY	VR_CTL				VCR_TD_1								
		VR_CTL_PHY	VR_CTL				VCR_TD_2								
		VR_CTL_PHY	VR_CTL				VCR_TD_3								
		VR_CTL_PHY	VR_CTL				VCR_TD_4								
		VR_CTL_PHY	VR_CTL				VCR_TD_5								
		VR_CTL_PHY	VR_CTL				VCR_TD_6								
		VR_CTL_PHY	VR_CTL				VR_GPU_PWM1_R								
		VR_CTL_PHY	VR_CTL				VR_GPU_PWM2_R								
		VR_CTL_PHY	VR_CTL				VR_GPU_PWM3_R								
		VR_CTL_PHY	VR_CTL				VR_GPU_PWM4_R								
		VR_CTL_PHY	VR_CTL				VR_GPU_PWM5_R								
		VR_CTL_PHY	VR_CTL				VR_GPU_PWM6_R								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_SNUBBER_GPUCORE_1								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_SNUBBER_GPUCORE_2								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_SNUBBER_GPUCORE_3								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_SNUBBER_GPUCORE_4								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_SNUBBER_GPUCORE_5								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_SNUBBER_GPUCORE_6								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_UGATE_GPUCORE_1								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_UGATE_GPUCORE_2								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_UGATE_GPUCORE_3								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_UGATE_GPUCORE_4								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_UGATE_GPUCORE_5								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_UGATE_GPUCORE_6								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_BOOT_GPUCORE_1								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_GPUCORE_1_RC								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_GPUCORE_2								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_GPUCORE_2_RC								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_GPUCORE_3								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_GPUCORE_3_RC								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_GPUCORE_4								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_GPUCORE_4_RC								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_GPUCORE_5								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_GPUCORE_5_RC								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_GPUCORE_6								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_GPUCORE_6_RC								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_LGATE_GPUCORE_1								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_LGATE_GPUCORE_2								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_LGATE_GPUCORE_3								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_LGATE_GPUCORE_4								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_LGATE_GPUCORE_5								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_LGATE_GPUCORE_6								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_PHASE_GPUCORE_1								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_PHASE_GPUCORE_2								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_PHASE_GPUCORE_3								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_PHASE_GPUCORE_4								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_PHASE_GPUCORE_5								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_PHASE_GPUCORE_6								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		VR_PHASE_GPUCORE_1								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		VR_PHASE_GPUCORE_2								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		VR_PHASE_GPUCORE_3								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		VR_PHASE_GPUCORE_4								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		VR_PHASE_GPUCORE_5								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		VR_PHASE_GPUCORE_6								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				REG_GPUCORE_ISNS_1_N								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				REG_GPUCORE_ISNS_1_P								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				REG_GPUCORE_ISNS_2_N								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				REG_GPUCORE_ISNS_2_P								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				REG_GPUCORE_ISNS_3_N								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				REG_GPUCORE_ISNS_3_P								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				REG_GPUCORE_ISNS_4_N								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				REG_GPUCORE_ISNS_4_P								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				REG_GPUCORE_ISNS_5_N								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				REG_GPUCORE_ISNS_5_P								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				REG_GPUCORE_ISNS_6_N								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				REG_GPUCORE_ISNS_6_P								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS1_RR_2								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS1_R_N								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS1_R_P								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS2_RR_2								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS2_R_N								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS2_R_P								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS3_RR_2								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS3_R_N								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS3_R_P								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS4_RR_2								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS4_R_N								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS4_R_P								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS5_RR_2								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS5_R_N								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS5_R_P								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS6_RR_2								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS6_R_N								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS6_R_P								

GPU CORE CONTROLLER															
Electrical Constraint Set		Physical	Spacing	Voltage	DIDT	NO_TEST									
Input Bus		POWER	POWER	12V			PPGPUCORE_S0								
Local Ground		GND	GND	0V			AGND_FBVDDQ								
		POWER	VR_SWITCH	12V	TRUE		REG_PHASE_FBVDDQ								
		POWER	VR_SWITCH	12V	TRUE		VR_PHASE_FBVDDQ								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_BOOT_FBVDDQ								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_FBVDDQ_RC								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_UGATE_FBVDDQ								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_LGATE_FBVDDQ								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_SNUBBER_FBVDDQ								
		VR_CTL_PHY	VR_CTL				REG_FBVDDQ_SET0								
		VR_CTL_PHY	VR_CTL				REG_FBVDDQ_SET1								
		VR_CTL_PHY	VR_CTL				REG_FBVDDQ_SET1_R								
		VR_CTL_PHY	VR_CTL				REG_FBVDDQ_SREF								
		VR_CTL_PHY	VR_CTL				GPU_FBVDDQ_ALTV								
		VR_CTL_PHY	VR_CTL				FBVDDQ_ALTV0_R								
		VR_CTL_PHY	VR_CTL				FBVDDQ_ALTV1_R								
		VR_CTL_PHY	VR_CTL				PM_EN_REG_GPU_VDDQ_S0								
		VR_CTL_PHY	VR_CTL				PM_EN_REG_GPU_VDDQ_S0_R								
		VR_CTL_PHY	VR_CTL				PM_PG00D_REG_GPU_VDDQ_S0								
		VR_CTL_PHY	VR_CTL				REG_FBVDDQ_OCSET								
		VR_CTL_PHY	VR_CTL				REG_FBVDDQ_V0								
		VR_CTL_PHY	VR_CTL				REG_FBVDDQ_FB								
		VR_CTL_PHY	VR_CTL				REG_FBVDDQ_RTN								
		VR_CTL_PHY	VR_CTL				REG_FBVDDQ_FB_R								
		VR_CTL_PHY	VR_CTL				REG_FBVDDQ_RTN_R								
Output Bus		POWER	POWER	1.5V			PPFBVDDQ_S0_GPU								
		POWER	POWER	1.5V			VRDDQ_R								

GPU FBVDDQ															
Electrical Constraint Set		Physical	Spacing	Voltage	DIDT	NO_TEST									
Input Bus		POWER	POWER	5V			REG_VCC_UA450								
		POWER	POWER	5V			REG_PVCC_UA450								
Local Ground		GND	GND	0V			AGND_FBVDDQ								
FBVDDQ		POWER	VR_SWITCH	12V	TRUE		REG_PHASE_FBVDDQ								
		POWER	VR_SWITCH	12V	TRUE		VR_PHASE_FBVDDQ								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_BOOT_FBVDDQ								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_FBVDDQ_RC								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_UGATE_FBVDDQ								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_LGATE_FBVDDQ								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_SNUBBER_FBVDDQ								
		VR_CTL_PHY	VR_CTL				REG_FBVDDQ_SET0								
		VR_CTL_PHY	VR_CTL				REG_FBVDDQ_SET1								
		VR_CTL_PHY	VR_CTL				REG_FBVDDQ_SET1_R								
		VR_CTL_PHY	VR_CTL				REG_FBVDDQ_SREF								
		VR_CTL_PHY	VR_CTL				GPU_FBVDDQ_ALTV								
		VR_CTL_PHY	VR_CTL				FBVDDQ_ALTV0_R								
		VR_CTL_PHY	VR_CTL				FBVDDQ_ALTV1_R								
		VR_CTL_PHY	VR_CTL				PM_EN_REG_GPU_VDDQ_S0								
		VR_CTL_PHY	VR_CTL				PM_EN_REG_GPU_VDDQ_S0_R								
		VR_CTL_PHY	VR_CTL				PM_PG00D_REG_GPU_VDDQ_S0								
		VR_CTL_PHY	VR_CTL				REG_FBVDDQ_OCSET								
		VR_CTL_PHY	VR_CTL				REG_FBVDDQ_V0								
		VR_CTL_PHY	VR_CTL				REG_FBVDDQ_FB								
		VR_CTL_PHY	VR_CTL				REG_FBVDDQ_RTN								
		VR_CTL_PHY	VR_CTL				REG_FBVDDQ_FB_R								
		VR_CTL_PHY	VR_CTL				REG_FBVDDQ_RTN_R								
Output Bus		POWER	POWER	1.5V			PPFBVDDQ_S0_GPU								
		POWER	POWER	1.5V			VRDDQ_R								

SYNC_MASTER=J78_DAVID

SYNC_DATE=12/10/2013

GPU VREG CONSTRAINTS

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-1635

SIZE

D

REVISION

5.0.0

BRANCH

proto2

PAGE

135 OF 137

SHEET

113 OF 115

GPU VDDCI

Electrical Constraint Set	Physical	Spacing	Voltage	D1D2	NO_TEST	
Input Bus						
	POWER	POWER	5V			REG VCC UA550
	POWER	POWER	5V			REG PVCC UA550
Local Ground						
	GND	GND	0V			AGND GPU VDDCI
GPU VDDCI						
	POWER	VR_SWITCH	12V	TRUE		REG PHASE GPU VDDCI
	POWER	VR_SWITCH	12V	TRUE		VR PHASE GPU VDDCI
	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG BOOT GPU VDDCI
	VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG BOOT GPU VDDCI RC
	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG UGATE GPU VDDCI
	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG LGATE GPU VDDCI
	VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG SNUBBER GPU VDDCI
	VR_CTL_PHY	VR_CTL				REG GPU VDDCI SET0
	VR_CTL_PHY	VR_CTL				REG GPU VDDCI SET1
	VR_CTL_PHY	VR_CTL				REG GPU VDDCI SET1_R
	VR_CTL_PHY	VR_CTL				REG GPU VDDCI SREF
	VR_CTL_PHY	VR_CTL				REG GPU VDDCI OCSET
	VR_CTL_PHY	VR_CTL				REG GPU VDDCI V0
	VR_CTL_PHY	VR_CTL				REG GPU VDDCI FB
	VR_CTL_PHY	VR_CTL				REG GPU VDDCI RTN
		VR_CTL				PM_EN GPU VDDCI S0
		VR_CTL				PM_EN GPU VDDCI S0_R
		VR_CTL				PM_PG00D REG GPU VDDCI S0
		VR_CTL				GPU VDDCI ALT_V
		VR_CTL				GPU VDDCI ALT_V0
		VR_CTL				GPU VDDCI ALT_V1
	POWER	POWER	0.85V			VRVDDCI_R

GPU VDD (1.8V)


Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST	
GPU VDD						
U155	POWER	VR_SWITCH	12V	TRUE		REG_PHASE_PVDDR
U159	VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_PVDDR
U157	VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_PVDDR_R
U156	GND	GND	0V			AGND_PVDDR
U159	VR_CTL_PHY	VR_CTL				REG_VSNR_PVDDR
U159	VR_CTL_PHY	VR_CTL				REG_VSNS_PVDDR
U109	VR_CTL_PHY	VR_CTL				REG_SSTR_PVDDR
U159	VR_CTL_PHY	VR_CTL				REG_COMP_PVDDR
U159		VR_CTL				PM_EN_REG_PVDDCT_S0
U159		VR_CTL				PM_EN_REG_PVDDCT_S0_R
U158		VR_CTL				PM_PG00D_REG_PVDDCT_S0

GPU CORE (CONT.)

Electrical Constraint Set		Physical	Spacing	Voltage	DIDT	NO_TEST	
U150	ISNS_GPU_CORE	SNS_DIFF_PHY	SENSE				REG GPUCORE ISNS 1 XW N
U150	ISNS_GPU_CORE	SNS_DIFF_PHY	SENSE				REG GPUCORE ISNS 1 XW P
U150	ISNS_GPU_CORE	SNS_DIFF_PHY	SENSE				REG GPUCORE ISNS 2 XW N
U150	ISNS_GPU_CORE	SNS_DIFF_PHY	SENSE				REG GPUCORE ISNS 2 XW P
U150	ISNS_GPU_CORE	SNS_DIFF_PHY	SENSE				REG GPUCORE ISNS 3 XW N
U150	ISNS_GPU_CORE	SNS_DIFF_PHY	SENSE				REG GPUCORE ISNS 3 XW P
U150	ISNS_GPU_CORE	SNS_DIFF_PHY	SENSE				REG GPUCORE ISNS 4 XW N
U150	ISNS_GPU_CORE	SNS_DIFF_PHY	SENSE				REG GPUCORE ISNS 4 XW P
U150	ISNS_GPU_CORE	SNS_DIFF_PHY	SENSE				REG GPUCORE ISNS 5 XW N
U150	ISNS_GPU_CORE	SNS_DIFF_PHY	SENSE				REG GPUCORE ISNS 5 XW P
U150	ISNS_GPU_CORE	SNS_DIFF_PHY	SENSE				REG GPUCORE ISNS 6 XW N
U150	ISNS_GPU_CORE	SNS_DIFF_PHY	SENSE				REG GPUCORE ISNS 6 XW P

GPU VDDC (0.95V)

Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST	
Input Bus						
	POWER	POWER	5V			REG_VCC_UA660 92
	POWER	POWER	5V			REG_PVCC_UA660 92
Local Ground						
	GND	GND	0V			AGND_P0V95S0 92
GPU VDDC						
	POWER	VR_SWITCH	12V	TRUE		REG_PHASE_P0V95S0 92
	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_BOOT_P0V95S0 92
	VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_P0V95S0_RC 92
	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_UGATE_P0V95S0 92
	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_LGATE_P0V95S0 92
	VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_SNUBBER_P0V95S0 92
	VR_CTL_PHY	VR_CTL				REG_P0V95S0_OCSET 92
	VR_CTL_PHY	VR_CTL				REG_P0V95S0_V0 92
	VR_CTL_PHY	VR_CTL				REG_P0V95S0_FB 92
	VR_CTL_PHY	VR_CTL				REG_P0V95S0_RTN 92
	VR_CTL_PHY	VR_CTL				REG_P0V95S0_SREF 92
		VR_CTL				PM_EN_REG_P0V95_S0 92
		VR_CTL				PM_EN_REG_P0V95_S0_R 92
		VR_CTL				PM_PG0OD_REG_P0V95_S0 92



8

7

6

5

4

3

2

1

4V5_*

ENET_*

GPU_*

JTAG_*

ISNS_*

SMC_*

REG_*

SMBUS_*

SMC_*

TSNS_*

BLC_*

TBT_*

AYNCHRONOUS

8

7

6

5

4

3

2

1

MISC-CONSTRAINTS 1

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

051-1635

5.0.0

137 OF 137

115 OF 115