

8

7

博海苹果电脑专业维修（打造国内技术最专业维修） 技术组：Bonin101

2

1

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.

3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV

ECN

DESCRIPTION OF REVISION

CK APPD / DATE

6

0002265654

ENGINEERING RELEASED

2013-08-22

SCHEM, MLB_KEPLER, J45G

8/22/2013 DVT

Page

(.csa)

Contents

Sync

Date

1

1

Table of Contents

MASTER

07/31/2012

2

2

BOM Configuration

J15_REFERENCE

07/31/2012

3

3

BOM Configuration

J15_REFERENCE

05/03/2013

4

4

PD Parts

CLEAN_345

04/26/2013

5

5

CPU DMI/PEG/FDI/RSVD

CLEAN_345

04/26/2013

6

6

CPU Clock/Misc/JTAG/CFG

CLEAN_345

04/26/2013

7

7

CPU DDR3 Interfaces

CLEAN_345

04/26/2013

8

8

CPU Power

CLEAN_345

04/26/2013

9

9

CPU Ground

CLEAN_345

04/26/2013

10

10

CPU Decoupling

CLEAN_315

04/26/2013

11

11

PCH RTC/HDA/JTAG/SATA/CLK

CLEAN_345

04/26/2013

12

12

PCH DMI/FDI/PM/GFX/PCI

CLEAN_345

04/26/2013

13

13

PCH PCI-E/USB

CLEAN_345

04/26/2013

14

14

PCH GPIO/MISC/NCTF

CLEAN_345

04/26/2013

15

15

PCH Power

CLEAN_345

04/26/2013

16

16

PCH Grounds

CLEAN_345

04/26/2013

17

17

PCH DECOUPLING

CLEAN_345

04/26/2013

18

18

CPU & PCH XDP

CLEAN_345

04/26/2013

19

19

Chipset Support

CLEAN_345

04/26/2013

20

20

Project Chipset Support

CLEAN_345

04/26/2013

21

21

CPU Memory S3 Support

CLEAN_345

04/26/2013

22

22

DDR3 VREF MARGINING

CLEAN_345

04/26/2013

23

23

DDR3 SDRAM Bank A (1 OF 2)

CLEAN_345

04/26/2013

24

24

DDR3 SDRAM Bank A (2 OF 2)

CLEAN_345

04/26/2013

25

25

DDR3 SDRAM Bank B (1 OF 2)

CLEAN_345

04/26/2013

26

26

DDR3 SDRAM Bank B (2 OF 2)

CLEAN_345

04/26/2013

27

27

DDR3 Termination

CLEAN_345

04/26/2013

28

28

Thunderbolt Host (1 of 2)

CLEAN_345

04/26/2013

29

29

Thunderbolt Host (2 of 2)

CLEAN_345

04/26/2013

30

30

Thunderbolt Mobile Support

CLEAN_345

04/26/2013

31

31

Thunderbolt Connector A

CLEAN_345

04/26/2013

32

32

Thunderbolt Connector B

CLEAN_345

04/26/2013

33

33

X29C CONNECTOR

CLEAN_345

04/26/2013

34

34

SSD Connector

CLEAN_345

04/26/2013

35

35

Camera 1 of 2

CLEAN_345

04/26/2013

36

36

Camera 2 of 2

CLEAN_345

04/26/2013

37

37

USB 3.0 CONNECTORS

CLEAN_345

04/26/2013

38

38

KEYBOARD/TRACKPAD (1 OF 2)

CLEAN_345

04/26/2013

39

39

KEYBOARD/TRACKPAD (2 OF 2)

CLEAN_345

04/26/2013

40

40

SMC

CLEAN_345

04/26/2013

41

41

SMC Shared Support

CLEAN_345

04/26/2013

42

42

SMC Project Support

CLEAN_345

04/26/2013

43

43

SMBus Connections

CLEAN_345

04/26/2013

44

44

High Side Voltage and Current Sensing

CLEAN_345

04/26/2013

45

45

Load Side Voltage and Current Sensing

CLEAN_345

04/26/2013

46

46

Debug Sensors

CLEAN_345

04/26/2013

Page

(.csa)

Contents

Sync

Date

47

47

Thermal Sensors

CLEAN_345

04/26/2013

48

48

Fan Connectors

CLEAN_345

06/23/2013

49

49

SPI ROM / LPC+SPI Conn.

CLEAN_345

04/26/2013

50

50

AUDIO:CODEC, ANALOG

CLEAN_345

04/26/2013

51

51

AUDIO:CODEC, DIGITAL

CLEAN_345

04/26/2013

52

52

AUDIO: SPEAKER AMP

CLEAN_345

04/26/2013

53

53

AUDIO: JACK

CLEAN_345

04/26/2013

54

54

AUDIO: JACK TRANSLATORS

CLEAN_345

04/26/2013

55

55

DC-In & Battery Connectors

CLEAN_345

04/26/2013

56

56

PBus Supply & Battery Charger

CLEAN_345

04/26/2013

57

57

CPU VR12.5 VCC Regulator IC

CLEAN_345

04/26/2013

58

58

CPU VR12.5 VCC Power Stage

CLEAN_345

04/26/2013

59

59

1.35V DDR3L SUPPLY

CLEAN_345

04/26/2013

60

60

5V / 3.3V Power Supply

CLEAN_345

04/26/2013

61

61

1V05V POWER SUPPLY

CLEAN_345

04/26/2013

62

62

LCD/KBD Backlight Driver

CLEAN_345

04/26/2013

63

63

Misc Power Supplies

CLEAN_345

04/26/2013

64

64

Power FETs

CLEAN_345

06/23/2013

65

65

Power Control 1/ENABLE

CLEAN_345

01/13/2012

66

66

Power Sequencing EG/PCH S0

D2_KEPLER

04/26/2013

67

67

eDP Display Connector

CLEAN_345

07/31/2012

68

68

KEPLER PCI-E

D2_MLB

07/31/2012

69

69

KEPLER CORE/FB POWER

D2_MLB

07/31/2012

70

70

KEPLER FRAME BUFFER I/F

D2_MLB

07/31/2012

71

71

1V05 GPU / 1V35 FB POWER SUPPLY

D2_MLB

07/31/2012

72

72

GDDR5 Frame Buffer A

D2_MLB

07/31/2012

73

73

GDDR5 Frame Buffer B

D2_MLB

07/31/2012

74

74

KEPLER EDP/DP/GPIO

D2_MLB

07/31/2012

75

75

KEPLER GPIOs,CLK & STRAPS

D2_MLB

07/31/2012

76

76

KEPLER PEX PWR/GNDS

D2_MLB

07/31/2012

77

77

GFX IMVP VCore Regulator

D2_MLB

04/26/2013

78

78

RIO Connectors

CLEAN_345

07/31/2012

79

79

eDP Mux

D2_MLB

08/14/2012

80

80

eDP Muxed Graphics Support

CLEAN_D2

04/26/2013

81

81

Power Aliases

CLEAN_345

04/26/2013

82

82

Signal Aliases

CLEAN_345

04/26/2013

83

83

Functional Test Points

CLEAN_345

04/26/2013

84

84

NC & No Test

CLEAN_345

04/26/2013

85

85

PCB Rule Definitions

CLEAN_345

04/26/2013

86

86

CPU Constraints

CLEAN_345

04/26/2013

87

87

PCH Constraints 1

CLEAN_345

04/26/2013

88

88

PCH Constraints 2

CLEAN_345

04/26/2013

89

89

Memory Constraints

CLEAN_345

04/26/2013

90

90

Thunderbolt Constraints

CLEAN_345

04/26/2013

91

91

Camera Constraints

CLEAN_345

04/26/2013

92

92

SMC Constraints

CLEAN_345

04/26/2013

93

93

Project Specific Constraints

CLEAN_345

09/02/2012

94

94

GPU (Kepler) Constraints

SIDLE_315

04/26/2013

SCHEMATIC / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-0675	1	SCHEM, MLB_KEPLER, J45G	SCH	CRITICAL	
820-3787	1	PCBF, MLB_KEPLER, J45G	PCB	CRITICAL	

DRAWING

TITLE=MLB

ABBREV=ABBREV

LAST_MODIFIED=Thu Aug 22 12:19:14 2013

SCHEM, MLB, KEPLER, J45G

Apple Inc.

051-0675

6.0.0

dvt

1 OF 119

1 OF 94

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

00 群：146911744

7

6

5

4

3

维修爱机到：afqr.taobao.com

1

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
685-0177	COMMON PARTS, MLB, KEPLER, J45	J45G_COMMON
985-0181	DEV, MLB, KEPLER, J45	J45G_DEVEL:DVT
639-5245	PCBA, MLB, KEPLER, CRW_BEST, 8G-HYN, VR-HYN, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: BEST, RAM: 4Gb_HYNIX_1600_S, FB_2G_HYNIX_A_DIE
639-5246	PCBA, MLB, KEPLER, CRW_BEST, 8G-HYN, VR-ELP, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: BEST, RAM: 4Gb_HYNIX_1600_S, FB_2G_ELPIDA
639-5247	PCBA, MLB, KEPLER, CRW_BSET, 8G-MIC, VR-HYN, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: BEST, RAM: 4Gb_MICRON_1600_S, FB_2G_HYNIX_A_DIE
639-5248	PCBA, MLB, KEPLER, CRW_BEST, 8G-MIC, VR-ELP, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: BEST, RAM: 4Gb_MICRON_1600_S, FB_2G_ELPIDA
639-5249	PCBA, MLB, KEPLER, CRW_BEST, 8G-ELP, VR-HYN, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: BEST, RAM: 4Gb_ELPIDA_1600_S, FB_2G_HYNIX_A_DIE
639-5250	PCBA, MLB, KEPLER, CRW_BEST, 8G-ELP, VR-ELP, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: BEST, RAM: 4Gb_ELPIDA_1600_S, FB_2G_ELPIDA
639-5251	PCBA, MLB, KEPLER, CRW_BEST, 16G-HYN, VR-HYN, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: BEST, RAM: 4Gb_HYNIX_1600, FB_2G_HYNIX_A_DIE
639-5252	PCBA, MLB, KEPLER, CRW_BEST, 16G-HYN, VR-ELP, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: BEST, RAM: 4Gb_HYNIX_1600, FB_2G_ELPIDA
639-5253	PCBA, MLB, KEPLER, CRW_BEST, 16G-MIC, VR-HYN, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: BEST, RAM: 4Gb_MICRON_1600, FB_2G_HYNIX_A_DIE
639-5254	PCBA, MLB, KEPLER, CRW_BEST, 16G-MIC, VR-ELP, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: BEST, RAM: 4Gb_MICRON_1600, FB_2G_ELPIDA
639-5255	PCBA, MLB, KEPLER, CRW_BEST, 16G-ELP, VR-HYN, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: BEST, RAM: 4Gb_ELPIDA_1600, FB_2G_HYNIX_A_DIE
639-5256	PCBA, MLB, KEPLER, CRW_BEST, 16G-ELP, VR-ELP, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: BEST, RAM: 4Gb_ELPIDA_1600, FB_2G_ELPIDA
639-5257	PCBA, MLB, KEPLER, CRW_CTO, 8G-HYN, VR-HYN, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: CTO, RAM: 4Gb_HYNIX_1600_S, FB_2G_HYNIX_A_DIE
639-5258	PCBA, MLB, KEPLER, CRW_CTO, 8G-HYN, VR-ELP, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: CTO, RAM: 4Gb_HYNIX_1600_S, FB_2G_ELPIDA
639-5259	PCBA, MLB, KEPLER, CRW_CTO, 8G-MIC, VR-HYN, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: CTO, RAM: 4Gb_MICRON_1600_S, FB_2G_HYNIX_A_DIE
639-5260	PCBA, MLB, KEPLER, CRW_CTO, 8G-MIC, VR-ELP, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: CTO, RAM: 4Gb_MICRON_1600_S, FB_2G_ELPIDA
639-5261	PCBA, MLB, KEPLER, CRW_CTO, 8G-ELP, VR-HYN, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: CTO, RAM: 4Gb_ELPIDA_1600_S, FB_2G_HYNIX_A_DIE
639-5262	PCBA, MLB, KEPLER, CRW_CTO, 8G-ELP, VR-ELP, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: CTO, RAM: 4Gb_ELPIDA_1600_S, FB_2G_ELPIDA
639-5263	PCBA, MLB, KEPLER, CRW_CTO, 16G-HYN, VR-HYN, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: CTO, RAM: 4Gb_HYNIX_1600, FB_2G_HYNIX_A_DIE
639-5264	PCBA, MLB, KEPLER, CRW_CTO, 16G-HYN, VR-ELP, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: CTO, RAM: 4Gb_HYNIX_1600, FB_2G_ELPIDA
639-5265	PCBA, MLB, KEPLER, CRW_CTO, 16G-MIC, VR-HYN, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: CTO, RAM: 4Gb_MICRON_1600, FB_2G_HYNIX_A_DIE
639-5266	PCBA, MLB, KEPLER, CRW_CTO, 16G-MIC, VR-ELP, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: CTO, RAM: 4Gb_MICRON_1600, FB_2G_ELPIDA
639-5267	PCBA, MLB, KEPLER, CRW_CTO, 16G-ELP, VR-HYN, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: CTO, RAM: 4Gb_ELPIDA_1600, FB_2G_HYNIX_A_DIE
639-5268	PCBA, MLB, KEPLER, CRW_CTO, 16G-ELP, VR-ELP, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: CTO, RAM: 4Gb_ELPIDA_1600, FB_2G_ELPIDA
639-5478	PCBA, MLB, KEPLER, CRW_BEST, 8G-HYN, VR-4GHYN, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: BEST, RAM: 4Gb_HYNIX_1600_S, FB_4G_HYNIX
639-5479	PCBA, MLB, KEPLER, CRW_BEST, 8G-MIC, VR-4GHYN, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: BEST, RAM: 4Gb_MICRON_1600_S, FB_4G_HYNIX
639-5480	PCBA, MLB, KEPLER, CRW_BEST, 8G-ELP, VR-4GHYN, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: BEST, RAM: 4Gb_ELPIDA_1600_S, FB_4G_HYNIX
639-5481	PCBA, MLB, KEPLER, CRW_BEST, 16G-HYN, VR-4GHYN, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: BEST, RAM: 4Gb_HYNIX_1600, FB_4G_HYNIX
639-5482	PCBA, MLB, KEPLER, CRW_BEST, 16G-MIC, VR-4GHYN, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: BEST, RAM: 4Gb_MICRON_1600, FB_4G_HYNIX
639-5483	PCBA, MLB, KEPLER, CRW_BEST, 16G-ELP, VR-4GHYN, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: BEST, RAM: 4Gb_ELPIDA_1600, FB_4G_HYNIX
639-5484	PCBA, MLB, KEPLER, CRW_CTO, 8G-HYN, VR-4GHYN, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: CTO, RAM: 4Gb_HYNIX_1600_S, FB_4G_HYNIX
639-5485	PCBA, MLB, KEPLER, CRW_CTO, 8G-MIC, VR-4GHYN, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: CTO, RAM: 4Gb_MICRON_1600_S, FB_4G_HYNIX
639-5486	PCBA, MLB, KEPLER, CRW_CTO, 8G-ELP, VR-4GHYN, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: CTO, RAM: 4Gb_ELPIDA_1600_S, FB_4G_HYNIX
639-5487	PCBA, MLB, KEPLER, CRW_CTO, 16G-HYN, VR-4GHYN, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: CTO, RAM: 4Gb_HYNIX_1600, FB_4G_HYNIX
639-5488	PCBA, MLB, KEPLER, CRW_CTO, 16G-MIC, VR-4GHYN, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: CTO, RAM: 4Gb_MICRON_1600, FB_4G_HYNIX
639-5489	PCBA, MLB, KEPLER, CRW_CTO, 16G-ELP, VR-4GHYN, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: CTO, RAM: 4Gb_ELPIDA_1600, FB_4G_HYNIX

J45G BOM Groups

BOM GROUP	BOM OPTIONS
J45G_COMMON	ALTERNATE, COMMON, J45G_COMMON1, J45G_COMMON2, J45G_PROGPARTS, GFX_BM, ACAPS:A2
J45G_COMMON1	CPUMEM:S0, TBTHV:P15V, SKIP_5V3V3: AUDIBLE, CHGR_5V: LD0, CPUPEG:X8X8, S2_PWR:S0
J45G_COMMON2	EDP: YES, LPCPLUS_CONN: YES, LPCPLUS_R: YES, XDP, R10_PWR: 1V5, SPI: DUAL_I0, SSD_PWR_EN: GPIO, CAM_WAKE: N0
J45G_PVT	BKLT: PROD, SENSOR_NONPROD: N
J45G_PROGPARTS	SMC_PROG: PROTO4, BOOTROM_PROG: PROTO4, TBTR0M: PROG, TPAD_PSOC: PROG, GFX_PROGPARTS
GFX_PROGPARTS	DPMUXMCU: PROG
J45G_DEVEL: ENG	ALTERNATE, XDP_DEBUG, S0PGOOD_ISL, DDRVREF_DAC, SENSOR_NONPROD: Y, BKLT: ENG, DBGLED, CAM_XTAL: YES, DPMUX_DEBUG
J45G_DEVEL: DVT	ALTERNATE, XDP_DEBUG, BKLT: PROD, SENSOR_NONPROD: N, DBGLED
GFX_BM	GK107: GX, DPMUX: HOCO
XDP_DEBUG	XDP_CONN, XDP_PCH

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S4599	1	IC, CPU, CRW, PRQ, C0, 2.0, 47W, 4+3E, 6M, BGA	U0500	CRITICAL	CPU_CRW: BETTER
337S4600	1	IC, CPU, CRW, PRQ, C0, 2.3, 47W, 4+3E, 6M, BGA1364	U0500	CRITICAL	CPU_CRW: BEST
337S4624	1	IC, CPU, CRW, PRQ, C0, 2.0, 47W, 4+3E, 6M, BGA1364	U0500	CRITICAL	CPU_CRW: CTO
337S4542	1	IC, PCH, LPT-M, HM87, C2, SR199, PRQ, 20x20mm, FCBGA	U1100	CRITICAL	
338S1247	1	IC, TBT, FR-4C, A8, PRQ, C10, SR13C, FCBGA288	U2800	CRITICAL	
338S1186	1	IC, BCM15700A2, S2 PCIE CMRA, RXB, 288FCBGA	U3900	CRITICAL	
333S0700	1	IC, SDRAM, 4GBIT, DDR3L-1600, GEMMA, 96B FBGA	U4000	CRITICAL	
333S0667	16	IC, SDRAM, 4GBIT, DDR3L-1600, HUMA, 78P FBGA		CRITICAL	4Gb_HYNIX_1600_S
333S0624	16	IC, SDRAM, DDR3-1600, 512MXB, 78FBGA, C-DIE, SAMSUNG		CRITICAL	4Gb_SAMSUNG_1600_S
333S0703	16	IC, SDRAM, 4GBIT, DDR3L-1600, F DIE, RS, 78P		CRITICAL	4Gb_ELPIDA_1600_S
333S0660	16	IC, SDRAM, 4GBIT, DDR3L-1600, V80A, 78P, FBGA		CRITICAL	4Gb_MICRON_1600_S
333S0667	32	IC, SDRAM, 4GBIT, DDR3L-1600, HUMA, 78P FBGA		CRITICAL	4Gb_HYNIX_1600
333S0624	32	IC, SDRAM, DDR3-1600, 512MXB, 78FBGA, C-DIE, SAMSUNG		CRITICAL	4Gb_SAMSUNG_1600
333S0703	32	IC, SDRAM, 4GBIT, DDR3L-1600, F DIE, RS, 78P		CRITICAL	4Gb_ELPIDA_1600
333S0660	32	IC, SDRAM, 4GBIT, DDR3L-1600, V80A, 78P, FBGA		CRITICAL	4Gb_MICRON_1600
337S4256	1	IC, GPU, GK107-GT A2, BGA908	U8400	CRITICAL	GK107: GT
337S4427	1	IC, GPU, 187GX, 926MHZ, 1.0375V, 1.5V, FBGA908	U8400	CRITICAL	GK107: GX
337S4616	1	IC, GPU, CK107-762, A2, 940MHZ, 5GBPS, 1.2V, 1.5V908BG	U8400	CRITICAL	GK107: GX2
333S0630	4	IC, SDRAM, GDDR5, 64MX32, A-DIE, HYNIX	U8800, U8850, U8900, U8950	CRITICAL	FB_2G_HYNIX_A_DIE
333S0631	4	IC, SDRAM, GDDR5, 64MX32, D-DIE, SAMSUNG	U8800, U8850, U8900, U8950	CRITICAL	FB_2G_SAMSUNG
333S0695	4	IC, SDRAM, GDDR5, 2GBIT, 5GBPS, 178FBGA	U8800, U8850, U8900, U8950	CRITICAL	FB_2G_ELPIDA
333S0701	4	IC, SDRAM, GDDR5, 2GBIT, 5GBPS, 178FBGA, EDW2932B8BG-6A	F U8800, U8850, U8900, U8950	CRITICAL	FB_2G_ELPIDA_29nm
333S0734	4	IC, SDRAM, GDDR5, 64MX3, HYNIX, H5GC2H24BFR-T2C	U8800, U8850, U8900, U8950	CRITICAL	FB_2G_HYNIX_29nm
333S0685	4	IC, SDRAM, GDDR5, 64MX3, HYNIX, H5GC4H24MFP-T2C	U8800, U8850, U8900, U8950	CRITICAL	FB_4G_HYNIX

DRAM SPD Straps

BOM GROUP	BOM OPTIONS
RAM: 2Gb_HYNIX_1600	RAMCFG3:L, RAMCFG2:L, RAMCFG1:L, RAMCFG0:L
RAM: 2Gb_SAMSUNG_1600	RAMCFG3:L, RAMCFG2:L, RAMCFG1:L, RAMCFG0:H
RAM: 2Gb_ELPIDA_1600	RAMCFG3:L, RAMCFG2:L, RAMCFG1:H, RAMCFG0:L
RAM: 2Gb_MICRON_1600	RAMCFG3:L, RAMCFG2:L, RAMCFG1:H, RAMCFG0:H
RAM: 4Gb_HYNIX_1600_S	4Gb_HYNIX_1600_S, RAMCFG3:L, RAMCFG2:H, RAMCFG1:L, RAMCFG0:L
RAM: 4Gb_SAMSUNG_1600_S	4Gb_SAMSUNG_1600_S, RAMCFG3:L, RAMCFG2:H, RAMCFG1:L, RAMCFG0:H
RAM: 4Gb_ELPIDA_1600_S	4Gb_ELPIDA_1600_S, RAMCFG3:L, RAMCFG2:H, RAMCFG1:H, RAMCFG0:L
RAM: 4Gb_MICRON_1600_S	4Gb_MICRON_1600_S, RAMCFG3:L, RAMCFG2:H, RAMCFG1:H, RAMCFG0:H
RAM: 4Gb_HYNIX_1600	4Gb_HYNIX_1600, RAMCFG3:H, RAMCFG2:L, RAMCFG1:L, RAMCFG0:L
RAM: 4Gb_SAMSUNG_1600	4Gb_SAMSUNG_1600, RAMCFG3:H, RAMCFG2:L, RAMCFG1:L, RAMCFG0:H
RAM: 4Gb_ELPIDA_1600	4Gb_ELPIDA_1600, RAMCFG3:H, RAMCFG2:L, RAMCFG1:H, RAMCFG0:L
RAM: 4Gb_MICRON_1600	4Gb_MICRON_1600, RAMCFG3:H, RAMCFG2:L, RAMCFG1:H, RAMCFG0:H

Development/Base BOM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
685-0177	1	J45G MLB, KEPLER BASE BOM	BASE	CRITICAL	BASE_BOM
985-0181	1	J45G MLB, KEPLER, DEVEL BOM	DEVEL	CRITICAL	DEVEL_BOM

SYNC MASTER=J15 REFERENCE

SYNC DATE=07/31/2012

PAGE TITLE

BOM Configuration



Apple Inc.

DRAWING NUMBER

051-0675

SIZE

D

REVISION

6.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

BRANCH

dvt

PAGE

2 OF 119

SHEET

2 OF 94

QQ 群：146931744

维修爱机到：afqr.taobao.com

8

7

博海苹果电脑专业维修（打造国内技术最专业维修） 技术组：Bonin101

5

4

3

2

1

Programmables - All builds

341S3920	1	IC,EEPROM,FALCON RIDGE (V13.1),J44/J45	U2890	CRITICAL	TBTROM:PROG
335S0915	1	EEPROM,SPI FLASH ROM,4MBit,50MHZ,US0N8	U2890	CRITICAL	TBTROM:BLANK
335S0852	1	IC,GPUROM,D2,BLANK	U9101	CRITICAL	GPUROM:BLANK
341S3565	1	IC,EDP MUX-95C,(RENASAS) V3.2.8,DVB,D2	U9600	CRITICAL	DPMUXMCU:PROG
337S4313	1	IC,MCU,H8S/2113,9X9MM,TLP-145V	U9600	CRITICAL	DPMUXMCU:BLANK
341S3856	1	IC,TRKPD/KYBD CNTRLR,CU only,V225,J45	U4801	CRITICAL	TPAD_PSOC:PROG
337S4587	1	IC,TP PSOC,QFN,BLANK	U4801	CRITICAL	TPAD_PSOC:BLANK

SMC

338S1214	1	IC,SMC-A3,40MHZ/50DMIPS,SCPL FW,157BGA	U5000	CRITICAL	SMC_PROG:BASE
341S3901	1	IC,SMC-B1,SCPL,EXT,V2.16Q13,PROT04,J45G	U5000	CRITICAL	SMC_PROG:PROT04
341S3741	1	IC,SMC-A3,SCPL,EXT,VXXXX,PVT,J15	U5000	CRITICAL	SMC_PROG:PVT

EFI ROM

335S0807	1	IC,SPI SRL 50MHZ FLASH,64MBIT,850P,FUSE,L	U6100	CRITICAL	BOOTROM_PROG:BLANK
335S0812	1	64MBIT SPI SRL DUAL I/O FLSH,S01C8,Z	U6100	CRITICAL	BOOTROM_PROG:BLANK2
341S3712	1	IC,EFI ROM(V0000)PROTO 0,J15	U6100	CRITICAL	BOOTROM_PROG:PROTO
341S3742	1	IC,EFI ROM(V0013) PROTO 1,J15	U6100	CRITICAL	BOOTROM_PROG:PROTO1
341S3890	1	IC,EFI ROM(V0100) PROTO 3-J45 & EVT-J45	U6100	CRITICAL	BOOTROM_PROG:PROTO3
341S3904	1	IC,EFI ROM(V0106) PROTO 4,J45	U6100	CRITICAL	BOOTROM_PROG:PROTO4

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1053	376S0604		ALL	Diodes alt to Fairchild
128S0311	128S0329		ALL	NEC alt to Sanyo
138S0739	138S0706		ALL	Samsung alt to Murata
197S0481	197S0480		ALL	EPSON Alt to NDK
371S0713	371S0558		ALL	QDS alt to ST
152S0461	152S1645		ALL	Cyntec alt to Vishay
376S1080	376S0820		ALL	Diodes alt to On Semi
155S0667	155S0583		ALL	Panasonic alt to TDK
376S1032	376S0855		ALL	Toshiba alt to Diodes
376S1129	376S0855		ALL	NXP alt to Diodes
376S1089	376S1128		ALL	NXP alt to Diodes
138S0681	138S0638		ALL	Taiyo Yuden alt to Samsung
128S0371	128S0376		ALL	Kemet alt to Sanyo
333S0629	333S0703		ALL	Epida Alt die
138S0803	138S0639		ALL	Samsung Alt to Murata
138S0843	138S0674		ALL	Samsung Alt to Murata
138S0846	138S0811		ALL	Samsung Alt to Murata
127S0164	127S0162		ALL	Rohm Alt to Vishay
138S0732	138S0715		ALL	Rohm Alt to Vishay
128S0364	128S0264		ALL	Kemet alt to Sanyo
333S0704	333S0700		ALL	ELPIDA to HYNIX U4000
353S3527	353S3528		ALL	Pericom eDP MUX
353S3526	353S3528		ALL	TI eDP MUX
197S0466	197S0464		ALL	Epson alt to NDK
311S0649	311S0541		ALL	ON alt to Toshiba (U2030,U7004)
197S0479	197S0478		ALL	Epson alt to NDK

FROM J15

00 群：146981744

7

6

5

4

3

2

1

SYNC MASTER=J15 REFERENCE

SYNC DATE=07/31/2012

BOM Configuration

 Apple Inc.

DRAWING NUMBER
051-0675

SIZE
D




REVISION
6.0.0

BRANCH
dvt

PAGE
3 OF 119

SHEET
3 OF 94

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED



SYNC MASTER=CLEAN J45 SYNC DATE=04/26/2013

CPU DMI/PEG/FDI/RSVD

Apple Inc.

051-0675

6.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

5 OF 119

5 OF 94

D

D

C


C

B

B


A

A








CFG [7] :PEG DEFER TRAINING 1 = (DEFAULT) IMMEDIATELY AFTER xxRESETB 0 = WAIT FOR BIOS
CFG [6:5] :PCIE BIFURCATION 11 = 1 X16 (DEFAULT) 10 = 2 X8 01 = RSVD 00 = X8, X4, X4
CFG [4] :eDP ENABLE/DISABLE 1 = DISABLED 0 = ENABLED
CFG [3] :PCIE x4 LANE REVERSAL 1 = NORMAL OPERATION 0 = LANES REVERSED
CFG [2] :PCIE x16 LANE REVERSAL 1 = NORMAL OPERATION 0 = LANES REVERSED


These can be placed close to J1800 and only for debug access




BOM GROUP	BOM OPTIONS
CPUPEG:X16	
CPUPEG:X8X8	CPUCFG5_PD
CPUPEG:X8X4X4	CPUCFG6_PD, CPUCFG5_PD

SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE			
CPU Clock/Misc/JTAG/CFG			
Apple Inc.		DRAWING NUMBER	051-0675
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt
		PAGE	6 OF 119
		SHEET	6 OF 94







QQ 群: 14691744

维修爱机到: afqr.taobao.com


SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE		CPU Ground	
 Apple Inc.		DRAWING NUMBER	051-0675
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt
		PAGE	9 OF 119
		SHEET	9 OF 94

CPU VCORE Decoupling

Intel recommendation: 4x 470uF 4mOhm (3 CPU-side, 1 opposite), 20x 22uF 0805 (10 CPU-side, 10 opposite near edge, 4x 10uF 0603 (2 CPU-side, 2 opposite), 20x 1uF 0402 (under CPU)
Apple Implementation: 9x 210uF 6mOhm, 44x 10uF 0402, 4x 10uF 0402, 20x 1uF 0402


PLACEMENT_NOTE (C1000-C1019):

Place on bottom side of U0500




NO STUFF NO STUFF NO STUFF
PLACEMENT_NOTE (C1020-C1023):

Place near U0500 on bottom side




NO STUFF NO STUFF NO STUFF
PLACEMENT_NOTE (C1024-C1045):

Place near inductors on bottom side.




PLACEMENT_NOTE (C1046-C1067):

Place near inductors on bottom side.



NO STUFF NO STUFF NO STUFF
PLACEMENT_NOTE (C1068-C1076):

Place near inductors on bottom side.




CPU VDDQ Decoupling

Intel recommendation: 2x 330uF, 8x 10uF 0603, 10x 1uF 0402
Apple Implementation: 2x 330uF, 8x 10uF 0603, 10x 1uF 0402


PLACEMENT_NOTE (C1080-C1089):

Place on bottom side of U0500




PLACEMENT_NOTE (C1090-C1097):

Place near U0500 on bottom side




PLACEMENT_NOTE (C1098-C1099):



CPU VCCIO Decoupling

Intel recommendation: 2x 0.01uF 0402 (1 near CPU, 1 near SVID pull-ups)
Apple Implementation: 2x 0.01uF 0402 (second cap is on CPU VR page)







NOTE: Intel decoupling recommendations from Shark Bay Mobile Platform Power Delivery Design Guide (doc #487822, Rev 0.8 dated January 2012), Section 5.

SYNC MASTER=CLEAN J15		SYNC DATE=05/02/2013	
PAGE TITLE			
CPU Decoupling			
 Apple Inc.		DRAWING NUMBER	051-0675
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	10 OF 119
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	10 OF 94
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

QQ 群：14691744

维修爱机到：afqr.taobao.com





SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE 116			
PCH DMI/FDI/PM/GFX/PCI			
	Apple Inc.		DRAWING NUMBER 051-0675
			SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		REVISION 6.0.0 BRANCH dvt PAGE 12 OF 119 SHEET 12 OF 94	

D

C

B

A

D

C

B

A

USB3 Port Assignments:

Unused

PCIe/USB3 Port Assignments:

SD Card Reader
(& Ethernet if combo)

PCIe Port Assignments:

AirPort

Camera

SSD (Gumstick)
Lane 0
(PCIe-only)
Or PCIe switch if TBT/SSD

SSD (Gumstick)
Lane 1
(PCIe-only)
Or PCIe switch if TBT/SSD

SSD (Gumstick)
Lane 2
(PCIe-only)
Or PCIe switch if TBT/SSD

SSD (Gumstick)
Lane 3
(PCIe-only)
Or PCIe switch if TBT/SSD

11 12 14 81
=PP1V5 S0 PCH RCOMP

R1300
7.5K
1% 1/20W MF
2 201
PLACE_NEAR=U1100.BD29:12.7mm
PCH PCIe RCOMP

88 83 79 49 40
BI LPC AD<0> R1340 33 1 2 5% 1/20W MF 201
BI LPC AD<1> R1341 33 1 2 5% 1/20W MF 201
BI LPC AD<2> R1342 33 1 2 5% 1/20W MF 201
BI LPC AD<3> R1343 33 1 2 5% 1/20W MF 201
OUT LPC FRAME L R1344 33 1 2 5% 1/20W MF 201

=PP3V3 SUS_PCH_GPIO 11 12 14 81
=PP3V3 SUS_PCH_VCC_SPI 15 17 81
=PP3V3 S3RS4_PCH_GPIO 81
=PP3V3 S3RS0_CAMPWREN 81
=PP3V3 S0_PCH 81

R1350 10K 1 2 5% 1/20W MF 201 LPC SERIRQ 13 40 83
R1351 10K 1 2 5% 1/20W MF 201 TBT PWR EN PCH 13 20
R1360 10K 1 2 5% 1/20W MF 201 XDP_DA0 USB_EXTN_OC_L 13 18
R1361 10K 1 2 5% 1/20W MF 201 XDP_DA1 USB_EXTN_OC_L 13 18
R1362 10K 1 2 5% 1/20W MF 201 SSD_PWR_EN 18 64
R1368 10K 1 2 5% 1/20W MF 201 CAMERA_PWR_EN 18 65
R1320 10K 1 2 5% 1/20W MF 201 XDP_DB0 USB_EXTB_OC_L 13 18
R1321 10K 1 2 5% 1/20W MF 201 XDP_DB1 USB_EXTD_OC_L 13 18
R1367 10K 1 2 5% 1/20W MF 201 SD_PWR_EN 18 78 83
R1369 10K 1 2 5% 1/20W MF 201 XDP_DB3 SDCONN_STATE_CHANGE_L 13 18
R1392 1K 1 2 5% 1/20W MF 201 SPI_IO<2> 13 49
R1393 1K 1 2 5% 1/20W MF 201 SPI_IO<3> 13 49
R1353 10K 1 2 5% 1/20W MF 201 PCH_SMBALERT_L 13
R1354 10K 1 2 5% 1/20W MF 201 PCH_SML0ALERT_L 13
R1355 10K 1 2 5% 1/20W MF 201 PCH_SML1ALERT_L 13

84 TP_USB3_SPARE_D2RN AW31 PERN1_USB3RN3
84 TP_USB3_SPARE_D2RP AY31 PERP1_USB3RP3
84 TP_USB3_SPARE_R2D_CN BE32 PETN1_USB3TN3
84 TP_USB3_SPARE_R2D_CP BC32 PETP1_USB3TP3

20 USB3RPCIE_SD_D2R_N AT31 PERN2_USB3RN4
20 USB3RPCIE_SD_D2R_P AR31 PERP2_USB3RP4
20 USB3RPCIE_SD_R2D_C_N BD33 PETN2_USB3TN4
20 USB3RPCIE_SD_R2D_C_P BB33 PETP2_USB3TP4

88 33 PCIe_AP_D2R_N AW33 PERN3
88 33 PCIe_AP_D2R_P AY33 PERP3
88 33 PCIe_AP_R2D_C_N BE34 PETN3
88 33 PCIe_AP_R2D_C_P BC34 PETP3

88 36 PCIe_CAMERA_D2R_N AT33 PERN4
88 36 PCIe_CAMERA_D2R_P AR33 PERP4
88 36 PCIe_CAMERA_R2D_C_N BE36 PETN4
88 36 PCIe_CAMERA_R2D_C_P BC36 PETP4

88 34 PCIe_SSD_D2R_N<0> AW36 PERN5
88 34 PCIe_SSD_D2R_P<0> AV36 PERP5
88 34 PCIe_SSD_R2D_C_N<0> BD37 PETN5
88 34 PCIe_SSD_R2D_C_P<0> BB37 PETP5

88 34 PCIe_SSD_D2R_N<1> AY38 PERN6
88 34 PCIe_SSD_D2R_P<1> AW38 PERP6
88 34 PCIe_SSD_R2D_C_N<1> BC38 PETN6
88 34 PCIe_SSD_R2D_C_P<1> BE38 PETP6

88 34 PCIe_SSD_D2R_N<2> AT40 PERN7
88 34 PCIe_SSD_D2R_P<2> AT39 PERP7
88 34 PCIe_SSD_R2D_C_N<2> BE40 PETN7
88 34 PCIe_SSD_R2D_C_P<2> BC40 PETP7

88 34 PCIe_SSD_D2R_N<3> AN38 PERN8
88 34 PCIe_SSD_D2R_P<3> AN39 PERP8
88 34 PCIe_SSD_R2D_C_N<3> BD42 PETN8
88 34 PCIe_SSD_R2D_C_P<3> BD41 PETP8

BE30 PCIe_IREF
NC BC30 TP11
NC BB29 TP6
BD29 PCIe_RCOMP

88 49 SPI_CLK_R AJ11 SPI_CLK
88 49 SPI_CS0_R_L AJ7 SPI_CS0* (IPU)
TP_SPI_CS1_L AL7 SPI_CS1* (IPU)
TP_SPI_CS2_L AJ10 SPI_CS2* (IPU)
88 49 SPI_MOSI_R AH1 SPI_MOSI (IPD)
88 49 SPI_MISO AH3 SPI_MISO (IPU)
49 13 SPI_IO<2> AJ4 SPI_IO2 (IPU)
49 13 SPI_IO<3> AJ2 SPI_IO3 (IPU)

88 49 TP_LPC_DREQ0_L D21 LDRQ0* (IPU)
20 13 TBT_PWR_EN_PCH G20 LDRQ1* (IPU)
83 49 13 LPC_SERIRQ AL11 SERIRQ

OMIT_TABLE
U1100
LYNXPOINT
MOBILE
FCBGA
(9 OF 11)
PCI-E
USB

USB2N0 B37 USB_EXTN_N B1 37 87
USB2P0 D37 USB_EXTN_P B1 37 87
USB2N1 A38 USB_EXTN_N B1 84
USB2P1 C38 USB_EXTN_P B1 84
USB2N2 A36 TP_USB_SDN B4
USB2P2 C36 TP_USB_SDP B4
USB2N3 A34 TP_USB_WLANN B4
USB2P3 C34 TP_USB_WLANP B4
USB2N4 B33 TP_USB_4N B4
USB2P4 D33 TP_USB_4P B4
USB2N5 F31 TP_USB_PSOCN B4
USB2P5 G31 TP_USB_PSOCP B4
USB2N6 K31 TP_USB_6N B4
USB2P6 L31 TP_USB_6P B4
USB2N7 G29 TP_USB_7N B4
USB2P7 H29 TP_USB_7P B4
USB2N8 A32 USB_EXTB_N B1 78 83 87
USB2P8 C32 USB_EXTB_P B1 78 83 87
USB2N9 A30 USB_EXTD_N B1 84
USB2P9 C30 USB_EXTD_P B1 84
USB2N10 B29 TP_USB_CAMERAN B4
USB2P10 D29 TP_USB_CAMERAP B4
USB2N11 A28 USB_BT_N B1 33 87
USB2P11 C28 USB_BT_P B1 33 87
USB2N12 G26 USB_IR_N B1 84
USB2P12 F26 USB_IR_P B1 84
USB2N13 F24 USB_TPAD_N B1 38 87
USB2P13 G24 USB_TPAD_P B1 38 87
IP0

USB3RN1 AR26 USB3_EXTN_D2R_N B1 37 87
USB3RP1 AP26 USB3_EXTN_D2R_P B1 37 87
USB3TN1 BE24 USB3_EXTN_R2D_C_N B1 37 87
USB3TP1 BD23 USB3_EXTN_R2D_C_P B1 37 87
USB3RN2 AW26 USB3_EXTB_D2R_N B1 78 83 87
USB3RP2 AV26 USB3_EXTB_D2R_P B1 78 83 87
USB3TN2 BD25 USB3_EXTB_R2D_C_N B1 78 87
USB3TP2 BC24 USB3_EXTB_R2D_C_P B1 78 87
USB3RN5 AW29 USB3_EXTN_D2R_N B1 84
USB3RP5 AV29 USB3_EXTN_D2R_P B1 84
USB3TN5 BE26 USB3_EXTN_R2D_C_N B1 84
USB3TP5 BC26 USB3_EXTN_R2D_C_P B1 84
USB3RN6 AR29 USB3_EXTD_D2R_N B1 84
USB3RP6 AP29 USB3_EXTD_D2R_P B1 84
USB3TN6 BD27 USB3_EXTD_R2D_C_N B1 84
USB3TP6 BE28 USB3_EXTD_R2D_C_P B1 84

USBRBIAS* K24 PCH_USB_RBIAS
USBRBIAS K26
TP24 M33 NC
TP23 L33 NC
OC0*/GPIO59 P3 XDP_DA0_USB_EXTN_OC_L B1 13 18
OC1*/GPIO40 V1 XDP_DA1_USB_EXTN_OC_L B1 13 18
OC2*/GPIO41 U2 XDP_DA2_SSD_PWR_EN B1 18
OC3*/GPIO42 P1 XDP_DA3_CAMERA_PWR_EN B1 18
OC4*/GPIO43 M3 XDP_DB0_USB_EXTB_OC_L B1 13 18
OC5*/GPIO9 T1 XDP_DB1_USB_EXTD_OC_L B1 13 18
OC6*/GPIO10 N2 XDP_DB2_SD_PWR_EN B1 18
OC7*/GPIO14 M1 XDP_DB3_SDCONN_STATE_CHANGE_L B1 13 18

OMIT_TABLE

U1100
LYNXPOINT
MOBILE
FCBGA
(3 OF 11)
SMBUS
C-LINK
SPI

SMBALERT*/GPIO11 N7 PCH_SMBALERT_L 13
SMBCLK R10 SMBUS_PCH_CLK B1 43 83 88
SMBDATA U11 SMBUS_PCH_DATA B1 43 83 88
SML0ALERT*/GPIO60 N8 PCH_SML0ALERT_L 13
SML0CLK U8 SML_PCH_0_CLK B1 43 88
SML0DATA R7 SML_PCH_0_DATA B1 43 88
SML1ALERT*/PCHHOT*/GPIO74 H6 PCH_SML1ALERT_L 13
SML1CLK/GPIO58 K6 SML_PCH_1_CLK B1 43 88
SML1DATA/GPIO75 N11 SML_PCH_1_DATA B1 43 88
AF11 TP_CLINK_CLK B4
AF10 TP_CLINK_DATA B4
AF7 TP_CLINK_RESET_L B4

TP1 BA45 NC
TP2 BC45 NC
TP4 BE43 NC
TP3 BE44 NC
TD_IREF AY43 PCH_TD_IREF
R1380 8.2K 1% 1/20W MF 2 201

USB Port Assignments:

Ext A (LS/FS/HS)

Ext C (LS/FS/HS)

Reserved: SD (HS)

Reserved: WiFi (HS)

Unused

Reserved: PSOC (Legacy Trackpad)

Unused

Unused

Ext B (LS/FS/HS)

Ext D (LS/FS/HS)

Reserved: Camera

BT

IR

Trackpad

USB3 Port Assignments:

Ext A (SS)

Ext B (SS)

Ext C (SS)

Ext D (SS)

SYNC_MASTER=CLEAN_J45
PAGE TITLE
PCH PCI-E/USB
Apple Inc.
NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

SYNC_DATE=04/26/2013
DRAWING NUMBER
051-0675
REVISION
6.0.0
BRANCH
dvt
PAGE
13 OF 119
SHEET
13 OF 94

SIZE
D

D

D

C

C














B

B

A





A

Pull-up/down on chipset support page (depends on TBT controller)
Redwood Ridge: TBT_CIO_PLUGIN_EVENT_L, requires pull-up (S0), no isolation necessary.
Cactus Ridge: TBT_CIO_PLUGIN_EVENT, requires pull-down & isolation.



BOM GROUP	BOM OPTIONS
RAMCFG_SLOT	RAMCFG3:H, RAMCFG2:H, RAMCFG1:H, RAMCFG0:H


Systems with no chip-down memory should pull all 4 RAMCFG GPIOs high.
Systems with chip-down memory should add pull-downs on another page and set straps per software.




NOTE: GPIO0 pull-up/down on project-specific page

NOTE: GPIO70 pull-up/down on project-specific page

SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE			
PCH GPIO/MISC/NCTF			
Apple Inc.		DRAWING NUMBER	051-0675
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	14 OF 119
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	14 OF 94
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





SYNC MASTER=CLEAN J45

SYNC DATE=04/26/2013


























PAGE TITLE		PCH Grounds	
 Apple Inc.		DRAWING NUMBER	051-0675
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt
		PAGE	16 OF 119
		SHEET	16 OF 94

D

C

B

A




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
113S0022	1	RES, FF, 0 OHM, (0200HM MAX), 2A, 0603	L1790		

Current data from LPT EDS (doc #486708, Rev 1.0).


QQ 群：146911744

维修爱机到：afqr.taobao.com


SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE			
PCH DECOUPLING			
 Apple Inc.		DRAWING NUMBER	051-0675
		SIZE	D
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	17 OF 119
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	17 OF 94
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



PCH PWR0K Generation




PCH Reset Button




PCH ME Disable Strap

PCH uses HDA_SD0 as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. Q1920 & 5V pull-up allows circuit to work regardless of HDA voltage.



PCH 33MHz Clocks




System RTC Power Source & 32kHz / 25MHz Clock Generator

VDDIO_25M_A: SB power rail for XTAL circuit.
VDDIO_25M_B: Camera power rail for XTAL circuit.
VDDIO_25M_C: Thunderbolt power rail for XTAL circuit.
NOTE: VDD_25M must be powered if any VDDIO_25M_x is powered.

GreenClk 25MHz Power
SB XTAL Power
Camera XTAL Power
TBT XTAL Power

NOTE: SLG3NB148A provides slow rising edge on 25MHZ_B when powered from 1.2V VDDIO. Redwood Ridge also complicates VDD_25M power, forcing at least S4. Both issues to be addressed in upcoming part (SLG3NB148C).



SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE		Chipset Support	
Apple Inc.		DRAWING NUMBER	051-0675
REVISION		6.0.0	SIZE
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	19 OF 119
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	19 OF 94
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---



C



A



79 78 OUT HDMI HPD

R2010¹
100K
5%
1/20W
MF
201 2

Schematic diagram of the TBT CIO PLUG EVENT L signal path. The signal is connected to pin 28 of the TBT CIO PLUG EVENT L connector. It passes through a 10K resistor (R2075) with a 5% tolerance, 1/20W power rating, and MF (metal film) construction. The signal then connects to pin 11 of the PP3V3 S0 PCH GPTIO connector. The signal is also connected to pin 28 of the TBT CIO PLUG EVENT L connector, which is labeled 'MAKE BASE TRUE'.

Diagram illustrating the JTAG programming interface for the U2000 microcontroller. The U2000 is connected to the JTAG signals via pins 1 through 6. The connections are as follows:

- Pin 1: TBT_PWR_EN
- Pin 2: JTAG_ISP_TCK
- Pin 3: TBT_PWR_EN_PCH
- Pin 4: LPC_PWRDWN_L
- Pin 5: TBT_PWR_EN
- Pin 6: JTAG_TCK

The U2000 is also connected to VCC (pin 7) and GND (pin 8). A 0.1uF capacitor is connected between VCC and GND. The diagram also shows the connection of the JTAG signals to the TBT_PWR_EN and JTAG_TCK pins of the U2000.

SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE	FILE	SIZE	
Project Chipset Support			
 Apple Inc.		DRAWING NUMBER	051-0675
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		PAGE	20 OF 119
		SHEET	20 OF 94

The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the S0-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3->S0 transitions determines behavior of signals.


WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.

WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.


$CPUVDDQ_EN = (ISOLATE_CPU_MEM_L + PM_SLP_S3_L) * PM_SLP_S4_L$

$MEMVTT_EN = (ISOLATE_CPU_MEM_L + PLT_RST_L) * PM_SLP_S3_L$


$MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L$



MEM S0 "PGOOD" for CPU



MEMVTT Clamp
Ensures CKE signals are held low in S3



Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	CPUVDDQ_EN
S0	0	1	1	1	1	CPU_MEM_RESET_L	1	1
1	1	0	1	1	1	1	1	1
2	0	0	1	1	1	1	0	1
3	0	0	0	1	X	1	0	0
4	0	0	1	1	X	1	0	1
5	0	1	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
S0	7	1	1	1	1	CPU_MEM_RESET_L	1	1

(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.

SYNC MASTER=CLEAN J45

SYNC DATE=04/26/2013

CPU Memory S3 Support

Apple Inc.

051-0675

6.0.0

dvt

21 OF 119

21 OF 94

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

Page Notes

Power aliases required by this page:

- =PP3V3_S3_VREFMRGN
- =PPDDR_S3_MEMVREF

Signal aliases required by this page:


- =I2C_VREFDACS_SCL
- =I2C_VREFDACS_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA

BOM options provided by this page:

- DDRVREF_DAC - Stuffs DAC margining circuit.

CPU-Based Margining

FETs for CPU isolation during S3




NOTE: CPU DAC output step sizes:
DDR3 (1.5V) 7.70mV per step
DDR3L (1.35V) 6.99mV per step

NOTE: CPU has single output for VREFCA. Split into two signals for independent DAC margining support. When DAC margining VREFCA ensure ISOLATE_CPU_MEM_L is low to remove short due to CPU.

DAC-Based Margining

DAC sets voltage level, PCA9557 & FETs enable outputs and disables margining after platform reset.



NOTE: MEMVREG and FRAMEBUF share a DAC output, cannot enable both at the same time!


RST* on 'platform reset' so that system watchdog will disable margining.

NOTE: Margining will be disabled across all soft-resets and sleep/wake cycles.


	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG
DAC Channel:	A	B	C	C	D
PCA9557D Pin:	1	2	3	4	5
	DDR3 (1.5V)		DDR3L (1.35V)		
Nominal value	0.750V (DAC: 0x3A = 0.747mV)		0.675V (DAC: 0x34 = 0.670mV)		DDR3 (1.5V)
Margined target:	0.300V - 1.200V (+/- 450mV)		0.275V - 1.075V (+/- 400mV)		DDR3L (1.35V)
DAC range:	0.000V - 1.508V (0x00 - 0x75)		0.000V - 1.354V (0x00 - 0x69)		DDR3 (1.5V)
Margined range:	0.299V - 1.206V (+/- 453mV)		0.269V - 1.083V (+/- 406mV)		DDR3L (1.35V)
VRef current:	+901uA - -911uA (- = sourced)		+811uA - -816uA (- = sourced)		DDR3 (1.5V)
DAC step size:	7.68mV / step @ output		7.67mV / step @ output		DDR3L (1.35V)

VRef Dividers


Always used, regardless of margining option.




SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE		DDR3 VREF MARGINING	
Apple Inc.		DRAWING NUMBER	051-0675
NOTICE OF PROPRIETARY PROPERTY:		REVISION	6.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	dvt
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	22 OF 119
II NOT TO REPRODUCE OR COPY IT		SHEET	22 OF 94
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	



SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE			
DDR3 SDRAM Bank A		(1 OF 2)	
 Apple Inc.		DRAWING NUMBER	051-0675
		SIZE	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	6.0.0
		BRANCH	dvt
		PAGE	23 OF 119
		SHEET	23 OF 94





SYNC MASTER=CLEAN J45 SYNC DATE=04/26/2013

PAGE TITLE: DDR3 SDRAM Bank B (1 OF 2)

Apple Inc.

DRAWING NUMBER: 051-0675


REVISION: 6.0.0


BRANCH: dvt


PAGE: 25 OF 119

SHEET: 25 OF 94

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED









Page Notes

Power aliases required by this page:
- =PPVIN_SW_TBTBST (8-13V Boost Input)
- =PP15V_TBT_REG (15V Boost Output)
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)



3.3V/HV Power MUX

V3P3 must be S4 to support wake from Thunderbolt devices.




For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES, MTL FILM, 1/20W, 17.8K, 1, 0201, SMD, LF	R3210, R3213		TBTHV:P12V
118S0145	2	RES, MTL FILM, 1/20W, 17.8K, 1, 0201, SMD, LF	R3211, R3214		TBTHV:P12V

IHVS0/S3 1120mA 1090mA 1170mA (12W minimum)

Thunderbolt Connector A




DP Source must pull down HPD input with greater than or equal to 100K (DPv1.1a).

Sink HPD range:
High: 2.0 - 5.0V
Low: 0 - 0.8V


SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE			
Thunderbolt Connector A			
 Apple Inc.		DRAWING NUMBER	051-0675
		D	
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	dvt
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	32 OF 119
II NOT TO REPRODUCE OR COPY IT		SHEET	31 OF 94
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

3.3V/HV Power MUX


V3P3 must be S4 to support wake from Thunderbolt devices.



Thunderbolt Connector B



SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
Thunderbolt Connector B			
Apple Inc.		DRAWING NUMBER	051-0675
REVISION		6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	33 OF 119
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	32 OF 94
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0201	4	RES, 00HM, 0201 L3570, L3571, L3573, L3574			

3.3V WLAN Switch

Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ 25.8 mOhm Max

D

D

C


C

B


B


A

A



SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE		SSD Connector	
Apple Inc.		DRAWING NUMBER	051-0675
		REVISION	6.0.0
		BRANCH	dvt
		PAGE	37 OF 119
		SHEET	34 OF 94
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			







remove DRAM SPD Straps

DRAM CFG Chart

VENDOR	CFG 1	CFG 0
HYNIX	0	0
SAMSUNG	1	0
MICRON	0	1
ELPIDA	1	1

DIE REV	CFG 2
A	0
B	1


CAMERA SENSOR



SYNC_MASTER=CLEAN_J45

SYNC_DATE=04/26/2013

PAGE TITLE		Camera 2 of 2	
Apple Inc.		DRAWING NUMBER	051-0675
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	6.0.0
		BRANCH	dvt
		PAGE	40 OF 119
		SHEET	36 OF 94



SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE			
USB 3.0 CONNECTORS			
 Apple Inc.		DRAWING NUMBER	051-0675
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt
		PAGE	46 OF 119
		SHEET	37 OF 94

D

D

C

C


B

B

A

A

Keyboard Backlight Connector



SYNC MASTER=CLEAN J45

SYNC DATE=04/26/2013

KEYBOARD/TRACKPAD (2 OF 2)

 Apple Inc.

DRAWING NUMBER
051-0675

REVISION
6.0.0

BRANCH
dvt

PAGE
49 OF 119

SHEET
39 OF 94

THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

SIZE
D


D

C


B

A

NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.



NOTE: SMS Interrupt can be active high or low, rename net accordingly.
If SMS interrupt is not used, pull up to SMC rail.




D

C

B

A

SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE			
SMC			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-0675	D
		REVISION	
		6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		dvt	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		50 OF 119	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		40 OF 94	



D

C

B

A

D


C

B

A


56	=CHGR ACOK	==	SMC_BC ACOK	==	40 41 55	40	ENET ASF GPIO	==	NC ENET ASF GPIO	==	
			MAKE_BASE=TRUE						MAKE_BASE=TRUE NO_TEST=TRUE		
40	HISIDE ISENSE_OC	==	NC HISIDE ISENSE_OC	==		40	SMC_SYS_LED	==	NC SMC_SYS_LED	==	
			MAKE_BASE=TRUE NO_TEST=TRUE						MAKE_BASE=TRUE NO_TEST=TRUE		
40	SMC_ADC0	==	SMC_CPUPKG_VSENSE	==	45	40	MEM_EVENT_L	==	NC MEM_EVENT_L	==	
			MAKE_BASE=TRUE						MAKE_BASE=TRUE NO_TEST=TRUE		
40	SMC_ADC1	==	SMC_CPUPKG_ISENSE	==	45	40	SMC_ODD_DETECT	==	NC SMC_ODD_DETECT	==	
			MAKE_BASE=TRUE						MAKE_BASE=TRUE NO_TEST=TRUE		
40	SMC_ADC2	==	SMC_GPU_HI_ISENSE	==	44	40	IR_RX_OUT_RC	==	NC IR_RX_OUT_RC	==	
			MAKE_BASE=TRUE NO_TEST=TRUE						MAKE_BASE=TRUE NO_TEST=TRUE		
40	SMC_ADC3	==	SMC_DCIN_VSENSE	==	44	40	SYS_TDM_ONEWIRE	==	NC_SYS_TDM_ONEWIRE	==	
			MAKE_BASE=TRUE						MAKE_BASE=TRUE NO_TEST=TRUE		
40	SMC_ADC4	==	SMC_DCIN_ISENSE	==	44						
			MAKE_BASE=TRUE								
40	SMC_ADC5	==	SMC_PBUS_VSENSE	==	44						
			MAKE_BASE=TRUE								
40	SMC_ADC6	==	SMC_SSD_ISENSE	==	45						
			MAKE_BASE=TRUE								
40	SMC_ADC7	==	SMC_CHGR_BMON_ISENSE	==	44						
			MAKE_BASE=TRUE								
40	SMC_ADC8	==	SMC_CPU_HI_ISENSE	==	44						
			MAKE_BASE=TRUE								
40	SMC_ADC9	==	SMC_OTHER3V3_HI_ISENSE	==	44						
			MAKE_BASE=TRUE								
40	SMC_ADC10	==	SMC_P1V35MEM_ISENSE	==	45						
			MAKE_BASE=TRUE								
40	SMC_ADC11	==	SMC_CPUDDR_ISENSE	==	46						
			MAKE_BASE=TRUE NO_TEST=TRUE								
40	SMC_ADC12	==	SMC_LCDPANEL_ISENSE	==	46						
			MAKE_BASE=TRUE								
40	SMC_ADC13	==	SMC_OTHER5V_HI_ISENSE	==	44						
			MAKE_BASE=TRUE NO_TEST=TRUE								
40	SMC_ADC14	==	SMC_GPUCORE_VSENSE	==	45						
			MAKE_BASE=TRUE								
40	SMC_ADC15	==	SMC_GPUCORE_ISENSE	==	46						
			MAKE_BASE=TRUE								
40	SMC_ADC16	==	NC_SMC_ADC16	==							
			MAKE_BASE=TRUE NO_TEST=TRUE								
40	SMC_ADC17	==	SMC_LCDBKLT_ISENSE	==	46						
			MAKE_BASE=TRUE								
40	SMC_ADC18	==	SMC_GPU_FB_VSENSE	==	45						
			MAKE_BASE=TRUE								
40	SMC_ADC19	==	SMC_GPU_FB_ISENSE	==	45						
			MAKE_BASE=TRUE								
40	SMC_ADC20	==	SMC_S2_ISENSE	==	46						
			MAKE_BASE=TRUE NO_TEST=TRUE								
40	SMC_ADC21	==	SMC_GPU1V05_ISENSE	==	46						
			MAKE_BASE=TRUE								
40	SMC_ADC22	==	SMC_X29_ISENSE	==	46						
			MAKE_BASE=TRUE								
40	SMC_ADC23	==	SMC_TBT_ISENSE	==	45						
			MAKE_BASE=TRUE								
40	SMBUS_SMC_4_ASF_SCL	==	NC_SMBUS_SMC_4_ASF_SCL	==							
			MAKE_BASE=TRUE NO_TEST=TRUE								
40	SMBUS_SMC_4_ASF_SDA	==	NC_SMBUS_SMC_4_ASF_SDA	==							
			MAKE_BASE=TRUE NO_TEST=TRUE								
92	SMBUS_SMC_3_SCL	==	NC_SMBUS_SMC_3_SCL	==							
			MAKE_BASE=TRUE NO_TEST=TRUE								
92	SMBUS_SMC_3_SDA	==	NC_SMBUS_SMC_3_SDA	==							
			MAKE_BASE=TRUE NO_TEST=TRUE								
40	BDV_BKL_PWM	==	NC_BDV_BKL_PWM	==							
			MAKE_BASE=TRUE NO_TEST=TRUE								
41	40	SMC_PME_S4_DARK_L	==	SMC_PME_SDCONN_L	==	20					
		MAKE_BASE=TRUE									
			=TBT_WAKE_L								

Spare S4 IRQ





Hall Effect pads


APN: 998-3029
OMIT_TABLE
J5250
HALL-SENSOR-MLB-PADS-K99







PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
607-6811	1	SUBASSY,PCBA HALL EFFECT,K99	J5250	CRITICAL	



PAGE TITLE		
SMC Project Support		
Apple Inc.	DRAWING NUMBER	051-0675
REVISION	6.0.0	SIZE
BRANCH	dvt	
PAGE	52 OF 119	
SHEET	42 OF 94	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		




PAGE TITLE		SYNC DATE=04/26/2013	
SYNC MASTER=CLEAN J45			
SMBus Connections		DRAWING NUMBER	051-0675
Apple Inc.		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	53 OF 119
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	43 OF 94
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




PAGE TITLE		DRAWING NUMBER		SIZE	
SYNC MASTER-CLEAN J45		051-0675		D	
High Side Voltage and Current Sensing					
 Apple Inc.			REVISION		
			6.0.0		
NOTICE OF PROPRIETARY PROPERTY:			BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE			dvt		
PROPRIETARY PROPERTY OF APPLE INC.					
THE POSSESSOR AGREES TO THE FOLLOWING:			PAGE		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			54 OF 119		
I NOT TO REPRODUCE OR COPY IT					
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			SHEET		
IN ALL RIGHTS RESERVED			44 OF 94		


SSD CURRENT SENSE




TBT Router CURRENT SENSE




GPU FB (1.35V/1.5V) CURRENT SENSE



GPU FB Voltage Sense / Filter




CPU PKG Load Side Current Sense / Filter




Individual Sense R is 0.75mOhm
EDP: 95A TDP: 45A
(Effective Sense R is 0.25mOhm due to summing of the 3 phases)


DDR3 1.35V DRAM ONLY CURRENT SENSE / FILTER



GPU Vcore Voltage Sense / Filter



CPU Vcore Voltage Sense / Filter



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0201	1	RES, MTL FILM, 0,5, 1/20W, 0201, SMD, LF	R5506		SENSOR_NONPROD: N

removed LCD BKLT Voltage Sensing

SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE			
Load Side Voltage and Current Sensing			
 Apple Inc.		DRAWING NUMBER	051-0675
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	55 OF 119
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	45 OF 94
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

D

C

B


A

D

C







B

A



C5601, C5631, C5600, C5681, C5671, C5618, C5642

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	7	RES,MTL FILM,100K,5,1/20W,0201,SMD,LF			SENSOR_NONPROD:N



SYNC MASTER=CLEAN J45 SYNC DATE=04/26/2013

PAGE TITLE

Debug Sensors

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
051-0675

REVISION
6.0.0

BRANCH
dvt

PAGE
56 OF 119

SHEET
46 OF 94

D

D

C

C


B

B


A

A



GPU PROXIMITY/GPU DIE/LEFT FIN STACK/RIGHT FIN STACK




DDR3 PROXIMITY/CPU PROXIMITY/PCH PROXIMITY/AIRFLOW PROXIMITY



X29 PROXIMITY



SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE			
Thermal Sensors			
 Apple Inc.		DRAWING NUMBER	051-0675
		REVISION	6.0.0
		BRANCH	dvt
		PAGE	58 OF 119
		SHEET	47 OF 94
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			



SYNC MASTER=CLEAN J45		SYNC DATE=06/23/2013	
PAGE TITLE			
Fan Connectors			
 Apple Inc.		DRAWING NUMBER	051-0675
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	6.0.0
		BRANCH	dvt
		PAGE	60 OF 119
		SHEET	48 OF 94

D

D

C

C


B

B


A

A


SPI Bus Series Termination




SMC12 SPI SUPPORT




LPC+SPI Connector



SPI ROM




SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE		SPI ROM / LPC+SPI Conn.	
Apple Inc.		DRAWING NUMBER	051-0675
NOTICE OF PROPRIETARY PROPERTY:		REVISION	6.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	dvt
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	61 OF 119
II NOT TO REPRODUCE OR COPY IT		SHEET	49 OF 94
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



4.5V POWER SUPPLY FOR CODEC

APPLE P/N 353S2456

PLACE XW6201 NEAR 5V SOURCE



PLACE XW6200 BENEATH U6200, BETWEEN PINS 2 & 5

SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2011	
PAGE TITLE		DRAWING NUMBER	
AUDIO: CODEC, ANALOG		051-0675	
 Apple Inc.		REVISION	
		6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		dvt	
		PAGE	
		62 OF 119	
		SHEET	
		50 OF 94	

D

C

B

A


D

C


B

A


AUDIO CODEC, DIGITAL BLOCKS
APPLE P/N 353S4080



SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE		AUDIO:CODEC, DIGITAL	
Apple Inc.		DRAWING NUMBER	051-0675
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	63 OF 119
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	51 OF 94
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE		AUDIO: SPEAKER AMP	
Apple Inc.		DRAWING NUMBER	051-0675
NOTICE OF PROPRIETARY PROPERTY:		REVISION	6.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	dvt
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	64 OF 119
II NOT TO REPRODUCE OR COPY IT		SHEET	52 OF 94
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=CLEAN J45

SYNC DATE=04/26/2013

AUDIO: JACK

Apple Inc.

051-0675

6.0.0

dvt

65 OF 119

53 OF 94

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

D

C

B

A

D

C





B

A

CODEC OUTPUT SIGNAL PATHS				
FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL
HP/HS OUT	0X02 (2)	0X02 (2)	0X10 (16)	N/A
TWEETERS	0X03 (3)	0X03 (3)	0X12 (18)	CODEC GPIO08
SUB	0X04 (4)	0X04 (4)	0X13 (19)	CODEC GPIO09
SPDIF OUT	N/A	0X0E (14)	0X21 (33)	N/A

CODEC INPUT SIGNAL PATHS				
FUNCTION	CONVERTER	PIN COMPLEX	VREF	
DMIC 1	0X09 (9)	0X1C (28)	3.3V	
DMIC 2	0X09 (9)	0X1C (28)	3.3V	
HEADSET MIC	0X07 (7)	0X18 (24)	2.7V	

OTHER CODEC GPIO LINES				
LEFT SPEAKER ID	GPIO2	INPUT	HIGH = FG, LOW = MERRY	
RIGHT SPEAKER ID	GPIO3	INPUT	HIGH = FG, LOW = MERRY	
DFET CONTROL	GPIO4	OUTPUT	HIGH = DFETs OPEN	



SYNC MASTER=CLEAN J45

SYNC DATE=04/26/2013

AUDIO: JACK TRANSLATORS		
	DRAWING NUMBER	051-0675
	REVISION	6.0.0
	BRANCH	dvt
	PAGE	66 OF 119
NOTICE OF PROPRIETARY PROPERTY:		SHEET
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		54 OF 94
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		
IV ALL RIGHTS RESERVED		

D

C

B

A


D

C


B

A


MagSafe DC Power Jack



SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE			
DC-In & Battery Connectors			
 Apple Inc.		DRAWING NUMBER	051-0675
		REVISION	6.0.0
		BRANCH	dvt
		PAGE	70 OF 119
		SHEET	55 OF 94
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			



SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PART TITLE			
PBus Supply & Battery Charger			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-0675		D
	REVISION		
	6.0.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		dvt	
		PAGE	
		71 OF 119	
		SHEET	
		56 OF 94	



SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
CPU VR12.5 VCC Power Stage		DRAWING NUMBER	
Apple Inc.		051-0675	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		6.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		dvt	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		PAGE	
IV ALL RIGHTS RESERVED		73 OF 119	
		SHEET	
		58 OF 94	

D

DDR3L (1V35 S3) REGULATOR

D

C


C


B

B

A

A





SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE			
5V / 3.3V Power Supply			
		Apple Inc.	
DRAWING NUMBER		051-0675	SIZE D
REVISION		6.0.0	
BRANCH		dvt	
PAGE		75 OF 119	
SHEET		60 OF 94	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

D

D

C

C


B

B

A

A

1V05 S0 REGULATOR



Power aliases required by this page:


- =PPVIN_S0_LCDBKLT	(9-12.6V LCD Backlight Input)
- =PPVS0_S0_BKLTCTRL	(5V Backlight Driver Input)
- =PPVS0_S0_KBDLED	(5V Keyboard Backlight Input)

BOM options provided by this page:

BKLT:ENG - Stuffs 10.2 ohm series R for engineering builds


BKLT:PROD - Stuffs 0 ohm series R for production

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	8	RES,MTL FILM, 0 OHM,1A MAX,0402,SMD	K0717, K0718, K0719, K0720, K0721, K0722, K0723, K0724		BKLT:PROD




SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE			
LCD/KBD Backlight Driver		DRAWING NUMBER	
 Apple Inc.		051-0675	
		SIZE D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		6.0.0	
		BRANCH	
		dvt	
		PAGE	
		77 OF 119	
		SHEET	
		62 OF 94	

1.5V S0 Regulator



1.05V SUS LDO

Lynx Point-H requires JTAG pull-ups to be powered at 1.05V in SUS. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V SUS, which burns 100mW in all S-states.



SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE		Misc Power Supplies	
Apple Inc.		DRAWING NUMBER	051-0675
		REVISION	6.0.0
		BRANCH	dvt
		PAGE	78 OF 119
		SHEET	63 OF 94
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

D

C

B



A

D

C

B

A



SYNC MASTER=CLEAN J45

SYNC DATE=04/26/2013

Power FETs

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-0675

REVISION

6.0.0

BRANCH


dvt

PAGE

80 OF 119

SHEET

64 OF 94



D

D

C

C

B

B


A

A


GPU Rail Sequencing

KEPLER GPU REQUIRES RAILS TO COME UP IN THE FOLLOWING ORDER:

- 1) GPU_3.3V
- 2) IFX IOVDD - 1.8V
- 3) GPUVCORE
- 4) FBVDDQ/GDDRS 1.35V
- 5) PEXVDD/Q OR IFPY IOVDD - 1.85V



NOTE: 1V8 MAY NOT BE REQUIRED FOR KEPLER IF THERE IS NO LVDS





NOTE: NO PU ON 3V3 AND 1V8 PG00DS SINCE THEY ARE SYNTHETIC.

NOTE 2: CHECK IF 1V8 IS READ AS LOGIC HIGH BY GMUX



PEG_R2D_P<0>

PEG_R2D_P<5>



PEG_R2D_P<3>

PEG_R2D_P<7>




PLACE R8210 - R8217 CLOSE TO U8000


PCIE TEST STRUCTURES (FOR LAB USE)

PEG_D2R_P<0>

PEG_D2R_P<4>



PEG_D2R_P<7>



PLACE R8220 - R8227 CLOSE TO U1000

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
Power Sequencing EG/PCH S0			
 Apple Inc.	DRAWING NUMBER	051-0675	SIZE
	REVISION	6.0.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt
		PAGE	82 OF 119
		SHEET	66 OF 94

D

D

C

C


B

B

A

A

LCD PANEL INTERFACE (eDP)



SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE			
eDP Display Connector			
 Apple Inc.		DRAWING NUMBER	051-0675
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	6.0.0
		BRANCH	dvt
		PAGE	83 OF 119
		SHEET	67 OF 94

Power aliases required by this page:




- =PPVCORE_GPU
- =PPV35_GPU_FBVDDQ

Signal aliases required by this page:


(NONE)

BOH options provided by this page:

(NONE)



SYNC MASTER=D2_MLB		SYNC DATE=07/31/2012	
PAGE TITLE			
KEPLER CORE/FB POWER			
	Apple Inc.	DRAWING NUMBER	051-0675
		REVISION	6.0.0
		NOTICE OF PROPRIETARY PROPERTY:	
		BRANCH	dvt
		PAGE	85 OF 119
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET	69 OF 94



Page Notes


Power aliases required by this page:

```
- =PP1V5R1V35_S0_FB_VDD
```

Signal aliases required by this page:

(NONE)

BOM options provided by this page:














Page Notes


Power aliases required by this page:
- =PP1V35 GPU_FB_VDDQ


Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



SYNC MASTER=D2 MLB		SYNC DATE=07/31/2012	
PAGE TITLE			
GDDR5 Frame Buffer B			
Apple Inc.		DRAWING NUMBER	051-0675
NOTICE OF PROPRIETARY PROPERTY:		REVISION	6.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	dvt
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	89 OF 119
II NOT TO REPRODUCE OR COPY IT		SHEET	73 OF 94
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	





PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0230	1	RES, MF, 24.9KOHM, 1, 1/20W, 0201, 1%	R9111		FB_2G_HYNIX_A_DIE
118S0280	1	RES, MF, 30.1KOHM, 1, 1/20W, 0201, 1%	R9111		FB_2G_ELPIDA
118S0013	1	RES, 10KOHM, 0201, 1%	R9111		FB_2G_HYNIX_29nm
118S0409	1	RES, 4.99 KOHM, 0201, 1%	R9111		FB_2G_ELPIDA_29nm
118S0105	1	RES, 15.0 KOHM, 0201, 1%	R9111		FB_4G_HYNIX
118S0013	1	RES, 10KOHM, 0201, 1%	R9104		GK107:GX
118S0315	1	RES, 34.8KOHM, 0201, 1%	R9115		GK107:GX
118S0315	1	RES, 34.8KOHM, 0201, 1%	R9105		GK107:GT
118S0013	1	RES, 10KOHM, 0201, 1%	R9114		GK107:GT

SYNC MASTER=D2_MLB		SYNC DATE=07/31/2012	
PAGE TITLE		KEPLER GPIOs, CLK & STRAPS	
 Apple Inc.		DRAWING NUMBER	051-0675
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt
		PAGE	91 OF 119
		SHEET	75 OF 94

Power aliases required by this page:
-PP3V3_GPU_VDD33
-PP1V05_GPU_PEX_IOVDD
-PP1V05_GPU_PEX_PLLVDD

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

OMIT_TABLE

U8400
NV-GK107
BGA
(9 OF 10)

GND

N7
P13
P15
P17
P18
P20
P22
R12
R14
R16
R19
R23
T13
T15
T17
T18
T2
T20
T22
T28
T32
T5
T7
U12
U14
U16
U19
U21
U23
U28
W15
W17
W18
W20
W22
Y12
Y14
Y16
Y19
Y21
Y23
YH11

C7
D2
D31
D33
E10
E22
E25
E5
E7
F28
F7
G10
G13
G16
G19
G2
G22
G25
G28
G3
G30
G32
G33
G5
G7
K2
K28
K30
K32
K33
K5
K7
M13
M15
M17
M18
M20
M22
M12
N16
N19
N2
N21
N23
N28
N30
N32
N33
N5

AK7
AL12
AL14
AL15
AL17
AL18
AL2
AL20
AL21
AL23
AL24
AL26
AL28
AL30
AL32
AL33
AB5
AB7
AC13
AC15
AC17
AC18
AC20
AC22
AE2
AE28
AE30
AE32
AE33
AE5
AE7
AH10
AH13
AH16
AH19
AH2
AH22
AH24
AH28
AH29
AH30
AH32
AH33
AH5
AH7
AJ7
AK10


OMIT_TABLE

U8400
NV-GK107
BGA
(8 OF 10)


GND





AG11
A2
A33
AA13
AA15
AA17
AA18
AA20
AA22
AB12
AB14
AB16
AB19
AB2
AB21
AB23
AB28
AB30
AB32
AB5
AB7
AC13
AC15
AC17
AC18
AC20
AC22
AE2
AE28
AE30
AE32
AE33
AE5
AE7
AH10
AH13
AH16
AH19
AH2
AH22
AH24
AH28
AH29
AH30
AH32
AH33
AH5
AH7
AJ7
AK10

GPU SP PLLVDD



PEX IOVDD & PEX IOVDDQ





SYNC MASTER=D2_MLB		SYNC DATE=07/31/2012	
PAGE TITLE		GFX IMVP VCore Regulator	
Apple Inc.		DRAWING NUMBER	051-0675
NOTICE OF PROPRIETARY PROPERTY:		REVISION	6.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	dvt
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	93 OF 119
II NOT TO REPRODUCE OR COPY IT		SHEET	77 OF 94
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	

D

D

C


C


B

B


A

A






DP A & DP B AUX MUX



DP A & DP B DDC MUX



MUX TRUTH TABLE

SAI/SBI	SAO	SBO	INA	INB
0	0	0	OUTB0	OUTA0
0	0	1	OUTB1	OUTA0
0	1	0	OUTB0	OUTA1
0	1	1	OUTB1	OUTA1
1	0	0	OUTA0	OUTB0
1	0	1	OUTA0	OUTB1
1	1	0	OUTA1	OUTB0
1	1	1	OUTA1	OUTB1

SYNC MASTER=CLEAN_D2

SYNC DATE=08/14/2012

eDP Muxed Graphics Support

Apple Inc.

051-0675

6.0.0


dvt

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

97 OF 119

80 OF 94



SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE		Power Aliases	
 Apple Inc.		DRAWING NUMBER	051-0675
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	6.0.0
		BRANCH	dvt
		PAGE	100 OF 119
		SHEET	81 OF 94

D


C

B


A

Display Aliases

12	EDP_IG_PANEL_PWR	==	IG_LCD_PWR_EN	79
12	EDP_IG_BKL_ON	==	IG_BKLT_EN	79
94 79	DP_INT_IG_ML_P<3..0>	==	TP_DP_IG_A_MLP<3..0>	5
94 79	DP_INT_IG_ML_N<3..0>	==	TP_DP_IG_A_MLN<3..0>	5
94 79	DP_INT_IG_AUX_P	==	TP_DP_IG_A_AUXCHP	5
94 79	DP_INT_IG_AUX_N	==	TP_DP_IG_A_AUXCHN	5
86 88	DPA_IG_AUX_CH_P	==	TP_DP_IG_B_AUXCHP	12
86 88	DPA_IG_AUX_CH_N	==	TP_DP_IG_B_AUXCHN	12
86 88	DPB_IG_AUX_CH_P	==	TP_DP_IG_C_AUXCHP	12
86 88	DPB_IG_AUX_CH_N	==	TP_DP_IG_C_AUXCHN	12
88	DPA_IG_DDC_CLK	==	TP_DP_IG_B_DDC_CLK	12
88	DPA_IG_DDC_DATA	==	TP_DP_IG_B_DDC_DATA	12
88	DPB_IG_DDC_CLK	==	TP_DP_IG_C_DDC_CLK	12
88	DPB_IG_DDC_DATA	==	TP_DP_IG_C_DDC_DATA	12
79	DP_TBTSNK0_HPD_IG	==	TP_DP_IG_B_HPD	12
79	DP_TBTSNK1_HPD_IG	==	TP_DP_IG_C_HPD	12
79	DPMUX_UC_RX	==	DPMUX_UC_BOOT_RX	79
79	DPMUX_UC_TX	==	DPMUX_UC_BOOT_TX	79
79	EG_RESET_L	==	GPU_RESET_L	68 75
82 11	PEG_CLKREQ_L	==	EG_CLKREQ_OUT_L	79
18 11	DP_AUXCH_ISOL_L	==	DP_AUXIO_EN	



89 86 24 23 22	PPVREF_S3_MEM_VREFDQ_A	VOLTAGE	MAKE_BASE	PP0V75_S3_MEM_VREFDQ_A
86 26 25 22	PPVREF_S3_MEM_VREFDQ_B	0.675V	TRUE	PP0V75_S3_MEM_VREFDQ_B
89 86 24 23 22	PPVREF_S3_MEM_VREFCA_A	0.675V	TRUE	PP0V75_S3_MEM_VREFCA_A
86 26 25 22	PPVREF_S3_MEM_VREFCA_B	0.675V	TRUE	PP0V75_S3_MEM_VREFCA_B



CPU signals

21 MEMVTT_EN == =DDRVTT_EN 21 89

86 68 66 PEG_D2R_P<7..0> == =PEG_D2R_P<7..0> 5
86 68 66 PEG_D2R_N<7..0> == =PEG_D2R_N<7..0> 5
86 68 PEG_R2D_C_P<7..0> == =PEG_R2D_C_P<7..0> 5
86 68 PEG_R2D_C_N<7..0> == =PEG_R2D_C_N<7..0> 5

NC_PCIE_PEG_D2RP<15..12> == =PEG_D2R_P<15..12> 5
NC_PCIE_PEG_D2RN<15..12> == =PEG_D2R_N<15..12> 5
NC_PCIE_PEG_R2D_CP<15..12> == =PEG_R2D_C_P<15..12> 5
NC_PCIE_PEG_R2D_CN<15..12> == =PEG_R2D_C_N<15..12> 5

Thunderbolt Signals Through PEG

86 28 PCIE_TBT_D2R_P<3..0> == =PEG_D2R_P<11..8> 5
86 28 PCIE_TBT_D2R_N<3..0> == =PEG_D2R_N<11..8> 5
86 28 PCIE_TBT_R2D_C_P<3..0> == =PEG_R2D_C_P<11..8> 5
86 28 PCIE_TBT_R2D_C_N<3..0> == =PEG_R2D_C_N<11..8> 5

88 83 68 PEG_CLK100M_N == TP_PCIE_CLK100M_GPUN 11
88 83 68 PEG_CLK100M_P == TP_PCIE_CLK100M_GPUP 11

TP_P1V8GPU_EN_ =P1V8GPU_EN 66

Unused signals

12	BT_PWRRST_L	
14	MEM_VDD_SEL_1V5_L	
14	FW_PWR_EN_PCH	
14	WOL_EN	
14	FW_PME_L	
14	DP_TBT_SEL	
11	ENET_MEDIA_SENSE_RDIV	
12	AUD_IPHS_SWITCH_EN_PCH	
12	AUD_IP_PERIPHERAL_DET	
12	AUD_I2C_INT_L	
14	TBT_G02SX_BIDIR	
79 14	DPMUX_UC_IRQ	
82 11	PEG_CLKREQ_L	
11	ENET_CLKREQ_L	
12	ENET_LOW_PWR_PCH	
28	HDMI_TBTMUX_SEL_TBT	
12	SDCQNN_OC_L	

SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE			
Signal Aliases			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-0675	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	6.0.0
		BRANCH	dvt
		PAGE	102 OF 119
		SHEET	82 OF 94

Functional Test Points

J3501 - airport	
FUNC_TEST	
TRUE AP CLKREQ0 Q L	33
TRUE AP RESET CONN L	33
TRUE PCIE AP D2R PI N	33 88
TRUE PCIE AP D2R PI P	33 88
TRUE PCIE AP R2D N	33 88
TRUE PCIE AP R2D P	33 88
TRUE PCIE CLK100M AP CONN N	33 88
TRUE PCIE CLK100M AP CONN P	33 88
TRUE PCIE WAKE L	12 33 35 88
TRUE PP3V3 S3RS4 BT F	33
TRUE PP3V3 WLAN	33 41
TRUE USB BT CONN N	33 87
TRUE USB BT CONN P	33 87
TRUE WIFI EVENT L	33 40 41
TRUE GND	4X

J4002 - Camera	
TRUE MIPI CLK CONN N	36 91
TRUE MIPI CLK CONN P	36 91
TRUE CAM SENSOR WAKE L CONN	36
TRUE MIPI DATA CONN N	36 91
TRUE MIPI DATA CONN P	36 91
TRUE =I2C ALS SDA	36 43
TRUE =I2C ALS SCL	36 43
TRUE I2C CAM SCK	35 36
TRUE I2C CAM SDA	35 36
TRUE PP5V S3RS0 ALSCAM F	36
TRUE GND	

J9500 - rio coax	
TRUE HDMI CLK N	86
TRUE HDMI CLK P	86
TRUE HDMI DATA N<0>	86
TRUE HDMI DATA N<1>	86
TRUE HDMI DATA N<2>	86
TRUE HDMI DATA P<0>	86
TRUE HDMI DATA P<1>	86
TRUE HDMI DATA P<2>	86

TRUE USB3 SD D2R N	20 78 88
TRUE USB3 SD D2R P	20 78 88
TRUE USB3 SD R2D C N	20 78 88
TRUE USB3 SD R2D C P	20 78 88
TRUE USB3 EXTB D2R N	13 78 87
TRUE USB3 EXTB D2R P	13 78 87
TRUE USB3 EXTB R2D N	78 87
TRUE USB3 EXTB R2D P	78 87
TRUE USB EXTB N	13 78 87
TRUE USB EXTB P	13 78 87
TRUE GND	19X

J9510 - rio flex	
TRUE SD PWR EN	13 18 78
TRUE PP1V5R1V35 S0 RIO	78
TRUE HDMI DDC CLK	
TRUE HDMI DDC DATA	
TRUE HDMI HPD L	
TRUE SMBUS PCH CLK	13 43 88
TRUE SMBUS PCH DATA	13 43 88
TRUE PM SLP S3 BUF L	50 64 65 78 79
TRUE PM SLP S4 L	12 21 33 37 40 65 78
TRUE PP3V3 S3	3X 81 83
TRUE PP3V3 S4	81 83
TRUE PP5V S4	5X 81
TRUE RIO SDCONN STATE CHANGE L	20 78
TRUE USB EXTB OC L	18 78
TRUE GND	10X

J5150 - hall effect	
TRUE PP3V42 G3H	81 83
TRUE SMC LID R	42
TRUE GND	

J6050 - left fan	
TRUE FAN LT PWM	48
TRUE FAN LT TACH	48
TRUE PP5V S0	3X 81 83
TRUE GND	5X

J6060 - right fan	
TRUE FAN RT PWM	48
TRUE FAN RT TACH	48
TRUE PP5V S0	3X 81 83
TRUE GND	5X

J6100 - lpc + spi	
FUNC_TEST	
TRUE LPCPLUS GPIO	14 49
TRUE LPCPLUS RESET L	20 49
TRUE LPC AD<0>	13 40 49 79 88
TRUE LPC AD<1>	13 40 49 79 88
TRUE LPC AD<2>	13 40 49 79 88
TRUE LPC AD<3>	13 40 49 79 88
TRUE LPC CLK33M LPCPLUS	19 49 88
TRUE LPC FRAME L	13 40 49 79 88
TRUE LPC PWRDWN L	12 20 40 49
TRUE LPC SERIRQ	13 40 49
TRUE PM CLKRUN L	12 40 49
TRUE PP5V S0	81 83
TRUE SMC RESET L	40 41 49 56
TRUE SMC ROMBOOT	41 49
TRUE SMC RX L	40 41 49
TRUE SMC TCK	40 41 49
TRUE SMC TDI	40 41 49
TRUE SMC TD0	40 41 49
TRUE SMC TMS	40 41 49
TRUE SMC TX L	40 41 49
TRUE SPIROM USE MLB	14 49
TRUE SPI ALT CLK	49
TRUE SPI ALT CS L	49
TRUE SPI ALT MISO	49
TRUE SPI ALT MOSI	49
TRUE TP SMC MD1	49
TRUE TP SMC TRST L	49
TRUE GND	2X

J4800 - ipd flex	
TRUE Z2 CS L	38
TRUE Z2 MOSI	38
TRUE Z2 MISO	38
TRUE Z2 SCLK	38
TRUE Z2 HOST INTN	38
TRUE Z2 CLKIN	38
TRUE Z2 KEY ACT L	38
TRUE PS0C F CS L	38
TRUE PICKB L	38
TRUE PS0C MOSI	38
TRUE PS0C MISO	38
TRUE PS0C SCLK	38
TRUE =I2C TPAD SCL	38 43
TRUE =I2C TPAD SDA	38 43
TRUE SMC LID	38 40 41 42
TRUE SMC T101 COM 1	
TRUE =PP3V3 S4 TPAD	38 81
TRUE =PP5V S5 TPAD	38 81
TRUE GND	2X

J4813 - keyboard	
TRUE PP3V3 S4	81 83
TRUE PP3V42 G3H	81 83
TRUE WS CONTROL KBD	38
TRUE WS KBD1	38
TRUE WS KBD10	38
TRUE WS KBD11	38
TRUE WS KBD12	38
TRUE WS KBD13	38
TRUE WS KBD14	38
TRUE WS KBD15 CAP	38
TRUE WS KBD16 NUM	38
TRUE WS KBD17	38
TRUE WS KBD18	38
TRUE WS KBD19	38
TRUE WS KBD2	38
TRUE WS KBD20	38
TRUE WS KBD21	38
TRUE WS KBD22	38
TRUE WS KBD23	38
TRUE WS KBD3	38
TRUE WS KBD4	38
TRUE WS KBD5	38
TRUE WS KBD6	38
TRUE WS KBD7	38
TRUE WS KBD8	38
TRUE WS KBD9	38
TRUE WS KBD ONOFF L	38
TRUE WS LEFT OPTION KBD	38
TRUE WS LEFT SHIFT KBD	38
TRUE GND	2X

J4915 - kbd bklt	
TRUE KBDBKLT RETURN1	2X 39 62
TRUE KBDBKLT RETURN2	2X 39 62
TRUE PPVOUT S0 KBDBKLT	39 62
TRUE GND	4X

J6701 - audio flex	
FUNC_TEST	
TRUE AUD_HP_PORT L	50 54
TRUE AUD_HP_PORT R	50 54
TRUE AUD SPDIF OUT JACK	
TRUE AUD TIPDET INV	
TRUE AUD TYPEDET	50 54
TRUE AUD CONN MIC XW	4X
TRUE CH HS MIC	
TRUE PP3V3 S0	81 83 93
TRUE AUD CONN SLEEVE XW	4X 53 54
TRUE US HS MIC	
TRUE GND	2X GND

J6601 - mic	
TRUE DMIC CLK3	51 54
TRUE PP3V3 S0	81 83 93
TRUE DMIC SDA2	54
TRUE DMIC SDA3	51 54
TRUE GND	

J6602 - L speaker	
TRUE SPKRCONN L ID	51 54
TRUE SPKRCONN L OUT N	52 54 93
TRUE SPKRCONN L OUT P	52 54 93
TRUE SPKRCONN SL OUT N	52 54 93
TRUE SPKRCONN SL OUT P	52 54 93
TRUE GND	

J6603 - R speaker	
TRUE SPKRCONN R ID	51 54
TRUE SPKRCONN R OUT N	52 54 93
TRUE SPKRCONN R OUT P	52 54 93
TRUE SPKRCONN SR OUT N	52 54 93
TRUE SPKRCONN SR OUT P	52 54 93
TRUE GND	

J7000 - DC PWR	
TRUE ADAPTER SENSE	55
TRUE PP20V DCIN FUSE	2X 55
TRUE GND	2X

J7050 - battery	
TRUE PPVBAT G3H CONN	8X 55 56
TRUE SMBUS SMC 5 G3 SCL	40 43 92
TRUE SMBUS SMC 5 G3 SDA	40 43 92
TRUE SYS DETECT L	50
TRUE GND	8X

J8300 - eDP	
TRUE DP INT AUX N	67 86 94
TRUE DP INT AUX P	67 86 94
TRUE DP INT ML N<0>	67 86 94
TRUE DP INT ML N<1>	67 86 94
TRUE DP INT ML N<2>	67 86 94
TRUE DP INT ML N<3>	67 86 94
TRUE DP INT ML P<0>	67 86 94
TRUE DP INT ML P<1>	67 86 94
TRUE DP INT ML P<2>	67 86 94
TRUE DP INT ML P<3>	67 86 94
TRUE LCD FSS	62 67 79
TRUE LCD HPD CONN	67
TRUE LED RETURN 1	62 67
TRUE LED RETURN 2	62 67
TRUE LED RETURN 3	62 67
TRUE LED RETURN 4	62 67
TRUE LED RETURN 5	62 67
TRUE LED RETURN 6	62 67
TRUE PP5VR3V3 SW LCD	3X 67
TRUE PPVOUT S0 LCDBKLT	62 67
TRUE GND	16X

Power Rails	
TRUE PM SLP S3 L	12 21 40 65
TRUE PPVTT S0 DDR	81
TRUE PP3V3 S0	81 83 93
TRUE PP3V3 S3	81 83
TRUE PP3V3 S5	81 93
TRUE PP3V3 S5 AVREF SMC	40 41
TRUE PP3V42 G3H	81 83
TRUE PP5V S0	81 83
TRUE PP5V S3	81
TRUE PP5V S5	81
TRUE PPBUS G3H	81
TRUE PPDCIN G3H	81
TRUE PPVCC S0 CPU	81
TRUE PPVTDDR S3	81
TRUE PP3V3 S0SW SSD	81
TRUE PP1V5 S0	81
TRUE PP1V35 S3	81

XDP	
FUNC_TEST	
TRUE XDP CPU TCK	6 18 86
TRUE XDP PCH TCK	11 18
TRUE XDP CPU TDI	6 18 86
TRUE XDP CPU TD0	6 18 86
TRUE XDP CPU TRST L	6 18 86
TRUE XDP CPU TMS	6 18 86
TRUE XDP PCH TMS	11 18
TRUE XDP PCH TDI	11 18
TRUE XDP PCH TD0	11 18
TRUE XDP CPU PREQ L	6 18 86
TRUE XDP CPU PRDY L	6 18 86
TRUE PM RSMRST L	12 65 88
TRUE PM PCH PWROK	12 19 88
TRUE PM SYSRST L	12 19 40 88
TRUE CPU CFG<3>	6 18 86
TRUE PP1V05 S0	81
TRUE GND	2X GND

Power Sequence	
FUNC_TEST	
TRUE SMC ONOFF L	38 40 41
TRUE PM DSW PWRGD	12 40 88
TRUE ALL SYS PWRGD	10 19 40 65
TRUE PM PCH SYS PWROK	12 18 19 40 88
TRUE PLT RESET L	12 18 20 21
TRUE LCD PWR_EN	67 79
TRUE LCD BKLT_EN	62 79

TPA401	PEG CLK100M_P	68 82 88
TPA402	PEG CLK100M_N	68 82 88

SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE			
Functional Test Points		DRAWING NUMBER	051-0675
Apple Inc.		SIZE	D
REVISION		6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	104 OF 119
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	83 OF 94
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

NC NO_TESTS

D

C

B

A

D

C

B

A

PCH			
	NO_TEST	MAKE_BASE	
13 TP_USB3_SPARE_D2RN	==	TRUE	NC_USB3_SPARE_D2RN
13 TP_USB3_SPARE_D2RP	==	TRUE	NC_USB3_SPARE_D2RP
13 TP_USB3_SPARE_R2D_CN	==	TRUE	NC_USB3_SPARE_R2D_CN
13 TP_USB3_SPARE_R2D_CP	==	TRUE	NC_USB3_SPARE_R2D_CP
13 USB3_EXTC_D2R_N	==	TRUE	NC_USB3_EXTC_D2RN
13 USB3_EXTC_D2R_P	==	TRUE	NC_USB3_EXTC_D2RP
13 USB3_EXTC_R2D_C_N	==	TRUE	NC_USB3_EXTC_R2D_CN
13 USB3_EXTC_R2D_C_P	==	TRUE	NC_USB3_EXTC_R2D_CP
13 USB3_EXTD_D2R_N	==	TRUE	NC_USB3_EXTD_D2RN
13 USB3_EXTD_D2R_P	==	TRUE	NC_USB3_EXTD_D2RP
13 USB3_EXTD_R2D_C_N	==	TRUE	NC_USB3_EXTD_R2D_CN
13 USB3_EXTD_R2D_C_P	==	TRUE	NC_USB3_EXTD_R2D_CP
PCIE_ENET_D2RN	==	TRUE	NC_PCIE_ENET_D2RN
PCIE_ENET_D2RP	==	TRUE	NC_PCIE_ENET_D2RP
PCIE_ENET_R2D_CN	==	TRUE	NC_PCIE_ENET_R2D_CN
PCIE_ENET_R2D_CP	==	TRUE	NC_PCIE_ENET_R2D_CP
11 SATA_A_D2R_N	==	TRUE	NC_SATA_A_D2RN
11 SATA_A_D2R_P	==	TRUE	NC_SATA_A_D2RP
11 SATA_A_R2D_C_N	==	TRUE	NC_SATA_A_R2D_CN
11 SATA_A_R2D_C_P	==	TRUE	NC_SATA_A_R2D_CP
11 SATA_B_D2R_N	==	TRUE	NC_SATA_B_D2RN
11 SATA_B_D2R_P	==	TRUE	NC_SATA_B_D2RP
11 SATA_B_R2D_C_N	==	TRUE	NC_SATA_B_R2D_CN
11 SATA_B_R2D_C_P	==	TRUE	NC_SATA_B_R2D_CP
11 TP_SATA_ODD_D2RN	==	TRUE	NC_SATA_ODD_D2RN
11 TP_SATA_ODD_D2RP	==	TRUE	NC_SATA_ODD_D2RP
11 TP_SATA_ODD_R2D_CN	==	TRUE	NC_SATA_ODD_R2D_CN
11 TP_SATA_ODD_R2D_CP	==	TRUE	NC_SATA_ODD_R2D_CP
11 TP_SATA_D_D2RN	==	TRUE	NC_SATA_D_D2RN
11 TP_SATA_D_D2RP	==	TRUE	NC_SATA_D_D2RP
11 TP_SATA_D_R2D_CN	==	TRUE	NC_SATA_D_R2D_CN
11 TP_SATA_D_R2D_CP	==	TRUE	NC_SATA_D_R2D_CP
11 TP_SATA_F_D2RN	==	TRUE	NC_SATA_F_D2RN
11 TP_SATA_F_D2RP	==	TRUE	NC_SATA_F_D2RP
11 TP_SATA_F_R2D_CN	==	TRUE	NC_SATA_F_R2D_CN
11 TP_SATA_F_R2D_CP	==	TRUE	NC_SATA_F_R2D_CP
13 USB_EXTC_N	==	TRUE	NC_USB_EXTCN
13 USB_EXTC_P	==	TRUE	NC_USB_EXTCP
13 TP_USB_SDN	==	TRUE	NC_USB_SDN
13 TP_USB_SDP	==	TRUE	NC_USB_SDP
13 TP_USB_WLANN	==	TRUE	NC_USB_WLANN
13 TP_USB_WLANP	==	TRUE	NC_USB_WLANP
13 TP_USB_6N	==	TRUE	NC_USB_6N
13 TP_USB_6P	==	TRUE	NC_USB_6P
13 TP_USB_7N	==	TRUE	NC_USB_7N
13 TP_USB_7P	==	TRUE	NC_USB_7P
13 USB_EXTD_N	==	TRUE	NC_USB_EXTDN
13 USB_EXTD_P	==	TRUE	NC_USB_EXTDP
13 TP_USB_PSOCN	==	TRUE	NC_USB_PSOCN
13 TP_USB_PSOCP	==	TRUE	NC_USB_PSOCP
13 USB_IR_N	==	TRUE	NC_USB_IRN
13 USB_IR_P	==	TRUE	NC_USB_IRP
86 11 ITPXDP_CLK100M_N	==	TRUE	NC_ITPXDP_CLK100MN
86 11 ITPXDP_CLK100M_P	==	TRUE	NC_ITPXDP_CLK100MP
12 TP_PCI_PME_L	==	TRUE	NC_PCI_PME_L
20 11 TP_PCI_CLK33M_OUT2	==	TRUE	NC_PCI_CLK33M_OUT2
20 11 TP_PCI_CLK33M_OUT3	==	TRUE	NC_PCI_CLK33M_OUT3
11 TP_HDA_SDIN1	==	TRUE	NC_HDA_SDIN1
11 TP_HDA_SDIN2	==	TRUE	NC_HDA_SDIN2
11 TP_HDA_SDIN3	==	TRUE	NC_HDA_SDIN3
13 TP_LPC_DREQ0_L	==	TRUE	NC_LPC_DREQ0_L
13 TP_CLINK_CLK	==	TRUE	NC_CLINK_CLK
13 TP_CLINK_DATA	==	TRUE	NC_CLINK_DATA
13 TP_CLINK_RESET_L	==	TRUE	NC_CLINK_RESET_L
12 EDP_IG_BKL_PWM	==	TRUE	NC_EDP_IG_BKL_PWM
87 USB_SMC_P	==	TRUE	NC_USB_S MCP
87 USB_SMC_N	==	TRUE	NC_USB_SMCN
SMC_INTERFACE_2	==	TRUE	NC_SMC_INTERFACE_2

Thunderbolt			
	NO_TEST	MAKE_BASE	
28 TP_TBT_XTAL250UT	==	TRUE	NC_TBT_XTAL250UT
28 TP_DP_TBTSRC_ML_CP<3..0>	==	TRUE	NC_DP_TBTSRC_ML_CP<3..0>
28 TP_DP_TBTSRC_ML_CN<3..0>	==	TRUE	NC_DP_TBTSRC_ML_CN<3..0>
28 TP_DP_TBTSRC_AUXCH_CP	==	TRUE	NC_DP_TBTSRC_AUXCH_CP
28 TP_DP_TBTSRC_AUXCH_CN	==	TRUE	NC_DP_TBTSRC_AUXCH_CN
12 TP_DP_IG_D_AUXCHN	==	TRUE	NC_DP_IG_D_AUXCHN
12 TP_DP_IG_D_AUXCHP	==	TRUE	NC_DP_IG_D_AUXCHP
11 TP_PCIE_CLK100M_PE5N	==	TRUE	NC_PCIE_CLK100M_PE5N
11 TP_PCIE_CLK100M_PE5P	==	TRUE	NC_PCIE_CLK100M_PE5P
11 PCIE_CLK100M_ENETSD_N	==	TRUE	NC_PCIE_CLK100M_ENETSDN
11 PCIE_CLK100M_ENETSD_P	==	TRUE	NC_PCIE_CLK100M_ENETSDP
11 TP_PCIE_CLK100M_ENETN	==	TRUE	NC_PCIE_CLK100M_ENETN
11 TP_PCIE_CLK100M_ENETP	==	TRUE	NC_PCIE_CLK100M_ENETP
11 TP_PCIE_CLK100M_PEGBN	==	TRUE	NC_PCIE_CLK100M_PEGBN
11 TP_PCIE_CLK100M_PEGBP	==	TRUE	NC_PCIE_CLK100M_PEGBP
11 TP_PCIE_CLK100M_SWN	==	TRUE	NC_PCIE_CLK100M_SWN
11 TP_PCIE_CLK100M_SWP	==	TRUE	NC_PCIE_CLK100M_SWP
11 TP_PCH_GPI064_CLKOUTFLEX0	==	TRUE	NC_PCH_GPI064_CLKOUTFLEX0
11 TP_PCH_GPI065_CLKOUTFLEX1	==	TRUE	NC_PCH_GPI065_CLKOUTFLEX1
11 TP_PCH_GPI066_CLKOUTFLEX2	==	TRUE	NC_PCH_GPI066_CLKOUTFLEX2
11 TP_PCH_GPI067_CLKOUTFLEX3	==	TRUE	NC_PCH_GPI067_CLKOUTFLEX3
13 TP_USB_4N	==	TRUE	NC_USB_4N
13 TP_USB_4P	==	TRUE	NC_USB_4P
TRUE		PCIE_TBT_R2D_P<3..0>	28 86
TRUE		PCIE_TBT_R2D_N<3..0>	28 86
TRUE		PCIE_TBT_D2R_C_P<3..0>	28 86
TRUE		PCIE_TBT_D2R_C_N<3..0>	28 86
TRUE		DMI_S2N_P<3..1>	5 12 86
TRUE		DMI_S2N_N<3..1>	5 12 86
TRUE		DMI_N2S_P<3..1>	5 12 86
TRUE		DMI_N2S_N<3..1>	5 12 86

PLACEABLE BEAD-PROBES FOR TBT

90 31 28	TBT_A_R2D_C_P<1>	1CTDSM	BEAD-PROBE	BPA535	NO_XNET_CONNECTION=TRUE
90 31 28	TBT_A_D2R_P<1>	1CTDSM	BEAD-PROBE	BPA531	NO_XNET_CONNECTION=TRUE
90 31 28	TBT_A_D2R_N<1>	1CTDSM	BEAD-PROBE	BPA532	NO_XNET_CONNECTION=TRUE

SYNC_MASTER=CLEAN_J45

SYNC_DATE=04/26/2013

PAGE TITLE

NC & No Test



Apple Inc.

DRAWING NUMBER

051-0675

SIZE

D

REVISION

6.0.0

BRANCH

dvt

PAGE

105 OF 119

SHEET

84 OF 94

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL
CPU_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?	CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_8MIL	*	8 MIL	?	CPU_VID	*	0.457 MM	?
CPU_COMP	*	28 MIL	?	CPU_VREF	*	12 MIL	?
CPU_ITP	*	=2:1_SPACING	?				
CPU_VCCSENSE	*	25 MIL	?				

Most CPU signals with impedance requirements are 50-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: IVB PLATFORM DG , Tables 205-207

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DMI_2SAME	*	=3X_DIELECTRIC	?	DMI_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
DMI_TXRX	*	=6X_DIELECTRIC	?	DMI_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
DMICK2N2S	*	=6X_DIELECTRIC	?	DMICK2N2S	TOP,BOTTOM	=10X_DIELECTRIC	?
DMICK2S2N	*	=3X_DIELECTRIC	?	DMICK2S2N	TOP,BOTTOM	=6X_DIELECTRIC	?
DMICK20THER	*	=4X_DIELECTRIC	?	DMICK20THER	TOP,BOTTOM	=4X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DMI_*	=SAME	*	DMI_2SAME
DMI_N2S	DMI_S2N	*	DMI_TXRX
DMI_S2N	DMI_N2S	*	DMI_TXRX
CLK_DMI	DMI_N2S	*	DMICK2N2S
CLK_DMI	DMI_S2N	*	DMICK2S2N
CLK_DMI	*	*	DMICK20THER

PEG - SSD & TBT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PEG_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PEG_2SAME	*	=3X_DIELECTRIC	?	PEG_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
PEG_TXRX	*	=6X_DIELECTRIC	?	PEG_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
PEG_20THER	*	=4X_DIELECTRIC	?	PEG_20THER	TOP,BOTTOM	=6X_DIELECTRIC	?
PEG_2CLK	*	=7X_DIELECTRIC	?	PEG_2CLK	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PEG_*	=SAME	*	PEG_2SAME
PEG_R2D	PEG_D2R	*	PEG_TXRX
PEG_*	*	*	PEG_20THER
PEG_*	CLK_*	*	PEG_2CLK

DIGITAL VIDEO SIGNAL CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_2SAME	*	=3X_DIELECTRIC	?	DP_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
DP_20THER	*	=4X_DIELECTRIC	?	DP_20THER	TOP,BOTTOM	=6X_DIELECTRIC	?
DMICKL_2CLK	*	=7X_DIELECTRIC	?	DMICKL_2CLK	TOP,BOTTOM	=10X_DIELECTRIC	?
DMICKL_2DP	*	=4X_DIELECTRIC	?	DMICKL_2DP	TOP,BOTTOM	=6X_DIELECTRIC	?
DMICKL_20THER	*	=7X_DIELECTRIC	?	DMICKL_20THER	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DISPLAYPORT	=SAME	*	DP_2SAME
DISPLAYPORT	*	*	DP_20THER
HDMI_CLK	CLK_*	*	DMICKL_2CLK
HDMI_CLK	DISPLAYPORT	*	DMICKL_2DP
HDMI_CLK	*	*	DMICKL_20THER

DisplayPort/TMDs intra-pair matching should be 0.127mm. Inter-pair matching should be within 2.54cm. Max Length 241.3mm.
DisplayPort AUX CH intra-pair matching should be 0.127mm. Max length 330.2mm.
SOURCE: Calpella SFF DG Rev 1.5 (407364) and Family GPU DG-04202-001-v04.
MAX LENGTH OF DISPLAYPORT/TMDs TRACES: 13 INCHES.

CPU Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
DMI_S2N	CPU_85D	DMI_S2N	DMI_S2N P<3:.0>	5 12 84
DMI_S2N	CPU_85D	DMI_S2N	DMI_S2N N<3:.0>	5 12 84
DMI_N2S	CPU_85D	DMI_N2S	DMI_N2S P<3:.0>	5 12 84
DMI_N2S	CPU_85D	DMI_N2S	DMI_N2S N<3:.0>	5 12 84
FDI_INT	CPU_50S	CPU_AGTI	FDI_INT	5 12
FDI_CSYSNC	CPU_50S	CPU_AGTI	FDI_CSYSNC	5 12
DMI_CLK	CPU_85D	CLK_DMT	DMI_CLK100M CPU P	6 11
DMI_CLK	CPU_85D	CLK_DMT	DMI_CLK100M CPU N	6 11
CPU_CLK135_PLI	CPU_85D	CLK_PCTF	CPU_CLK135M DPLLREF N	6 11
CPU_CLK135_PLI	CPU_85D	CLK_PCTF	CPU_CLK135M DPLLREF P	6 11
CPU_CLK135_PLI	CPU_85D	CLK_PCTF	CPU_CLK135M DPLLSS N	6 11
CPU_CLK135_PLI	CPU_85D	CLK_PCTF	CPU_CLK135M DPLLSS P	6 11
CPU_EDP_COMP	CPU_27P4S	CPU_COMP	CPU_EDP_RCOMP	5
CPU_PEG_COMP	CPU_27P4S	CPU_COMP	CPU_PEG_RCOMP	5
CPU_CFG	CPU_45S	CPU_ITP	CPU_CFG<19:.0>	6 18 83
XDP_CLK_PCH	CLK_PCTF_85D	CLK_PCTF	ITPXDP_CLK100M P	11 84
XDP_CLK_PCH	CLK_PCTF_85D	CLK_PCTF	ITPXDP_CLK100M N	11 84
XDP_TDI	CPU_45S	CPU_ITP	XDP_CPU_TDI	6 18 83
XDP_TDO	CPU_45S	CPU_ITP	XDP_CPU_TDO	6 18 83
XDP_TMS	CPU_45S	CPU_ITP	XDP_CPU_TMS	6 18 83
XDP_TCK	CPU_45S	CPU_ITP	XDP_CPU_TCK	6 18 83
XDP_TRST_L	CPU_45S	CPU_ITP	XDP_CPU_TRST_L	6 18 83
XDP_BPM	CPU_45S	CPU_ITP	XDP_BPM L<3:.0>	6 18
XDP_BPM_L	CPU_45S	CPU_ITP	XDP_BPM L<7:.4>	6 18
XDP_DBRESET_L	CPU_45S	CPU_ITP	XDP_DBRESET_L	6 18 19
XDP_PRDY_L	CPU_45S	CPU_ITP	XDP_CPU_PRDY_L	6 18 83
XDP_PREQ_L	CPU_45S	CPU_ITP	XDP_CPU_PREQ_L	6 18 83
CPU_CATERR_L	CPU_45S	CPU_AGTI	CPU_CATERR_L	6 40
CPU_PECT	CPU_45S	CPU_VTD	CPU_PECT	6 14 41
CPU_PROCHOT_L	CPU_45S	CPU_AGTI	CPU_PROCHOT_L	6 40 41 97
CPU_PWRGD	CPU_45S	CPU_AGTI	CPU_PWRGD	6 14 18
PM_THRMTRIP_L	CPU_45S	CPU_AGTI	PM_THRMTRIP_L	6 14 41
PM_MEM_PWRGD	CPU_45S	CPU_AGTI	PM_MEM_PWRGD	6 12 21
PM_SYNC	CPU_45S	CPU_AGTI	PM_SYNC	6 12
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP<2:.0>	6
CPU_VID	CPU_45S	CPU_VTD	CPU_VIDSOUT	8 57
CPU_VTD	CPU_45S	CPU_VTD	CPU_VIDSClk	8 57
CPU_VTD	CPU_45S	CPU_VTD	CPU_VIDALERT_L	8 57
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE P	8 57
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE N	9 57
CPU_MEM_VREF		CPU_VREF	CPU_DIMMA_VREFDQ	7 22
CPU_MEM_VREF		CPU_VREF	CPU_DIMMB_VREFDQ	7 22
CPU_MEM_VREF		MEM_PWR	PPVREF S3 MEM_VREFDQ A	22 23 24 82 89
CPU_MEM_VREF		CPU_VREF	PPVREF S3 MEM_VREFDQ B	22 25 26 82
CPU_MEM_VREF		MEM_PWR	PPVREF S3 MEM_VREFCA A	22 23 24 82 89
CPU_MEM_VREF		CPU_VREF	PPVREF S3 MEM_VREFCA B	22 25 26 82
PEG_D2R	PEG_80D	PEG_D2R	PEG_D2R P<7:.0>	66 68 82
PEG_D2R	PEG_80D	PEG_D2R	PEG_D2R N<7:.0>	66 68 82
PEG_D2R	PEG_80D	PEG_D2R	PEG_D2R C P<7:.0>	68
PEG_D2R	PEG_80D	PEG_D2R	PEG_D2R C N<7:.0>	68
PEG_R2D	PEG_80D	PEG_R2D	PEG_R2D P<7:.0>	66 68
PEG_R2D	PEG_80D	PEG_R2D	PEG_R2D N<7:.0>	66 68
PEG_R2D	PEG_80D	PEG_R2D	PEG_R2D C P<7:.0>	68 82
PEG_R2D	PEG_80D	PEG_R2D	PEG_R2D C N<7:.0>	68 82
PCIe_TBT_D2R	CPU_85D	PEG_D2R	PCIe TBT D2R P<3:.0>	28 82
PCIe_TBT_D2R	CPU_85D	PEG_D2R	PCIe TBT D2R N<3:.0>	28 82
PCIe_TBT_D2R	CPU_85D	PEG_D2R	PCIe TBT D2R C P<3:.0>	28 84
PCIe_TBT_D2R	CPU_85D	PEG_D2R	PCIe TBT D2R C N<3:.0>	28 84
PCIe_TBT_R2D	CPU_85D	PEG_R2D	PCIe TBT R2D P<3:.0>	28 84
PCIe_TBT_R2D	CPU_85D	PEG_R2D	PCIe TBT R2D N<3:.0>	28 84
PCIe_TBT_R2D	CPU_85D	PEG_R2D	PCIe TBT R2D C P<3:.0>	28 82
PCIe_TBT_R2D	CPU_85D	PEG_R2D	PCIe TBT R2D C N<3:.0>	28 82

DP AUX NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP_INT_ML C P<3:.0>	67 79 94
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP_INT_ML C N<3:.0>	67 79 94
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP_INT_ML P<3:.0>	67 83 86 94
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP_INT_ML N<3:.0>	67 83 86 94
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP_INT_ML F P<3:.0>	67 94
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP_INT_ML F N<3:.0>	67 94
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP_INT_ML P<3:.0>	67 83 86 94
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP_INT_ML N<3:.0>	67 83 86 94
DP_INT_IG_AUX	DP_85D	DISPLAYPORT	DP_INT_AUXCH C P	67 79 94
DP_INT_IG_AUX	DP_85D	DISPLAYPORT	DP_INT_AUXCH C N	67 79 94
DP_INT_AUXCH	DP_85D	DISPLAYPORT	DP_INT_AUX P	67 83 94
DP_INT_AUXCH	DP_85D	DISPLAYPORT	DP_INT_AUX N	67 83 94
DP_INT_IG_AUX	DP_85D	DISPLAYPORT	DPA_IG_AUX_CH P	88 82
DP_INT_IG_AUX	DP_85D	DISPLAYPORT	DPA_IG_AUX_CH N	88 82
DP_INT_IG_AUX	DP_85D	DISPLAYPORT	DPB_IG_AUX_CH P	88 82
DP_INT_IG_AUX	DP_85D	DISPLAYPORT	DPB_IG_AUX_CH N	88 82

DP / HDMI NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
HDMI_DATA	DP_85D	DISPLAYPORT	HDMI_DATA P<2:.0>	83
HDMI_DATA	DP_85D	DISPLAYPORT	HDMI_DATA N<2:.0>	83
HDMI_CLK	DP_85D	HDMI_CLK	HDMI_CLK P	83
HDMI_CLK	DP_85D	HDMI_CLK	HDMI_CLK N	83
DP_TBT_ML0	DP_85D	DISPLAYPORT	DP_TBTSNK0_ML C P<3:.0>	28 74 94
DP_TBT_ML0	DP_85D	DISPLAYPORT	DP_TBTSNK0_ML C N<3:.0>	28 74 94
DP_TBT_ML0	DP_85D	DISPLAYPORT	DP_TBTSNK0_ML P<3:.0>	28 94
DP_TBT_ML0	DP_85D	DISPLAYPORT	DP_TBTSNK0_ML N<3:.0>	28 94
DP_TBT_ML1	DP_85D	DISPLAYPORT	DP_TBTSNK1_ML C P<3:.0>	28 74 94
DP_TBT_ML1	DP_85D	DISPLAYPORT	DP_TBTSNK1_ML C N<3:.0>	28 74 94
DP_TBT_ML1	DP_85D	DISPLAYPORT	DP_TBTSNK1_ML P<3:.0>	28 94
DP_TBT_ML1	DP_85D	DISPLAYPORT	DP_TBTSNK1_ML N<3:.0>	28 94
TBTSNK0_AUXCH	DP_85D		DP_TBTSNK0_AUXCH P	28 94
TBTSNK0_AUXCH	DP_85D		DP_TBTSNK0_AUXCH N	28 94
TBTSNK0_AUXCH	DP_85D		DP_TBTSNK0_AUXCH C P	28 88 94
TBTSNK0_AUXCH	DP_85D		DP_TBTSNK0_AUXCH C N	28 88 94
TBTSNK1_AUXCH	DP_85D		DP_TBTSNK1_AUXCH P	28 94
TBTSNK1_AUXCH	DP_85D		DP_TBTSNK1_AUXCH N	28 94
TBTSNK1_AUXCH	DP_85D		DP_TBTSNK1_AUXCH C P	28 88 94
TBTSNK1_AUXCH	DP_85D		DP_TBTSNK1_AUXCH C N	28 88 94

SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE		CPU Constraints	
 Apple Inc.		DRAWING NUMBER	051-00675
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	111 OF 119
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	86 OF 94
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

SATA Interface Constraints

[illegible]

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_2SAME	*	=3X_DIELECTRIC	?
SATA_TXRX	*	=6X_DIELECTRIC	?
SATA_20THER	*	=4X_DIELECTRIC	?
SATA_RCOMP	*	=6X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SATA_*	=SAME	*	SATA_2SAME
SATA_R2D	SATA_D2R	*	SATA_TRXR
SATA_*	*	*	SATA_20THER

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIA5	* 100mil	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
USB_85D	* 100mil	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=4X_DIELECTRIC	?	USB	TOP, BOTTOM	=6X_DIELECTRIC	?
USB_RBIAS	*	=6X_DIELECTRIC	?	USB_RBIAS	TOP, BOTTOM	=10X_DIELECTRIC	?
BT_WAKE	*	=4X_DIELECTRIC	?	BT_WAKE	TOP, BOTTOM	=6X_DIELECTRIC	?

USB 3.0 INTERFACE CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB3_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_2SAME	*	=3X_DIELECTRIC	?
USB3_TXRX	*	=6X_DIELECTRIC	?
USB3_20THER	*	=4X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB3_*	=SAME	*	USB3_2SAME
USB3_R2D	USB3_D2R	*	USB3_TRXR
USB3_*	*	*	USB3_20THER

System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_25M_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=4x_DIELECTRIC	?
CLK_25M	*	=5x_DIELECTRIC	?

```
NOTE: 25MHz system clocks very sensitive to noise.
NOTE: Latest Intel DG calls out 50ohms SE for sys clocks
```

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE	
	PHYSICAL	SPACING	
	SATA_85D	SATA_R2D	NC SATA A R2D CP
	SATA_85D	SATA_R2D	NC SATA A R2D CN
	SATA_85D	SATA_D2R	NC SATA A D2RP
	SATA_85D	SATA_D2R	NC SATA A D2RN
	SATA_85D	SATA_R2D	NC SATA B R2D CP
	SATA_85D	SATA_R2D	NC SATA B R2D CN
	SATA_85D	SATA_D2R	NC SATA B D2RP
	SATA_85D	SATA_D2R	NC SATA B D2RN
	PCH_SATA_RCOMP	SATA_45SE	SATA_RCOMP
PCH SATA RCOMP			
	USB_EXT_A	USB_85D	USB
	USB_EXT_A	USB_85D	USB
	USB_EXT_A	USB_85D	USB
	USB_EXT_A	USB_85D	USB
	USB_EXT_A	USB_85D	USB
	USB_EXT_A	USB_85D	USB
	USB_EXT_A	USB_85D	USB
	USB_NC	USB_85D	USB
	USB_NC	USB_85D	USB
	USB_NC	USB_85D	USB
	USB_NC	USB_85D	USB
		CPU_45S	CPU_TTP
		CPU_45S	CPU_TTP
	USB_SMC	USB_85D	USB
	USB_SMC	USB_85D	USB
	USB_NC	USB_85D	USB
	USB_NC	USB_85D	USB
	USB_NC	USB_85D	USB
	USB_NC	USB_85D	USB
	USB_FXTB	USB_85D	USB
	USB_FXTB	USB_85D	USB
	USB_NC	USB_85D	USB
	USB_NC	USB_85D	USB
	USB_BT	USB_85D	USB
	USB_BT	USB_85D	USB
		USB_85D	USB
		USB_85D	USB
	USB_NC	USB_85D	USB
	USB_NC	USB_85D	USB
	USB_TPAD	USB_85D	USB
	USB_TPAD	USB_85D	USB
		USB_85D	USB
		USB_85D	USB
	PCH_USB_RBIAS	PCH_USB_RBIAS	USB_RBIAS
PCH USB RBIAS			
	USB3_EXT_A_RX	USB_85D	USB3_D2R
	USB3_EXT_A_RX	USB_85D	USB3_D2R
		USB_85D	USB3_D2R
		USB_85D	USB3_D2R
	USB3_EXT_A_TX	USB_85D	USB3_R2D
	USB3_EXT_A_TX	USB_85D	USB3_R2D
		USB_85D	USB3_R2D
		USB_85D	USB3_R2D
	USB3_EXTB_RX	USB_85D	USB3_D2R
	USB3_EXTB_RX	USB_85D	USB3_D2R
		USB_85D	USB3_D2R
		USB_85D	USB3_D2R
	USB3_FXTB_TX	USB_85D	USB3_R2D
	USB3_FXTB_TX	USB_85D	USB3_R2D
		USB_85D	USB3_R2D
		USB_85D	USB3_R2D
	NC_USB3	USB_85D	USB3_D2R
	NC_USB3	USB_85D	USB3_D2R
		USB_85D	USB3_R2D
		USB_85D	USB3_R2D
	NC_USB3	USB_85D	USB3_D2R
	NC_USB3	USB_85D	USB3_D2R
		USB_85D	USB3_R2D
		USB_85D	USB3_R2D
		USB_85D	USB3_R2D

Clock Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
EP20K10	SYSCLK_CLK32K_RTC	CLK_SLOW_45S	CLK_SLOW	SYSCLK_CLK32K_RTC	11 10
EP20K10	SYSCLK_CLK25M_SB	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_SB	11 10
EP20K10		CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_SB_R	11 10
EP20K10	SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_CAMERA	10 36
EP20K10	SYSCLK_CLK25M_TBT	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_TBT	10 28
EP20K10		CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_TBT_R	10 28

SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE			
PCH Constraints 1			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-0675	D
		REVISION	
		6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			dvt
1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		112	OF 119
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		87	OF 94

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
SMB_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
SMB	*	=2X_DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
HDA_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
HDA	*	=2X_DIELECTRIC	?

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
SPI	*	8 MIL	?

PCH Single Net Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
PCH_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
PCH_SE	*	=2X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
PCH_SE	TOP,BOTTOM	=3X_DIELECTRIC	?

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
PCIE_2SAME	*	=2X_DIELECTRIC	?
PCIE_TXRX	*	=6X_DIELECTRIC	?
PCIE_20THER	*	=4X_DIELECTRIC	?
PCIE_2CLK	*	=7X_DIELECTRIC	?
PCIECLK_20THER	*	=7X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
PCIE_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
PCIE_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
PCIE_20THER	TOP,BOTTOM	=6X_DIELECTRIC	?
PCIE_2CLK	TOP,BOTTOM	=10X_DIELECTRIC	?
PCIECLK_20THER	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_*	=SAME	*	PCIE_2SAME
PCIE_R2D	PCIE_D2R	*	PCIE_TXRX
PCIE_*	*	*	PCIE_20THER
PCIE_*	CLK_*	*	PCIE_2CLK
CLK_PCIE	*	*	PCIECLK_20THER

PCH Net Properties

		NET_TYPE		
ELECTRICAL_CONSTRAINT_SET		PHYSICAL	SPACING	
U000	LPC_AD	LPC_45S	LPC	LPC AD<3..0> 13 40 49 79 83
	LPC_FRAME_I	LPC_45S	LPC	LPC FRAME L 13 40 49 79 83
	LPC_RESET_I	LPC_45S	LPC	LPC RESET L 20
U001	SMBUS_PCH_CLK	SMB_45S	SMB	SMBUS PCH CLK 13 43 83
	SMBUS_PCH_DATA	SMB_45S	SMB	SMBUS PCH DATA 13 43 83
	SMBUS_PCH_0_CLK	SMB_45S	SMB	SML PCH 0 CLK 13 43
	SMBUS_PCH_0_DATA	SMB_45S	SMB	SML PCH 0 DATA 13 43
	SMBUS_PCH_1_CLK	SMB_45S	SMB	SML PCH 1 CLK 13 43
U002	SMBUS_PCH_1_DATA	SMB_45S	SMB	SML PCH 1 DATA 13 43
	HDA_BIT_CLK	HDA_45S	HDA	HDA BIT CLK 11 51
	HDA_SYNC	HDA_45S	HDA	HDA BIT CLK R 11
		HDA_45S	HDA	HDA SYNC 11 51
		HDA_45S	HDA	HDA SYNC R 11
U003		HDA_45S	HDA	HDA RST R L 11
	HDA_RST_I	HDA_45S	HDA	HDA RST L 11 51
	HDA_SDI0	HDA_45S	HDA	HDA SDI0 11 51
	HDA_SDI0_R	HDA_45S	HDA	CS4208 HDA SDOUT0 R 51
	HDA_SDOUT	HDA_45S	HDA	HDA SDOUT 11 51
U004		HDA_45S	HDA	HDA SDOUT R 11 19
		SPT_45S	SPT	SPI CLK R 13 49
	SPT_CLK	SPT_45S	SPT	SPI CLK 49
		SPT_45S	SPT	SPI MOSI R 13 49
	SPT_MOST	SPT_45S	SPT	SPI MOSI 49
U005		SPT_45S	SPT	SPI MISO 13 49
	SPT_MISO	SPT_45S	SPT	SPI CS0 R L 13 49
		SPT_45S	SPT	SPI CS0 L 49
U006	USB3_SD_R2D	USB3_85D	USB3_R2D	USB3 SD R2D C P 20 78 83
	USB3_SD_R2D	USB3_85D	USB3_R2D	USB3 SD R2D C N 20 78 83
	USB3_SD_D2R	USB3_85D	USB3_D2R	USB3 SD D2R P 20 78 83
	USB3_SD_D2R	USB3_85D	USB3_D2R	USB3 SD D2R N 20 78 83
U007	PCIE_AP_R2D	PCIE_85D	PCIE_R2D	PCIE AP R2D P 33 83
	PCIE_AP_R2D	PCIE_85D	PCIE_R2D	PCIE AP R2D N 33 83
		PCIE_85D	PCIE_R2D	PCIE AP R2D C P 13 33
		PCIE_85D	PCIE_R2D	PCIE AP R2D C N 13 33
		PCIE_85D	PCIE_R2D	PCIE AP R2D PI P 33
U008		PCIE_85D	PCIE_R2D	PCIE AP R2D PI N 33
	PCIE_AP_D2R	PCIE_85D	PCIE_D2R	PCIE AP D2R P 13 33
	PCIE_AP_D2R	PCIE_85D	PCIE_D2R	PCIE AP D2R N 13 33
		PCIE_85D	PCIE_D2R	PCIE AP D2R PI P 33 83
		PCIE_85D	PCIE_D2R	PCIE AP D2R PI N 33 83
U009	PCIE_CAMERA_R2D	PCIE_85D	PCIE_R2D	PCIE CAMERA R2D P 35 36
	PCIE_CAMERA_R2D	PCIE_85D	PCIE_R2D	PCIE CAMERA R2D N 35 36
		PCIE_85D	PCIE_R2D	PCIE CAMERA R2D C P 13 36
		PCIE_85D	PCIE_R2D	PCIE CAMERA R2D C N 13 36
	PCIE_CAMERA_D2R	PCIE_85D	PCIE_D2R	PCIE CAMERA D2R P 13 36
U010	PCIE_CAMERA_D2R	PCIE_85D	PCIE_D2R	PCIE CAMERA D2R N 13 36
		PCIE_85D	PCIE_D2R	PCIE CAMERA D2R C P 35 36
		PCIE_85D	PCIE_D2R	PCIE CAMERA D2R C N 35 36
U011		CLK_LPC_45S	CLK_LPC	LPC CLK33M SMC R 11 19
	PCH_LPC_CLK0	CLK_LPC_45S	CLK_LPC	LPC CLK33M SMC 19 40
	PCH_LPC_CLK0	CLK_LPC_45S	CLK_LPC	LPC CLK33M LPCPLUS 19 49 83
		CLK_LPC_45S	CLK_LPC	LPC CLK33M LPCPLUS R 11 19
	PCIE_CLK100M	CPU_45S	CLK_PCIE	PCH CLK33M PCIIN 11 19
U012	PCIE_CLK100M	CPU_45S	CLK_PCIE	PCH CLK14P3M REFCLK 11
	PCIE_CLK100M	CPU_45S	CLK_PCIE	PCH CLK33M PCIOUT 11 19
	PCIE_CLK100M_PCH	CLK_PCIE_85D	CLK_PCIE	PCIE CLK100M PCH P 11
	PCIE_CLK100M_PCH	CLK_PCIE_85D	CLK_PCIE	PCIE CLK100M PCH N 11
	PCIE_CLK100M_TBT	CLK_PCIE_85D	CLK_PCIE	PCIE CLK100M TBT P 11 28
U013	PCIE_CLK100M_TBT	CLK_PCIE_85D	CLK_PCIE	PCIE CLK100M TBT N 11 28
	PCIE_CLK100M_D0T	CLK_PCIE_85D	CLK_PCIE	PCH CLK96M D0T P 11
	PCIE_CLK100M_D0T	CLK_PCIE_85D	CLK_PCIE	PCH CLK96M D0T N 11
	PCIE_CLK100M_SATA	PCIE_85D	CLK_PCIE	PCH CLK100M SATA P 11
	PCIE_CLK100M_SATA	PCIE_85D	CLK_PCIE	PCH CLK100M SATA N 11
U014	PEG_CLK100M	PEG_80D	CLK_PCIE	PEG CLK100M P 68 82 83
	PEG_CLK100M	PEG_80D	CLK_PCIE	PEG CLK100M N 68 82 83
	PCIE_CLK100M_AP	PCIE_85D	CLK_PCIE	PCIE CLK100M AP P 11 33
	PCIE_CLK100M_AP	PCIE_85D	CLK_PCIE	PCIE CLK100M AP N 11 33
		PCIE_85D	CLK_PCIE	PCIE CLK100M AP CONN P 33 83
U015		PCIE_85D	CLK_PCIE	PCIE CLK100M AP CONN N 33 83
	PCIE_CLK100M_S2	CLK_PCIE_85D	CLK_PCIE	PCIE CLK100M CAMERA P 11 36
	PCIE_CLK100M_S2	CLK_PCIE_85D	CLK_PCIE	PCIE CLK100M CAMERA N 11 36
		CLK_PCIE_85D	CLK_PCIE	PCIE CLK100M CAMERA C P 35 36
		CLK_PCIE_85D	CLK_PCIE	PCIE CLK100M CAMERA C N 35 36
U016	PCIE_CLK100M_ENET	PCIE_85D	CLK_PCIE	PCIE CLK100M SSD P 11 34
		CLK_PCIE_85D	CLK_PCIE	PCIE CLK100M SSD N 11 34

PCH Net Properties

		NET_TYPE		
ELECTRICAL_CONSTRAINT_SET		PHYSICAL	SPACING	
U016	PCH_PM_NET	PCH_45S	PCH_SE	PCH INTRUDER L 11
	PCH_PM_NET	PCH_45S	PCH_SE	PCH INTVRMEN L 11
	PCH_PM_NET	PCH_45S	PCH_SE	PCH DSWVRMEN 12
	PCH_PM_NET	PCH_45S	PCH_SE	PCH SRTCRST L 11
	PCH_PM_NET	PCH_45S	PCH_SE	PM RSMRST L 12 65 83
	PCH_PM_NET	PCH_45S	PCH_SE	PM SYSRST L 12 19 40 83
	PCH_PM_NET	PCH_45S	PCH_SE	PM PCH PWROK 12 19 83
	PCH_PM_NET	PCH_45S	PCH_SE	PM PCH APWROK 12 19
	PCH_PM_NET	PCH_45S	PCH_SE	PM DSW PWROK 12 40 83
	PCH_PM_NET	PCH_45S	PCH_SE	PM PCH SYS PWROK 12 18 19 40 83
	PCH_PM_NET	PCH_45S	PCH_SE	PM PWRBTN L 12 18 40
	PCH_PM_NET	PCH_45S	PCH_SE	PM THRMTRIP L R 14 41
	PCH_PCTE_WAKE	PCH_45S	PCH_SE	PCIE WAKE L 12 33 35 83
	PCH_PM_NET	PCH_45S	PCH_SE	PCH RCIN L 14
U017	PCIE_D2R_SSD	PCIE_85D	PCIE_D2R	PCIE SSD D2R P<3..0> 13 34
	PCIE_D2R_SSD	PCIE_85D	PCIE_D2R	PCIE SSD D2R N<3..0> 13 34
	PCIE_R2D_SSD	PCIE_85D	PCIE_R2D	PCIE SSD R2D C P<3..0> 13 34
	PCIE_R2D_SSD	PCIE_85D	PCIE_R2D	PCIE SSD R2D C N<3..0> 13 34
		PCIE_85D	PCIE_R2D	PCIE SSD R2D P<3..0> 34
U018		PCIE_85D	PCIE_R2D	PCIE SSD R2D N<3..0> 34

SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE		PCH Constraints 2	
 Apple Inc.	DRAWING NUMBER	051-0675	SIZE D
	REVISION	6.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt
		PAGE	113 OF 119
		SHEET	88 OF 94

DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

Thunderbolt SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
TBT_SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
TBT_SPI	*	=2X_DIELECTRIC	?

Thunderbolt/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
TBTDP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SOURCE: Bill Cornelius’s Thunderbolt Routing Notes

TBT_DP Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
TBTDP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
TBTDP_2SAME	*	=3X_DIELECTRIC	?
TBTDP_TXRX	*	=6X_DIELECTRIC	?
TBTDP_2OTHER	*	=4X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
TBTDP_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
TBTDP_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
TBTDP_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
TBTDP_*	=SAME	*	TBTDP_2SAME
TBTDP_R2D	TBTDP_D2R	*	TBTDP_TXRX
TBTDP_*	*	*	TBTDP_2OTHER

Thunderbolt/DP Net Properties

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
TBT_A_R2D	TBTDP_85D	TBTDP_R2D	TBT A R2D C P<1..0> 28 31 84
TBT_A_R2D	TBTDP_85D	TBTDP_R2D	TBT A R2D C N<1..0> 28 31
TBT_A_R2D	TBTDP_85D	TBTDP_R2D	TBT A R2D P<1..0> 31
TBT_A_R2D	TBTDP_85D	TBTDP_R2D	TBT A R2D N<1..0> 31
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPA ML C P<1> 28 31
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPA ML C N<1> 28 31
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPA ML P<1> 31
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPA ML N<1> 31
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP A LSX ML P<1> 31
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP A LSX ML N<1> 31
DP_TBTPA_ML	DP_85D	DISPLAYPORT	DP TBTPA ML C P<3> 28 31
DP_TBTPA_ML	DP_85D	DISPLAYPORT	DP TBTPA ML C N<3> 28 31
DP_TBTPA_ML	DP_85D	DISPLAYPORT	DP TBTPA ML P<3> 31
DP_TBTPA_ML	DP_85D	DISPLAYPORT	DP TBTPA ML N<3> 31
TBT_A_D2R0	TBTDP_85D	TBTDP_D2R	TBT A D2R C P<0> 31
TBT_A_D2R0	TBTDP_85D	TBTDP_D2R	TBT A D2R C N<0> 31
TBT_A_D2R0	TBTDP_85D	TBTDP_D2R	TBT A D2R P<0> 28 31
TBT_A_D2R0	TBTDP_85D	TBTDP_D2R	TBT A D2R N<0> 28 31
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R C P<1> 31
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R C N<1> 31
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R P<1> 28 31 84
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R N<1> 28 31 84
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R1 AUXDDC P 31
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R1 AUXDDC N 31
TBT_A_AUXCH	DP_85D		DP TBTPA AUXCH C P 28 31
TBT_A_AUXCH	DP_85D		DP TBTPA AUXCH C N 28 31
TBT_A_AUXCH	DP_85D		DP TBTPA AUXCH P 31
TBT_A_AUXCH	DP_85D		DP TBTPA AUXCH N 31

TBT_B_R2D	TBTDP_85D	TBTDP_R2D	TBT B R2D C P<1..0> 28 32
TBT_B_R2D	TBTDP_85D	TBTDP_R2D	TBT B R2D C N<1..0> 28 32
TBT_B_R2D	TBTDP_85D	TBTDP_R2D	TBT B R2D P<1..0> 32
TBT_B_R2D	TBTDP_85D	TBTDP_R2D	TBT B R2D N<1..0> 32
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPB ML C P<1> 28 32
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPB ML C N<1> 28 32
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPB ML P<1> 32
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPB ML N<1> 32
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP B LSX ML P<1> 32
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP B LSX ML N<1> 32
DP_TBTPB_ML	DP_85D	DISPLAYPORT	DP TBTPB ML C P<3> 28 32
DP_TBTPB_ML	DP_85D	DISPLAYPORT	DP TBTPB ML C N<3> 28 32
DP_TBTPB_ML	DP_85D	DISPLAYPORT	DP TBTPB ML P<3> 32
DP_TBTPB_ML	DP_85D	DISPLAYPORT	DP TBTPB ML N<3> 32
TBT_B_D2R0	TBTDP_85D	TBTDP_D2R	TBT B D2R C P<0> 32
TBT_B_D2R0	TBTDP_85D	TBTDP_D2R	TBT B D2R C N<0> 32
TBT_B_D2R0	TBTDP_85D	TBTDP_D2R	TBT B D2R P<0> 28 32
TBT_B_D2R0	TBTDP_85D	TBTDP_D2R	TBT B D2R N<0> 28 32
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R C P<1> 32
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R C N<1> 32
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R P<1> 28 32
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R N<1> 28 32
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R1 AUXDDC P 32
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R1 AUXDDC N 32
TBT_B_AUXCH	DP_85D		DP TBTPB AUXCH C P 28 32
TBT_B_AUXCH	DP_85D		DP TBTPB AUXCH C N 28 32
TBT_B_AUXCH	DP_85D		DP TBTPB AUXCH P 32
TBT_B_AUXCH	DP_85D		DP TBTPB AUXCH N 32

Only used on dual-port hosts.

Thunderbolt IC Net Properties

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
	DP_85D	DISPLAYPORT	DP TBTSRC ML C P<3..0> 28
	DP_85D	DISPLAYPORT	DP TBTSRC ML C N<3..0> 28
	DP_85D	DISPLAYPORT	DP TBTSRC AUXCH C P 28
	DP_85D	DISPLAYPORT	DP TBTSRC AUXCH C N 28
TBT_SPT_CLK	TBT_SPT_45S	TBT_SPT	TBT SPI CLK 28
TBT_SPT_M0SI	TBT_SPT_45S	TBT_SPT	TBT SPI MOSI 28
TBT_SPT_MISO	TBT_SPT_45S	TBT_SPT	TBT SPI MISO 28
TBT_SPT_CS_L	TBT_SPT_45S	TBT_SPT	TBT SPI CS_L 28

Only used on hosts supporting Thunderbolt video-in

SYNC MASTER=CLEAN J45

SYNC DATE=04/26/2013

Thunderbolt Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
051-0675

REVISION
6.0.0

BRANCH
dvt

PAGE
115 OF 119

SHEET
90 OF 94

MIPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
MIPI_850	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
MIPI_20THER	*	=4X_DIELECTRIC	?
MIPI_2CLK	*	=6X_DIELECTRIC	?
MIPICKL_20THER	*	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI_DATA	*	*	MIPI_20THER
MIPI_DATA	CLK_MIPI	*	MIPI_2CLK
CLK_MIPI	*	*	MIPICKL_20THER

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
S2_MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
S2_MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
S2_DATA2SELF	*	=2X_DIELECTRIC	?
S2_DQS20WNDATA	*	=2X_DIELECTRIC	?
S2_CMD2CMD	*	=2X_DIELECTRIC	?
S2_CMD2CTRL	*	=2X_DIELECTRIC	?
S2_CTRL2CTRL	*	=2X_DIELECTRIC	?
S2_20THERMEM	*	=4X_DIELECTRIC	?
S2MEM_2PWR	*	=2X_DIELECTRIC	?
S2MEM_2GND	*	=2X_DIELECTRIC	?
S2MEM_20THER	*	=6X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
S2_DATA2SELF	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_DQS20WNDATA	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CMD	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CTRL	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CTRL2CTRL	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_20THERMEM	TOP,BOTTOM	=6x_DIELECTRIC	?
S2MEM_2PWR	TOP,BOTTOM	=4x_DIELECTRIC	?
S2MEM_2GND	TOP,BOTTOM	=4x_DIELECTRIC	?
S2MEM_20THER	TOP,BOTTOM	=10x_DIELECTRIC	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DATA*	*	*	S2MEM_20THER
S2_MEM_DQS*	*	*	S2MEM_20THER
S2_MEM_CMD	*	*	S2MEM_20THER
S2_MEM_CTRL	*	*	S2MEM_20THER
S2_MEM_CLK	*	*	S2MEM_20THER
S2_MEM_DATA*	=SAME	*	S2_DATA2SELF
S2_MEM_CMD	S2_MEM_CMD	*	S2_CMD2CMD
S2_MEM_CMD	S2_MEM_CTRL	*	S2_CMD2CTRL
S2_MEM_CTRL	S2_MEM_CTRL	*	S2_CTRL2CTRL
S2_MEM_*	S2_MEM_*	*	S2_20THERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DQS1	S2_MEM_DATA1	*	S2_DQS20WNDATA
S2_MEM_DQS0	S2_MEM_DATA0	*	S2_DQS20WNDATA

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR
S2_MEM_PWR	*	*	DEFAULT

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	S2_MEM_*	*	S2MEM_2GND

Camera Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE	
		PHYSICAL	SPACING
	S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK
	S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK
	S2_MEM_CTRL	S2_MEM_45S	S2_MEM_CTRL
	S2_MEM_CTRL	S2_MEM_45S	S2_MEM_CTRL
	S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL
	S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL
	S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD
	S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD
	S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD
	S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD
	S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0
	S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0
	S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1
	S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1
	S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0
	S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1
	S2_MEM_A	S2_MEM_45S	S2_MEM_CMD
	S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0
	S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1
	MIPI_DATA_S2	MIPI_85D	MIPI_DATA
	MIPI_DATA_S2	MIPI_85D	MIPI_DATA
		MIPI_85D	MIPI_DATA
		MIPI_85D	MIPI_DATA
	MIPI_CLK_S2	MIPI_85D	CLK_MIPI
	MIPI_CLK_S2	MIPI_85D	CLK_MIPI
		MIPI_85D	CLK_MIPI
		MIPI_85D	CLK_MIPI
			S2_MEM_PWR
			S2_MEM_PWR
			S2_MEM_PWR
			S2_MEM_PWR

SYNC MASTER=CLEAN J45

SYNC DATE=04/26/2013

Camera Constraints

 Apple Inc.

DRAWING NUMBER
051-0675

SIZE
D


REVISION
6.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

BRANCH
dvt

PAGE
116 OF 119

SHEET
91 OF 94



SYNC_MASTER=CLEAN_J45

SYNC_DATE=04/26/2013

SMC Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-0675

REVISION

6.0.0

BRANCH

dvt

PAGE

117 OF 119

SHEET

92 OF 94

QQ 群：146981744

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1T01_50S	"	=1:1_DIFFPAIR	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
THERM_1T01_50S	"	=1:1_DIFFPAIR	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
DIFFPAIR	"	=1:1_DIFFPAIR			=1:1_DIFFPAIR	=1:1_DIFFPAIR	=1:1_DIFFPAIR
AUDIODIFF	"	=1:1_DIFFPAIR	0.1 MM	0.1 MM	16 MM	0.1 MM	0.1 MM
THERM_45S_CPUVISMS1	"	=1:1_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	0.2 MM	0.2 MM
THERM_1T01_45S	"	=1:1_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
SENSE_1T01_45S	"	=1:1_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2X_DIELECTRIC	?
THERM	*	=2X_DIELECTRIC	?
AUDIO	*	=2X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P2961
GND	PCIE_*	*	GND_P2961
GND	SATA_*	*	GND_P2961
USB	GND	*	GND_P2961
CLK_PCIE	SB_POWER	*	PwR_P2961
SB_POWER	SATA_*	*	PwR_P2961
USB	SB_POWER	*	PwR_P2961

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_72D OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_37S OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_85D OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
PCIE_85D OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	10 MM OVERRIDE	OVERRIDE	OVERRIDE
USB_85D	TOP			0.1 MM	500 MIL		
CPU_27P4S	BOTTOM			0.23 MM	100 MIL		
USB3_85D	TOP			0.1 MM	500 MIL		
USB3_85D	ISL10			0.075 MM			0.090 MM
DP_85D	ISL9			0.075 MM			0.090 MM
PCIE_85D	ISL10			0.075 MM			0.090 MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
1T01_DIFFPAIR	*	1:1_DIFFPAIR

J15 Specific Net Properties

ELECTRICAL CONSTRAINT SET		MET. TYPE		
		PHYSICAL	SPACING	
H240	SENSE_DIEFPAIR	THERM 1T01 45S	THERM	ISNS CPUDDR P
H241	SENSE_DIEFPAIR	THERM 1T01 45S	THERM	ISNS CPUDDR N
H242		THERM 1T01 45S	THERM	ISNS CPU DDR R P
H243		THERM 1T01 45S	THERM	ISNS CPU DDR R N
	SENSE_DIEFPAIR	THERM 1T01 45S	THERM	CPUTHMSNS D2 P
	SENSE_DIEFPAIR	THERM 1T01 45S	THERM	CPUTHMSNS D2 N
H246	SENSE_DIEFPAIR	THERM 1T01 45S	THERM	ISNS LCD PANEL P
H247	SENSE_DIEFPAIR	THERM 1T01 45S	THERM	ISNS LCD PANEL N
	SENSE_DIEFPAIR	THERM 1T01 45S	THERM	DDR3THMSNS D1 P
	SENSE_DIEFPAIR	THERM 1T01 45S	THERM	DDR3THMSNS D1 N
	SENSE_DIEFPAIR	THERM 1T01 45S	THERM	GPUHMSNS D P
	SENSE_DIEFPAIR	THERM 1T01 45S	THERM	GPUHMSNS D N
	SENSE_DIEFPAIR	SENSE 1T01 45S	SENSE	ISNS 1V35 MEM P
	SENSE_DIEFPAIR	SENSE 1T01 45S	SENSE	ISNS 1V35 MEM N
H410		SENSE 1T01 45S	SENSE	ISNS 1V35 MEM R P
H411		SENSE 1T01 45S	SENSE	ISNS 1V35 MEM R N
	SENSE_DIEFPAIR	SENSE 1T01 45S	SENSE	ISNS AIRPORT P
	SENSE_DIEFPAIR	SENSE 1T01 45S	SENSE	ISNS AIRPORT N
		SENSE 1T01 45S	SENSE	ISNS AIRPORT R P
		SENSE 1T01 45S	SENSE	ISNS AIRPORT R N
	SENSE_DIEFPAIR	SENSE 1T01 45S	SENSE	ISNS LCDBKLT N
	SENSE_DIEFPAIR	SENSE 1T01 45S	SENSE	ISNS LCDBKLT P
H248	SENSE_DIEFPAIR	SENSE 1T01 55S	SENSE	ISNS GPUFB R P
H249	SENSE_DIEFPAIR	SENSE 1T01 55S	SENSE	ISNS GPUFB R N
	SENSE_DIEFPAIR	SENSE 1T01 55S	SENSE	GPUFB CS P
H250	SENSE_DIEFPAIR	SENSE 1T01 55S	SENSE	GPUFB CS N
	SENSE_DIEFPAIR	SENSE 1T01 45S	SENSE	ISNS HS OTHER5V P
	SENSE_DIEFPAIR	SENSE 1T01 45S	SENSE	ISNS HS OTHER5V N
H251	SENSE_DIEFPAIR	SENSE 1T01 45S	SENSE	ISNS HS OTHER3V3 P
H252	SENSE_DIEFPAIR	SENSE 1T01 45S	SENSE	ISNS HS OTHER3V3 N
	SENSE_DIEFPAIR	SENSE 1T01 45S	SENSE	ISNS HS COMPUTING P
	SENSE_DIEFPAIR	SENSE 1T01 45S	SENSE	ISNS HS COMPUTING N
H253	SENSE_DIEFPAIR	SENSE 1T01 55S	SENSE	P1V05 GPU CS P
H254	SENSE_DIEFPAIR	SENSE 1T01 55S	SENSE	P1V05 GPU CS N
H255	SENSE_DIEFPAIR	SENSE 1T01 55S	SENSE	ISNS HS GPU P
H256	SENSE_DIEFPAIR	SENSE 1T01 55S	SENSE	ISNS HS GPU N
		SENSE 1T01 45S	SENSE	CPUVR ISNS P
		SENSE 1T01 45S	SENSE	CPUVR ISNS N
H244	SENSE_DIEFPAIR	SENSE 1T01 55S	SENSE	ISNS PP1V0 S0GPU R P
H245	SENSE_DIEFPAIR	SENSE 1T01 55S	SENSE	ISNS PP1V0 S0GPU R N
H257	SENSE_DIEFPAIR	THERM 1T01 45S	THERM	P1V05 GPU PEX IOVDD SNS P
H258	SENSE_DIEFPAIR	THERM 1T01 45S	THERM	P1V05 GPU PEX IOVDD SNS N
H259	SENSE_DIEFPAIR	THERM 45S CPUVRTSNS1	THERM	CPUVR ISNS1 P
H260	SENSE_DIEFPAIR	THERM 45S CPUVRTSNS1	THERM	CPUVR ISNS1 N
H261	SENSE_DIEFPAIR	THERM 45S CPUVRTSNS1	THERM	CPUVR ISNS2 P
H262	SENSE_DIEFPAIR	THERM 45S CPUVRTSNS1	THERM	CPUVR ISNS2 N
H263	SENSE_DIEFPAIR	THERM 45S CPUVRTSNS1	THERM	CPUVR ISNS3 P
H264	SENSE_DIEFPAIR	THERM 45S CPUVRTSNS1	THERM	CPUVR ISNS3 N
H265	SENSE_DIEFPAIR	THERM 1T01 45S	THERM	CPUVR ISUM R P
H266	SENSE_DIEFPAIR	THERM 1T01 45S	THERM	CPUVR ISUM R N
H267	SENSE_DIEFPAIR	THERM 1T01 55S	THERM	GFXIMVP ISNS2 P
H268	SENSE_DIEFPAIR	THERM 1T01 55S	THERM	GFXIMVP ISNS2 N
H269	SENSE_DIEFPAIR	THERM 1T01 55S	THERM	GFXIMVP ISNS1 P
H270	SENSE_DIEFPAIR	THERM 1T01 55S	THERM	GFXIMVP ISNS1 N
H271	SENSE_DIEFPAIR	THERM 1T01 55S	THERM	GPU TDIODE P
H272	SENSE_DIEFPAIR	THERM 1T01 55S	THERM	GPU TDIODE N
H273	SENSE_DIEFPAIR	40 OHM SE	THERM	GPUVCORE SENSE P
H274	SENSE_DIEFPAIR	40 OHM SE	THERM	GPUVCORE SENSE N

R409	AUDIO_DTFEPAIR	AUDIOTDIEFF	AUDIO	ISNS TBT N	45
R409	AUDIO_DTFEPAIR	AUDIOTDIEFF	AUDIO	ISNS TBT P	45
R409		AUDIOTDIEFF	AUDIO	ISNS TBT R N	45
R409		AUDIOTDIEFF	AUDIO	ISNS TBT R P	45
R446	SENSE_DTFEPAIR	THERM_1T01_45S	THERM	ISNS SSD P	45
R446		THERM_1T01_45S	THERM	ISNS SSD N	45
R446	SENSE_DTFEPAIR	THERM_1T01_45S	THERM	ISNS SSD R P	45
R446		THERM_1T01_45S	THERM	ISNS SSD R N	45
R446	SENSE_DTFEPAIR	THERM_1T01_45S	THERM	P1V05S0 CS P	61
R446		THERM_1T01_45S	THERM	P1V05S0 CS N	61
R446	SENSE_DTFEPAIR	THERM_1T01_45S	THERM	P1V05S0 SENSE P	61
R446		THERM_1T01_45S	THERM	P1V05S0 SENSE N	61
R446	SENSE_DTFEPAIR	THERM_1T01_45S	THERM	TBT THERMD P	47
R446		THERM_1T01_45S	THERM	TBT THERMD N	47
R455	AUDIO_DTFEPAIR	AUDIOTDIEFF	AUDIO	CHGR CSI R P	56
R455		AUDIOTDIEFF	AUDIO	CHGR CSI R N	56
R455	AUDIO_DTFEPAIR	AUDIOTDIEFF	AUDIO	CHGR CS0 R P	56
R455		AUDIOTDIEFF	AUDIO	CHGR CS0 R N	56
R459	SENSE_DTFEPAIR	SENSE_1T01_45S	SENSE	ISNS S2 P	46
R459		SENSE_1T01_45S	SENSE	ISNS S2 N	46
R459	SENSE_DTFEPAIR	SENSE_1T01_45S	SENSE	ISNS S2 R P	46
R459		SENSE_1T01_45S	SENSE	ISNS S2 R N	46

J15 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	MET_TYPE	SPACING
REF00	AUDIOTIEFF	AUDIO	AUD SPKRAMP RSUBIN P
REF00	AUDIOTIEFF	AUDIO	AUD SPKRAMP RSUBIN N
REF00	AUDIOTIEFF	AUDIO	AUD SPKRAMP LSUBIN P
REF00	AUDIOTIEFF	AUDIO	AUD SPKRAMP LSUBIN N
REF00	AUDIOTIEFF	AUDIO	RSUBIN P
REF00	AUDIOTIEFF	AUDIO	RSUBIN N
REF00	AUDIOTIEFF	AUDIO	LSUBIN P
REF00	AUDIOTIEFF	AUDIO	LSUBIN N
REF00	AUDIO_DIEFPATR	AUDIOTIEFF	AUD L02 R P
REF00	AUDIO_DIEFPATR	AUDIOTIEFF	AUD L02 R N
REF00	AUDIO_DIEFPATR	AUDIOTIEFF	AUD L02 L P
REF00	AUDIO_DIEFPATR	AUDIOTIEFF	AUD L02 L N
REF00		AUDIOTIEFF	AUD SPKRAMP RIN P
REF00		AUDIOTIEFF	AUD SPKRAMP RIN N
REF00		AUDIOTIEFF	AUD SPKRAMP LIN P
REF00		AUDIOTIEFF	AUD SPKRAMP LIN N
REF00		AUDIOTIEFF	SPKRAMP RIN P
REF00		AUDIOTIEFF	SPKRAMP RIN N
REF00		AUDIOTIEFF	SPKRAMP LIN P
REF00		AUDIOTIEFF	SPKRAMP LIN N
REF00	AUDIO_DIEFPATR	DIEFPATR	SPKRCONN SL OUT P
REF00	AUDIO_DIEFPATR	DIEFPATR	SPKRCONN SL OUT N
REF00	AUDIO_DIEFPATR	DIEFPATR	SPKRCONN SR OUT P
REF00	AUDIO_DIEFPATR	DIEFPATR	SPKRCONN SR OUT N
REF00	AUDIO_DIEFPATR	DIEFPATR	SPKRCONN L OUT P
REF00	AUDIO_DIEFPATR	DIEFPATR	SPKRCONN L OUT N
REF00	AUDIO_DIEFPATR	DIEFPATR	SPKRCONN R OUT P
REF00	AUDIO_DIEFPATR	DIEFPATR	SPKRCONN R OUT N
REF00	AUDIO_DIEFPATR	DIEFPATR	AUD MIC IN1 R P
REF00	AUDIO_DIEFPATR	DIEFPATR	AUD MIC IN1 R N
REF00	AUDIO_DIEFPATR	DIEFPATR	CODEC HS MIC P
REF00	AUDIO_DIEFPATR	DIEFPATR	CODEC HS MIC N
REF00	AUDIO_DIEFPATR	DIEFPATR	AUD MIC IN1 L P
REF00		DIEFPATR	AUD MIC IN1 L N
REF00		DIEFPATR	AUD HS MIC P
REF00		DIEFPATR	AUD HS MIC N
REF00		DIEFPATR	HS MIC P
REF00		DIEFPATR	HS MIC N
REF00		DIEFPATR	AUD CONN HS MIC P
REF00		DIEFPATR	AUD CONN HS MIC N
REF00	AUDIO_DIEFPATR	AUDIOTIEFF	AUD L03 R P
REF00	AUDIO_DIEFPATR	AUDIOTIEFF	AUD L03 R N
REF00	AUDIO_DIEFPATR	AUDIOTIEFF	AUD L03 L P
REF00	AUDIO_DIEFPATR	AUDIOTIEFF	AUD L03 L N
		SB_POWER	PP3V3 S5
		SB_POWER	PP3V3 S0
		SB_POWER	PP1V35 S3RS0 CPUDDR
		GND	GND

SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE		DRAWING NUMBER	
Project Specific Constraints		051-0675	
 Apple Inc.		SIZE	
		D	
		REVISION	
		6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REDUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED.		dvt	
		PAGE	
		118 OF 119	
		SHEET	
		93 OF 94	

