

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
<REV>	<ECN>	<ECO_DESCRIPTION>	<ECODATE>

J92 MLB NEWARK - DVT

11/21/2014

Page	Contents	Sync	Date
1	Table of Contents	MASTER	
2	BOM Configuration	J43_MLB	10/24/2012
3	J92 BOM Variants	J43_MLB	10/24/2012
4	PD PARTS	J43_MLB	10/24/2012
5	CPU GFX/DC TEST	J92_WILL	04/10/2013
6	CPU Misc/JTAG/CFG/RSVD	J92_WILL	04/10/2013
7	CPU DDR3/LPDDR3 Interfaces	J92_LS_MLB	07/17/2013
8	CPU/PCH POWER	J92_DEVMLB	10/01/2013
9	CPU/PCH GROUNDS	J92_WILL	04/10/2013
10	CPU Decoupling	J92_DEVMLB	10/01/2013
11	PCH Decoupling	J92_DEVMLB	09/23/2013
12	PCH Audio/JTAG/SATA/CLK	J92_WILL	04/10/2013
13	PCH PM/PCI/GFX	J92_WILL	04/10/2013
14	PCH PCIe/USB/LPC/SPI/SMBus	J92_DEVMLB	06/28/2013
15	PCH GPIO/MISC/LPIO	J92_DEVMLB	08/14/2013
16	CPU/PCH Merged XDP	J92_DEVMLB	09/16/2013
17	Chipset Support	J92_DEVMLB	06/28/2013
18	Project Chipset Support	J92_DEVMLB	08/01/2013
19	LPDDR3 VREF MARGINING	J92_DEVMLB	06/28/2013
20	LPDDR3 DRAM Channel A (0-63)	(MASTER)	(MASTER)
21	LPDDR3 DRAM Channel B (0-63)	(MASTER)	(MASTER)
22	WIFI/BT: MODULE	J72_MLB	11/13/2012
23	SSD Support	J92_DEVMLB	09/11/2013
24	Camera 1 of 2	J92_DEVMLB	07/24/2013
25	Camera 2 of 2	J92_DEVMLB	10/10/2013
26	Low Speed MUXing	J92_DEVMLB	07/08/2014
27	High Speed MUXing	DEV_MLB	04/17/2014
28	Host Port Micro	DEV_LIO	04/30/2014
29	E85 FLEX CONNECTOR	DEV_MLB	04/17/2014
30	Keyboard & Trackpad Conn	J92_DEVMLB	03/26/2014
31	SMC	J92_DEVMLB	10/11/2013
32	SMC Shared Support	J92_DEVMLB	10/11/2013
33	SMC Project Support	J43_MLB	10/24/2012
34	SMBus Connections	J43_MLB	10/24/2012
35	Voltage & Current Sensing	J92_DEVMLB	02/07/2014
36	Temperature Sensing	J92_DEVMLB	09/12/2013
37	SPI+SWD Debug Connector	J92_DEVMLB	07/23/2013

Page		Contents	Sync	Date
38	63	Audio:Left Speaker Amps	J92_DEVHBL	09/19/2013
39	64	Audio:Right Speaker Amps	J92_DEVHBL	09/19/2013
40	67	AUDIO: CONNECTORS	CARA_J92	04/17/2014
41	69	Battery Connector	J43_MLB	10/24/2012
42	70	3.3V G3Hot Regulator	J92_WILL	02/04/2013
43	71	PBus Supply & Battery Charger	J92_DEVHBL	04/04/2014
44	72	CPU VR12.6 VCC Regulator IC	J43_MLB	10/09/2012
45	73	CPU VR12.5 VCC Power Stage	DEV_MLB	04/17/2014
46	74	LPDDR3 Supply	J92_DEVHBL	04/04/2014
47	75	5V & 3.3V Power Supplies	DEV_MLB	04/17/2014
48	76	1.05V S0 Power Supply	J92_DEVHBL	04/04/2014
49	77	LCD Backlight Driver	J92_DEVHBL	10/01/2013
50	78	Misc Power Supplies	J92_DEVHBL	04/04/2014
51	80	Power FETs	J92_DEVHBL	07/24/2013
52	81	Power Control	J92_DEVHBL	09/20/2013
53	83	eDP Display Connector	J92_DEVHBL	09/25/2013
54	84	SSD Controller (1 of 4)	J92_SSD	02/11/2014
55	85	SSD Controller (2 of 4)	J92_DEVHBL	10/10/2013
56	86	SSD Controller (3 of 4)	J92_SSD	02/11/2014
57	87	SSD Controller (4 of 4)	J92_DEVHBL	10/10/2013
58	88	SSD NAND Flash & ROM	J92_SSD	10/07/2013
59	89	SSD SR, Power, & Debug	J92_DEVHBL	02/12/2014
60	100	Power Aliases	J43_MLB	10/24/2012
61	102	Memory Signal Swaps	(MASTER)	(MASTER)
62	103	J92 Signal Aliases	J92_DEVHBL	07/08/2014
63	104	Func Test / No Test	J92_DEVHBL	07/08/2014
64	105	Project FCT/NC/Aliases	J41_MLB	10/24/2012
65	110	PCB Rule Definitions	J43_MLB	10/24/2012
66	111	CPU Constraints	J92_DEVHBL	07/08/2014
67	112	PCH Constraints 1	DEV_MLB	04/17/2014
68	113	PCH Constraints 2	DEV_MLB	04/17/2014
69	114	Memory Constraints	J92_LS_MLB	05/07/2013
70	115	NAND CONSTRAINTS	MASTER	11/16/2011
71	116	Camera Constraints	J92_DEVHBL	08/01/2013
72	117	SMC Constraints	J92_DEVHBL	09/11/2013
73	118	Project Specific Constraints	J92_DEVHBL	04/08/2014
74	120	Reference	J92_DEVHBL	07/15/2013
75	130	Debug Support	MASTER	MASTER

ALIASES RESOLVED

PRODUCT SAFETY REQUIREMENTS:
PCB, UL RECOGNIZED, MIN. 130-C TEMP. RATING AND V-0 FLAME RATING PER UL 796 & UL 94.
PCB TO BE SILK-SCREENED WITH UL/CUL RECOGNITION MARK, MANUFACTURER'S UL FILE
NUMBER, UL PCB MATERIAL DESIGNATION, 130-C TEMP. RATING AND V-0 FLAME RATING.

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-00107	1	SCHEM,MLB-NEWARK,J92	SCH	CRITICAL	
820-00045	1	PCBF,MLB-NEWARK,J92	PCB	CRITICAL	

DRAWING TITLE		DRAWING NUMBER		SIZE	
<PART_DESCRIPTION>		<SCH_NUM>		D	
 Apple Inc.		REVISION			
		<E4LABEL>			
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		<BRANCH>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE		1 OF 130	
		SHEET		1 OF 75	

<

	8	7	6	5	4	3	2	1
D	Top level BOM Variants							
	BOM NUMBER	BOM NAME	BOM OPTIONS					
	639-6568	PCBA,MLB,1.1GHZ,EL 8GB,SAND 256G,WIFI FCC,J92	ALTERNATE,CMN,CPU:1.1GHZ,DRAM:ELP_8GB,NAND:SAND_256GB_1Y_128GBIT,WIFI:FCC,SSDRAM:A1_ELP					
	639-6569	PCBA,MLB,1.1GHZ,EL 8GB,SAND 512G,WIFI FCC,J92	ALTERNATE,CMN,CPU:1.1GHZ,DRAM:ELP_8GB,NAND:SAND_512GB_1Y_128GBIT,WIFI:FCC,SSDRAM:A1_ELP					
	639-6570	PCBA,MLB,1.1GHZ,EL 8GB,TOSH 256G,WIFI FCC,J92	ALTERNATE,CMN,CPU:1.1GHZ,DRAM:ELP_8GB,NAND:TOSH_256GB_1Y_128GBIT,WIFI:FCC,SSDRAM:A1_ELP					
	639-6571	PCBA,MLB,1.1GHZ,EL 8GB,TOSH 512G,WIFI FCC,J92	ALTERNATE,CMN,CPU:1.1GHZ,DRAM:ELP_8GB,NAND:TOSH_512GB_1Y_128GBIT,WIFI:FCC,SSDRAM:A1_ELP					
	639-6572	PCBA,MLB,1.2GHZ,EL 8GB,SAND 256G,WIFI FCC,J92	ALTERNATE,CMN,CPU:1.2GHZ,DRAM:ELP_8GB,NAND:SAND_256GB_1Y_128GBIT,WIFI:FCC,SSDRAM:A1_ELP					
	639-6573	PCBA,MLB,1.2GHZ,EL 8GB,SAND 512G,WIFI FCC,J92	ALTERNATE,CMN,CPU:1.2GHZ,DRAM:ELP_8GB,NAND:SAND_512GB_1Y_128GBIT,WIFI:FCC,SSDRAM:A1_ELP					
	639-6574	PCBA,MLB,1.2GHZ,EL 8GB,TOSH 256G,WIFI FCC,J92	ALTERNATE,CMN,CPU:1.2GHZ,DRAM:ELP_8GB,NAND:TOSH_256GB_1Y_128GBIT,WIFI:FCC,SSDRAM:A1_ELP					
	639-6575	PCBA,MLB,1.2GHZ,EL 8GB,TOSH 512G,WIFI FCC,J92	ALTERNATE,CMN,CPU:1.2GHZ,DRAM:ELP_8GB,NAND:TOSH_512GB_1Y_128GBIT,WIFI:FCC,SSDRAM:A1_ELP					
	639-6576	PCBA,MLB,1.3GHZ,EL 8GB,SAND 256G,WIFI FCC,J92	ALTERNATE,CMN,CPU:1.3GHZ,DRAM:ELP_8GB,NAND:SAND_256GB_1Y_128GBIT,WIFI:FCC,SSDRAM:A1_ELP					
	639-6577	PCBA,MLB,1.3GHZ,EL 8GB,SAND 512G,WIFI FCC,J92	ALTERNATE,CMN,CPU:1.3GHZ,DRAM:ELP_8GB,NAND:SAND_512GB_1Y_128GBIT,WIFI:FCC,SSDRAM:A1_ELP					
	639-6578	PCBA,MLB,1.3GHZ,EL 8GB,TOSH 256G,WIFI FCC,J92	ALTERNATE,CMN,CPU:1.3GHZ,DRAM:ELP_8GB,NAND:TOSH_256GB_1Y_128GBIT,WIFI:FCC,SSDRAM:A1_ELP					
	639-6579	PCBA,MLB,1.3GHZ,EL 8GB,TOSH 512G,WIFI FCC,J92	ALTERNATE,CMN,CPU:1.3GHZ,DRAM:ELP_8GB,NAND:TOSH_512GB_1Y_128GBIT,WIFI:FCC,SSDRAM:A1_ELP					
	639-6580	PCBA,MLB,1.1GHZ,EL 8GB,SAND 256G,WIFI ETSI,J92	ALTERNATE,CMN,CPU:1.1GHZ,DRAM:ELP_8GB,NAND:SAND_256GB_1Y_128GBIT,WIFI:ETSI,SSDRAM:A1_ELP					
	639-6581	PCBA,MLB,1.1GHZ,EL 8GB,SAND 512G,WIFI ETSI,J92	ALTERNATE,CMN,CPU:1.1GHZ,DRAM:ELP_8GB,NAND:SAND_512GB_1Y_128GBIT,WIFI:ETSI,SSDRAM:A1_ELP					
	639-6582	PCBA,MLB,1.1GHZ,EL 8GB,TOSH 256G,WIFI ETSI,J92	ALTERNATE,CMN,CPU:1.1GHZ,DRAM:ELP_8GB,NAND:TOSH_256GB_1Y_128GBIT,WIFI:ETSI,SSDRAM:A1_ELP					
	639-6583	PCBA,MLB,1.1GHZ,EL 8GB,TOSH 512G,WIFI ETSI,J92	ALTERNATE,CMN,CPU:1.1GHZ,DRAM:ELP_8GB,NAND:TOSH_512GB_1Y_128GBIT,WIFI:ETSI,SSDRAM:A1_ELP					
	639-6584	PCBA,MLB,1.2GHZ,EL 8GB,SAND 256G,WIFI ETSI,J92	ALTERNATE,CMN,CPU:1.2GHZ,DRAM:ELP_8GB,NAND:SAND_256GB_1Y_128GBIT,WIFI:ETSI,SSDRAM:A1_ELP					
	639-6585	PCBA,MLB,1.2GHZ,EL 8GB,SAND 512G,WIFI ETSI,J92	ALTERNATE,CMN,CPU:1.2GHZ,DRAM:ELP_8GB,NAND:SAND_512GB_1Y_128GBIT,WIFI:ETSI,SSDRAM:A1_ELP					
C	639-6586	PCBA,MLB,1.2GHZ,EL 8GB,TOSH 256G,WIFI ETSI,J92	ALTERNATE,CMN,CPU:1.2GHZ,DRAM:ELP_8GB,NAND:TOSH_256GB_1Y_128GBIT,WIFI:ETSI,SSDRAM:A1_ELP					
	639-6587	PCBA,MLB,1.2GHZ,EL 8GB,TOSH 512G,WIFI ETSI,J92	ALTERNATE,CMN,CPU:1.2GHZ,DRAM:ELP_8GB,NAND:TOSH_512GB_1Y_128GBIT,WIFI:ETSI,SSDRAM:A1_ELP					
	639-6588	PCBA,MLB,1.3GHZ,EL 8GB,SAND 256G,WIFI ETSI,J92	ALTERNATE,CMN,CPU:1.3GHZ,DRAM:ELP_8GB,NAND:SAND_256GB_1Y_128GBIT,WIFI:ETSI,SSDRAM:A1_ELP					
	639-6589	PCBA,MLB,1.3GHZ,EL 8GB,SAND 512G,WIFI ETSI,J92	ALTERNATE,CMN,CPU:1.3GHZ,DRAM:ELP_8GB,NAND:SAND_512GB_1Y_128GBIT,WIFI:ETSI,SSDRAM:A1_ELP					
	639-6590	PCBA,MLB,1.3GHZ,EL 8GB,TOSH 256G,WIFI ETSI,J92	ALTERNATE,CMN,CPU:1.3GHZ,DRAM:ELP_8GB,NAND:TOSH_256GB_1Y_128GBIT,WIFI:ETSI,SSDRAM:A1_ELP					
	639-6591	PCBA,MLB,1.3GHZ,EL 8GB,TOSH 512G,WIFI ETSI,J92	ALTERNATE,CMN,CPU:1.3GHZ,DRAM:ELP_8GB,NAND:TOSH_512GB_1Y_128GBIT,WIFI:ETSI,SSDRAM:A1_ELP					
	639-6592	PCBA,MLB,1.1GHZ,EL 8GB,SAND 256G,WIFI APAC,J92	ALTERNATE,CMN,CPU:1.1GHZ,DRAM:ELP_8GB,NAND:SAND_256GB_1Y_128GBIT,WIFI:APAC,SSDRAM:A1_ELP					
	639-6593	PCBA,MLB,1.1GHZ,EL 8GB,SAND 512G,WIFI APAC,J92	ALTERNATE,CMN,CPU:1.1GHZ,DRAM:ELP_8GB,NAND:SAND_512GB_1Y_128GBIT,WIFI:APAC,SSDRAM:A1_ELP					
	639-6594	PCBA,MLB,1.1GHZ,EL 8GB,TOSH 256G,WIFI APAC,J92	ALTERNATE,CMN,CPU:1.1GHZ,DRAM:ELP_8GB,NAND:TOSH_256GB_1Y_128GBIT,WIFI:APAC,SSDRAM:A1_ELP					
	639-6595	PCBA,MLB,1.1GHZ,EL 8GB,TOSH 512G,WIFI APAC,J92	ALTERNATE,CMN,CPU:1.1GHZ,DRAM:ELP_8GB,NAND:TOSH_512GB_1Y_128GBIT,WIFI:APAC,SSDRAM:A1_ELP					
	639-6596	PCBA,MLB,1.2GHZ,EL 8GB,SAND 256G,WIFI APAC,J92	ALTERNATE,CMN,CPU:1.2GHZ,DRAM:ELP_8GB,NAND:SAND_256GB_1Y_128GBIT,WIFI:APAC,SSDRAM:A1_ELP					
	639-6597	PCBA,MLB,1.2GHZ,EL 8GB,SAND 512G,WIFI APAC,J92	ALTERNATE,CMN,CPU:1.2GHZ,DRAM:ELP_8GB,NAND:SAND_512GB_1Y_128GBIT,WIFI:APAC,SSDRAM:A1_ELP					
	639-6598	PCBA,MLB,1.2GHZ,EL 8GB,TOSH 256G,WIFI APAC,J92	ALTERNATE,CMN,CPU:1.2GHZ,DRAM:ELP_8GB,NAND:TOSH_256GB_1Y_128GBIT,WIFI:APAC,SSDRAM:A1_ELP					
	639-6599	PCBA,MLB,1.2GHZ,EL 8GB,TOSH 512G,WIFI APAC,J92	ALTERNATE,CMN,CPU:1.2GHZ,DRAM:ELP_8GB,NAND:TOSH_512GB_1Y_128GBIT,WIFI:APAC,SSDRAM:A1_ELP					
	639-6600	PCBA,MLB,1.3GHZ,EL 8GB,SAND 256G,WIFI APAC,J92	ALTERNATE,CMN,CPU:1.3GHZ,DRAM:ELP_8GB,NAND:SAND_256GB_1Y_128GBIT,WIFI:APAC,SSDRAM:A1_ELP					
	639-6601	PCBA,MLB,1.3GHZ,EL 8GB,SAND 512G,WIFI APAC,J92	ALTERNATE,CMN,CPU:1.3GHZ,DRAM:ELP_8GB,NAND:SAND_512GB_1Y_128GBIT,WIFI:APAC,SSDRAM:A1_ELP					
	639-6602	PCBA,MLB,1.3GHZ,EL 8GB,TOSH 256G,WIFI APAC,J92	ALTERNATE,CMN,CPU:1.3GHZ,DRAM:ELP_8GB,NAND:TOSH_256GB_1Y_128GBIT,WIFI:APAC,SSDRAM:A1_ELP					
	639-6603	PCBA,MLB,1.3GHZ,EL 8GB,TOSH 512G,WIFI APAC,J92	ALTERNATE,CMN,CPU:1.3GHZ,DRAM:ELP_8GB,NAND:TOSH_512GB_1Y_128GBIT,WIFI:APAC,SSDRAM:A1_ELP					
	639-6604	PCBA,MLB,1.1GHZ,EL 8GB,SAND 256G,WIFI IND,J92	ALTERNATE,CMN,CPU:1.1GHZ,DRAM:ELP_8GB,NAND:SAND_256GB_1Y_128GBIT,WIFI:IND,SSDRAM:A1_ELP					
	639-6605	PCBA,MLB,1.1GHZ,EL 8GB,SAND 512G,WIFI IND,J92	ALTERNATE,CMN,CPU:1.1GHZ,DRAM:ELP_8GB,NAND:SAND_512GB_1Y_128GBIT,WIFI:IND,SSDRAM:A1_ELP					
639-6606	PCBA,MLB,1.1GHZ,EL 8GB,TOSH 256G,WIFI IND,J92	ALTERNATE,CMN,CPU:1.1GHZ,DRAM:ELP_8GB,NAND:TOSH_256GB_1Y_128GBIT,WIFI:IND,SSDRAM:A1_ELP						
639-6607	PCBA,MLB,1.1GHZ,EL 8GB,TOSH 512G,WIFI IND,J92	ALTERNATE,CMN,CPU:1.1GHZ,DRAM:ELP_8GB,NAND:TOSH_512GB_1Y_128GBIT,WIFI:IND,SSDRAM:A1_ELP						
639-6608	PCBA,MLB,1.2GHZ,EL 8GB,SAND 256G,WIFI IND,J92	ALTERNATE,CMN,CPU:1.2GHZ,DRAM:ELP_8GB,NAND:SAND_256GB_1Y_128GBIT,WIFI:IND,SSDRAM:A1_ELP						
639-6609	PCBA,MLB,1.2GHZ,EL 8GB,SAND 512G,WIFI IND,J92	ALTERNATE,CMN,CPU:1.2GHZ,DRAM:ELP_8GB,NAND:SAND_512GB_1Y_128GBIT,WIFI:IND,SSDRAM:A1_ELP						
639-6610	PCBA,MLB,1.2GHZ,EL 8GB,TOSH 256G,WIFI IND,J92	ALTERNATE,CMN,CPU:1.2GHZ,DRAM:ELP_8GB,NAND:TOSH_256GB_1Y_128GBIT,WIFI:IND,SSDRAM:A1_ELP						
639-6611	PCBA,MLB,1.2GHZ,EL 8GB,TOSH 512G,WIFI IND,J92	ALTERNATE,CMN,CPU:1.2GHZ,DRAM:ELP_8GB,NAND:TOSH_512GB_1Y_128GBIT,WIFI:IND,SSDRAM:A1_ELP						
639-6612	PCBA,MLB,1.3GHZ,EL 8GB,SAND 256G,WIFI IND,J92	ALTERNATE,CMN,CPU:1.3GHZ,DRAM:ELP_8GB,NAND:SAND_256GB_1Y_128GBIT,WIFI:IND,SSDRAM:A1_ELP						
639-6613	PCBA,MLB,1.3GHZ,EL 8GB,SAND 512G,WIFI IND,J92	ALTERNATE,CMN,CPU:1.3GHZ,DRAM:ELP_8GB,NAND:SAND_512GB_1Y_128GBIT,WIFI:IND,SSDRAM:A1_ELP						
639-6614	PCBA,MLB,1.3GHZ,EL 8GB,TOSH 256G,WIFI IND,J92	ALTERNATE,CMN,CPU:1.3GHZ,DRAM:ELP_8GB,NAND:TOSH_256GB_1Y_128GBIT,WIFI:IND,SSDRAM:A1_ELP						
639-6615	PCBA,MLB,1.3GHZ,EL 8GB,TOSH 512G,WIFI IND,J92	ALTERNATE,CMN,CPU:1.3GHZ,DRAM:ELP_8GB,NAND:TOSH_512GB_1Y_128GBIT,WIFI:IND,SSDRAM:A1_ELP						
B	Partial & development BOMs							
	BOM NUMBER	BOM NAME	BOM OPTIONS					
	685-00014	CMN PTS,PCBA,MLB-NEWARK,J92	MLB_COMMON					
	685-00003	POP,MLB,S1X-A2,ELP-4GBIT,X261	S1X:A2,S1X_DRAM:ELPIDA					
	685-00004	POP,MLB,S1X-A2,HYN-4GBIT,X261	S1X:A2,S1X_DRAM:HYNIX					
	939-00043	PCBA,MLB,NO CPU,EL 8GB,TOSH 256G,WIFI FCC,X261	ALTERNATE,CMN,DRAM:ELP_8GB,NAND:TOSH_256GB_1Y_128GBIT,WIFI:FCC,SSDRAM:A1_ELP					
	Common BOM							
A	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION		
	685-00014	1	CMN PTS,PCBA,MLB-NEWARK,J92	CMNPPTS	CRITICAL	CMN		
	Programmable Parts							
	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION		
	341S00196	1	BT ROM (VXX) DVT,2MBIT,X261	U3570	CRITICAL	BT:PROG		
	341S00197	1	WIFI ROM (PXXXX) DVT,WW1,X261	U3580	CRITICAL	WIFI:FCC		
	341S00198	1	WIFI ROM (PXXXX) DVT,WW2,X261	U3580	CRITICAL	WIFI:ETSI		
341S00199	1	WIFI ROM (PXXXX) DVT,WW3,X261	U3580	CRITICAL	WIFI:APAC			
341S00200	1	WIFI ROM (PXXXX) DVT,IND,X261	U3580	CRITICAL	WIFI:IND			
BOM Groups								
BOM GROUP	BOM OPTIONS							
MLB_PROGPARTS	BOOTROM:PROG,BT:PROG,SMC:PROG,SSDROM:PROG,HPM:PROG							
	8	7	6	5	4	3	2	1

SYNC MASTER=J43 MLB						SYNC DATE=10/24/2012	
PAGE TITLE						J92 BOM Variants	
 Apple Inc.					DRAWING NUMBER	SIZE	
					<SCH_NUM>	D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED					REVISION		
					<E4LABEL>		
					BRANCH		
					<BRANCH>		
					PAGE		
					3 OF 130		
					SHEET		
					3 OF 75		

SYNC MASTER=J43 MLB

SYNC DATE=10/24/2012

PAGE TITLE

J92 BOM Variants

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH


<BRANCH>

PAGE

3 OF 130

SHEET

3 OF 75



8

7

6

5

4

3

2



1


D

C

B

A








TBD: Confirm w/ Intel which still apply for BDW-Y

CFG<10>:SAFE MODE BOOT	1 = NORMAL OPERATION	0 = POWER FEATURES NOT ACTIVE
CFG<9> :NO SVID-CAPABLE VR	1 = VR SUPPORTS SVID	0 = VR DOES NOT SUPPORT SVID
CFG<8> :ALLOW NOA ON LOCKED UNITS	1 = NORMAL OPERATION	0 = NOA ALWAYS UNLOCKED
CFG<4> :eDP ENABLE/DISABLE	1 = DISABLED	0 = ENABLED
CFG<1> :PCH-LESS MODE	1 = NORMAL OPERATION	0 = PCH-LESS MODE
CFG<0> :RESET SEQUENCE STALL	1 = NORMAL OPERATION	0 = STALL AFTER PCU PLL LOCK


These can be placed close to J1800 and are only for debug access






A

A





SYNC MASTER=J92 WILL

SYNC DATE=04/10/2013

CPU/PCH GROUNDS

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH


<BRANCH>


PAGE

9 OF 130

SHEET


9 OF 75








LPT-LP current estimates from Lynx Point-LP PCH EDS, doc #503118, v1.0
as well as from clarification email, from Srin, dated 9/10/2012 2:11pm.


SYNC MASTER=J92 DEVMLB		SYNC DATE=09/23/2013	
PAGE TITLE			
PCH Decoupling			
	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
	REVISION		
	<E4LABEL>		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE			
PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH			
<BRANCH>			
PAGE		12 OF 130	
SHEET		11 OF 75	































CAMERA SENSOR



68 14	IN	PCIE_CAMERA_R2D_C_P	C4033	1	2	PCIE_CAMERA_R2D_P	24 68
						0.1UF	10% 16V X5R-CERM 0201
68 14	IN	PCIE_CAMERA_R2D_C_N	C4032	1	2	PCIE_CAMERA_R2D_N	24 68
						0.1UF	10% 16V X5R-CERM 0201
68 24	IN	PCIE_CAMERA_D2R_C_P	C4031	1	2	PCIE_CAMERA_D2R_P	14 64 68
						0.1UF	10% 16V X5R-CERM 0201
68 24	IN	PCIE_CAMERA_D2R_C_N	C4030	1	2	PCIE_CAMERA_D2R_N	14 64 68
						0.1UF	10% 16V X5R-CERM 0201
68 12	IN	PCIE_CLK100M_CAMERA_P	C4061	1	2	PCIE_CLK100M_CAMERA_C_P	24 68
						0.1UF	10% 16V X5R-CERM 0201
68 12	IN	PCIE_CLK100M_CAMERA_N	C4062	1	2	PCIE_CLK100M_CAMERA_C_N	24 68
						0.1UF	10% 16V X5R-CERM 0201

SYNC MASTER=J92 DEVMLB		SYNC DATE=10/10/2013	
PAGE TITLE			
Camera 2 of 2			
 Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	40 OF 130
		SHEET	25 OF 75



Mode	DX_EN	M_EN	M_SEL0	M_SEL1	INB	Mission
Empty	0	0	X	X	Hi-Z	Hi-Z
Mojo	1	1	1	1	OUTB1	UART (SMC)
USB (Host)	1	1	1	0	OUTA1	USB (PCH)
USB (Device)	1	1	0	0	OUTA0	USB (HPM)
HPM UART	1	1	0	1	OUTB0	UART (HPM)

Mode	DX_EN	DEBUG_A_EN	DEBUG_B_EN	DEBUG_FLIP_L	SMC_SWD_EN	HPM_SWD_EN	INA	DXDEBUG
Empty	0	0 X	X 0	1 0	X	X	Hi-Z	Hi-Z
No Debug	1	0 X	X 0	1 0	X	X	Hi-Z	Hi-Z
SMC SWD	1	1	X	1	1	X	OUTA1	SWD (SMC)
Mojo	1	1 X	X 1	1 0	0 X	X 0	OUTA0 OUTB0	UART (SMC)
HPM SWD	1	X	1	0	X	1	OUTB1	SWD (HPM)

Mode	RFU_EN_L	DEBUG_A_EN	DEBUG_B_EN	DEBUG_FLIP_L	SMC_SWD_EN	HPM_SWD_EN	INB	RFU
Empty	1	X 0	0 X	1 0	X	X	Hi-Z	Hi-Z
DP	0	X 0	0 X	1 0	X	X	Hi-Z	AUX+/HPD
HPM SWD	0	X	1	1	X	1	OUTB1	SWD (HPM)
Mojo	0	X 1	1 X	1 0	X 0	0 X	OUTB0 OUTA0	UART (SMC)
SMC SWD	0	1	X	0	1	X	OUTA1	SWD (SMC)

SYNC MASTER=J92 DEVMLB

SYNC DATE=07/08/2014

PAGE TITLE


Low Speed MUXing

Apple Inc.

DRAWING NUMBER<SCH_NUM>SIZE D

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

BRANCH<BRANCH>
PAGE 44 OF 130
SHEET 26 OF 75



HS_FLIP swaps Tx1/2 and Rx1/2							
Mode	HS_EN	DP_EN_L	USB_EN	SSTx1	SSRx1	SSTx2	SSRx2
Empty	0	X	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z
USB3	1	1	1	R2D	D2R	Hi-Z	Hi-Z
USB3/DPx2	1	0	1	R2D	D2R	ML1	ML0
DPx4 (Passive)	1	0	0	ML2	ML3	ML1	ML0
DCI (Debug)	1	1	0	(ML2)	(ML3)	DCI-R2D	DCI-D2R

NOTE: Invert HS_FLIP in DCI mode to put DCI-USB on USB3 pins. USB3 and DP not usable in DCI mode.

SYNC MASTER=DEV MLB

SYNC DATE=04/17/2014

PAGE TITLE

High Speed MUXing

 Apple Inc.

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>

NOTICE OF PROPRIETARY PROPERTY:


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


PAGE

45 OF 130


SHEET

27 OF 75





PAGE TITLE		SYNC DATE=04/17/2014	
E85 FLEX CONNECTOR		DRAWING NUMBER	
Apple Inc.		<SCH_NUM>	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<E4LABEL>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		<BRANCH>	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		PAGE	
IV ALL RIGHTS RESERVED		47 OF 130	
		SHEET	
		29 OF 75	



D

C

B


A

D

C

B


A




NOTE:
SMS Interrupt can be active high or low, rename net accordingly.
If SMS interrupt is not used, pull up to SMC rail.

NOTE:
Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

SYNC MASTER=J92 DEVMLB		SYNC DATE=10/11/2013	
PAGE TITLE			
SMC			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	<E4LABEL>
		BRANCH	<BRANCH>
		PAGE	50 OF 130
		SHEET	31 OF 75







SYNC MASTER=J43 MLB		SYNC DATE=10/24/2012	
PAGE TITLE			
SMC Project Support			
	Apple Inc.		DRAWING NUMBER
			<SCH_NUM>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	SIZE
		<E4LABEL>	D
		BRANCH	
		<BRANCH>	
		PAGE	52 OF 130
		SHEET	33 OF 75

POR VOLTAGE / CURRENT SENSORS : TO BE USED IN PRODUCTION


VPOR: PBUS Voltage Sense Enable & Filter




VDOR: DC-In Voltage Sense Enable & Filter




CHARGER BMON High Side Current Sense



DC-IN (AMON) Current Sense




ICOR : COMPUTING High Side Current Sense



Need to set gains for ULX


EMC1704 Computing High Side Gain Stage




In battery discharge scenario negative voltage will be present on IN+/- pins with INA output voltage decreasing from 3.3V with increasing discharge current.

With 100mA battery current, Will have 10.2mV difference going into sense pins of U5800. This will set the mininum current threshold at 0.100mA


VCFR CPU Vcore Voltage Sense / Filter



ACC Voltage Sense



SYNC MASTER=J92 DEVMLB		SYNC DATE=02/07/2014	
Voltage & Current Sensing		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	<E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	54 OF 130
II NOT TO REPRODUCE OR COPY IT		SHEET	35 OF 75
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SPI ROM - Combo BGA Footprint (3 vendors)

Quad-IO Mode (Mode 0 & 3) supported.
SPI Frequency: 50MHz for CPU, 20MHz for SMC.

SPI+SWD SAM Connector

CRITICAL

J6100


DF40PC-12DP-0.4V-51
M-ST-SM

BootROM SPI Bus Series Termination

Sam Card ROM Slave

SPI ROM Slave

SYNC MASTER=J92 DEVMLB		SYNC DATE=07/23/2013	
PAGE TITLE			
SPI+SWD Debug Connector			
 Apple Inc.		DRAWING NUMBER	
		<SCH_NUM> D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	
		61 OF 130	
		SHEET	
		37 OF 75	



SPEAKER CONFIGS

BOM GROUP	BOM OPTIONS
EQ:2CH	LCHANNEL:1,RCHANNEL:3
EQ:4CH	LCHANNEL:0,RCHANNEL:4

SYNC MASTER=J92 DEVMLB

SYNC DATE=09/19/2013

Audio:Left Speaker Amps

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
<SCH_NUM>

REVISION
<E4LABEL>


BRANCH
<BRANCH>

PAGE
63 OF 130

SHEET
38 OF 75

Right Speaker Amps

APPLE P/N 353S4265



D

D

C

C

B


B


A



C







[illegible]

SYNC MASTER=J92 DEVMLB		SYNC DATE=04/04/2014	
PAGE TITLE			
PBus Supply & Battery Charger			
 Apple Inc.		DRAWING NUMBER	
		<SCH_NUM>	
		D	
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE			
PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		BRANCH	
		<BRANCH>	
		PAGE	
		71 OF 130	
		SHEET	
		43 OF 75	

DRAWING NUMBER		SIZE
<SCH_NUM>		D
REVISION		
<E4LABEL>		
BRANCH		
<BRANCH>		
PAGE		
71 OF 130		
SHEET		
43 OF 75		

D

C

B


A

D


C

B

A




SYNC MASTER=J43 MLB		SYNC DATE=10/09/2012	
PAGE TITLE			
CPU VR12.6 VCC Regulator IC			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	72 OF 130
		SHEET	44 OF 75



Vout = 1.85V max
27A max load
f = 700kHz

SYNC MASTER=DEV MLB		SYNC DATE=04/17/2014	
PAGE TITLE			
CPU VR12.5 VCC Power Stage			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	73 OF 130
		SHEET	45 OF 75
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			




TPS650811 (Walrus):


- OTP
- Power-up State Machine
- 32kHz / 24MHz
- RTC Domain
- Coin Cell Charger
- Overtemp V12.6 Interface
- Power Button
- AC/DC Detection
- EC RESET
- Emergency RESET Handler
- V3 Converter (V5Dx_WP)
- V6 Converter (V3.3Dx_SSD)
- V7 Converter (V1.8U)
- V10 Controller (V1.2U)
- V11 LDO (V0.6Dx)
- V12 LDO (2.5V/1.5V)
- Ref Sys
- GPIOs
- ADC
- Power Monitor Unit
- Interrupt Handler
- Battery Detection
- Digital Block
- I2C

V10 (V1.2U VR)

V12 LDO (1.5V)

SYNC MASTER=J92 DEVMLB		SYNC DATE=04/04/2014	
PAGE TITLE		LPDDR3 Supply	
Apple Inc.		REVISION	<SCH_NUM> D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	<E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	74 OF 130
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			46 OF 75






PAGE TITLE		SYNC MASTER=J92 DEVMLB		SYNC DATE=04/04/2014	
1.05V S0 Power Supply		DRAWING NUMBER		SIZE	
Apple Inc.		<SCH NUM>		D	
NOTICE OF PROPRIETARY PROPERTY:		REVISION		<E4LABEL>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE		76 OF 130	
II NOT TO REPRODUCE OR COPY IT		SHEET		48 OF 75	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					


Power aliases required by this page:

- =PPVIN_S0_LCDBKLT	(6~8.6V LCD Backlight Input)
- =PP5V_S0_BKLTCTRL	(5V Backlight Driver Input)
- =PP5V_S0_KBLED	(5V Keyboard Backlight Input)

BOM options provided by this page:


BKLT:ENG - Stuffs 10.2 ohm series R for engineering builds
BKLT:PROD - Stuffs 0 ohm series R for production






SYNC MASTER=J92 DEVMLB		SYNC DATE=04/04/2014	
PAGE TITLE		PAGE	
Misc Power Supplies		DRAWING NUMBER	
Apple Inc.		<SCH_NUM>	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<E4LABEL>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		<BRANCH>	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		PAGE	
IV ALL RIGHTS RESERVED		78 OF 130	
		SHEET	
		50 OF 75	


3.3V SUS Switch




3.3V S4 Switch




1.05V S0 Switch




1.05V PCH PCIe Switch




1.05V PCH SATA Switch




1.05V PCH USB3 Switch




LCD PANEL INTERFACE (eDP) + Camera (MIPI)



LCD Panel HPD & AUX strapping



SYNC MASTER=J92 DEVMLB		SYNC DATE=09/25/2013	
PAGE TITLE			
eDP Display Connector			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	83 OF 130
		SHEET	53 OF 75



BOM GROUP	BOM OPTIONS
NAND:TOSH_128GB_1X_64GBIT	NAND_DENS0,NAND_DENS1,NAND_VEND,NAND_LITHO,NAND_DIE,NAND_TYPE:TOSH_128GB_1X_64GBIT
NAND:TOSH_128GB_1Y_64GBIT	NAND_DENS0,NAND_DENS1,NAND_VEND,NAND_DIE,NAND_TYPE:TOSH_128GB_1Y_64GBIT
NAND:TOSH_256GB_1Y_128GBIT	NAND_VEND,NAND_DENS1,NAND_TYPE:TOSH_256GB_1Y_128GBIT
NAND:TOSH_512GB_1Y_128GBIT	NAND_VEND,NAND_DENS0,NAND_TYPE:TOSH_512GB_1Y_128GBIT
NAND:SAND_128GB_1X_64GBIT	NAND_DENS0,NAND_DENS1,NAND_LITHO,NAND_DIE,NAND_TYPE:SAND_128GB_1X_64GBIT
NAND:SAND_128GB_1Y_64GBIT	NAND_DENS0,NAND_DENS1,NAND_DIE,NAND_TYPE:SAND_128GB_1Y_64GBIT
NAND:SAND_256GB_1Y_128GBIT	NAND_DENS1,NAND_TYPE:SAND_256GB_1Y_128GBIT
NAND:SAND_512GB_1Y_128GBIT	NAND_DENS0,NAND_TYPE:SAND_512GB_1Y_128GBIT

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
998-7360	2	NAND, 19NM, 64GBX8, MLC, RAW, 64G, 2-CH, LGA60	U8801,U8810	CRITICAL	NAND_TYPE:TOSH_128GB_1K_64GBIT
335S00004	2	NAND,TOGGLE DDR2,2CH, 64GB, 1YNM, 3.3V, LGA60	U8801,U8810	CRITICAL	NAND_TYPE:TOSH_128GB_1V_64GBIT
335S1031	2	NAND,TOGGLE DDR2,2CH, 128GB, 1YNM, 3.3V, LGA60	U8801,U8810	CRITICAL	NAND_TYPE:TOSH_256GB_1V_128GBIT
335S1032	2	NAND,TOGGLE DDR2,2CH, 256GB, 1YNM, 3.3V, LGA60	U8801,U8810	CRITICAL	NAND_TYPE:TOSH_512GB_1V_128GBIT
998-7361	2	NAND, 19NM, 64GBX8, MLC, RAW, 64G, 2-CH, LGA60	U8801,U8810	CRITICAL	NAND_TYPE:SAND_128GB_1K_64GBIT
335S1044	2	NAND,TOGGLE DDR2,2CH, 64GB, 1YNM, 3.3V, LGA60	U8801,U8810	CRITICAL	NAND_TYPE:SAND_128GB_1V_64GBIT
335S1041	2	NAND,TOGGLE DDR2,2CH, 128GB, 1YNM, 3.3V, LGA60	U8801,U8810	CRITICAL	NAND_TYPE:SAND_256GB_1V_128GBIT
335S1045	2	NAND,TOGGLE DDR2,2CH, 256GB, 1YNM, 3.3V, LGA60	U8801,U8810	CRITICAL	NAND_TYPE:SAND_512GB_1V_128GBIT

```

**S1-X GPIO[10:1] IPD**

VENDOR      NAND_VEND(GPIO3)
TOSHIBA      1
SANDISK      0

DENSITY      NAND_DENS0(GPIO4)  NAND_DENS1(GPIO5)
128GB        1                  1
256GB        0                  1
512GB        1                  0

LITHO        NAND_LITHO(GPIO6)
1X           1
1Y           0

DIE SIZE     NAND_DIE(GPIO7)
64Gb         1
128Gb        0

# NAND_CH    (GPIO8)
8 (X56)      1
4 (J92)      0

```

SYNC MASTER=J92 SSD		SYNC DATE=02/11/2014	
PAGE TITLE		SSD Controller (1 of 4)	
 Apple Inc.	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
	REVISION		
<E4LABEL>			
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<BRANCH>	
		PAGE	84 OF 130
		SHEET	54 OF 75

[illegible]

D

C

B


A

D


C


B

A



SYNC MASTER=J92 SSD		SYNC DATE=02/11/2014	
PAGE TITLE			
SSD Controller (3 of 4)			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	86 OF 130
		SHEET	56 OF 75





SYNC MASTER=J92 SSD

SYNC DATE=10/07/2013

SSD NAND Flash & ROM

 Apple Inc.

DRAWING NUMBER
<SCH_NUM>

REVISION
<E4LABEL>


BRANCH
<BRANCH>

PAGE
88 OF 130

SHEET
58 OF 75

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED



PART	SLG5AP1531V
R (ON)	17 MOHM TYP 20 MOHM MAX
CURRENT	2.5A MAX
DISCHARGE	650HM TYP 850HM MAX

SILEGO GREEN PAK3 FOR POWER SEQUENCING, SR

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
343S00030	1	IC,SLG4AP4547V,PWR RAIL SEQUENCER,STQFN-20	U8990	CRITICAL	

SSD 1.1V Discharge FET


SSD 3.3V Discharge FET

SSD 1.2V/1.8V HOT protection diode


S1X 3.3V Load Switch


BTB DEBUG CONNECTOR

SYNC MASTER=J92 DEVMLB		SYNC DATE=02/12/2014	
PAGE TITLE			
SSD SR, Power, & Debug			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	89 OF 130
		SHEET	59 OF 75



[illegible]





CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	0.100 MM	0.100 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_AGTL	*	=STANDARD	?

Note: CPU_8MIL and CPU_ITP can be converted back to TABLE_SPACING_RULE once rdar://10308147 is resolved

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE SET
CPU_8MIL	*	*	CPU_8MIL_2AN

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_8MIL_2ANY	*	8 MIL	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE SET
CPU_ITP	*	*	CPU_ITP_2ANY

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_ITP_2ANY	*	=4x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SECTION
CPU_COMP	CPU_COMP	*	CPU_COMP_2SE
CPU_COMP	*	*	CPU_COMP_2OTH

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_COMP_2SELF	TOP,BOTTOM	=6x_DIELECTRIC	?
CPU_COMP_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_COMP_2SELF	*	=4x_DIELECTRIC	?
CPU_COMP_2OTHER	*	=6x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SELECTOR
CPU_VCCSENSE	CPU_VCCSENSE	*	CPU_VCCSENSE_2SE
CPU_VCCSENSE	*	*	CPU_VCCSENSE_20TH

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_VCCSENSE_2SELF	TOP,BOTTOM	=6x_DIELECTRIC	?
CPU_VCCSENSE_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_VCCSENSE_2SELF	*	=4x_DIELECTRIC	?
CPU_VCCSENSE_2OTHER	*	=6x_DIELECTRIC	?

PCI-Express Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
CLK_PCIE_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

PCIE Clock Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SELECTOR
CLK_PCIE	CLK_PCIE	*	CLK_PCIE_2SEMI
CLK_PCIE	*	*	CLK_PCIE_20TH

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCIE_2SELF	TOP,BOTTOM	=6x_DIELECTRIC	?
CLK_PCIE_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCIE_2SELF	*	=4x_DIELECTRIC	?
CLK_PCIE_2OTHER	*	=6x_DIELECTRIC	?

CPU PCIe Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SHORT
PCIE_CPU_TX	PCIE_CPU_TX	*	PCIE_TX2TX
PCIE_CPU_RX	PCIE_CPU_RX	*	PCIE_RX2RX
PCIE_CPU_TX	*_CPU_TX	*	PCIE_TX2OTHER
PCIE_CPU_RX	*_CPU_RX	*	PCIE_RX2OTHER
PCIE_CPU_TX	*_CPU_RX	*	PCIE_TX2RX
PCIE_CPU_RX	*_CPU_TX	*	PCIE_RX2TX
PCIE_CPU_TX	*_TX	*	PCIE_2OTHERH
PCIE_CPU_RX	*_TX	*	PCIE_2OTHERH
PCIE_CPU_TX	*_RX	*	PCIE_2OTHERH
PCIE_CPU_RX	*_RX	*	PCIE_2OTHERH
PCIE_CPU_TX	*	*	PCIE_2OTHER
PCIE_CPU_RX	*	*	PCIE_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_TX2TX	TOP,BOTTOM	=5x_DIELECTRIC	?
PCIE_RX2RX	TOP,BOTTOM	=5x_DIELECTRIC	?
PCIE_TX20THERTX	TOP,BOTTOM	=5x_DIELECTRIC	?
PCIE_RX20THERRX	TOP,BOTTOM	=5x_DIELECTRIC	?
PCIE_TX2RX	TOP,BOTTOM	=7x_DIELECTRIC	?
PCIE_RX2TX	TOP,BOTTOM	=7x_DIELECTRIC	?
PCIE_20THERHS	TOP,BOTTOM	=6x_DIELECTRIC	?
PCIE_20THER	TOP,BOTTOM	=5x_DIELECTRIC	?

PCH PCIE Spacing			
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SH
PCIE_PCH_TX	PCIE_PCH_TX	*	PCIE_TX2TX
PCIE_PCH_RX	PCIE_PCH_RX	*	PCIE_RX2RX
PCIE_PCH_TX	*_PCH_TX	*	PCIE_TX2OTHER
PCIE_PCH_RX	*_PCH_RX	*	PCIE_RX2OTHER
PCIE_PCH_TX	*_PCH_RX	*	PCIE_TX2RX
PCIE_PCH_RX	*_PCH_TX	*	PCIE_RX2TX
PCIE_PCH_TX	*_TX	*	PCIE_TX2OTHERH
PCIE_PCH_RX	*_TX	*	PCIE_TX2OTHERH
PCIE_PCH_TX	*_RX	*	PCIE_TX2OTHERH
PCIE_PCH_RX	*_RX	*	PCIE_TX2OTHERH
PCIE_PCH_TX	*	*	PCIE_TX2OTHER
PCIE_PCH_RX	*	*	PCIE_TX2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_TX2TX	*	=2.5x_DIELECTRIC	?
PCIE_RX2RX	*	=2.5x_DIELECTRIC	?
PCIE_TX2OTHERTX	*	=4x_DIELECTRIC	?
PCIE_RX2OTHERRX	*	=4x_DIELECTRIC	?
PCIE_TX2RX	*	=6x_DIELECTRIC	?
PCIE_RX2TX	*	=6x_DIELECTRIC	?
PCIE_20THERHS	*	=4x_DIELECTRIC	?
PCIE_20THER	*	=3x_DIELECTRIC	?

Note: DisplayPort tables are on Page 113

SOURCE: 471984_Chief_River_MS PDG 1.0 and the spacing rule is adjusted per SI team feedback.

CPU Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		Note: 800m	
		PHYSICAL	SPACING		
	CPU_PECI	CPU_45S	CPU_COMP	CPU_PECI	6 32
	PM_SYNC	CPU_45S	CPU_AGGT	PM_SYNC	
	PM_MEM_PWRGD	CPU_45S	CPU_AGGT	PM_MEM_PWRGD	
		CPU_45S	CPU_ITP	XDP DBRESET_L	16 17
		CPU_45S	CPU_ITP	XDP_CPU_PRODY_L	6 16
		CPU_45S	CPU_ITP	XDP_CPU_PREQ_L	6 16
		CPU_27P4S	CPU_COMP	EDP_COMP	
		CPU_27P4S	CPU_COMP	CPU_PEG_COMP	
	CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP<0>	6
	CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP<1>	6
	CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP<2>	6
	CPU_CFG	CPU_45S	CPU_ITP	CPU_CFG<2..0>	6 16
	CPU_CFG3	CPU_45S	CPU_ITP	CPU_CFG<3>	6 16
	CPU_CFG	CPU_45S	CPU_ITP	CPU_CFG<19..4>	6 16
	CPU_CATERR_I	CPU_45S	CPU_AGGT	CPU_CATERR_L	6 31 64
		CPU_45S	CPU_AGGT	CPU_VCCIO_SEL	
	CPU_PROCHOT_I	CPU_45S	CPU_AGGT	CPU_PROCHOT_L	6 31 32 64
	CPU_PWRGD	CPU_45S	CPU_AGGT	CPU_PWRGD	6
	PM_THRMTRIP_I	CPU_45S	CPU_BMTL	PM_THRMTRIP_L	15 31 32
	DMI_CLK100M	CLK_PCTE_80D	CLK_PCTE	DMI_CLK100M_CPU_P	
	DMI_CLK100M	CLK_PCTE_80D	CLK_PCTE	DMI_CLK100M_CPU_N	
	DP1L_REF_CLK120M	CLK_PCTE_80D	CLK_PCTE	DP1L_REF_CLKP	
	DP1L_REF_CLK120M	CLK_PCTE_80D	CLK_PCTE	DP1L_REF_CLKN	
	ITPCPU_CLK100M	CLK_PCTE_80D	CLK_PCTE	ITPCPU_CLK100M_P	
	ITPCPU_CLK100M	CLK_PCTE_80D	CLK_PCTE	ITPCPU_CLK100M_N	
	ITPCPU_CLK100M	CLK_PCTE_80D	CLK_PCTE	XDP_CPU_CLK100M_P	
	ITPCPU_CLK100M	CLK_PCTE_80D	CLK_PCTE	XDP_CPU_CLK100M_N	
	XDP_TDI	CPU_45S	CPU_ITP	XDP_CPU_TDI	6 16
	XDP_TDO	CPU_45S	CPU_ITP	XDP_CPU_TDO	6 16
	XDP_TMS	CPU_45S	CPU_ITP	XDP_CPU_TMS	6 16
	XDP_TCK	CPU_45S	CPU_ITP	XDP_CPU_TCK	6 16
	XDP_TRST_I	CPU_45S	CPU_ITP	XDP_CPUCH_TRST_L	6 12 16
	XDP_BPM_I	CPU_45S	CPU_ITP	XDP_BPM_L<1..0>	6 16
		CPU_45S	CPU_ITP	XDP_BPM_L<7..2>	6 16
		CPU_45S	CPU_ITP	XDP_OBSDATA_B<3..0>	
	(FSB_CPURST_I)	CPU_45S	CPU_ITP	XDP_CPURST_L	16
	CPU_VCCSENSE	SENSE_1T0I_P2MM	CPU_VCCSENSE	CPU_VCCSENSE_P	8 44
	CPU_VCCSENSE	SENSE_1T0I_P2MM	CPU_VCCSENSE	CPU_VCCSENSE_N	9 44
	CPU_VCCIOSENSE	SENSE_1T0I_P2MM	CPU_VCCSENSE	CPU_VCCIOSENSE_P	
	CPU_VCCIOSENSE	SENSE_1T0I_P2MM	CPU_VCCSENSE	CPU_VCCIOSENSE_N	
	CPU_AGX_SENSE	SENSE_1T0I_P2MM	CPU_VCCSENSE	CPU_AGX_SENSE_P	
	CPU_AGX_SENSE	SENSE_1T0I_P2MM	CPU_VCCSENSE	CPU_AGX_SENSE_N	
	CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VDDO_SENSE_P	
	CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VDDO_SENSE_N	
	CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_AGX_VALSENSE_P	
	CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_AGX_VALSENSE_N	
	CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCC_VALSENSE_P	
	CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCC_VALSENSE_N	
	CPU_SVIDALERT_I	CPU_45S	CPU_COMP	CPU_VIDALERT_L	8 44
	CPU_SVIDSLCK	CPU_45S	CPU_COMP	CPU_VIDSLCK	8 44
	CPU_SVIDSOUT	CPU_45S	CPU_COMP	CPU_VIDSOUT	8 44</

Note: 80ohm constraints are actually 85ohm

PCIe SSD

DP

SYNC MASTER=J92 DEVMLB		SYNC DATE=07/08/2014	
PAGE TITLE			
CPU Constraints			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	
		SIZE D	
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<BRANCH> PAGE 111 OF 130	
		SHEET 66 OF 75	

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_ICOMP	*	=4x_DIELECTRIC	?

E85 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
E85_HS_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
E85_LS_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
E85_HS	*	=6x_DIELECTRIC	?
E85_LS	*	=4x_DIELECTRIC	?
E85_CC	*	=4x_DIELECTRIC	?

SOURCE: 471984_Chief_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

UART Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
UART_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
UART	*	=2x_DIELECTRIC	?

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIAS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for IbeX Peak M (DG-398905-398905_v1.5), Section 3.8

USB 3.0 Interface Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_PCH_TX	USB3_PCH_TX	*	USB3_TX2TX	USB3_TX2TX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_RX	USB3_PCH_RX	*	USB3_RX2RX	USB3_RX2RX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_TX	*_PCH_TX	*	USB3_TX2OTHERTX	USB3_TX2OTHERTX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_RX	*_PCH_RX	*	USB3_RX2OTHERRX	USB3_RX2OTHERRX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_TX	*_PCH_RX	*	USB3_TX2RX	USB3_TX2RX	TOP,BOTTOM	=7x_DIELECTRIC	?
USB3_PCH_RX	*_PCH_TX	*	USB3_RX2TX	USB3_RX2TX	TOP,BOTTOM	=7x_DIELECTRIC	?
USB3_PCH_TX	*_TX	*	USB3_2OTHERHS	USB3_2OTHERHS	TOP,BOTTOM	=6x_DIELECTRIC	?
USB3_PCH_RX	*_TX	*	USB3_2OTHERHS	USB3_2OTHER	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_TX	*_RX	*	USB3_2OTHERHS				
USB3_PCH_RX	*_RX	*	USB3_2OTHERHS				
USB3_PCH_TX	*	*	USB3_2OTHER				
USB3_PCH_RX	*	*	USB3_2OTHER				

SOURCE: 471984_Cheif_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

PCH Net Properties

NET TYPE			Notes	
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING		
	SPT_45S	SPT	TPAD SPI MOSI	15 30
	SPT_45S	SPT	TPAD SPI MISO	15 30
	SPT_45S	SPT	TPAD SPI CLK	15 30
USB_BT	USB_80D	USB	USB BT P	14 22
USB_BT	USB_80D	USB	USB BT N	14 22
	USB_80D	USB	USB BT R P	22
	USB_80D	USB	USB BT R N	22
USB_BT	USB_80D	USB	USB BT CONN P	
USB_BT	USB_80D	USB	USB BT CONN N	
USB_TPAD	USB_80D	USB	NC USB TPADP	14 64
USB_TPAD	USB_80D	USB	NC USB TPADN	14 64
USB_HPM	USB_85D	USB	USB HPM P	28 29
USB_HPM	USB_85D	USB	USB HPM N	28 29
	USB_85D	USB	USB HPM R P	26
	USB_85D	USB	USB HPM R N	26
	USB_80D	USB	USB EXTA P	14 26 64
	USB_80D	USB	USB EXTA N	14 26 64
	USB_85D	USB	USB EXTA F P	26
	USB_85D	USB	USB EXTA F N	26
USB3_EXTA_RX	USB_80D	USB3_PCH_RX	USB3 EXTA D2R P	14 29 64
USB3_EXTA_RX	USB_80D	USB3_PCH_RX	USB3 EXTA D2R N	14 29 64
	USB_80D	USB3_PCH_RX	USB3 EXTA D2R C P	
	USB_80D	USB3_PCH_RX	USB3 EXTA D2R C N	
USB3_EXTA_TX	USB_80D	USB3_PCH_TX	USB3 EXTA R2D P	29
USB3_EXTA_TX	USB_80D	USB3_PCH_TX	USB3 EXTA R2D N	29
	USB_80D	USB3_PCH_TX	USB3 EXTA R2D C P	14 29
	USB_80D	USB3_PCH_TX	USB3 EXTA R2D C N	14 29
	USB_80D	USB3_PCH_RX	USB3 EXT D2R P	14 27
	USB_80D	USB3_PCH_RX	USB3 EXT D2R N	14 27
	USB_80D	USB3_PCH_TX	USB3 EXT D2D P	27 29
	USB_80D	USB3_PCH_TX	USB3 EXT D2D N	27 29
	USB_80D	USB3_PCH_TX	USB3 EXT D2D C P	14 29
	USB_80D	USB3_PCH_TX	USB3 EXT D2D C N	14 29
	UART_45S	UART	SMC DEBUGPRT TX L	26 31 32 64
	UART_45S	UART	SMC DEBUGPRT RX L	26 31 32 64
USB_EXTB	USB_80D	USB	NC USB EXTB P	14 64
USB_EXTB	USB_80D	USB	NC USB EXTB N	14 64
USB_EXTB	USB_80D	USB	USB2 EXTB F P	
USB_EXTB	USB_80D	USB	USB2 EXTB F N	
USB3_EXTB_RX	USB_80D	USB3_PCH_RX	NC USB3 EXTB D2RP	14 64
USB3_EXTB_RX	USB_80D	USB3_PCH_RX	NC USB3 EXTB D2RN	14 64
USB3_EXTB_TX	USB_80D	USB3_PCH_TX	USB3 EXTB R2D P	
USB3_EXTB_TX	USB_80D	USB3_PCH_TX	USB3 EXTB R2D N	
	USB_80D	USB3_PCH_TX	NC USB3 EXTB R2D CP	14 64
	USB_80D	USB3_PCH_TX	NC USB3 EXTB R2D CN	14 64
USB_EXTC	USB_80D	USB	USB2 EXTC P	
USB_EXTC	USB_80D	USB	USB2 EXTC N	
USB_EXTC	USB_80D	USB	USB2 EXTC F P	
USB_EXTC	USB_80D	USB	USB2 EXTC F N	
USB3_EXTC_RX	USB_80D	USB3_PCH_RX	USB3 EXTC D2R P	
USB3_EXTC_RX	USB_80D	USB3_PCH_RX	USB3 EXTC D2R N	
USB3_EXTC_TX	USB_80D	USB3_PCH_TX	USB3 EXTC R2D P	
USB3_EXTC_TX	USB_80D	USB3_PCH_TX	USB3 EXTC R2D N	
	USB_80D	USB3_PCH_TX	USB3 EXTC R2D C P	
	USB_80D	USB3_PCH_TX	USB3 EXTC R2D C N	
USB3_SD_RX	USB_80D	USB3_PCH_RX	USB3RPCIE SD D2R P	
USB3_SD_RX	USB_80D	USB3_PCH_RX	USB3RPCIE SD D2R N	
USB3_SD_TX	USB_80D	USB3_PCH_TX	USB3RPCIE SD R2D C P	
USB3_SD_TX	USB_80D	USB3_PCH_TX	USB3RPCIE SD R2D C N	
	USB_80D	USB3_PCH_RX	USB3 SD D2R C P	
	USB_80D	USB3_PCH_RX	USB3 SD D2R C N	
	USB_80D	USB3_PCH_TX	USB3 SD R2D P	
	USB_80D	USB3_PCH_TX	USB3 SD R2D N	
PCH_USB_BR1AS	PCH_USB_BR1AS		PCH USB BR1AS	14
PCH_DIFFCCLK_UNUSED	CLK_PCTIE_80D	CLK_PCTIE	PCTIE CLK100M_PCH_P	
PCH_DIFFCCLK_UNUSED	CLK_PCTIE_80D	CLK_PCTIE	PCTIE CLK100M_PCH_N	
PCH_DIFFCCLK_UNUSED	CLK_PCTIE_80D	CLK_PCTIE	PCH CLK96M_DOT_P	
PCH_DIFFCCLK_UNUSED	CLK_PCTIE_80D	CLK_PCTIE	PCH CLK96M_DOT_N	
PCH_DIFFCCLK_UNUSED	CLK_PCTIE_80D	CLK_PCTIE	PCH CLK100M_SATA_P	
PCH_DIFFCCLK_UNUSED	CLK_PCTIE_80D	CLK_PCTIE	PCH CLK100M_SATA_N	
	CPU_45S	CLK_PCTIE	PCH CLK14P3M_REFCLK	

Note: 80ohm constraints are actually 85ohm

SYNC MASTER-DEV MLB		SYNC DATE=04/17/2014	
PAGE TITLE			
PCH Constraints		1	
		Apple Inc.	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		DRAWING NUMBER	
		<SCH NUM>	
		D	
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	
		112 OF 130	
		SHEET	
		67 OF 75	

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
MEM_DATA2SELF	*	=2x_DIELECTRIC	?
MEM_DATA2OTHERMEM	*	=8x_DIELECTRIC	?
MEM_QS2OWNDATA	*	=3x_DIELECTRIC	?
MEM_CMD2CMD	*	=3x_DIELECTRIC	?
MEM_CMD2CTRL	*	=3x_DIELECTRIC	?
MEM_CTRL2CTRL	*	=3x_DIELECTRIC	?
MEM_CLK2CLK	*	=6x_DIELECTRIC	?
MEM_2OTHERMEM	*	=4x_DIELECTRIC	?
MEM_2PWR	*	=2x_DIELECTRIC	10000
MEM_2GND	*	=2x_DIELECTRIC	10000
MEM_2OTHER	*	=6x_DIELECTRIC	?

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_PWR	MEM_*	*	MEM_2PWR
MEM_PWR	*	*	DEFAULT

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MEM_70D	MEM_TERM	MEM_70D
MEM_40S	MEM_TERM	MEM_50S

Note: changed MEM_TERM physical rule to MEM_70D from MEM_73D temporarily

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	MEM_*	*	MEM_2GND

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DQS_0	MEM_A_DATA_0	*	MEM_2OTHER
MEM_A_DQS_1	MEM_A_DATA_1	*	MEM_2OTHER
MEM_A_DQS_2	MEM_A_DATA_2	*	MEM_2OTHER
MEM_A_DQS_3	MEM_A_DATA_3	*	MEM_2OTHER
MEM_A_DQS_4	MEM_A_DATA_4	*	MEM_2OTHER
MEM_A_DQS_5	MEM_A_DATA_5	*	MEM_2OTHER
MEM_A_DQS_6	MEM_A_DATA_6	*	MEM_2OTHER
MEM_A_DQS_7	MEM_A_DATA_7	*	MEM_2OTHER
MEM_B_DQS_0	MEM_B_DATA_0	*	MEM_2OTHER
MEM_B_DQS_1	MEM_B_DATA_1	*	MEM_2OTHER
MEM_B_DQS_2	MEM_B_DATA_2	*	MEM_2OTHER
MEM_B_DQS_3	MEM_B_DATA_3	*	MEM_2OTHER
MEM_B_DQS_4	MEM_B_DATA_4	*	MEM_2OTHER
MEM_B_DQS_5	MEM_B_DATA_5	*	MEM_2OTHER
MEM_B_DQS_6	MEM_B_DATA_6	*	MEM_2OTHER
MEM_B_DQS_7	MEM_B_DATA_7	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	=SAME	*	MEM_DATA2SELF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	MEM_*	*	MEM_DATA2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_CTRL	*	MEM_CMD2CTRL
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2CLK

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*	MEM_*	*	MEM_2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DQS_0	*	*	MEM_2OTHER
MEM_A_DQS_1	*	*	MEM_2OTHER
MEM_A_DQS_2	*	*	MEM_2OTHER
MEM_A_DQS_3	*	*	MEM_2OTHER
MEM_A_DQS_4	*	*	MEM_2OTHER
MEM_A_DQS_5	*	*	MEM_2OTHER
MEM_A_DQS_6	*	*	MEM_2OTHER
MEM_A_DQS_7	*	*	MEM_2OTHER
MEM_B_DQS_0	*	*	MEM_2OTHER
MEM_B_DQS_1	*	*	MEM_2OTHER
MEM_B_DQS_2	*	*	MEM_2OTHER
MEM_B_DQS_3	*	*	MEM_2OTHER
MEM_B_DQS_4	*	*	MEM_2OTHER
MEM_B_DQS_5	*	*	MEM_2OTHER
MEM_B_DQS_6	*	*	MEM_2OTHER
MEM_B_DQS_7	*	*	MEM_2OTHER

MEM_A_DATA_0	*	*	MEM_2OTHER
MEM_A_DATA_1	*	*	MEM_2OTHER
MEM_A_DATA_2	*	*	MEM_2OTHER
MEM_A_DATA_3	*	*	MEM_2OTHER
MEM_A_DATA_4	*	*	MEM_2OTHER
MEM_A_DATA_5	*	*	MEM_2OTHER
MEM_A_DATA_6	*	*	MEM_2OTHER
MEM_A_DATA_7	*	*	MEM_2OTHER
MEM_B_DATA_0	*	*	MEM_2OTHER
MEM_B_DATA_1	*	*	MEM_2OTHER
MEM_B_DATA_2	*	*	MEM_2OTHER
MEM_B_DATA_3	*	*	MEM_2OTHER
MEM_B_DATA_4	*	*	MEM_2OTHER
MEM_B_DATA_5	*	*	MEM_2OTHER
MEM_B_DATA_6	*	*	MEM_2OTHER
MEM_B_DATA_7	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CLK	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DATA_0	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_1	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_2	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_3	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_4	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_5	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_6	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_7	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_0	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_1	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_2	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_3	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_4	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_5	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_6	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_7	MEM_*_DATA_*	*	MEM_2OTHERMEM

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	
	PHYSICAL	SPACING
MEM_A_CLK0	MEM_70D	MEM_CLK
MEM_A_CLK0	MEM_70D	MEM_CLK
MEM_A_CLK1	MEM_70D	MEM_CLK
MEM_A_CLK1	MEM_70D	MEM_CLK
MEM_A_CS0	MEM_40S	MEM_CTRL
MEM_A_CS1	MEM_40S	MEM_CTRL
MEM_A_ODT	MEM_40S	MEM_CTRL
MEM_A_CKE0	MEM_40S	MEM_CMD
MEM_A_CKE1	MEM_40S	MEM_CMD
MEM_A_CMD0	MEM_40S	MEM_CMD
MEM_A_CMD1	MEM_40S	MEM_CMD
MEM_A_DO_BYTE0	MEM_40S	MEM_A_DATA_0
MEM_A_DO_BYTE1	MEM_40S	MEM_A_DATA_1
MEM_A_DO_BYTE2	MEM_40S	MEM_A_DATA_2
MEM_A_DO_BYTE3	MEM_40S	MEM_A_DATA_3
MEM_A_DO_BYTE4	MEM_40S	MEM_A_DATA_4
MEM_A_DO_BYTE5	MEM_40S	MEM_A_DATA_5
MEM_A_DO_BYTE6	MEM_40S	MEM_A_DATA_6
MEM_A_DO_BYTE7	MEM_40S	MEM_A_DATA_7
MEM_A_DQS0	MEM_70D	MEM_A_DQS_0
MEM_A_DQS0	MEM_70D	MEM_A_DQS_0
MEM_A_DQS1	MEM_70D	MEM_A_DQS_1
MEM_A_DQS1	MEM_70D	MEM_A_DQS_1
MEM_A_DQS2	MEM_70D	MEM_A_DQS_2
MEM_A_DQS2	MEM_70D	MEM_A_DQS_2
MEM_A_DQS3	MEM_70D	MEM_A_DQS_3
MEM_A_DQS3	MEM_70D	MEM_A_DQS_3
MEM_A_DQS4	MEM_70D	MEM_A_DQS_4
MEM_A_DQS4	MEM_70D	MEM_A_DQS_4
MEM_A_DQS5	MEM_70D	MEM_A_DQS_5
MEM_A_DQS5	MEM_70D	MEM_A_DQS_5
MEM_A_DQS6	MEM_70D	MEM_A_DQS_6
MEM_A_DQS6	MEM_70D	MEM_A_DQS_6
MEM_A_DQS7	MEM_70D	MEM_A_DQS_7
MEM_A_DQS7	MEM_70D	MEM_A_DQS_7
MEM_B_CLK0	MEM_70D	MEM_CLK
MEM_B_CLK0	MEM_70D	MEM_CLK
MEM_B_CLK1	MEM_70D	MEM_CLK
MEM_B_CLK1	MEM_70D	MEM_CLK
MEM_B_CS0	MEM_40S	MEM_CTRL
MEM_B_CS1	MEM_40S	MEM_CTRL
MEM_B_ODT	MEM_40S	MEM_CTRL
MEM_B_CKE0	MEM_40S	MEM_CMD
MEM_B_CKE1	MEM_40S	MEM_CMD
MEM_B_CMD0	MEM_40S	MEM_CMD
MEM_B_CMD1	MEM_40S	MEM_CMD
MEM_B_DO_BYTE0	MEM_40S	MEM_B_DATA_0
MEM_B_DO_BYTE1	MEM_40S	MEM_B_DATA_1
MEM_B_DO_BYTE2	MEM_40S	MEM_B_DATA_2
MEM_B_DO_BYTE3	MEM_40S	MEM_B_DATA_3
MEM_B_DO_BYTE4	MEM_40S	MEM_B_DATA_4
MEM_B_DO_BYTE5	MEM_40S	MEM_B_DATA_5
MEM_B_DO_BYTE6	MEM_40S	MEM_B_DATA_6
MEM_B_DO_BYTE7	MEM_40S	MEM_B_DATA_7
MEM_B_DQS0	MEM_70D	MEM_B_DQS_0
MEM_B_DQS0	MEM_70D	MEM_B_DQS_0
MEM_B_DQS1	MEM_70D	MEM_B_DQS_1
MEM_B_DQS1	MEM_70D	MEM_B_DQS_1
MEM_B_DQS2	MEM_70D	MEM_B_DQS_2
MEM_B_DQS2	MEM_70D	MEM_B_DQS_2
MEM_B_DQS3	MEM_70D	MEM_B_DQS_3
MEM_B_DQS3	MEM_70D	MEM_B_DQS_3
MEM_B_DQS4	MEM_70D	MEM_B_DQS_4
MEM_B_DQS4	MEM_70D	MEM_B_DQS_4
MEM_B_DQS5	MEM_70D	MEM_B_DQS_5
MEM_B_DQS5	MEM_70D	MEM_B_DQS_5
MEM_B_DQS6	MEM_70D	MEM_B_DQS_6
MEM_B_DQS6	MEM_70D	MEM_B_DQS_6
MEM_B_DQS7	MEM_70D	MEM_B_DQS_7
MEM_B_DQS7	MEM_70D	MEM_B_DQS_7
		MEM_PWR
		MEM_PWR
		MEM_PWR
		MEM_PWR
		MEM_PWR

PP1V2_S3	8 10 19 20 21 46 52
PPVREF_S3 MEM_VREFCA	59 60
PPVREF_S3 MEM_VREFDO_A	18 19 20 21 69
PPVREF_S3 MEM_VREFCA	18 19 20
PPVREF_S3 MEM_VREFDO_B	18 19 20 21 69
	18 19 21

SYNC MASTER=J92 LS MLB		SYNC DATE=05/07/2013	
PAGE TITLE			
Memory Constraints			
	Apple Inc.	DRAWING NUMBER	SIZE
		<SCH_NUM>	D
	NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION	
		<E4LABEL>	
BRANCH			
<BRANCH>			
PAGE			
114 OF 130			
SHEET			
69 OF 75			

NAND BUS CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
NAND_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
NAND_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
NAND_DQS	*	0.100 MM	?
NAND_IO	*	0.100 MM	?
NAND_CMD	*	0.100 MM	?

NAND :

DQS_P/N MAX LENGTH 3"
IO<7..0> SIGNALS SHOULD MATCH +/- 50MIL FROM DQS_P/N
IO<7..0> AND ASSOCIATED DQS_P/N ROUTE ON SAME LAYER. NO MORE THAN 2 VIA TRANSITIONS.
NCE<7..0>,ALE,CLE SHOULD MATCH +/- 250MIL FROM NWE
DQS_P/N & NRE_P/N SHOULD MATCH +/- 100MIL FROM NWE

NAND NET PROPERTIES

ELECTRICAL CONSTRAINT SET		NET TYPE			
		PHYSICAL	SPACING		
1220	ANI0_IO	NAND_45S	NAND_TO	ANI0_IO<7..0>	55
1220	DP_ANI0_DOS	NAND_85D	NAND_DOS	ANI0_DOS_P	55
1220	DP_ANI0_DQS	NAND_85D	NAND_DOS	ANI0_DQS_N	55
1220	DP_ANI0_NRE	NAND_85D	NAND_DOS	ANI0_NRE_P	55
1220	DP_ANI0_NRE	NAND_85D	NAND_DOS	ANI0_NRE_N	55
1220	ANI0_NWE	NAND_45S	NAND_CMD	ANI0_NWE	55
1220	ANI0_NCE	NAND_45S	NAND_CMD	ANI0_NCE<3..0>	55
1220	ANI0_ALE	NAND_45S	NAND_CMD	ANI0_ALE	55
1220	ANI0_CLE	NAND_45S	NAND_CMD	ANI0_CLE	55
1220	ANI1_IO	NAND_45S	NAND_TO	ANI1_IO<7..0>	55
1220	DP_ANI1_DOS	NAND_85D	NAND_DOS	ANI1_DOS_P	55
1220	DP_ANI1_DQS	NAND_85D	NAND_DOS	ANI1_DQS_N	55
1220	DP_ANI1_NRE	NAND_85D	NAND_DOS	ANI1_NRE_P	55
1220	DP_ANI1_NRE	NAND_85D	NAND_DOS	ANI1_NRE_N	55
1220	ANI1_NWE	NAND_45S	NAND_CMD	ANI1_NWE	55
1220	ANI1_NCE	NAND_45S	NAND_CMD	ANI1_NCE<3..0>	55
1220	ANI1_ALE	NAND_45S	NAND_CMD	ANI1_ALE	55
1220	ANI1_CLE	NAND_45S	NAND_CMD	ANI1_CLE	55
1220	ANI2_IO	NAND_45S	NAND_TO	ANI2_IO<7..0>	
1220	DP_ANI2_DOS	NAND_85D	NAND_DOS	ANI2_DOS_P	
1220	DP_ANI2_DQS	NAND_85D	NAND_DOS	ANI2_DQS_N	
1220	DP_ANI2_NRE	NAND_85D	NAND_DOS	ANI2_NRE_P	
1220	DP_ANI2_NRE	NAND_85D	NAND_DOS	ANI2_NRE_N	
1220	ANI2_NWE	NAND_45S	NAND_CMD	ANI2_NWE	
1220	ANI2_NCE	NAND_45S	NAND_CMD	ANI2_NCE<3..0>	
1220	ANI2_ALE	NAND_45S	NAND_CMD	ANI2_ALE	
1220	ANI2_CLE	NAND_45S	NAND_CMD	ANI2_CLE	
1220	ANI3_IO	NAND_45S	NAND_TO	ANI3_IO<7..0>	
1220	DP_ANI3_DOS	NAND_85D	NAND_DOS	ANI3_DOS_P	
1220	DP_ANI3_DQS	NAND_85D	NAND_DOS	ANI3_DQS_N	
1220	DP_ANI3_NRE	NAND_85D	NAND_DOS	ANI3_NRE_P	
1220	DP_ANI3_NRE	NAND_85D	NAND_DOS	ANI3_NRE_N	
1220	ANI3_NWE	NAND_45S	NAND_CMD	ANI3_NWE	
1220	ANI3_NCE	NAND_45S	NAND_CMD	ANI3_NCE<3..0>	
1220	ANI3_ALE	NAND_45S	NAND_CMD	ANI3_ALE	
1220	ANI3_CLE	NAND_45S	NAND_CMD	ANI3_CLE	

NAND NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
1810	ANI4_IO	NAND_45S	NAND_IO	ANI4_IO<7..0>
1810	DP_ANI4_DQS	NAND_85D	NAND_DQS	ANI4_DQS_P
1810	DP_ANI4_DQS	NAND_85D	NAND_DQS	ANI4_DQS_N
1810	DP_ANI4_NRE	NAND_85D	NAND_DQS	ANI4_NRE_P
1810	DP_ANI4_NRE	NAND_85D	NAND_DQS	ANI4_NRE_N
1810	ANI4_NWE	NAND_45S	NAND_CMD	ANI4_NWE
1810	ANI4_NCE	NAND_45S	NAND_CMD	ANI4_NCE<3..0>
1810	ANI4_ALE	NAND_45S	NAND_CMD	ANI4_ALE
1810	ANI4_CLE	NAND_45S	NAND_CMD	ANI4_CLE
1810	ANI5_IO	NAND_45S	NAND_IO	ANI5_IO<7..0>
1810	DP_ANI5_DQS	NAND_85D	NAND_DQS	ANI5_DQS_P
1810	DP_ANI5_DQS	NAND_85D	NAND_DQS	ANI5_DQS_N
1810	DP_ANI5_NRE	NAND_85D	NAND_DQS	ANI5_NRE_P
1810	DP_ANI5_NRE	NAND_85D	NAND_DQS	ANI5_NRE_N
1810	ANI5_NWE	NAND_45S	NAND_CMD	ANI5_NWE
1810	ANI5_NCE	NAND_45S	NAND_CMD	ANI5_NCE<3..0>
1810	ANI5_ALE	NAND_45S	NAND_CMD	ANI5_ALE
1810	ANI5_CLE	NAND_45S	NAND_CMD	ANI5_CLE
1810	ANI6_IO	NAND_45S	NAND_IO	ANI6_IO<7..0>
1810	DP_ANI6_DQS	NAND_85D	NAND_DQS	ANI6_DQS_P
1810	DP_ANI6_DQS	NAND_85D	NAND_DQS	ANI6_DQS_N
1810	DP_ANI6_NRE	NAND_85D	NAND_DQS	ANI6_NRE_P
1810	DP_ANI6_NRE	NAND_85D	NAND_DQS	ANI6_NRE_N
1810	ANI6_NWE	NAND_45S	NAND_CMD	ANI6_NWE
1810	ANI6_NCE	NAND_45S	NAND_CMD	ANI6_NCE<3..0>
1810	ANI6_ALE	NAND_45S	NAND_CMD	ANI6_ALE
1810	ANI6_CLE	NAND_45S	NAND_CMD	ANI6_CLE
1810	ANI7_IO	NAND_45S	NAND_IO	ANI7_IO<7..0>
1810	DP_ANI7_DQS	NAND_85D	NAND_DQS	ANI7_DQS_P
1810	DP_ANI7_DQS	NAND_85D	NAND_DQS	ANI7_DQS_N
1810	DP_ANI7_NRE	NAND_85D	NAND_DQS	ANI7_NRE_P
1810	DP_ANI7_NRE	NAND_85D	NAND_DQS	ANI7_NRE_N
1810	ANI7_NWE	NAND_45S	NAND_CMD	ANI7_NWE
1810	ANI7_NCE	NAND_45S	NAND_CMD	ANI7_NCE<3..0>
1810	ANI7_ALE	NAND_45S	NAND_CMD	ANI7_ALE
1810	ANI7_CLE	NAND_45S	NAND_CMD	ANI7_CLE

MIPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
MIPI_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
MIPI_2OTHER	*	=4X_DIELECTRIC	?
MIPI_2CLK	*	=6X_DIELECTRIC	?
MIPICLK_2OTHER	*	=7X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI_DATA	*	*	MIPI_2OTHER
MIPI_DATA	CLK_MIPI	*	MIPI_2CLK
CLK_MIPI	*	*	MIPICLK_2OTHER

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
S2_MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
S2_MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
S2_DATA2SELF	*	=2x_DIELECTRIC	?
S2_DQS2OWNDATA	*	=2x_DIELECTRIC	?
S2_CMD2CMD	*	=2x_DIELECTRIC	?
S2_CMD2CTRL	*	=2x_DIELECTRIC	?
S2_CTRL2CTRL	*	=2x_DIELECTRIC	?
S2_2OTHERMEM	*	=4x_DIELECTRIC	?
S2MEM_2PWR	*	=2x_DIELECTRIC	?
S2MEM_2GND	*	=2x_DIELECTRIC	?
S2MEM_2OTHER	*	=6x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
S2_DATA2SELF	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_DQS2OWNDATA	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CMD	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CTRL	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CTRL2CTRL	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_2OTHERMEM	TOP,BOTTOM	=6x_DIELECTRIC	?
S2MEM_2PWR	TOP,BOTTOM	=4x_DIELECTRIC	?
S2MEM_2GND	TOP,BOTTOM	=4x_DIELECTRIC	?
S2MEM_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DATA*	*	*	S2MEM_2OTHER
S2_MEM_DQS*	*	*	S2MEM_2OTHER
S2_MEM_CMD	*	*	S2MEM_2OTHER
S2_MEM_CTRL	*	*	S2MEM_2OTHER
S2_MEM_CLK	*	*	S2MEM_2OTHER
S2_MEM_DATA*	=SAME	*	S2_DATA2SELF
S2_MEM_CMD	S2_MEM_CMD	*	S2_CMD2CMD
S2_MEM_CMD	S2_MEM_CTRL	*	S2_CMD2CTRL
S2_MEM_CTRL	S2_MEM_CTRL	*	S2_CTRL2CTRL
S2_MEM_*	S2_MEM_*	*	S2_2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DQS1	S2_MEM_DATA1	*	S2_DQS2OWNDATA
S2_MEM_DQS0	S2_MEM_DATA0	*	S2_DQS2OWNDATA

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR
S2_MEM_PWR	*	*	DEFAULT

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	S2_MEM_*	*	S2MEM_2GND

Camera Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
S2_MEM_CLK	S2_MFM_85D	S2_MEM_CLK	MEM_CAM_CLK_P 24 25
S2_MEM_CLK	S2_MFM_85D	S2_MEM_CLK	MEM_CAM_CLK_N 24 25
S2_MEM_CNTL	S2_MFM_45S	S2_MEM_CTRL	MEM_CAM_CKE 24 25
S2_MEM_CNTL	S2_MFM_45S	S2_MEM_CTRL	MEM_CAM_CS_L 24 25 64
S2_MEM_CMD	S2_MFM_45S	S2_MEM_CTRL	MEM_CAM_ODT 25
S2_MEM_CMD	S2_MFM_45S	S2_MEM_CTRL	MEM_CAM_CAS_L 24 25
S2_MEM_CMD	S2_MFM_45S	S2_MEM_CTRL	MEM_CAM_RAS_L 24 25
S2_MEM_CMD	S2_MFM_45S	S2_MEM_CMD	MEM_CAM_WE_L 24 25
S2_MEM_CMD	S2_MFM_45S	S2_MEM_CMD	MEM_CAM_BA<0> 24 25
S2_MEM_CMD	S2_MFM_45S	S2_MEM_CMD	MEM_CAM_BA<1> 24 25
S2_MEM_CMD	S2_MFM_45S	S2_MEM_CMD	MEM_CAM_BA<2> 24 25
S2_MEM_DQS0	S2_MFM_85D	S2_MEM_DQS0	MEM_CAM_DQS_P<0> 24 25
S2_MEM_DQS0	S2_MFM_85D	S2_MEM_DQS0	MEM_CAM_DQS_N<0> 24 25
S2_MEM_DQS1	S2_MFM_85D	S2_MEM_DQS1	MEM_CAM_DQS_P<1> 24 25
S2_MEM_DQS1	S2_MFM_85D	S2_MEM_DQS1	MEM_CAM_DQS_N<1> 24 25
S2_MEM_DATA_0	S2_MFM_45S	S2_MEM_DATA0	MEM_CAM_DM<0> 24 25
S2_MEM_DATA_1	S2_MFM_45S	S2_MEM_DATA1	MEM_CAM_DM<1> 24 25
S2_MEM_A	S2_MFM_45S	S2_MEM_CMD	MEM_CAM_A<14..0> 24 25 64
S2_MEM_DATA_0	S2_MFM_45S	S2_MEM_DATA0	MEM_CAM_DQ<7..0> 24 25
S2_MEM_DATA_1	S2_MFM_45S	S2_MEM_DATA1	MEM_CAM_DQ<15..8> 24 25
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_P 24 25
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_N 24 25
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_P 25 53
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_N 25 53
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_P 24 25
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_N 24 25
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_P 25 53
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_N 25 53
		S2_MEM_PWR	PP1V35_CAM 24 25
		S2_MEM_PWR	PP0V675_CAM_VREF 24 25
		S2_MEM_PWR	PP0V675_MEM_CAM_VREFCA 25

SYNC MASTER=J92 DEVMLB		SYNC DATE=08/01/2013	
PAGE TITLE			
Camera Constraints			
 Apple Inc.	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
	REVISION		
	<E4LABEL>		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH			
<BRANCH>			
PAGE		116 OF 130	
SHEET		71 OF 75	

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1T01_45S	*	=1T01_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1T01_DIFFPAIR	=1T01_DIFFPAIR
SENSE_1T01_P2MM	*	=1T01_DIFFPAIR	0.200 MM	=45_OHM_SE	=1T01_DIFFPAIR	=1T01_DIFFPAIR	=1T01_DIFFPAIR
SENSE_1T01_P3MM	*	=1T01_DIFFPAIR	0.300 MM	=45_OHM_SE	=1T01_DIFFPAIR	=1T01_DIFFPAIR	=1T01_DIFFPAIR
THERM_1T01_45S	*	=1T01_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1T01_DIFFPAIR	=1T01_DIFFPAIR
SPKR_DIFFPAIR	*	=1T01_DIFFPAIR	0.400 MM	0.100 MM	=1T01_DIFFPAIR	=1T01_DIFFPAIR	=1T01_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=1:1_SPACING	?
THERM	*	=2:1_SPACING	?
AUDIO	*	=2:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	CLK_PCIE	*	GND_P2MM
GND	PCIE*	*	GND_P2MM
GND	SATA*	*	GND_P2MM
GND	USB*	*	GND_P2MM
GND	LVDS*	*	GND_P2MM
SB_POWER	CLK_PCIE	*	PWR_P2MM
SB_POWER	SATA*	*	PWR_P2MM
SB_POWER	SATA*	*	PWR_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	10000
PWR_P2MM	*	0.20 MM	10000

RF Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
RF_50S	*	=50_OHM_SE_RF	=50_OHM_SE_RF	=50_OHM_SE_RF	=50_OHM_SE_RF	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
RF	*	0.15 MM	?

J92 MLB Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	
			ISNS_HS_GAIN_P
SENSE_DIFFPAIR	SENSE_I_T01_45S	SENSE	35 36
SENSE_DIFFPAIR	SENSE_I_T01_45S	SENSE	ISNS_HS_GAIN_N 35 36
SENSE_DIFFPAIR	SENSE_I_T01_45S	SENSE	ISNS_HS_COMPUTING_N 35
SENSE_DIFFPAIR	SENSE_I_T01_45S	SENSE	ISNS_HS_COMPUTING_P 35
SENSE_DIFFPAIR	THERM_I_T01_45S	THERM	INLET_THMSNS_D1_P 36
SENSE_DIFFPAIR	THERM_I_T01_45S	THERM	INLET_THMSNS_D1_N 36
SENSE_DIFFPAIR	SENSE_I_T01_P3MM	SENSE	ISNS_IV2_S3_P 46
SENSE_DIFFPAIR	SENSE_I_T01_P3MM	SENSE	ISNS_IV2_S3_N 46
SENSE_DIFFPAIR	SENSE_I_T01_45S	SENSE	ISNS_ICDBKLT_P 49
SENSE_DIFFPAIR	SENSE_I_T01_45S	SENSE	ISNS_ICDBKLT_N 49
SENSE_DIFFPAIR	SENSE_I_T01_P2MM	SENSE	ISNS_IV05_SUS_P 48
SENSE_DIFFPAIR	SENSE_I_T01_P2MM	SENSE	ISNS_IV05_SUS_N 48
SENSE_DIFFPAIR	SENSE_I_T01_45S	SENSE	CPUVR_ISNS1_P 45
SENSE_DIFFPAIR	SENSE_I_T01_45S	SENSE	CPUVR_ISNS1_N 45
SENSE_DIFFPAIR	SENSE_I_T01_45S	SENSE	CPUVR_ISNS2_P 45
SENSE_DIFFPAIR	SENSE_I_T01_45S	SENSE	CPUVR_ISNS2_N 45
SENSE_DIFFPAIR	SENSE_I_T01_45S	SENSE	CPUHTMSNS_D2_P 36
SENSE_DIFFPAIR	SENSE_I_T01_45S	SENSE	CPUHTMSNS_D2_N 36
I_T01_DIFFPAIR	AUDIO	AUDIO	MAX98300_R_P
I_T01_DIFFPAIR	AUDIO	AUDIO	MAX98300_R_N
SPKR_OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP_ROUTE1_P 39 40
SPKR_OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP_ROUTE1_N 39 40
SPKR_OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP_ROUTE2_P 39 40
SPKR_OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP_ROUTE2_N 39 40
SPKR_OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP_LOUT1_P 38 40
SPKR_OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP_LOUT1_N 38 40
SPKR_OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP_LOUT2_P 38 40
SPKR_OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP_LOUT2_N 38 40
SB_POWER		SB_POWER	PP3V3_S5 8 11 13 15 16 17 22 33 37 46 47
SB_POWER		SB_POWER	PP3V3_S0 51 59 60 75
GND		GND	8 11 12 13 15 16 17 18 23 24 29 32 33 34 55 56 40 46 47 53 60 75
RF_50S	RF	RF_A_0_DIPLEXER	22
RF_50S	RF	RF_A_0_MATCH	22
RF_50S	RF	RF_G_0_DIPLEXER	22
RF_50S	RF	RF_G_0_MATCH	22
RF_50S	RF	RF_0_ANT	22
RF_50S	RF	RF_0_ANT_MATCH_T	22
RF_50S	RF	RF_A_1_DIPLEXER	22
RF_50S	RF	RF_A_1_MATCH	22
RF_50S	RF	RF_G_1_DIPLEXER	22
RF_50S	RF	RF_G_1_MATCH	22
RF_50S	RF	RF_1_ANT	22
RF_50S	RF	RF_1_ANT_MATCH_T	22
DP_EXT_ML	DP_80D	DP_TX	DP_EXT_ML_P<1..0>
DP_EXT_ML	DP_80D	DP_TX	DP_EXT_ML_N<1..0>
DP_80D	DP_TX	DP_EXT_ML_C_P<1..0>	
DP_80D	DP_TX	DP_EXT_ML_C_N<1..0>	
USB_EXTA	USB_80D	USB	DPRUSB_EXTA_P
USB_EXTA	USB_80D	USB	DPRUSB_EXTA_N
USB3_EXTA_RX	USB_80D	USB3_PCH_RX	DPRUSB3_EXTA_D2R_P
USB3_EXTA_RX	USB_80D	USB3_PCH_RX	DPRUSB3_EXTA_D2R_N
USB3_EXTA_TX	USB_80D	USB3_PCH_TX	DPRUSB3_EXTA_R2D_P
USB3_EXTA_TX	USB_80D	USB3_PCH_TX	DPRUSB3_EXTA_R2D_N

SYNC MASTER=J92 DEVMLB		SYNC DATE=04/08/2014	
PAGE TITLE			
Project Specific Constraints			
 Apple Inc.		DRAWING NUMBER <SCH NUM>	SIZE D
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	118 OF 130
		SHEET	73 OF 75

Change List:

```
<radar://component/XXXXXX> J92 HW EE SCHEMATIC | PROTO 0
```

Kismet:

[<afp://kismet.apple.com/Kismet-Projects/J92/>](http://kismet.apple.com/Kismet-Projects/J92/)

Useful Wiki Links:

Schematic Conventions - <<https://hmts.ecs.apple.com/wiki/index.php/User:Wferry/SchConventions>>

Schematic Design Wiki - <https://hmts.ecs.apple.com/wiki/index.php/Schematic_Design>

MobileMac HW Radar:

<radar://component/497591>	MobileMac	HW	Task
<radar://component/497587>	MobileMac	HW	Schematic
<radar://component/497585>	MobileMac	HW	New Bugs
<radar://component/497588>	MobileMac	HW	Layout
<radar://component/497590>	MobileMac	HW	Investigation
<radar://component/497589>	MobileMac	HW	Architecture

Other Info:

Page Allocations - <radar:11791318> 2012 Schematic Page Allocations

