


| REV | ECN | DESCRIPTION OF REVISION | CK APPD<br>DATE |
|-----|-----|-------------------------|-----------------|
|     |     |                         | 2012-02-15      |

## D


| Page | Contents                       | Sync      | Date       |
|------|--------------------------------|-----------|------------|
| 91   | PCH VCCIO (1.05V) POWER SUPPLY | J31_JACK  | 09/16/2011 |
| 92   | Power Sequencing EG/PCH S0     | J31_SREE  | 09/19/2011 |
| 93   | CPU Constraints                | K92_MLB   | 08/09/2010 |
| 94   | Memory Constraints             | K91_MLB   | 06/25/2011 |
| 95   | PCH Constraints 1              | K92_MLB   | 08/09/2010 |
| 96   | PCH Constraints 2              | J31_YONAS | 05/05/2011 |
| 97   | Ethernet/FW Constraints        | K91_ERIC  | 08/03/2010 |
| 98   | Thunderbolt Constraints        | T29_REF   | 06/14/2011 |
| 99   | SMC Constraints                | J31_YONAS | 08/11/2011 |
| 100  | GPU (Kepler) CONSTRAINTS       | K92_MLB   | 08/09/2010 |
| 101  | Project Specific Constraints   | K18_MLB   | 04/27/2010 |
| 102  | PCB Rule Definitions           | K18_MLB   | 04/27/2010 |
| 103  | Power Sensors: SMC Extended    | J31_YONAS | 09/12/2011 |
| 104  | Power Sensors: Debug ADC       | J31_YONAS | 09/12/2011 |
| 105  | Power Sensors: CPU Ripple      | J31_YONAS | 08/24/2011 |

|                                                                                                                                                                                                                                                                                      |            |                          |                                   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------|--------------------------|-----------------------------------|
| DRAWING TITLE                                                                                                                                                                                                                                                                        |            | SCHEM, MLB_KEPLER, J31   |                                   |
|                                                                                                                                                                                                 | Apple Inc. |                          | DRAWING NUMBER<br><b>051-9585</b> |
|                                                                                                                                                                                                                                                                                      |            |                          | SIZE<br><b>D</b>                  |
|                                                                                                                                                                                                                                                                                      |            |                          | REVISION<br><b>3.0.0</b>          |
| NOTICE OF PROPRIETARY PROPERTY:                                                                                                                                                                                                                                                      |            |                          |                                   |
| THE INFORMATION CONTAINED HEREIN IS THE<br>PROPRIETARY PROPERTY OF APPLE INC.<br>THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |            |                          |                                   |
|                                                                                                                                                                                                                                                                                      |            | BRANCH<br>               | PAGE<br><b>1 OF 132</b>           |
|                                                                                                                                                                                                                                                                                      |            | SHEET<br><b>1 OF 105</b> |                                   |





|                                                                                                                   |  |                      |          |
|-------------------------------------------------------------------------------------------------------------------|--|----------------------|----------|
| SYNC MASTER=K17 REF                                                                                               |  | SYNC DATE=06/30/2005 |          |
| PAGE TITLE                                                                                                        |  |                      |          |
| Power Block Diagram                                                                                               |  | DRAWING NUMBER       | 051-9585 |
| Apple Inc.                                                                                                        |  | REVISION             | 3.0.0    |
| NOTICE OF PROPRIETARY PROPERTY:                                                                                   |  |                      |          |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  |                      |          |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE                                                                         |  |                      |          |
| II NOT TO REPRODUCE OR COPY IT                                                                                    |  |                      |          |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART                                                                  |  |                      |          |
| IV ALL RIGHTS RESERVED                                                                                            |  |                      |          |
| PAGE                                                                                                              |  | 3 OF 132             |          |
| SHEET                                                                                                             |  | 3 OF 105             |          |



SYNC MASTER=MASTER

SYNC DATE=MASTER

PAGE TITLE

Revision History

 Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-9585

SIZE

D

REVISION

3.0.0

BRANCH

PAGE

4 OF 132


SHEET

4 OF 105































































## GPIO Glitch Prevention




## Ethernet WAKE# Isolation




## PCH Reset Button




## SDCONN\_STATE\_CHANGE



## ENET\_MEDIA\_SENSE ISOLATION CIRCUIT




## Platform Reset Connections




## System RTC Power Source & 32kHz / 25MHz Clock Generator

VDDIO\_25M\_A: SB power rail for XTAL circuit.  
VDDIO\_25M\_B: Ethernet power rail for XTAL circuit.  
VDDIO\_25M\_C: T29 power rail for XTAL circuit.  
NOTE: VDD\_25M must be powered if any VDDIO\_25M\_x is powered.



## PCH ME Disable Strap



|                                                                                                                   |  |                      |           |
|-------------------------------------------------------------------------------------------------------------------|--|----------------------|-----------|
| SYNC MASTER=K92_MLB                                                                                               |  | SYNC DATE=07/06/2010 |           |
| PAGE TITLE                                                                                                        |  | Chipset Support      |           |
| Apple Inc.                                                                                                        |  | DRAWING NUMBER       | 051-9585  |
| NOTICE OF PROPRIETARY PROPERTY:                                                                                   |  | REVISION             | 3.0.0     |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  | BRANCH               |           |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE                                                                         |  | PAGE                 | 26 OF 132 |
| II NOT TO REPRODUCE OR COPY IT                                                                                    |  | SHEET                | 24 OF 105 |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART                                                                  |  |                      |           |
| IV ALL RIGHTS RESERVED                                                                                            |  |                      |           |



# USB MUX FOR LS/FS INTERNAL DEVICES

| BOM GROUP   | BOM OPTIONS                  |
|-------------|------------------------------|
| HUB_ALLREM  | HUB_NONREM1_0, HUB_NONREM0_0 |
| HUB_1NONREM | HUB_NONREM1_0, HUB_NONREM0_1 |
| HUB_2NONREM | HUB_NONREM1_1, HUB_NONREM0_0 |
| HUB_3NONREM | HUB_NONREM1_1, HUB_NONREM0_1 |

NON\_REM 1 : NON\_REM 0  
0 1  
1 1  
1 1  
1 1


STRAP PIN CFG  
ALL PORTS ARE REMOVABLE  
PORT 1&2 ARE NON REMOVABLE  
PORT 1&2&3 ARE NON REMOVABLE

CANNOT INDICATE ALL 4 PORTS ARE NON REMOVABLE ON USB2514B VIA STARPPING, PROGRAM NON\_REMOVABLE DEVICE REGISTER 09H

## BOM TABLE


| PART#    | QTY | DESCRIPTION   | REFERENCE DESIGNATOR(S) | CRITICAL | BOM OPTION  |
|----------|-----|---------------|-------------------------|----------|-------------|
| 338S9824 | 1   | USB HUB 2514B | U2700                   | CRITICAL | USBHUB2514B |
| 338S9923 | 1   | USB HUB 2513B | U2700                   | CRITICAL | USBHUB2513B |
| 338S9983 | 1   | USB HUB 2512B | U2700                   | CRITICAL | USBHUB2512B |

J5 ENGINEERING: USE USB2513B PRODUCTION: USE USB2512B  
J3X ENGINEERING: USE USB2514B PRODUCTION: USE USB2513B



BLUETOOTH FOR J5 & J3X  
TP/KB FOR J5, IR FOR J3X  
SMC DEBUG PORT FOR J5, TP/KB FOR J3X  
NC FOR J5, SMC DEBUG PORT FOR J3X


TO CONNECT TP/KB TO PCH XHCI  
NOSTUFF R5701 & R5702, STUFF R2720 & R2721



## USB XHCI/EHCI2 PORT MUX FOR EXT B

PCH PORT 9 (EHCI2)

PCH PORT 1 (XHCI)



|                                                                                                                   |  |                      |           |
|-------------------------------------------------------------------------------------------------------------------|--|----------------------|-----------|
| SYNC MASTER=J31 LINDA                                                                                             |  | SYNC DATE=09/16/2011 |           |
| PAGE TITLE                                                                                                        |  | USB HUB & MUX        |           |
| Apple Inc.                                                                                                        |  | DRAWING NUMBER       | 051-9585  |
| NOTICE OF PROPRIETARY PROPERTY:                                                                                   |  | REVISION             | 3.0.0     |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  | BRANCH               |           |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE                                                                         |  | PAGE                 | 27 OF 132 |
| II NOT TO REPRODUCE OR COPY IT                                                                                    |  | SHEET                | 25 OF 105 |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART                                                                  |  |                      |           |
| IV ALL RIGHTS RESERVED                                                                                            |  |                      |           |

The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM\_DRAMRST# output from the S0-DIMMs when necessary.

ISOLATE\_CPU\_MEM\_L GPIO state during S3<->S0 transitions determines behavior of signals.


WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM\_RESET\_L not isolated.

WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM\_RESET\_L isolated.

$P1V5CPU\_EN = (ISOLATE\_CPU\_MEM\_L + PM\_SLP\_S3\_L) * PM\_SLP\_S4\_L$

$MEMVTT\_EN = (ISOLATE\_CPU\_MEM\_L + PLT\_RST\_L) * PM\_SLP\_S3\_L$

$MEM\_RESET\_L = !ISOLATE\_CPU\_MEM\_L + CPU\_MEM\_RESET\_L$




| Step | ISOLATE_CPU_MEM_L | PLT_RESET_L | PM_SLP_S3_L | PM_SLP_S4_L | CPU_MEM_RESET_L | MEM_RESET_L     | MEMVTT_EN | P1V5CPU_EN |
|------|-------------------|-------------|-------------|-------------|-----------------|-----------------|-----------|------------|
| S0   | 0                 | 1           | 1           | 1           | 1               | CPU_MEM_RESET_L | 1         | 1          |
| 1    | 1                 | 0           | 1           | 1           | 1               | 1               | 1         | 1          |
| 2    | 0                 | 0           | 1           | 1           | 1               | 1               | 0         | 1          |
| 3    | 0                 | 0           | 0           | 1           | X               | 1               | 0         | 0          |
| 4    | 0                 | 0           | 1           | 1           | X               | 1               | 0         | 1          |
| 5    | 0                 | 1           | 1           | 1           | 0 (*)           | 1               | 1         | 1          |
| 6    | 0                 | 1           | 1           | 1           | 1               | 1               | 1         | 1          |
| S0   | 7                 | 1           | 1           | 1           | 1               | CPU_MEM_RESET_L | 1         | 1          |

(\*) CPU\_MEM\_RESET\_L asserts due to loss of PM\_MEM\_PWRGD, must wait for software to clear before deasserting ISOLATE\_CPU\_MEM\_L GPIO.


NOTE: In the event of a S3->S5 transition ISOLATE\_CPU\_MEM\_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM\_RESET\_L will not properly assert. Software must deassert ISOLATE\_CPU\_MEM\_L and then generate a valid reset cycle on CPU\_MEM\_RESET\_L.

## 1V5 S0 "PGOOD" for CPU




## MEMVTT Clamp

Ensures CKE signals are held low in S3



|                                                                                                                   |  |                       |           |
|-------------------------------------------------------------------------------------------------------------------|--|-----------------------|-----------|
| SYNC MASTER=K18 MLB                                                                                               |  | SYNC DATE=04/27/2010  |           |
| PAGE TITLE                                                                                                        |  | CPU Memory S3 Support |           |
| Apple Inc.                                                                                                        |  | DRAWING NUMBER        | 051-9585  |
|                                                                                                                   |  | REVISION              | 3.0.0     |
| NOTICE OF PROPRIETARY PROPERTY:                                                                                   |  | BRANCH                |           |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  | PAGE                  | 28 OF 132 |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE                                                                         |  | SHEET                 | 26 OF 105 |
| II NOT TO REPRODUCE OR COPY IT                                                                                    |  |                       |           |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART                                                                  |  |                       |           |
| IV ALL RIGHTS RESERVED                                                                                            |  |                       |           |



DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)

Page Notes

Power aliases required by this page:

- =PP1V5\_S3\_MEM\_A
- =PP1V5\_S3\_MEM\_A
- =PP0V75\_S0\_MEM\_VTT\_A
- =PPSPD\_S0\_MEM\_A (2.5 - 3.3V)

Signal aliases required by this page:

- =I2C\_S0DIMM\_SCL
- =I2C\_S0DIMM\_SDA

BOM options provided by this page:

(NONE)

SYNC MASTER=K92 SUMA SYNC DATE=06/23/2010

PAGE TITLE

DDR3 S0-DIMM Connector A

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

- I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
- IV ALL RIGHTS RESERVED

Drawing NUMBER 051-9585


REVISION 3.0.0


BRANCH

PAGE 29 OF 132

SHEET 27 OF 105


| 8 | 7                                   | 6                   | 5                                   | 4                   | 3 | 2 | 1 |
|---|-------------------------------------|---------------------|-------------------------------------|---------------------|---|---|---|
| D | CPU CHANNEL A DQS 0 -> DIMM A DQS 0 |                     | CPU CHANNEL B DQS 0 -> DIMM B DQS 0 |                     |   |   |   |
|   | 94 11 6 MEM_A_DQS_N<0>              | ==MEM_A_DQS_N<0> 27 | 94 11 6 MEM_B_DQS_N<0>              | ==MEM_B_DQS_N<0> 29 |   |   |   |
|   | 94 11 6 MEM_A_DQS_P<0>              | ==MEM_A_DQS_P<0> 27 | 94 11 6 MEM_B_DQS_P<0>              | ==MEM_B_DQS_P<0> 29 |   |   |   |
|   |                                     |                     |                                     |                     |   |   |   |
|   | 94 11 6 MEM_A_DQ<7>                 | ==MEM_A_DQ<9> 27    | 94 11 6 MEM_B_DQ<7>                 | ==MEM_B_DQ<6> 29    |   |   |   |
|   | 94 11 6 MEM_A_DQ<6>                 | ==MEM_A_DQ<6> 27    | 94 11 6 MEM_B_DQ<6>                 | ==MEM_B_DQ<3> 29    |   |   |   |
|   | 94 11 6 MEM_A_DQ<5>                 | ==MEM_A_DQ<5> 27    | 94 11 6 MEM_B_DQ<5>                 | ==MEM_B_DQ<5> 29    |   |   |   |
|   | 94 11 6 MEM_A_DQ<4>                 | ==MEM_A_DQ<4> 27    | 94 11 6 MEM_B_DQ<4>                 | ==MEM_B_DQ<4> 29    |   |   |   |
|   | 94 11 6 MEM_A_DQ<3>                 | ==MEM_A_DQ<7> 27    | 94 11 6 MEM_B_DQ<3>                 | ==MEM_B_DQ<1> 29    |   |   |   |
|   | 94 11 6 MEM_A_DQ<2>                 | ==MEM_A_DQ<9> 27    | 94 11 6 MEM_B_DQ<2>                 | ==MEM_B_DQ<7> 29    |   |   |   |
| C | CPU CHANNEL A DQS 1 -> DIMM A DQS 1 |                     | CPU CHANNEL B DQS 1 -> DIMM B DQS 1 |                     |   |   |   |
|   | 94 11 6 MEM_A_DQS_N<1>              | ==MEM_A_DQS_N<1> 27 | 94 11 6 MEM_B_DQS_N<1>              | ==MEM_B_DQS_N<1> 29 |   |   |   |
|   | 94 11 6 MEM_A_DQS_P<1>              | ==MEM_A_DQS_P<1> 27 | 94 11 6 MEM_B_DQS_P<1>              | ==MEM_B_DQS_P<1> 29 |   |   |   |
|   |                                     |                     |                                     |                     |   |   |   |
|   | 94 11 6 MEM_A_DQ<15>                | ==MEM_A_DQ<15> 27   | 94 11 6 MEM_B_DQ<15>                | ==MEM_B_DQ<15> 29   |   |   |   |
|   | 94 11 6 MEM_A_DQ<14>                | ==MEM_A_DQ<14> 27   | 94 11 6 MEM_B_DQ<14>                | ==MEM_B_DQ<14> 29   |   |   |   |
|   | 94 11 6 MEM_A_DQ<13>                | ==MEM_A_DQ<12> 27   | 94 11 6 MEM_B_DQ<13>                | ==MEM_B_DQ<13> 29   |   |   |   |
|   | 94 11 6 MEM_A_DQ<12>                | ==MEM_A_DQ<13> 27   | 94 11 6 MEM_B_DQ<12>                | ==MEM_B_DQ<12> 29   |   |   |   |
|   | 94 11 6 MEM_A_DQ<11>                | ==MEM_A_DQ<10> 27   | 94 11 6 MEM_B_DQ<11>                | ==MEM_B_DQ<11> 29   |   |   |   |
|   | 94 11 6 MEM_A_DQ<10>                | ==MEM_A_DQ<11> 27   | 94 11 6 MEM_B_DQ<10>                | ==MEM_B_DQ<10> 29   |   |   |   |
| B | CPU CHANNEL A DQS 2 -> DIMM A DQS 2 |                     | CPU CHANNEL B DQS 2 -> DIMM B DQS 2 |                     |   |   |   |
|   | 94 11 6 MEM_A_DQS_N<2>              | ==MEM_A_DQS_N<2> 27 | 94 11 6 MEM_B_DQS_N<2>              | ==MEM_B_DQS_N<2> 29 |   |   |   |
|   | 94 11 6 MEM_A_DQS_P<2>              | ==MEM_A_DQS_P<2> 27 | 94 11 6 MEM_B_DQS_P<2>              | ==MEM_B_DQS_P<2> 29 |   |   |   |
|   |                                     |                     |                                     |                     |   |   |   |
|   | 94 11 6 MEM_A_DQ<23>                | ==MEM_A_DQ<23> 27   | 94 11 6 MEM_B_DQ<23>                | ==MEM_B_DQ<23> 29   |   |   |   |
|   | 94 11 6 MEM_A_DQ<22>                | ==MEM_A_DQ<22> 27   | 94 11 6 MEM_B_DQ<22>                | ==MEM_B_DQ<22> 29   |   |   |   |
|   | 94 11 6 MEM_A_DQ<21>                | ==MEM_A_DQ<17> 27   | 94 11 6 MEM_B_DQ<21>                | ==MEM_B_DQ<21> 29   |   |   |   |
|   | 94 11 6 MEM_A_DQ<20>                | ==MEM_A_DQ<20> 27   | 94 11 6 MEM_B_DQ<20>                | ==MEM_B_DQ<20> 29   |   |   |   |
|   | 94 11 6 MEM_A_DQ<19>                | ==MEM_A_DQ<19> 27   | 94 11 6 MEM_B_DQ<19>                | ==MEM_B_DQ<19> 29   |   |   |   |
|   | 94 11 6 MEM_A_DQ<18>                | ==MEM_A_DQ<18> 27   | 94 11 6 MEM_B_DQ<18>                | ==MEM_B_DQ<18> 29   |   |   |   |
| A | CPU CHANNEL A DQS 3 -> DIMM A DQS 3 |                     | CPU CHANNEL B DQS 3 -> DIMM B DQS 3 |                     |   |   |   |
|   | 94 11 6 MEM_A_DQS_N<3>              | ==MEM_A_DQS_N<3> 27 | 94 11 6 MEM_B_DQS_N<3>              | ==MEM_B_DQS_N<3> 29 |   |   |   |
|   | 94 11 6 MEM_A_DQS_P<3>              | ==MEM_A_DQS_P<3> 27 | 94 11 6 MEM_B_DQS_P<3>              | ==MEM_B_DQS_P<3> 29 |   |   |   |
|   |                                     |                     |                                     |                     |   |   |   |
|   | 94 11 6 MEM_A_DQ<31>                | ==MEM_A_DQ<31> 27   | 94 11 6 MEM_B_DQ<31>                | ==MEM_B_DQ<31> 29   |   |   |   |
|   | 94 11 6 MEM_A_DQ<30>                | ==MEM_A_DQ<30> 27   | 94 11 6 MEM_B_DQ<30>                | ==MEM_B_DQ<30> 29   |   |   |   |
|   | 94 11 6 MEM_A_DQ<29>                | ==MEM_A_DQ<29> 27   | 94 11 6 MEM_B_DQ<29>                | ==MEM_B_DQ<29> 29   |   |   |   |
|   | 94 11 6 MEM_A_DQ<28>                | ==MEM_A_DQ<28> 27   | 94 11 6 MEM_B_DQ<28>                | ==MEM_B_DQ<28> 29   |   |   |   |
|   | 94 11 6 MEM_A_DQ<27>                | ==MEM_A_DQ<27> 27   | 94 11 6 MEM_B_DQ<27>                | ==MEM_B_DQ<27> 29   |   |   |   |
|   | 94 11 6 MEM_A_DQ<26>                | ==MEM_A_DQ<26> 27   | 94 11 6 MEM_B_DQ<26>                | ==MEM_B_DQ<26> 29   |   |   |   |





|                                                                                                                                                                                                                                                                                                                   |  |                      |           |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|----------------------|-----------|
| SYNC MASTER=J31 YONAS                                                                                                                                                                                                                                                                                             |  | SYNC DATE=10/25/2011 |           |
| PAGE TITLE                                                                                                                                                                                                                                                                                                        |  | SD Card Connector    |           |
|                                                                                                                                                                                                                                                                                                                   |  | DRAWING NUMBER       | 051-9585  |
|                                                                                                                                                                                                                                                                                                                   |  | REVISION             | 3.0.0     |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  | BRANCH               |           |
|                                                                                                                                                                                                                                                                                                                   |  | PAGE                 | 33 OF 132 |
|                                                                                                                                                                                                                                                                                                                   |  | SHEET                | 30 OF 105 |





Page Notes

Power aliases required by this page:  
- =PP3V3\_S3\_VREFMRGN  
- =PPVTT\_S3\_DDR\_BUF  
- =PPDDR\_S3\_MEMVREF

Signal aliases required by this page:  
- =I2C\_VREFDACS\_SCL  
- =I2C\_VREFDACS\_SDA  
- =I2C\_PCA9557D\_SCL  
- =I2C\_PCA9557D\_SDA

BOM options provided by this page:  
DDRREF\_DAC - Stuffs Apple margining circuit.  
VREFDQ:LDO - LDO outputs sent to DQ inputs.  
VREFDQ:LDO\_DAC - Margined LDO outputs sent to DQ inputs.  
VREFDQ:M1\_M3 - CPU margined DDR voltage divider sent to DQ inputs.  
VREFDQ:M1\_DAC - DAC margined DDR voltage divider sent to DQ inputs.  
VREFCA:LDO - LDO outputs sent to CA inputs.  
VREFCA:LDO\_DAC - DAC margined LDO outputs sent to CA inputs.

RST\* on 'platform reset' so that system watchdog will disable margining.  
NOTE: Margining will be disabled across all soft-resets and sleep/wake cycles.

NOTE: CPU DAC output step sizes:  
DDR3 (1.5V) 7.70mV per step  
DDR3L (1.35V) 6.99mV per step

NOTE: Must not enable more than two S0-DIMM margining buffers at once or VRef source may be overloaded.

| PART NUMBER | QTY | DESCRIPTION                        | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|------------------------------------|---------------|----------|------------|
| 116S0004    | 2   | RES, MTL FILM, 0, 5%, 0402, SM, LF | R3403, R3405  |          | VREFDQ:LDO |
| 116S0004    | 2   | RES, MTL FILM, 0, 5%, 0402, SM, LF | R3409, R3411  |          | VREFCA:LDO |

| PART NUMBER | QTY | DESCRIPTION                          | REFERENCE DES              | CRITICAL | BOM OPTION    |
|-------------|-----|--------------------------------------|----------------------------|----------|---------------|
| 114S0218    | 4   | RES, MTL FILM, 1K, 1%, 0402, SM, LF  | R3421, R3422, R3441, R3442 |          | VREFDQ:M1_DAC |
| 114S0171    | 2   | RES, MTL FILM, 332, 1%, 0402, SM, LF | R3404, R3406               |          | VREFDQ:M1_DAC |

|                  | MEM A VREF DQ | MEM B VREF DQ                 | MEM A VREF CA | MEM B VREF CA | MEM VREG                      | GPU Frame Buffer (1.8V, 70% VRef) |
|------------------|---------------|-------------------------------|---------------|---------------|-------------------------------|-----------------------------------|
| DAC Channel:     | A             | B                             | C             | C             | D                             | D                                 |
| PCA9557D Pin:    | 1             | 2                             | 3             | 4             | 5                             | 6                                 |
| Nominal value    |               | 0.75V (DAC: 0x3A)             |               |               | 1.5V (DAC: 0x3A)              | 1.267V (DAC: 0x8B)                |
| Margined target: |               | 0.300V - 1.200V (+/- 450mV)   |               |               | 1.000V - 2.000V (+/- 500mV)   | 1.056V - 1.442V (+/- 180mV)       |
| DAC range:       |               | 0.000V - 1.501V (0x00 - 0x74) |               |               | 0.000V - 3.000V (0x00 - 0x74) | 0.000V - 3.300V (0x00 - 0xFF)     |
| VRef current:    |               | +3.4mA - -3.4mA (- = sourced) |               |               | +61uA - -61uA (- = sourced)   | +6.0mA - -5.0mA (- = sourced)     |
| DAC step size:   |               | 7.69mV / step @ output        |               |               | 8.59mV / step @ output        | 1.51mV / step @ output            |

SYNC MASTER=J31 ANNE      SYNC DATE=06/09/2011

DDR3/FRAMEBUF VREF MARGINING

Apple Inc.

051-9585      SIZE D


REVISION 3.0.0

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

BRANCH



PAGE 34 OF 132

SHEET 31 OF 105




|         |                  |
|---------|------------------|
| MOSFET  | TPCPB102         |
| CHANNEL | P-TYPE           |
| RDS(ON) | 20-30 MOHM @2.5V |
| LOADING | 1 A (EDP)        |

CRITICAL  
Q3550  
DMP2018LFK  
DFN2563-6





Supervisor & CLKFREQ # Isolation  
Delay = 60 ms +/- 20%



|                                                                                                  |  |                      |          |
|--------------------------------------------------------------------------------------------------|--|----------------------|----------|
| SYNC MASTER=J30_MLB                                                                              |  | SYNC DATE=11/11/2011 |          |
| PAGE TITLE                                                                                       |  |                      |          |
| X19/ALS/CAMERA CONNECTOR                                                                         |  |                      |          |
|  Apple Inc. |  | DRAWING NUMBER       | 051-9585 |
|                                                                                                  |  | SIZE                 | D        |
|                                                                                                  |  | REVISION             | 3.0.0    |
|                                                                                                  |  |                      |          |
| NOTICE OF PROPRIETARY PROPERTY:                                                                  |  |                      |          |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.                       |  |                      |          |
| THE POSSESSOR AGREES TO THE FOLLOWING:                                                           |  |                      |          |
| I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE                                                      |  |                      |          |
| II NOT TO REPRODUCE OR COPY IT                                                                   |  |                      |          |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART                                                 |  |                      |          |
| IV ALL RIGHTS RESERVED                                                                           |  |                      |          |
| PAGE                                                                                             |  | 35 OF 132            |          |
| SHEET                                                                                            |  | 32 OF 105            |          |







## Page Notes

Power aliases required by this page:

- =PPVIN\_SW\_TBTBST (8-13V Boost Input)
- =PP15V\_TBT\_REG (15V Boost Output)
- =PP3V3\_S0\_P3V3TBTFTET (3.3V FET Input)
- =PP3V3\_TBT\_FET (3.3V FET Output)
- =PP3V3\_S0\_TBT\_PWRCTL
- =PP1V05\_S0\_P1V05TBTFTET (1.05V FET Input)
- =PP1V05\_TBT\_FET (1.05V FET Output)


Signal aliases required by this page:

- =TBT\_CLKREQ\_L
- =TBT\_RESET\_L


BOM options provided by this page:

TBTBST:Y - Stuffs 15V boost circuitry.


## Thunderbolt 15V Boost Regulator




## Supervisor & CLKREQ# Isolation



## 3.3V Thunderbolt Switch



## 1.05V Thunderbolt Switch



|                                                                                                                   |  |                      |          |
|-------------------------------------------------------------------------------------------------------------------|--|----------------------|----------|
| SYNC MASTER=T29_REF                                                                                               |  | SYNC DATE=06/22/2011 |          |
| PAGE TITLE                                                                                                        |  |                      |          |
| Thunderbolt Power Support                                                                                         |  |                      |          |
|  Apple Inc.                  |  | DRAWING NUMBER       | 051-9585 |
|                                                                                                                   |  | SIZE                 | D        |
|                                                                                                                   |  | REVISION             | 3.0.0    |
|                                                                                                                   |  |                      |          |
| NOTICE OF PROPRIETARY PROPERTY:                                                                                   |  | BRANCH               |          |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  | PAGE                 |          |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE                                                                         |  | 38 OF 132            |          |
| II NOT TO REPRODUCE OR COPY IT                                                                                    |  | SHEET                |          |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART                                                                  |  | 35 OF 105            |          |
| IV ALL RIGHTS RESERVED                                                                                            |  |                      |          |




Page Notes


Power aliases required by this page:  
(NONE)

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)



|                                                                                                                                                                                                                                                                                                                   |  |                      |           |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|----------------------|-----------|
| SYNC MASTER=K91 TRINHNT                                                                                                                                                                                                                                                                                           |  | SYNC DATE=05/26/2010 |           |
| PAGE TITLE                                                                                                                                                                                                                                                                                                        |  | Ethernet Connector   |           |
|  Apple Inc.                                                                                                                                                                                                                  |  | DRAWING NUMBER       | 051-9585  |
|                                                                                                                                                                                                                                                                                                                   |  | REVISION             | 3.0.0     |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  | BRANCH               |           |
|                                                                                                                                                                                                                                                                                                                   |  | PAGE                 | 40 OF 132 |
|                                                                                                                                                                                                                                                                                                                   |  | SHEET                | 37 OF 105 |





## Page Notes

Power aliases required by this page:

- =PPBUS\_S5\_FWPWRSW (FW VP FET Input)
- =PPBUS\_FW\_FET (FW VP FET Output)
- =PP3V3\_FW\_P3V3FWFET (3.3V FET Input)
- =PP3V3\_FW\_FET (3.3V FET Output)
- =PP3V3\_FW\_FWPHY (PHY 3.3V Power)
- =PP3V3\_S0\_FWLATEVG
- =PP3V3\_S0\_FWPWRCTL
- =PP1V05\_S0\_FWPWRCTL (5KPD Bias Rail)
- =PP1V05\_FW\_P1V0FWFET (1.0V FET Input)
- =PP1V0\_FW\_FET\_R (1.0V FET Output)
- =PP1V0\_FW\_FWPHY (PHY 1.0V)


Signal aliases required by this page:

- =FW\_CLKREQ\_L
- =FW\_PME\_L


BOM options provided by this page:

(NONE)

## FireWire Port Power Switch




## Supervisor & CLKREQ# Isolation




## FireWire Port 5K Pull-Down Detect

All FireWire devices require 5K pull-down on TPB pair.  
Host can detect as load on TPBIAS signal.  
Current source only active when FW\_PWR\_EN is low.



## FireWire PHY WAKE# Support

When PHY is powered, FW\_5KPD\_DET\_ acts as legacy PME# signal.




Dual-purpose output:

- 1) 5K Pull-down Detect when FW\_PWR\_EN is low.
- 2) FW643 WAKE# (PME#) when PHY is powered.

Pull-up provided on another page.

## 3.3V FW Switch




## U4201 & U4202

| Part  | TPS22924C                  |
|-------|----------------------------|
| Type  | Load Switch                |
| R(on) | 18 mOhm Typ<br>50 mOhm Max |

Max Output: 2A

## 1.0V FW Switch



LSI FireWire PHY requires 1.0V.  
To avoid an extra power supply,  
1.05V is used with a series R  
to reduce voltage.

|                                                                                                                   |  |                           |           |
|-------------------------------------------------------------------------------------------------------------------|--|---------------------------|-----------|
| SYNC MASTER=K91 MLB                                                                                               |  | SYNC DATE=06/17/2011      |           |
| PAGE TITLE                                                                                                        |  | FireWire Port & PHY Power |           |
| Apple Inc.                                                                                                        |  | DRAWING NUMBER            | 051-9585  |
|                                                                                                                   |  | REVISION                  | 3.0.0     |
| NOTICE OF PROPRIETARY PROPERTY:                                                                                   |  | BRANCH                    |           |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  | PAGE                      | 42 OF 132 |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE                                                                         |  | SHEET                     | 39 OF 105 |
| II NOT TO REPRODUCE OR COPY IT                                                                                    |  |                           |           |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART                                                                  |  |                           |           |
| IV ALL RIGHTS RESERVED                                                                                            |  |                           |           |

Power aliases required by this page:

- =PPVP\_FW\_PORT1
- =PPVP\_FW\_PHY\_CPS\_FET (From Port)
- =PPVP\_FW\_PHY\_CPS (To PHY)
- =PP3V3\_FW\_FWPHY
- =PP3V3\_S0\_FWLATEVG

---

Signal aliases required by this page:

- =FW\_PHY\_DS0
- =FW\_PHY\_DS1
- =FW\_PHY\_DS2

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.

---

BOM options provided by this page:

(NONE)

---

1394b implementation based on Apple  
FireWire Design Guide (FWDG 0.6, 5/14/03)

FW643 has internal leakage path from TPCPS pin to VDD33.  
FET blocks current to TPCPS until VDD33 is powered.

7 =PPVP\_FW\_PHY\_CPS\_FET  
From Port

R4311<sup>1</sup>  
470K  
5%  
1/16W  
MF-LF  
492 2

Q4300  
BSS8402DW  
SOT-363  
(SYM-VER1)  
CRITICAL

PPVP\_FW\_PHY\_CPS  
MIN\_LINE\_WIDTH=0.4 mm  
MIN\_NECK\_WIDTH=0.2 mm  
VOLTAGE=12.0V  
MAKE\_BASE=TRUE  
=PPVP\_FW\_PHY\_CPS  
To FW643

5 CPS\_EN L DIV

6 CPS\_EN L

R4312<sup>1</sup>  
330K  
5%  
1/16W  
MF-LF  
492 2

Q4301  
BSS8402DW  
SOT-363  
(SYM-VER1)  
CRITICAL

1

2

39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1

40

| Disabled per LSI instructions<br>(All unused port signals TP/NC) |                     |    |                                              |
|------------------------------------------------------------------|---------------------|----|----------------------------------------------|
| 38                                                               | <b>FW P0 TPBIAS</b> | == | NC FW0 TPBIAS<br>MAKE_BASE=TRUE NO_TEST=TRUE |
| 37                                                               | <b>FW P0 TPA P</b>  | == | NC FW0 TPAP<br>MAKE_BASE=TRUE NO_TEST=TRUE   |
| 37                                                               | <b>FW P0 TPA N</b>  | == | NC FW0 TPAN<br>MAKE_BASE=TRUE NO_TEST=TRUE   |
| 38                                                               | <b>FW P0 TPB P</b>  | == | NC FW0 TPBP<br>MAKE_BASE=TRUE NO_TEST=TRUE   |
| 37                                                               | <b>FW P0 TPB N</b>  | == | NC FW0 TPBN<br>MAKE_BASE=TRUE NO_TEST=TRUE   |
| 38                                                               | <b>FW P2 TPBIAS</b> | == | NC FW2 TPBIAS<br>MAKE_BASE=TRUE NO_TEST=TRUE |
| 38                                                               | <b>FW P2 TPA P</b>  | == | NC FW2 TPAP<br>MAKE_BASE=TRUE NO_TEST=TRUE   |
| 38                                                               | <b>FW P2 TPA N</b>  | == | NC FW2 TPAN<br>MAKE_BASE=TRUE NO_TEST=TRUE   |
| 38                                                               | <b>FW P2 TPB P</b>  | == | NC FW2 TPBP<br>MAKE_BASE=TRUE NO_TEST=TRUE   |
| 38                                                               | <b>FW P2 TPB N</b>  | == | NC FW2 TPBN<br>MAKE_BASE=TRUE NO_TEST=TRUE   |

Configures PHY for:  
- Port "1" Bilingual (1394B)

40 39 38 7

==PP3V3\_FW\_FWPHY

R4382<sup>1</sup>  
10K  
1%  
1/16W  
MF-1F  
402 2

R4380<sup>1</sup>  
10K  
1%  
1/16W  
MF-1F  
402 2


FWPHY\_DS0  
MAKE\_BASE=TRUE  
==FW\_PHY\_DS0

FWPHY\_DS1  
MAKE\_BASE=TRUE  
==FW\_PHY\_DS1

FWPHY\_DS2  
MAKE\_BASE=TRUE  
==FW\_PHY\_DS2

R4381<sup>1</sup>  
10K  
1%  
1/16W  
MF-1F  
402 2

Place close to FireWire PHY



"Snapback" & "Late VG" Protection

39 7 =PP3V3\_S0 FWLATEVG

PLACE\_NEAR=U4350.1:2 mm

C4350  
0.1uF  
16V  
X68  
462

TP FWLATEVG\_VCLMP

39 OUT FWPORT\_PWR\_EN

R4350  
100K  
5%  
1/10W  
MF-LF  
462

U4350  
TPD4S1394  
LLP

VCC

VCLMP

FWPWR\_EN

GND

D1+  
D1-  
D2+  
D2-

(FW\_PORT1\_TPB\_N)

(FW\_PORT1\_TPB\_P)

(FW\_PORT1\_TPA\_N)

(FW\_PORT1\_TPA\_P)

**Cable Power**

CRITICAL  
L4310  
FERR-250-0HM

Note: Trace PPVP\_Fw\_PORT1 must handle up to 5A

PPVP FW PORT1

C4314  
0.01uF  
10%  
50V  
X7R  
402

PORT 1  
BILINGUAL  
CRITICAL  
J4310  
1394B-M97  
F-RT-TN

(FW\_PORT1 TPB\_N)  
(FW\_PORT1 BRFE)  
(FW\_PORT1 TPB\_P)

(GND)  
(FW\_PORT1 TPA\_N)  
FW\_PORT1 AREF  
(FW\_PORT1 TPA\_P)

TPB- TPB(R)  
TPB- VP  
TPB- SC/NC  
TPA- VG  
TPA- TPA(R)  
TPA- TPA(R)

NCX

CHASSIS GND

514S0605

C4319  
0.1uF  
10%  
50V  
X7R  
603-1

R4319  
1M  
1%  
1/10W  
MF-LF  
402

PLACE\_NEAR=J4310.5:2 mm

AREF needs to be isolated from all local grounds per 1394b spec

When a bilingual device is connected to a beta-only device, there is no DC path between them (to avoid ground offset issue)

BREF should be hard-connected to logic ground for speed signaling and connection

PLACE\_NOTE=J4310.5:2 mm

**BILINGUAL**

**CRITICAL**

**J4310**

**1394B-M97**

**F-RT-TH**

| PIN | SIGNAL | FUNCTION              |
|-----|--------|-----------------------|
| 1   | TPB-   | Output                |
| 2   | TPB+   | Input                 |
| 3   | VP     | Voice Port            |
| 4   | SC/NC  | Speaker/No Connection |
| 5   | TPA-   | Input                 |
| 6   | VG     | Voice Gate            |
| 7   | TPA+   | Input                 |
| 8   | TPA(R) | Input                 |
| 9   | TPB-   | Output                |
| 10  | TPB<R> | Input                 |
| 11  | TPB+   | Input                 |
| 12  | VP     | Voice Port            |
| 13  | NC     | No Connection         |

**CHASSIS GND**


**514S0605**

|                                                                                                                                                                                                                                                                                                                         |  |                      |        |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|----------------------|--------|
| SYNC MASTER-T27 REF                                                                                                                                                                                                                                                                                                     |  | SYNC DATE=06/10/2016 |        |
| PAGE TITLE                                                                                                                                                                                                                                                                                                              |  |                      |        |
| FireWire Connector                                                                                                                                                                                                                                                                                                      |  |                      |        |
|  Apple Inc.                                                                                                                                                                                                                        |  | DRAWING NUMBER       | SIZE   |
|                                                                                                                                                                                                                                                                                                                         |  | 051-9585             | D      |
| NOTICE OF PROPRIETARY PROPERTY:<br><br>THE INFORMATION CONTAINED HEREIN IS THE<br>PROPRIETARY PROPERTY OF APPLE.<br>THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  | REVISION             |        |
|                                                                                                                                                                                                                                                                                                                         |  | 3.0.0                |        |
| BRANCH                                                                                                                                                                                                                                                                                                                  |  | PAGE                 |        |
|                                                                                                                                                                                                                                                                                                                         |  | 43                   | OF 132 |
|                                                                                                                                                                                                                                                                                                                         |  | SHEET                |        |
|                                                                                                                                                                                                                                                                                                                         |  | 40                   | OF 105 |




ODD Power Control

Note: 3.3V must be S0 if 5V is S3 or S5 to ensure the drive is unpowered in S3/S5.




SATA ODD Connector




SATA OOB Comparator

Notes:  
OOBD2R was OOB\_TEMP, from SSD, to SMC  
OOBR2D was TEMP\_CTL, from SMC, to SSD




SATA HDD Connector (Gen3)




SATA Redriver


Internally PD ~150K  
Write:0xB6 Read:0xB7

| ADDR1 | ADD0 | Address (R/W) |
|-------|------|---------------|
| L     | L    | 0x96/0x97     |
| L     | H    | 0x98/0x99     |
| H     | L    | 0xB6/0xB7     |
| H     | H    | 0xB8/0xB9     |



|                                                                                                                   |  |                      |           |
|-------------------------------------------------------------------------------------------------------------------|--|----------------------|-----------|
| SYNC MASTER=J31 YONAS                                                                                             |  | SYNC DATE=11/17/2011 |           |
| PAGE TITLE                                                                                                        |  |                      |           |
| SATA Redriver/Conn, IR, SIL                                                                                       |  | DRAWING NUMBER       | 051-9585  |
| Apple Inc.                                                                                                        |  | REVISION             | 3.0.0     |
| NOTICE OF PROPRIETARY PROPERTY:                                                                                   |  | BRANCH               |           |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  | PAGE                 | 45 OF 132 |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE                                                                         |  | SHEET                | 41 OF 105 |
| II NOT TO REPRODUCE OR COPY IT                                                                                    |  |                      |           |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART                                                                  |  |                      |           |
| IV ALL RIGHTS RESERVED                                                                                            |  |                      |           |






The schematic diagram illustrates the U4800 CY7C63803-LQXC QFN component. The component is a 24-pin QFN package. The pin connections are as follows:

- Pin 1:** VCC
- Pin 2:** VSS
- Pin 3:** P1.0/D+
- Pin 4:** P1.1/D-
- Pin 5:** P1.2/VREG
- Pin 6:** P1.3/SSEL
- Pin 7:** P1.4/SCLK
- Pin 8:** P1.5/SMOSI
- Pin 9:** P1.6/SMISO
- Pin 10:** NC
- Pin 11:** NC
- Pin 12:** NC
- Pin 13:** NC
- Pin 14:** NC
- Pin 15:** NC
- Pin 16:** NC
- Pin 17:** NC
- Pin 18:** NC
- Pin 19:** NC
- Pin 20:** NC
- Pin 21:** NC
- Pin 22:** NC
- Pin 23:** NC
- Pin 24:** NC

The component is connected to a power supply (VCC) and ground (VSS). The signal pins are connected to a USB IR P and USB IR N. The IR RX OUT pin is connected to a resistor (R4800) and a capacitor (C4804). The component is also connected to a ground plane (GND) and a power supply (PP5V\_S3\_IR).


|                                                                                                                                                                                                                                                                                                                         |            |                                                                                             |                                   |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------|---------------------------------------------------------------------------------------------|-----------------------------------|
| SYNC MASTER-K18 MLB                                                                                                                                                                                                                                                                                                     |            | SYNC DATE=04/27/2016                                                                        |                                   |
| PAGE TITLE                                                                                                                                                                                                                                                                                                              |            |                                                                                             |                                   |
| Front Flex Support                                                                                                                                                                                                                                                                                                      |            |                                                                                             |                                   |
|                                                                                                                                                                                                                                    | Apple Inc. |                                                                                             | DRAWING NUMBER<br><b>051-9585</b> |
|                                                                                                                                                                                                                                                                                                                         |            |                                                                                             | SIZE<br><b>D</b>                  |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE<br>PROPRIETARY PROPERTY OF APPLE INC.<br>THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |            | REVISION<br><b>3.0.0</b><br>BRANCH<br>PAGE<br><b>48 OF 132</b><br>SHEET<br><b>44 OF 105</b> |                                   |



NOTE:  
SMS Interrupt can be active high or low, rename net accordingly.  
If SMS interrupt is not used, pull up to SMC rail.


NOTE:  
Unused pins have "SMC\_Pxx" names. Unused  
pins designed as outputs can be left floating,  
those designated as inputs require pull-ups.

|                                                                                                                   |  |                      |           |
|-------------------------------------------------------------------------------------------------------------------|--|----------------------|-----------|
| SYNC MASTER=J31 YONAS                                                                                             |  | SYNC DATE=12/19/2011 |           |
| PAGE TITLE                                                                                                        |  | SMC                  |           |
| Apple Inc.                                                                                                        |  | DRAWING NUMBER       | 051-9585  |
|                                                                                                                   |  | REVISION             | 3.0.0     |
| NOTICE OF PROPRIETARY PROPERTY:                                                                                   |  | BRANCH               |           |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  | PAGE                 | 49 OF 132 |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE                                                                         |  | SHEET                | 45 OF 105 |
| II NOT TO REPRODUCE OR COPY IT                                                                                    |  |                      |           |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART                                                                  |  |                      |           |
| IV ALL RIGHTS RESERVED                                                                                            |  |                      |           |



|                                                                                                                   |  |                      |  |
|-------------------------------------------------------------------------------------------------------------------|--|----------------------|--|
| SYNC MASTER=J31 YONAS                                                                                             |  | SYNC DATE=01/19/2012 |  |
| PAGE TITLE                                                                                                        |  |                      |  |
| SMC Support                                                                                                       |  | PAGE                 |  |
|  Apple Inc.                  |  | DRAWING NUMBER       |  |
|                                                                                                                   |  | 051-9585             |  |
|                                                                                                                   |  | SIZE                 |  |
|                                                                                                                   |  | D                    |  |
|                                                                                                                   |  | REVISION             |  |
|                                                                                                                   |  | 3.0.0                |  |
| NOTICE OF PROPRIETARY PROPERTY:                                                                                   |  | BRANCH               |  |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  | PAGE                 |  |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE                                                                         |  | 50 OF 132            |  |
| II NOT TO REPRODUCE OR COPY IT                                                                                    |  | SHEET                |  |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART                                                                  |  | 46 OF 105            |  |
| IV ALL RIGHTS RESERVED                                                                                            |  |                      |  |










## GPU Core Load Side Current Sense (IG0C)


Gain: 130.2x, EDP: 25 A  
Rsense: 0.001 (R8940)  
V across Rsense: 25 mV  
Gain needed: 132.0x

Gain Number needs Updating!




CPU VCCIO 1.05V Load Side Current Sense (IC1C)

Gain: 161.5x, EDP: 20 A  
Rsense: 0.001 (R7640)  
V across Rsense: 20 mV  
Gain needed: 165x



## CPU VCCSA Load Side Current Sense (IC2C)


Gain: 549x, EDP: 6A  
Rsense: 0.001 (R7140)  
V across Rsense: 6mV  
Gain needed: 550x




| PART NUMBER | QTY | DESCRIPTION    | REFERENCE DES       | CRITICAL | BOM OPTION  |
|-------------|-----|----------------|---------------------|----------|-------------|
| 11750008    | 3   | RES, 100K, 201 | C5358, C5327, C5367 |          | LOADISNS:NO |

DDR 1.5V S3 (Memory) Current Sense (IM0C)


Gain: 200x, EDP: 9A  
Rsense: 0.001 (R5370)  
V across Rsense: 9 mV  
Gain needed: 336.7x




## PBUS Voltage Sense & Enable (VP0R)




### DC-In Voltage Sense & Enable (VD0R)




## CPU Core Voltage Sense (VCC)




## CPU VCCSA Voltage Sense (VC2C)



## AXG Core Voltage Sense (VN0C)




## GPU Core Voltage Sense (VG0C)



|                                                                                                                                                                                                                                                                                |  |                                                           |  |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|-----------------------------------------------------------|--|
| SYNC MASTER=J31 YONAS                                                                                                                                                                                                                                                          |  | SYNC DATE=01/19/2012                                      |  |
| PAGE TITLE                                                                                                                                                                                                                                                                     |  |                                                           |  |
| Power Sensors: Load Side                                                                                                                                                                                                                                                       |  |                                                           |  |
|                                                                                                                                                                                           |  | DRAWING NUMBER<br><b>051-9585</b>                         |  |
| Apple Inc.                                                                                                                                                                                                                                                                     |  | SIZE<br><b>D</b>                                          |  |
|                                                                                                                                                                                                                                                                                |  | REVISION<br><b>3.0.0</b>                                  |  |
| NOTICE OF PROPRIETARY PROPERTY:                                                                                                                                                                                                                                                |  | BRANCH                                                    |  |
| THE INFORMATION CONTAINED HEREIN IS THE<br>PROPRIETARY PROPERTY OF APPLE INC.<br>THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>I NOT TO REPRODUCE OR COPY IT<br>I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>ALL RIGHTS RESERVED |  | PAGE<br><b>53 OF 132</b><br><br>SHEET<br><b>49 OF 105</b> |  |


CPU High Side Current Sense (IC0R)

Gain: 50x, EDP: 22.8 A  
Rsense: 0.003 (R5400)  
V across Rsense: 68.4 mV  
Gain needed: 48.25x




GPU High Side Current Sense (IG0R)

Gain: 200x, EDP: 5.2 A (Kepler)  
Rsense: 0.003 (R5410)  
V across Rsense: 15.6 mV  
Gain needed: 211.54x (Kepler)




OTHER High Side Current Sense (IO0R)

Gain: 50x, EDP: 10.3 A  
Rsense: 0.005 (R5430)  
V across Rsense: 51.5 mV  
Gain needed: 64.1x




Charger (BMON Prod) Current Sense (IPBR)

Charger Gain: 36x  
Rsense: 0.010 (R7050)  
Max Measured I: 9.2 A




DC-In (AMON) Current Sense (ID0R)

Charger Gain: 20x  
Rsense: 0.020 (R7020)  
Max Measured I: 8.3 A




CPU Core Load Side Current Sense (IC0C)

Gain: 136.1x, EDP: 97 A  
Rsense: 3x of 0.00075 (R7510, R7520, R7530), Rsum: 0.00025.  
V across Rsense: 24.25 mV  
Gain needed: 136.1x



AXG Core Load Side Current Sense (IN0C)

Gain: 185.5x, EDP: 46 A  
Rsense: 2x of 0.00075 (R7550, R7560), Rsum: 0.000375.  
V across Rsense: 17.25 mV  
Gain needed: 191.3x




| PART NUMBER | QTY | DESCRIPTION  | REFERENCE DES | CRITICAL | BOM OPTION  |
|-------------|-----|--------------|---------------|----------|-------------|
| 117S0008    | 2   | RES,100K,201 | C5451,C5461   |          | LOADISNS:NO |

|                                                                                                                   |  |                                    |           |
|-------------------------------------------------------------------------------------------------------------------|--|------------------------------------|-----------|
| SYNC MASTER=J31 YONAS                                                                                             |  | SYNC DATE=10/25/2011               |           |
| PAGE TITLE                                                                                                        |  | Power Sensors: High Side, CPU, AXG |           |
| Apple Inc.                                                                                                        |  | DRAWING NUMBER                     | 051-9585  |
|                                                                                                                   |  | REVISION                           | 3.0.0     |
| NOTICE OF PROPRIETARY PROPERTY:                                                                                   |  | BRANCH                             |           |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  | PAGE                               | 54 OF 132 |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE                                                                         |  | SHEET                              | 50 OF 105 |
| II NOT TO REPRODUCE OR COPY IT                                                                                    |  |                                    |           |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART                                                                  |  |                                    |           |
| IV ALL RIGHTS RESERVED                                                                                            |  |                                    |           |


Thermal Sensor A:  
GPU Proximity, GPU Die, Left Heat Pipe, Right Fin Stack

I2C Write: 0x98, I2C Read: 0x99




Thermal Sensor B:  
CPU Proximity, Memory Proximity, T29/PCH Proximity, LVDS Proximity (Airflow)

I2C Write: 0x98, I2C Read: 0x99




Thermal Sensor: T29 Die




|                                                                                                                                                                                                                                                                                                                         |  |                      |           |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|----------------------|-----------|
| SYNC MASTER=J31 YONAS                                                                                                                                                                                                                                                                                                   |  | SYNC DATE=09/08/2011 |           |
| PAGE TITLE                                                                                                                                                                                                                                                                                                              |  | Thermal Sensors      |           |
|                                                                                                                                                                                                                                                                                                                         |  | DRAWING NUMBER       | 051-9585  |
|                                                                                                                                                                                                                                                                                                                         |  | REVISION             | 3.0.0     |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE<br>PROPRIETARY PROPERTY OF APPLE INC.<br>THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  | BRANCH               |           |
|                                                                                                                                                                                                                                                                                                                         |  | PAGE                 | 55 OF 132 |
|                                                                                                                                                                                                                                                                                                                         |  | SHEET                | 51 OF 105 |



- USB INTERFACES TO MLB
- SPI HOST TO Z2
- TRACKPAD PICK BUTTONS
- KEYBOARD SCANNER



PLACE THESE COMPONENTS CLOSE TO J5800  
THIS ASSUMES THERE'S A PP3V42\_G3H PULL UP ON MLB



| IC          | PIN NAME | CURRENT    | R_SNS     | V_SNS    | POWER      |
|-------------|----------|------------|-----------|----------|------------|
| TMP102      | V+       | 100A       | 2.55 KOHM | 0.0255 V | 0.255E-6 W |
|             |          | 800A       |           | 0.204 V  | 16.32E-6 W |
| 3V3 LDO     | VDD      | 60mA (MAX) | 10 OHM    | 0.6 V    | 36E-3 W    |
|             | VOUT     | 60mA (MAX) | 0.2 OHM   | 0.012 V  | 0.72E-3 W  |
| PS0C        | VDD      | 8mA (TYP)  | 1.5 OHM   | 0.012 V  | 96E-6 W    |
|             |          | 14mA (MAX) |           | 0.021 V  | 294E-6 W   |
| 18V BOOSTER | VIN      | 4mA (MAX)  | 4.7 OHM   | 0.0188 V | 75.2E-6 W  |


## Keyboard Connector



## SMC Manual Reset & Isolation

Left shift, option & control keys combined with power button cause SMC RESET# assertion.

Keys ANDed with MSP power to isolate when MSP is not powered. No IPD on OE input pin PP3V3\_S4 (symbol error).



|                                                                                                                                                                                                                                                                                                                         |  |                      |           |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|----------------------|-----------|
| SYNC MASTER=J30 MLB                                                                                                                                                                                                                                                                                                     |  | SYNC DATE=06/10/2011 |           |
| PAGE TITLE                                                                                                                                                                                                                                                                                                              |  |                      |           |
| WELLSPRING 1                                                                                                                                                                                                                                                                                                            |  |                      |           |
|  Apple Inc.                                                                                                                                                                                                                        |  | DRAWING NUMBER       | SIZE      |
|                                                                                                                                                                                                                                                                                                                         |  | 051-9585             | D         |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE<br>PROPRIETARY PROPERTY OF APPLE INC.<br>THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  | REVISION             |           |
|                                                                                                                                                                                                                                                                                                                         |  | 3.0.0                |           |
|                                                                                                                                                                                                                                                                                                                         |  | BRANCH               |           |
|                                                                                                                                                                                                                                                                                                                         |  | PAGE                 | 57 OF 132 |
|                                                                                                                                                                                                                                                                                                                         |  | SHEET                | 53 OF 105 |
|                                                                                                                                                                                                                                                                                                                         |  |                      |           |

D

C

B

A

D

C


B

A


## BOOSTER +18.5VDC FOR SENSORS

BOOSTER DESIGN CONSIDERATION:

- POWER CONSUMPTION
- DROOP LINE REGULATION
- RIPPLE TO MEET ERS
- 100-300 KHZ CLEAN SPECTRUM
- STARTUP TIME LESS THAN 2MS
- R5812, R5813, C5818 MODIFIED




## IPD Flex Connector




PIN 21 IS NC ON CUMULUS FLEX  
PIN 18 IS NC ON Z2 FLEX

## Keyboard Backlight Driver & Detection



To detect Keyboard backlight, SMC will tristate and read SMC\_SYS\_KBDLED:  
If LOW, keyboard backlight present  
If HIGH, keyboard backlight not present  
R5853 always stuffed, R5854 only grounded when KB BL flex connected.


## Keyboard Backlight Connector




| PART NUMBER | QTY | DESCRIPTION                               | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|-------------------------------------------|---------------|----------|------------|
| 353S3085    | 1   | IC, SYL482, 1-STEREO LED DRIVER, ZX200N-6 | U5850         | CRITICAL |            |


|                                                                                                                   |  |                      |           |
|-------------------------------------------------------------------------------------------------------------------|--|----------------------|-----------|
| SYNC MASTER=J31 LINDA                                                                                             |  | SYNC DATE=07/01/2011 |           |
| PAGE TITLE                                                                                                        |  | WELLSPRING 2         |           |
| Apple Inc.                                                                                                        |  | DRAWING NUMBER       | 051-9585  |
|                                                                                                                   |  | REVISION             | 3.0.0     |
| NOTICE OF PROPRIETARY PROPERTY:                                                                                   |  | BRANCH               |           |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  | PAGE                 | 58 OF 132 |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE                                                                         |  | SHEET                | 54 OF 105 |
| II NOT TO REPRODUCE OR COPY IT                                                                                    |  |                      |           |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART                                                                  |  |                      |           |
| IV ALL RIGHTS RESERVED                                                                                            |  |                      |           |











NOTES ON CODEC usage

Hpamp of Codec enabled  
DAC1 FSOUTPUT= 1.34VRMS  
DAC2/3 FSOUTPUTDIFF= 2.67VRMS  
DAC2/3 FSOUTPUTSE= 1.34VRMS

|                                                                                                                                                                                                                                                                                                                         |  |                      |           |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|----------------------|-----------|
| SYNC MASTER=J31 AUDIO                                                                                                                                                                                                                                                                                                   |  | SYNC DATE=10/26/2011 |           |
| PAGE TITLE                                                                                                                                                                                                                                                                                                              |  |                      |           |
| AUDIO: CODEC/REGULATOR                                                                                                                                                                                                                                                                                                  |  |                      |           |
|  Apple Inc.                                                                                                                                                                                                                        |  | DRAWING NUMBER       | 051-9585  |
|                                                                                                                                                                                                                                                                                                                         |  | REVISION             | 3.0.0     |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE<br>PROPRIETARY PROPERTY OF APPLE INC.<br>THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  | BRANCH               |           |
|                                                                                                                                                                                                                                                                                                                         |  | PAGE                 | 62 OF 132 |
|                                                                                                                                                                                                                                                                                                                         |  | SHEET                | 57 OF 105 |



D


C

B

A

EXTERNAL (HEADSET) MIC INPUT CIRCUITRY

APN: 353S3066 as of July 2011



I2C ADDRESSES: CHS uses SMBus 0 connections

|     |       |       |      |      |      |
|-----|-------|-------|------|------|------|
| CHS | U6400 | READ  | 0111 | 0111 | 0x77 |
| CHS | U6400 | WRITE | 0111 | 0110 | 0x76 |


|                                                                                                                                                                                                                                                                                                                         |  |                      |           |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|----------------------|-----------|
| SYNC MASTER=J31 AUDIO                                                                                                                                                                                                                                                                                                   |  | SYNC DATE=10/26/2011 |           |
| PAGE TITLE                                                                                                                                                                                                                                                                                                              |  |                      |           |
| AUDIO: DETECT/MIC BIAS                                                                                                                                                                                                                                                                                                  |  |                      |           |
|  Apple Inc.                                                                                                                                                                                                                        |  | DRAWING NUMBER       | 051-9585  |
|                                                                                                                                                                                                                                                                                                                         |  | REVISION             | 3.0.0     |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE<br>PROPRIETARY PROPERTY OF APPLE INC.<br>THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  | BRANCH               |           |
|                                                                                                                                                                                                                                                                                                                         |  | PAGE                 | 64 OF 132 |
|                                                                                                                                                                                                                                                                                                                         |  | SHEET                | 59 OF 105 |


D


C

B

A







|                       |  |                      |        |
|-----------------------|--|----------------------|--------|
| SYNC MASTER=J31 AUDIO |  | SYNC DATE=10/26/2011 |        |
| PAGE TITLE            |  | AUDIO: JACKS         |        |
| DRAWING NUMBER        |  | 051-9585             | SIZE D |
| REVISION              |  | 3.0.0                | BRANCH |
| PAGE                  |  | 67 OF 132            | SHEET  |
| SHEET                 |  | 62 OF 105            |        |

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED





| CODEC OUTPUT SIGNAL PATHS |          |           |                      |              |                      |
|---------------------------|----------|-----------|----------------------|--------------|----------------------|
| FUNCTION                  | VOLUME   | CONVERTER | PIN COMPLEX          | MUTE CONTROL | DET ASSIGNMENT       |
| HP/LINE OUT               | 0X02 (2) | 0X02 (2)  | 0X09 (9,A)           | NA           | 0X09 (Jack Detect A) |
| SATELLITES                | 0X04 (4) | 0X04 (4)  | 0X0B (11)            | GPIO_3       | N/A                  |
| SUB                       | 0X03 (3) | 0X03 (03) | 0X0A (10)            | GPIO_3       | N/A                  |
| SPDIF OUT                 | N/A      | 0X08 (8)  | 0X10 (16)            | N/A          | 0X0C (Jack detect B) |
|                           |          |           |                      |              |                      |
| CODEC INPUT SIGNAL PATHS  |          |           |                      |              |                      |
| FUNCTION                  |          | CONVERTER | PIN COMPLEX          | VREF         | DET ASSIGNMENT       |
| LINE IN                   |          | 0X05 (5)  | 0X0C (12,C)          | N/A          | 0X0C (Jack detect C) |
| SPDIF IN                  |          | 0X07 (7)  | 0X0F (15)            | N/A          | N/A                  |
| BUILT-IN MIC              |          | 0X06 (6)  | 0X0D (13)            | N/A          | N/A                  |
| HEADSET MIC               |          | 0X06 (6)  | 0X0D (13,V22,B,LEFT) | MIKEY        | MIKEY                |
|                           |          |           |                      |              |                      |
| SYSTEM INT AND GPIO LINES |          |           |                      |              |                      |
| FUNCTION                  |          | INT       | GPIO                 |              |                      |
| MIKEY ENABLE              |          |           | SATA4GP/GPIO 16      |              |                      |
| MIKEY INTERRUPT           |          | PIRQ H    | GPIO 5               |              |                      |
| PERIPHERAL DETECT         |          | PIRQ F    | GPIO 3               |              |                      |

| I2C addresses: Mikey uses SMBus 0 |       |       |      |      |      |  |  |
|-----------------------------------|-------|-------|------|------|------|--|--|
| MIKEY                             | U6880 | READ  | 0111 | 0011 | 0x73 |  |  |
| MIKEY                             | U6880 | WRITE | 0111 | 0010 | 0x72 |  |  |

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-9585

REVISION

3.0.0

PAGE

68 OF 132

SHEET

63 OF 105

PAGE TITLE

AUDIO: JACK TRANSLATORS

PAGE NUMBER

051-9585

REVISION

3.0.0

PAGE

68 OF 132

SHEET

63 OF 105

SYNC MASTER=J31 AUDIO

SYNC DATE=10/26/2011

PAGE TITLE

AUDIO: JACK TRANSLATORS

PAGE NUMBER

051-9585

REVISION

3.0.0

PAGE

68 OF 132

SHEET

63 OF 105

## D




C



## B


A







|                                                                                                                                                                                                                                                                                      |            |                      |      |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------|----------------------|------|
| SYNC MASTER=J31 JACK                                                                                                                                                                                                                                                                 |            | SYNC DATE=11/14/2011 |      |
| PAGE TITLE                                                                                                                                                                                                                                                                           |            |                      |      |
| PBus Supply & Battery Charger                                                                                                                                                                                                                                                        |            |                      |      |
|                                                                                                                                                                                                 | Apple Inc. | DRAWING NUMBER       | SIZE |
|                                                                                                                                                                                                                                                                                      |            | 051-9585             | D    |
|                                                                                                                                                                                                                                                                                      |            | REVISION             |      |
| NOTICE OF PROPRIETARY PROPERTY:                                                                                                                                                                                                                                                      |            | 3.0.0                |      |
| THE INFORMATION CONTAINED HEREIN IS THE<br>PROPRIETARY PROPERTY OF APPLE INC.<br>THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |            | BRANCH               |      |
|                                                                                                                                                                                                                                                                                      |            | PAGE                 |      |
|                                                                                                                                                                                                                                                                                      |            | 70 OF                | 132  |
|                                                                                                                                                                                                                                                                                      |            | SHEET                |      |
|                                                                                                                                                                                                                                                                                      |            | 65 OF                | 105  |












SYNCH MASTER=331 JACK

SYNCH DATE=11/11/2011


|                                                                                                                   |  |                             |           |
|-------------------------------------------------------------------------------------------------------------------|--|-----------------------------|-----------|
| PAGE TITLE                                                                                                        |  | CPU IMP7 & AXG VCore Output |           |
| Apple Inc.                                                                                                        |  | DRAWING NUMBER              | 051-9585  |
| NOTICE OF PROPRIETARY PROPERTY:                                                                                   |  | REVISION                    | 3.0.0     |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  | BRANCH                      |           |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE                                                                         |  | PAGE                        | 75 OF 132 |
| II NOT TO REPRODUCE OR COPY IT                                                                                    |  | SHEET                       | 70 OF 105 |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART                                                                  |  |                             |           |
| IV ALL RIGHTS RESERVED                                                                                            |  |                             |           |




# CPU VCCIO REGULATOR




|                                                                                                                   |           |
|-------------------------------------------------------------------------------------------------------------------|-----------|
| CPU VCCIO (1V0R1V05 S0) POWER SUPPLY                                                                              |           |
| Apple Inc.                                                                                                        | 051-9585  |
| REVISION                                                                                                          | 3.0.0     |
| BRANCH                                                                                                            | 76 OF 132 |
| PAGE                                                                                                              | 71 OF 105 |
| NOTICE OF PROPRIETARY PROPERTY:                                                                                   |           |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: |           |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE                                                                         |           |
| II NOT TO REPRODUCE OR COPY IT                                                                                    |           |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART                                                                  |           |
| IV ALL RIGHTS RESERVED                                                                                            |           |




# 1.8V S0 Regulator




# 1.05V SUS LDO




# 1.5V S0 Regulator



# CAESAR IV 1.2V INT.VR CMPTS




# 1.2V S0 (GMUX) Regulator





|                                                                                                                   |  |                      |           |
|-------------------------------------------------------------------------------------------------------------------|--|----------------------|-----------|
| SYNC MASTER=J31 JACK                                                                                              |  | SYNC DATE=06/10/2011 |           |
| PAGE TITLE                                                                                                        |  | Misc Power Supplies  |           |
| Apple Inc.                                                                                                        |  | DRAWING NUMBER       | 051-9585  |
|                                                                                                                   |  | REVISION             | 3.0.0     |
| NOTICE OF PROPRIETARY PROPERTY:                                                                                   |  | BRANCH               |           |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  | PAGE                 | 77 OF 132 |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE                                                                         |  | SHEET                | 72 OF 105 |
| II NOT TO REPRODUCE OR COPY IT                                                                                    |  |                      |           |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART                                                                  |  |                      |           |
| IV ALL RIGHTS RESERVED                                                                                            |  |                      |           |













| Page Notes                           |  |
|--------------------------------------|--|
| Power planes required by this page:  |  |
| - PPV1V35_GPU_FBVDDQ                 |  |
| - PPV1V35_GPU_FBVDDQ                 |  |
| Signal planes required by this page: |  |
| (NONE)                               |  |
| BOM options provided by this page:   |  |
| (NONE)                               |  |

|                                                                                                                                                                                                                                                                                                                   |  |                      |           |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|----------------------|-----------|
| SYNC MASTER=02_MLB_2P                                                                                                                                                                                                                                                                                             |  | SYNC DATE=01/18/2015 |           |
| PAGE TITLE                                                                                                                                                                                                                                                                                                        |  | KEPLER CORE/FB POWER |           |
|                                                                                                                                                                                                                                                                                                                   |  | DRAWING NUMBER       | 051-9585  |
|                                                                                                                                                                                                                                                                                                                   |  | REVISION             | 3.0.0     |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  | BRANCH               |           |
|                                                                                                                                                                                                                                                                                                                   |  | PAGE                 | 81 OF 132 |
|                                                                                                                                                                                                                                                                                                                   |  | SHEET                | 76 OF 105 |





GPU FB SUPPLY


VOUT = 1.5V / 1.35V  
11A MAX OUTPUT  
F = 500 KHZ


GPU 1V05 SUPPLY

VOUT = 1.05V  
5.3A MAX OUTPUT  
F = 500 KHZ

|                                                                                                                   |  |             |  |
|-------------------------------------------------------------------------------------------------------------------|--|-------------|--|
| PAGE TITLE                                                                                                        |  | PAGE NUMBER |  |
| 1V05 GPU / 1V35 FB POWER SUPPLY                                                                                   |  | 051-9585    |  |
| Apple Inc.                                                                                                        |  | REVISION    |  |
|                                                                                                                   |  | 3.0.0       |  |
| NOTICE OF PROPRIETARY PROPERTY:                                                                                   |  | BRANCH      |  |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  | PAGE        |  |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE                                                                         |  | 83 OF 132   |  |
| II NOT TO REPRODUCE OR COPY IT                                                                                    |  | SHEET       |  |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART                                                                  |  | 78 OF 105   |  |
| IV ALL RIGHTS RESERVED                                                                                            |  |             |  |


















Power aliases required by this page:  
- =PP1V35\_GPU\_FBVDD0

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)



SYNC MASTER=J31 SREE SYNC DATE=10/25/2011

PAGE TITLE

GDDR5 Frame Buffer B

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER 051-9585


REVISION 3.0.0

BRANCH

PAGE 85 OF 132


SHEET 80 OF 105














SYNC MASTER=K18\_MLB

SYNC DATE=04/27/2010

PAGE TITLE

LVDS Display Connector

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-9585

REVISION

3.0.0

BRANCH

PAGE

90 OF 132

SHEET

85 OF 105

SIZE

D

8

7

6

5

4


3

2


1

## LVDS Transmitter Termination


All emulated LVDS outputs require this termination




## DP AUX, DDC, &amp; HPD muxing to IG/EG



## TBT/DP HOT PLUG IN




## LVDS DDC MUX



|                                                                                                                   |  |                        |           |
|-------------------------------------------------------------------------------------------------------------------|--|------------------------|-----------|
| SYNC MASTER=K92 MLB                                                                                               |  | SYNC DATE=11/21/2010   |           |
| PAGE TITLE                                                                                                        |  | Muxed Graphics Support |           |
| Apple Inc.                                                                                                        |  | DRAWING NUMBER         | 051-9585  |
|                                                                                                                   |  | REVISION               | 3.0.0     |
| NOTICE OF PROPRIETARY PROPERTY:                                                                                   |  | BRANCH                 |           |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  | PAGE                   | 92 OF 132 |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE                                                                         |  | SHEET                  | 86 OF 105 |
| II NOT TO REPRODUCE OR COPY IT                                                                                    |  |                        |           |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART                                                                  |  |                        |           |
| IV ALL RIGHTS RESERVED                                                                                            |  |                        |           |





TBT A High-Speed Signals

DP A Super-Driver

Port A MCU

DP/TBT A Low-Speed MUX

SYNC MASTER=131 WILL

SYNC DATE=86/28/2011

PAGE TITLE

Thunderbolt MUXing A

Apple Inc.

051-9585

3.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-9585

REVISION

3.0.0

PAGE


93 OF 132

SHEET

87 OF 105







GMUX CPLD

LVDS Receiver Termination

Required Pullups

Required Pulldowns

SYNC MASTER=K91 MARY

SYNC DATE=08/03/2010

GRAPHICS MUX (GMUX)

Apple Inc.

DRAWING NUMBER

051-9585

SIZE

D

REVISION

3.0.0

BRANCH

PAGE


96 OF 132

SHEET

89 OF 105

NOTICE OF PROPRIETARY PROPERTY:


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED



| PART NUMBER | QTY   | DESCRIPTION                           | REFERENCE DES         | CRITICAL | BOM OPTION |
|-------------|-------|---------------------------------------|-----------------------|----------|------------|
| 103S0198    | 3 RES | THIN FLIM, 1/16W, 10.2 OHM, 0.1, 0402 | SMR9717, R9718, R9719 |          | BKLT:ENG   |
| 103S0198    | 3 RES | THIN FLIM, 1/16W, 10.2 OHM, 0.1, 0402 | SMR9720, R9721, R9722 |          | BKLT:ENG   |

10.2 ohm resistors for current measurement on LED strings.

|                                                                                                                   |  |                      |           |
|-------------------------------------------------------------------------------------------------------------------|--|----------------------|-----------|
| SYNC MASTER=J31 KIRAN                                                                                             |  | SYNC DATE=03/21/2011 |           |
| PAGE TITLE                                                                                                        |  |                      |           |
| LCD Backlight Driver                                                                                              |  |                      |           |
|  Apple Inc.                  |  | DRAWING NUMBER       | 051-9585  |
|                                                                                                                   |  | SIZE                 | D         |
|                                                                                                                   |  | REVISION             | 3.0.0     |
|                                                                                                                   |  |                      |           |
| NOTICE OF PROPRIETARY PROPERTY:                                                                                   |  | BRANCH               |           |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  | PAGE                 | 97 OF 132 |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE                                                                         |  | SHEET                | 90 OF 105 |
| II NOT TO REPRODUCE OR COPY IT                                                                                    |  |                      |           |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART                                                                  |  |                      |           |
| IV ALL RIGHTS RESERVED                                                                                            |  |                      |           |



D

C

B





A

D


C

B


A




Unused PG00D signal



|                                                                                                                   |            |                      |          |
|-------------------------------------------------------------------------------------------------------------------|------------|----------------------|----------|
| SYNC MASTER=J31 SREE                                                                                              |            | SYNC DATE=09/19/2011 |          |
| PAGE TITLE                                                                                                        |            |                      |          |
| Power Sequencing EG/PCH S0                                                                                        |            |                      |          |
|                              | Apple Inc. | DRAWING NUMBER       | 051-9585 |
|                                                                                                                   |            | REVISION             | 3.0.0    |
|                                                                                                                   |            | BRANCH               |          |
| NOTICE OF PROPRIETARY PROPERTY:                                                                                   |            |                      |          |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: |            |                      |          |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE                                                                         |            |                      |          |
| II NOT TO REPRODUCE OR COPY IT                                                                                    |            |                      |          |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART                                                                  |            |                      |          |
| IV ALL RIGHTS RESERVED                                                                                            |            |                      |          |
| PAGE                                                                                                              |            | 99 OF                | 132      |
| SHEET                                                                                                             |            | 92 OF                | 105      |







## Digital Video Signal Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW_ROUTE_ON_LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| DP_85D            | *     | =90_OHM_DIFF          | =90_OHM_DIFF       | =90_OHM_DIFF       | =90_OHM_DIFF        | =90_OHM_DIFF         | =90_OHM_DIFF      |
| LVDS_85D          | *     | =90_OHM_DIFF          | =90_OHM_DIFF       | =90_OHM_DIFF       | =90_OHM_DIFF        | =90_OHM_DIFF         | =90_OHM_DIFF      |

| SPACING_RULE_SET | LAYER                       | LINE-TO-LINE SPACING | WEIGHT | SPACING_RULE_SET | LAYER       | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-----------------------------|----------------------|--------|------------------|-------------|----------------------|--------|
| DISPLAYPORT      | T16.2, T16.4, T16.8         | =4:1_SPACING         | ?      | DISPLAYPORT      | TOP, BOTTOM | =4:1_SPACING         | ?      |
| LVDS             | T16.2, T16.4, T16.8, T16.10 | =4:1_SPACING         | ?      | LVDS             | TOP, BOTTOM | =4:1_SPACING         | ?      |

SOURCE: HR PLATFORM DESIGN GUIDE, TABLES 191,193

## SATA Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| SATA_90D_ALT      | *     | =90_OHM_DIFF_ALT      | =90_OHM_DIFF_ALT   | =90_OHM_DIFF_ALT   | =90_OHM_DIFF_ALT    | =90_OHM_DIFF_ALT     | =90_OHM_DIFF_ALT  |
| SATA_90D          | *     | =90_OHM_DIFF          | =90_OHM_DIFF       | =90_OHM_DIFF       | =90_OHM_DIFF        | =90_OHM_DIFF         | =90_OHM_DIFF      |
| SATA_37SE         | *     | =37_OHM_SE            | =37_OHM_SE         | =37_OHM_SE         | =37_OHM_SE          | =37_OHM_SE           | =37_OHM_SE        |
| SATA_50SE         | *     | =50_OHM_SE            | =50_OHM_SE         | =50_OHM_SE         | =50_OHM_SE          | =50_OHM_SE           | =50_OHM_SE        |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| SATA             | *     | =5:1_SPACING         | ?      |
| SATA_ICOMP       | *     | 15 MIL               | ?      |

SOURCE: HR PLATFORM DESIGN GUIDE, TABLES 191,193

## USB 2.0 Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW_ROUTE_ON_LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| PCH_USB_RBIAS     | *     | =STANDARD             | =STANDARD          | =STANDARD          | =STANDARD           | =STANDARD            | =STANDARD         |
| USB_850           | *     | =85_OHM_DIFF          | =85_OHM_DIFF       | =85_OHM_DIFF       | =85_OHM_DIFF        | =85_OHM_DIFF         | =85_OHM_DIFF      |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| USB              | *     | =4:1_SPACING         | ?      |
| USB_RBIAS        | *     | 15 MIL               | ?      |

SOURCE: CR SFF PLATFORM DESIGN GUIDE V0.7, TABLE 4-211, 1X1+

## USB 3.0 Interface Constraints

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| USB3             | *     | =5:1_SPACING         | ?      |

## PCH Net Properties

| ELECTRICAL_CONSTRAINT_SET |                 | NET_TYPE      |             |                        |           |
|---------------------------|-----------------|---------------|-------------|------------------------|-----------|
|                           |                 | PHYSICAL      | SPACING     |                        |           |
|                           | DP_AUX_CH       | DP_RSD        | DISPLAYPORT | DP IG AUX CH P         | 8 86      |
|                           | DP_AUX_CH       | DP_RSD        | DISPLAYPORT | DP IG AUX CH N         | 8 86      |
|                           | LVDS_TG_A_CLK   | LVDS_RSD      | LVDS        | LVDS IG A CLK P        | 17 89     |
|                           | LVDS_TG_A_CLK   | LVDS_RSD      | LVDS        | LVDS IG A CLK N        | 17 89     |
|                           | LVDS_TG_A_DATA  | LVDS_RSD      | LVDS        | LVDS IG A DATA P<2..0> | 17 89     |
|                           | LVDS_TG_A_DATA  | LVDS_RSD      | LVDS        | LVDS IG A DATA N<2..0> | 17 89     |
|                           | LVDS_TG_A_DATA3 | LVDS_RSD      | LVDS        | LVDS IG A DATA P<3>    | 8 17      |
|                           | LVDS_TG_A_DATA3 | LVDS_RSD      | LVDS        | LVDS IG A DATA N<3>    | 8 17      |
|                           | LVDS_TG_B_DATA  | LVDS_RSD      | LVDS        | LVDS IG B DATA P<2..0> | 17 89     |
|                           | LVDS_TG_B_DATA  | LVDS_RSD      | LVDS        | LVDS IG B DATA N<2..0> | 17 89     |
|                           |                 | SATA_900_ALT  | SATA        | SATA HDD R2D C P       | 16 41     |
|                           |                 | SATA_900_ALT  | SATA        | SATA HDD R2D C N       | 16 41     |
|                           |                 | SATA_900_ALT  | SATA        | SATA HDD R2D RC P      | 41        |
|                           |                 | SATA_900_ALT  | SATA        | SATA HDD R2D RC N      | 41        |
| 1229                      | SATA_HDD_R2D    | SATA_900_ALT  | SATA        | SATA HDD R2D P         | 6 41      |
| 1231                      |                 | SATA_900_ALT  | SATA        | SATA HDD R2D N         | 6 41      |
|                           | SATA_HDD_D2R    | SATA_900_ALT  | SATA        | SATA HDD D2R P         | 16 41     |
|                           |                 | SATA_900_ALT  | SATA        | SATA HDD D2R N         | 16 41     |
|                           |                 | SATA_900_ALT  | SATA        | SATA HDD D2R C P       | 6 41      |
|                           |                 | SATA_900_ALT  | SATA        | SATA HDD D2R C N       | 6 41      |
| 1232                      |                 | SATA_900_ALT  | SATA        | SATA HDD D2R RC P      | 41        |
| 1233                      |                 | SATA_900_ALT  | SATA        | SATA HDD D2R RC N      | 41        |
| 1240                      |                 | SATA_900_ALT  | SATA        | SATA HDD R2D RDROUT P  | 41        |
| 1245                      |                 | SATA_900_ALT  | SATA        | SATA HDD R2D RDROUT N  | 41        |
| 1246                      |                 | SATA_900_ALT  | SATA        | SATA HDD D2R RDRAIN P  | 41        |
| 1247                      |                 | SATA_900_ALT  | SATA        | SATA HDD D2R RDRAIN N  | 41        |
| 1248                      |                 | SATA_900_ALT  | SATA        | SATA HDD D2R RDROUT P  | 41        |
| 1249                      |                 | SATA_900_ALT  | SATA        | SATA HDD D2R RDROUT N  | 41        |
| 1250                      |                 | SATA_900_ALT  | SATA        | SATA HDD R2D RDRAIN P  | 41        |
| 1251                      |                 | SATA_900_ALT  | SATA        | SATA HDD R2D RDRAIN N  | 41        |
|                           | SATA_ODD_R2D    | SATA_900      | SATA        | SATA_ODD_R2D C P       | 16 41     |
|                           |                 | SATA_900      | SATA        | SATA_ODD_R2D C N       | 16 41     |
|                           | SATA_ODD_R2D    | SATA_900      | SATA        | SATA_ODD_R2D P         | 6 41      |
|                           |                 | SATA_900      | SATA        | SATA_ODD_R2D N         | 6 41      |
|                           | SATA_ODD_D2R    | SATA_900      | SATA        | SATA_ODD_D2R P         | 16 41     |
|                           |                 | SATA_900      | SATA        | SATA_ODD_D2R N         | 16 41     |
|                           | SATA_ODD_D2R    | SATA_900      | SATA        | SATA_ODD_D2R C P       | 6 41      |
|                           |                 | SATA_900      | SATA        | SATA_ODD_D2R C N       | 6 41      |
| 1213                      | PCH_SATA3_TCMP  | SATA_50SF     | SATA_TCMP   | PCH_SATA3COMP          | 16        |
|                           | PCH_SATA_TCMP   | SATA_37SF     | SATA_TCMP   | PCH_SATA1COMP          | 16        |
|                           | USB_EXT_A       | USB_RSD       | USB         | USB_EXT_A P            | 18 42     |
|                           |                 | USB_RSD       | USB         | USB_EXT_A N            | 18 42     |
|                           | USB_EXTB_MUX    | USB_RSD       | USB         | USB_EXTB_MUX P         | 25 43     |
|                           | USB_EXTB_MUX    | USB_RSD       | USB         | USB_EXTB_MUX N         | 25 43     |
|                           | USB_EXTC        | USB_RSD       | USB         | USB_EXTC P             | 8 18      |
|                           |                 | USB_RSD       | USB         | USB_EXTC N             | 8 18      |
|                           | USB_CAMERA      | USB_RSD       | USB         | USB_CAMERA_CONN P      | 6 32      |
|                           |                 | USB_RSD       | USB         | USB_CAMERA_CONN N      | 6 32      |
| 1228                      | USB_CAMERA      | USB_RSD       | USB         | USB_CAMERA P           | 18 32     |
| 1229                      |                 | USB_RSD       | USB         | USB_CAMERA N           | 18 32     |
|                           | USB_BT          | USB_RSD       | USB         | USB_BT P               | 8 32      |
|                           |                 | USB_RSD       | USB         | USB_BT N               | 8 32      |
| 1229                      | USB_BT          | USB_RSD       | USB         | USB_BT_CONN P          | 6 32      |
| 1230                      |                 | USB_RSD       | USB         | USB_BT_CONN N          | 6 32      |
|                           | USB_TPAD        | USB_RSD       | USB         | USB_TPAD P             | 8 53      |
|                           |                 | USB_RSD       | USB         | USB_TPAD N             | 8 53      |
| 1230                      | USB_TPAD        | USB_RSD       | USB         | USB_TPAD_R P           | 25 53 181 |
| 1231                      |                 | USB_RSD       | USB         | USB_TPAD_R N           | 25 53 181 |
| 1232                      |                 | USB_RSD       | USB         | USB_EXTD_XHCI P        | 18 25     |
| 1233                      |                 | USB_RSD       | USB         | USB_EXTD_XHCI N        | 18 25     |
| 1234                      |                 | USB_RSD       | USB         | USB_HUB_UP P           | 18 25     |
| 1235                      |                 | USB_RSD       | USB         | USB_HUB_UP N           | 18 25     |
|                           | USB_IR          | USB_RSD       | USB         | USB_IR P               | 8 44      |
|                           |                 | USB_RSD       | USB         | USB_IR N               | 8 44      |
|                           | PCH_USB_RBIAS   | PCH_USB_RBIAS |             | PCH_USB_RBIAS          | 18        |
| 1229                      | USB3_EXT_TX     | USB_RSD       | USB3        | USB3_EXT_A_TX P        | 6 18 42   |
| 1230                      |                 | USB_RSD       | USB3        | USB3_EXT_A_TX N        | 6 18 42   |
| 1231                      | USB3_EXT_RX     | USB_RSD       | USB3        | USB3_EXT_A_RX P        | 6 18 42   |
| 1232                      |                 | USB_RSD       | USB3        | USB3_EXT_A_RX N        | 6 18 42   |
| 1233                      | USB3_EXT_TX     | USB_RSD       | USB3        | USB3_EXT_A_TX F P      | 6 42      |
| 1234                      |                 | USB_RSD       | USB3        | USB3_EXT_A_TX F N      | 6 42      |
| 1235                      | USB3_EXT_RX     | USB_RSD       | USB3        | USB3_EXT_A_RX F P      | 6 42      |
| 1236                      |                 | USB_RSD       | USB3        | USB3_EXT_A_RX F N      | 6 42      |
| 1237                      | USB3_EXT_TX     | USB_RSD       | USB3        | USB3_EXT_A_TX C P      | 6 42      |
| 1238                      |                 | USB_RSD       | USB3        | USB3_EXT_A_TX C N      | 6 42      |
| 1239                      | USB3_EXT_TX     | USB_RSD       | USB3        | USB3_EXTB_TX C P       | 6 43      |
| 1240                      |                 | USB_RSD       | USB3        | USB3_EXTB_TX C N       | 6 43      |
| 1241                      | USB3_EXT_TX     | USB_RSD       | USB3        | USB3_EXTB_TX F P       | 6 43      |
| 1242                      |                 | USB_RSD       | USB3        | USB3_EXTB_TX F N       | 6 43      |
| 1243                      | USB3_EXT_RX     | USB_RSD       | USB3        | USB3_EXTB_RX F P       | 6 43      |
| 1244                      |                 | USB_RSD       | USB3        | USB3_EXTB_RX F N       | 6 43      |
| 1245                      | USB3_EXT_TX     | USB_RSD       | USB3        | USB3_EXTB_TX P         | 6 18 43   |
| 1246                      |                 | USB_RSD       | USB3        | USB3_EXTB_TX N         | 6 18 43   |
| 1247                      | USB3_EXT_RX     | USB_RSD       | USB3        | USB3_EXTB_RX P         | 6 18 43   |
| 1248                      |                 | USB_RSD       | USB3        | USB3_EXTB_RX N         | 6 18 43   |
| 1249                      |                 | USB_RSD       | USB         | USB_EXTB_EHCI P        | 18 25     |
| 1250                      |                 | USB_RSD       | USB         | USB_EXTB_EHCI N        | 18 25     |
| 1251                      |                 | USB_RSD       | USB         | USB_EXTB_XHCI P        | 18 25     |
| 1252                      |                 | USB_RSD       | USB         | USB_EXTB_XHCI N        | 18 25     |
| 1253                      | USB_EXTB_MUX    | USB_RSD       | USB         | USB_EXTB_F P           | 43        |
| 1254                      | USB_EXTB_MUX    | USB_RSD       | USB         | USB_EXTB_F N           | 43        |
| 1255                      | USB_SMC         | USB_RSD       | USB         | USB_SMC N              | 8         |
| 1256                      | USB_SMC         | USB_RSD       | USB         | USB_SMC P              | 8         |
| 1257                      | USB_EXT_A       | USB_RSD       | USB         | USB_EXT_A MIXED P      | 42        |
| 1258                      |                 | USB_RSD       | USB         | USB_EXT_A MIXED N      | 42        |
| 1259                      | USB_EXT_A       | USB_RSD       | USB         | USB_EXT_A MIXED F P    | 42        |
| 1260                      |                 | USB_RSD       | USB         | USB_EXT_A MIXED F N    | 42        |

|                                                                                                                                                                                                                                                                                      |            |                                         |                                   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------|-----------------------------------------|-----------------------------------|
| SYNC MASTER-K92 MLB                                                                                                                                                                                                                                                                  |            | SYNC DATE=08/09/2016                    |                                   |
| PAGE TITLE                                                                                                                                                                                                                                                                           |            |                                         |                                   |
| PCH Constraints 1                                                                                                                                                                                                                                                                    |            |                                         |                                   |
|                                                                                                                                                                                                 | Apple Inc. |                                         | DRAWING NUMBER<br><b>051-9585</b> |
|                                                                                                                                                                                                                                                                                      |            |                                         | SIZE<br><b>D</b>                  |
|                                                                                                                                                                                                                                                                                      |            | REVISION<br><b>3.0.0</b>                |                                   |
| NOTICE OF PROPRIETARY PROPERTY:                                                                                                                                                                                                                                                      |            |                                         |                                   |
| THE INFORMATION CONTAINED HEREIN IS THE<br>PROPRIETARY PROPERTY OF APPLE INC.<br>THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |            |                                         |                                   |
|                                                                                                                                                                                                                                                                                      |            | BRANCH<br><br>PAGE<br><b>102 OF 132</b> |                                   |
|                                                                                                                                                                                                                                                                                      |            | SHEET<br><b>95 OF 105</b>               |                                   |

## LPC Bus Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW_ROUTE_ON_LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| LPC_50S           | *     | =50_OHM_SE            | =50_OHM_SE         | =50_OHM_SE         | =50_OHM_SE          | =STANDARD            | =STANDARD         |
| CLK_LPC_50S       | *     | =50_OHM_SE            | =50_OHM_SE         | =50_OHM_SE         | =50_OHM_SE          | =STANDARD            | =STANDARD         |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| LPC              | *     | 6 MIL                | ?      |
| CLK_LPC          | *     | 8 MIL                | ?      |

## SMBus Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| SMB_56S           | *     | =50_OHM_SE            | =50_OHM_SE         | =50_OHM_SE         | =50_OHM_SE          | =STANDARD            | =STANDARD         |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| SMB              | *     | =2x_DIELECTRIC       | ?      |

## HD Audio Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| HDA_50S           | *     | =50_OHM_SE            | =50_OHM_SE         | =50_OHM_SE         | =50_OHM_SE          | =STANDARD            | =STANDARD         |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| HDA              | *     | =2x_DIELECTRIC       | ?      |

## SIO Signal Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| CLK_SLOW_45S      | *     | =45_OHM_SE            | =45_OHM_SE         | =45_OHM_SE         | =45_OHM_SE          | =STANDARD            | =STANDARD         |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| CLK_SLOW         | *     | 8 MIL                | ?      |

## SPI Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW_ROUTE_ON_LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| SPI_55S           | *     | =55_OHM_SE            | =55_OHM_SE         | =55_OHM_SE         | =55_OHM_SE          | =STANDARD            | =STANDARD         |


| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| SPI              | *     | 8 MIL                | ?      |


## PCH Net Properties

| ELECTRICAL_CONSTRAINT_SET |                     | NET_TYPE     |          |                         |               |
|---------------------------|---------------------|--------------|----------|-------------------------|---------------|
|                           |                     | PHYSICAL     | SPACING  |                         |               |
|                           |                     | LPC 50S      | LPC      | LPC AD<3...0>           | 0 16 45 47 89 |
|                           | LPC_FRAME_I         | LPC 50S      | LPC      | LPC_FRAME_L             | 0 16 45 47 89 |
|                           | LPC_RESET_I         | LPC 50S      | LPC      | LPC_RESET_L             | 24 89         |
|                           | PCH_LPC_CLK0        | CLK LPC 50S  | CLK LPC  | LPC_CLK33M_SMC_R        | 18 24         |
|                           |                     | CLK LPC 50S  | CLK LPC  | LPC_CLK33M_SMC          | 24 45         |
|                           |                     | CLK LPC 50S  | CLK LPC  | LPC_CLK33M_LPCPLUS      | 0 24 47       |
|                           | SMBUS_PCH_CLK       | SMB 50S      | SMB      | SMBUS_PCH_CLK           | 16 48         |
|                           | SMBUS_PCH_DATA      | SMB 50S      | SMB      | SMBUS_PCH_DATA          | 16 48         |
|                           | SMBUS_PCH_0_CLK     | SMB 50S      | SMB      | SML_PCH_0_CLK           | 16 48         |
|                           | SMBUS_PCH_0_DATA    | SMB 50S      | SMB      | SML_PCH_0_DATA          | 16 48         |
|                           | SMBUS_PCH_1_CLK     | SMB 50S      | SMB      | SML_PCH_1_CLK           | 16 48         |
|                           | SMBUS_PCH_1_DATA    | SMB 50S      | SMB      | SML_PCH_1_DATA          | 16 48         |
|                           | HDA_RTT_CLK         | HDA 50S      | HDA      | HDA_BIT_CLK             | 16 57         |
|                           |                     | HDA 50S      | HDA      | HDA_BIT_CLK_R           | 16            |
|                           | HDA_SYNC            | HDA 50S      | HDA      | HDA_SYNC                | 16 57         |
|                           |                     | HDA 50S      | HDA      | HDA_SYNC_R              | 16            |
|                           | HDA_RST_I           | HDA 50S      | HDA      | HDA_RST_R_L             | 16            |
|                           |                     | HDA 50S      | HDA      | HDA_RST_L               | 16 57         |
|                           | HDA_SDIN0           | HDA 50S      | HDA      | HDA_SDIN0               | 16 57         |
|                           |                     | HDA 50S      | HDA      | AUD_SDI_R               | 57            |
|                           | HDA_SDOUT           | HDA 50S      | HDA      | HDA_SDOUT               | 16 57         |
|                           |                     | HDA 50S      | HDA      | HDA_SDOUT_R             | 16 24         |
|                           | SPT_CLK             | SPT 55S      | SPT      | SPT_CLK_R               | 16 47         |
|                           |                     | SPT 55S      | SPT      | SPT_CLK                 | 47            |
|                           | SPT_MOST            | SPT 55S      | SPT      | SPT_MOSTI_R             | 16 47         |
|                           |                     | SPT 55S      | SPT      | SPT_MOSTI               | 47            |
|                           | SPT_MISO            | SPT 55S      | SPT      | SPT_MISO                | 16 47         |
|                           | SPT_CS0             | SPT 55S      | SPT      | SPT_CS0_R_L             | 16 47         |
|                           |                     | SPT 55S      | SPT      | SPT_CS0_L               | 47            |
|                           |                     | PCIE_85D     | PCIE     | PCIE_ENET_R2D_P         | 36            |
|                           |                     | PCIE_85D     | PCIE     | PCIE_ENET_R2D_N         | 36            |
|                           | PCIE_ENET_R2D       | PCIE_85D     | PCIE     | PCIE_ENET_R2D_C_P       | 16 36         |
|                           |                     | PCIE_85D     | PCIE     | PCIE_ENET_R2D_C_N       | 16 36         |
|                           | PCIE_ENET_D2R       | PCIE_85D     | PCIE     | PCIE_ENET_D2R_P         | 16 36         |
|                           |                     | PCIE_85D     | PCIE     | PCIE_ENET_D2R_N         | 16 36         |
|                           |                     | PCIE_85D     | PCIE     | PCIE_ENET_D2R_C_P       | 36            |
|                           |                     | PCIE_85D     | PCIE     | PCIE_ENET_D2R_C_N       | 36            |
|                           |                     | PCIE_85D     | PCIE     | PCIE_AP_R2D_P           | 6 32          |
|                           |                     | PCIE_85D     | PCIE     | PCIE_AP_R2D_N           | 6 32          |
|                           | PCIE_AP_R2D         | PCIE_85D     | PCIE     | PCIE_AP_R2D_C_P         | 16 32         |
|                           |                     | PCIE_85D     | PCIE     | PCIE_AP_R2D_C_N         | 16 32         |
|                           | PCIE_AP_D2R         | PCIE_85D     | PCIE     | PCIE_AP_D2R_P           | 16 32         |
|                           |                     | PCIE_85D     | PCIE     | PCIE_AP_D2R_N           | 16 32         |
| 1000                      |                     | PCIE_85D     | PCIE     | PCIE_AP_D2R_R_P         | 32            |
| 1000                      |                     | PCIE_85D     | PCIE     | PCIE_AP_D2R_R_N         | 32            |
|                           |                     | PCIE_85D     | PCIE     | PCIE_FW_R2D_P           | 38            |
|                           |                     | PCIE_85D     | PCIE     | PCIE_FW_R2D_N           | 38            |
|                           | PCIE_FW_R2D         | PCIE_85D     | PCIE     | PCIE_FW_R2D_C_P         | 16 38         |
|                           |                     | PCIE_85D     | PCIE     | PCIE_FW_R2D_C_N         | 16 38         |
|                           | PCIE_FW_D2R         | PCIE_85D     | PCIE     | PCIE_FW_D2R_P           | 16 38         |
|                           |                     | PCIE_85D     | PCIE     | PCIE_FW_D2R_N           | 16 38         |
|                           |                     | PCIE_85D     | PCIE     | PCIE_FW_D2R_C_P         | 38            |
|                           |                     | PCIE_85D     | PCIE     | PCIE_FW_D2R_C_N         | 38            |
| 1000                      |                     | CLK_PCTE_90D | CLK_PCTE | PCIE_CLK100M_PCH_P      | 16            |
| 1000                      |                     | CLK_PCTE_90D | CLK_PCTE | PCIE_CLK100M_PCH_N      | 16            |
| 1000                      | PCIE_CLK100M_T20    | CLK_PCTE_90D | CLK_PCTE | PCIE_CLK100M_TBT_P      | 16 33         |
| 1000                      |                     | CLK_PCTE_90D | CLK_PCTE | PCIE_CLK100M_TBT_N      | 16 33         |
| 1000                      |                     | CLK_PCTE_90D | CLK_PCTE | PCH_CLK96M_D0T_P        | 16            |
| 1000                      |                     | CLK_PCTE_90D | CLK_PCTE | PCH_CLK96M_D0T_N        | 16            |
| 1000                      |                     | CLK_PCTE_90D | CLK_PCTE | PCH_CLK100M_SATA_P      | 16            |
| 1000                      |                     | CLK_PCTE_90D | CLK_PCTE | PCH_CLK100M_SATA_N      | 16            |
| 1000                      |                     | CPU_50S      | CLK_PCTE | PCH_CLK14P3M_REFCLK     | 16            |
| 1000                      |                     | CPU_50S      | CLK_PCTE | PCH_CLK33M_PCIIN        | 16 24         |
| 1000                      | PCIE_CLK100M        | CLK_PCTE_90D | CLK_PCTE | PEX_TSTCLK_O_P          | 75            |
| 1000                      |                     | CLK_PCTE_90D | CLK_PCTE | PEX_TSTCLK_O_N          | 75            |
| 1000                      | PCIE_CLK100M        | CLK_PCTE_90D | CLK_PCTE | PEG_CLK100M_P           | 16 75         |
| 1000                      |                     | CLK_PCTE_90D | CLK_PCTE | PEG_CLK100M_N           | 16 75         |
| 1000                      | PCIE_CLK100M_ENET   | CLK_PCTE_90D | CLK_PCTE | PCIE_CLK100M_ENET_P     | 16 36         |
| 1000                      |                     | CLK_PCTE_90D | CLK_PCTE | PCIE_CLK100M_ENET_N     | 16 36         |
| 1000                      | PCIE_CLK100M_AP     | CLK_PCTE_90D | CLK_PCTE | PCIE_CLK100M_AP_P       | 16 32         |
| 1000                      |                     | CLK_PCTE_90D | CLK_PCTE | PCIE_CLK100M_AP_N       | 16 32         |
| 1000                      | PCIE_CLK100M_FW     | CLK_PCTE_90D | CLK_PCTE | PCIE_CLK100M_FW_P       | 16 38         |
| 1000                      |                     | CLK_PCTE_90D | CLK_PCTE | PCIE_CLK100M_FW_N       | 16 38         |
| 1000                      | PCIE_CLK100M_EXCARD | CLK_PCTE_90D | CLK_PCTE | PCIE_CLK100M_EXCARD_P   | 6 16          |
| 1000                      |                     | CLK_PCTE_90D | CLK_PCTE | PCIE_CLK100M_EXCARD_N   | 6 16          |
| 1000                      | PCIE_T20_R2D        | PCIE_85D     | PCIE     | PCIE_TBT_R2D_C_P<3...0> | 6 33          |
| 1000                      | PCIE_T20_R2D        | PCIE_85D     | PCIE     | PCIE_TBT_R2D_C_N<3...0> | 6 33          |
| 1000                      | PCIE_T20_D2R        | PCIE_85D     | PCIE     | PCIE_TBT_D2R_P<3...0>   | 6 33          |
| 1000                      | PCIE_T20_D2R        | PCIE_85D     | PCIE     | PCIE_TBT_D2R_N<3...0>   | 6 33          |
| 1000                      | PCIE_T20_R2D        | PCIE_85D     | PCIE     | PCIE_TBT_R2D_P<3...0>   | 33            |
| 1000                      | PCIE_T20_R2D        | PCIE_85D     | PCIE     | PCIE_TBT_R2D_N<3...0>   | 33            |
| 1000                      | PCIE_T20_D2R        | PCIE_85D     | PCIE     | PCIE_TBT_D2R_C_P<3...0> | 33            |
| 1000                      | PCIE_T20_D2R        | PCIE_85D     | PCIE     | PCIE_TBT_D2R_C_N<3...0> | 33            |

|                                                                                                                                                                                                                                                                                      |            |                                         |                                   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------|-----------------------------------------|-----------------------------------|
| SYNC MASTER=331 YONAS                                                                                                                                                                                                                                                                |            | SYNC DATE=05/05/2011                    |                                   |
| PAGE TITLE                                                                                                                                                                                                                                                                           |            |                                         |                                   |
| PCH Constraints 2                                                                                                                                                                                                                                                                    |            |                                         |                                   |
|                                                                                                                                                                                                 | Apple Inc. |                                         | DRAWING NUMBER<br><b>051-9585</b> |
|                                                                                                                                                                                                                                                                                      |            |                                         | SIZE<br><b>D</b>                  |
|                                                                                                                                                                                                                                                                                      |            | REVISION<br><b>3.0.0</b>                |                                   |
| NOTICE OF PROPRIETARY PROPERTY:                                                                                                                                                                                                                                                      |            |                                         |                                   |
| THE INFORMATION CONTAINED HEREIN IS THE<br>PROPRIETARY PROPERTY OF APPLE INC.<br>THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |            |                                         |                                   |
|                                                                                                                                                                                                                                                                                      |            | BRANCH<br><br>PAGE<br><b>103 OF 132</b> |                                   |
|                                                                                                                                                                                                                                                                                      |            | SHEET<br><b>96 OF 105</b>               |                                   |







8

7

6

5

4

3

2

1

Thunderbolt Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

051-9585

3.0.0

105 OF 132


98 OF 105

SYNC MASTER=T29\_REF

SYNC DATE=06/14/2013

PAGE 11111

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED





| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| SENSE_1T01_555    | *     | =1:1_DIFFPAIR         | =55_OHM_SE         | =55_OHM_SE         | =55_OHM_SE          | =1:1_DIFFPAIR        | =1:1_DIFFPAIR     |
| THERM_1T01_555    | *     | =1:1_DIFFPAIR         | =55_OHM_SE         | =55_OHM_SE         | =55_OHM_SE          | =1:1_DIFFPAIR        | =1:1_DIFFPAIR     |
| DIFFPAIR          | *     | =1:1_DIFFPAIR         | =1:1_DIFFPAIR      | =1:1_DIFFPAIR      | =1:1_DIFFPAIR       | =1:1_DIFFPAIR        | =1:1_DIFFPAIR     |
| AUTODIFF          | *     | =1:1_DIFFPAIR         | 0.1 MM             | 0.1 MM             | 10 MM               | 0.1 MM               | 0.1 MM            |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| SENSE            | *     | =2:1_SPACING         | ?      |
| THERM            | *     | =2:1_SPACING         | ?      |
| AUDIO            | *     | =2:1_SPACING         | ?      |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| ENETCONN         | *     | 25 MILS              | ?      |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| GND              | *     | =STANDARD            | ?      |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| GND_P2MM         | *     | 0.20 MM              | 1000   |
| PWR_P2MM         | *     | 0.20 MM              | 1000   |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MEM_CLK           | GND               | *         | GND_P2MH         |
| MEM_CMD           | GND               | *         | GND_P2MH         |
| MEM_CTRL          | GND               | *         | GND_P2MH         |
| MEM_DQS           | GND               | *         | GND_P2MH         |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| CPU_COMP          | GND               | *         | GND_FZMM         |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| ENET_MDI          | GND               | *         | GND_P2MM         |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| CLK_PCIE          | GND               | *         | GND_P2001        |
| PCIE              | GND               | *         | GND_P2001        |
| SATA              | GND               | *         | GND_P2001        |
| USB               | GND               | *         | GND_P2001        |
| CLK_PCIE          | SB_POWER          | *         | Pwr_P2001        |
| SATA              | SB_POWER          | *         | Pwr_P2001        |
| USB               | SB_POWER          | *         | Pwr_P2001        |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| LVDS              | GND               | *         | GND_F2MM         |

| PHYSICAL_RULE_SET     | LAYER              | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH  | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-----------------------|--------------------|-----------------------|--------------------|---------------------|---------------------|----------------------|-------------------|
| MEM_40S<br>OVERRIDE   | *                  | OVERRIDE              | OVERRIDE           | 0.09 MM<br>OVERRIDE | 100 MIL<br>OVERRIDE | OVERRIDE             | OVERRIDE          |
| MEM_72D<br>OVERRIDE   | *                  | OVERRIDE              | OVERRIDE           | 0.09 MM<br>OVERRIDE | 100 MIL<br>OVERRIDE | OVERRIDE             | OVERRIDE          |
| PCIE_85D<br>OVERRIDE  | *                  | OVERRIDE              | OVERRIDE           | 0.09 MM<br>OVERRIDE | 10 mm<br>OVERRIDE   | OVERRIDE             | OVERRIDE          |
| USB_85D<br>OVERRIDE   | TOP<br>OVERRIDE    | OVERRIDE              | OVERRIDE           | 0.1 MM<br>OVERRIDE  | 500 MIL<br>OVERRIDE | OVERRIDE             | OVERRIDE          |
| CPU_27P4S<br>OVERRIDE | BOTTOM<br>OVERRIDE | OVERRIDE              | OVERRIDE           | 0.23 MM<br>OVERRIDE | 100 MIL<br>OVERRIDE | OVERRIDE             | OVERRIDE          |

## Graphics , SATA Constraint Relaxations

Alternate diffpair width/gap through BGA fanout areas (95-ohm diff)

| NET_PHYSICAL_TYPE | AREA_TYPE | PHYSICAL_RULE_SET |
|-------------------|-----------|-------------------|
| LVDS_850          | BGA       | LVDS_850          |
| DP_850            | BGA       | 100_DIFF_BGA      |
| SATA_960          | BGA       | 100_DIFF_BGA      |
| CLK_PCIE_900      | BGA       | 100_DIFF_BGA      |

## Memory Constraint Relaxations

Allow 0.127 mm necks for >0.127 mm lines for ARD fanout.

| PHYSICAL_RULE_SET | LAYER  | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|--------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| MEP_72D           | BOTTOM |                       |                    | 0.127 MM           | 6.35 MM             |                      |                   |
| MEP_85D           | TOP    |                       |                    | 0.1 MM             | 6.35 MM             |                      |                   |

### J31 Specific Net Properties

| ELECTRICAL_CONSTRAINT_SET |                | NET_TYPE        |          |                           |
|---------------------------|----------------|-----------------|----------|---------------------------|
|                           |                | PHYSICAL        | SPACING  |                           |
|                           |                | ENET_1000       | ENET200M | ENETCONN_P<3...0>         |
|                           |                | ENET_1000       | ENET200M | ENETCONN_N<3...0>         |
|                           |                |                 |          |                           |
|                           | SENSE_DIFFPAIR | THEIRN_1701_550 | THEIRN   | CPUTHMSNS_D2_P            |
|                           |                | THEIRN_1701_550 | THEIRN   | CPUTHMSNS_D2_N            |
|                           | SENSE_DIFFPAIR | THEIRN_1701_550 | THEIRN   | CPUTHMSNS_D1_P            |
|                           |                | THEIRN_1701_550 | THEIRN   | CPUTHMSNS_D1_N            |
|                           |                | THEIRN_1701_550 | THEIRN   | GPUHMSNS_D_P              |
|                           |                | THEIRN_1701_550 | THEIRN   | GPUHMSNS_D_N              |
|                           | SENSE_DIFFPAIR | THEIRN_1701_550 | THEIRN   | GPU_TDIODE_P              |
|                           |                | THEIRN_1701_550 | THEIRN   | GPU_TDIODE_N              |
|                           | SENSE_DIFFPAIR | SENSE_1701_550  | SENSE    | GPUVCORE_SENSE_P          |
|                           | SENSE_DIFFPAIR | SENSE_1701_550  | SENSE    | GPUVCORE_SENSE_N          |
|                           | SENSE_DIFFPAIR | SENSE_1701_550  | SENSE    | VCCSA50_CS_P              |
|                           |                | SENSE_1701_550  | SENSE    | VCCSA50_CS_N              |
|                           | SENSE_DIFFPAIR | SENSE_1701_550  | SENSE    | ISNS_1V5_S3_DDR_P         |
|                           |                | SENSE_1701_550  | SENSE    | ISNS_1V5_S3_DDR_N         |
|                           | SENSE_DIFFPAIR | SENSE_1701_550  | SENSE    | CPUVCCIO50_CS_P           |
|                           |                | SENSE_1701_550  | SENSE    | CPUVCCIO50_CS_N           |
|                           | SENSE_DIFFPAIR | SENSE_1701_550  | SENSE    | GFXIMVP6_CS_R_P           |
|                           |                | SENSE_1701_550  | SENSE    | GFXIMVP6_CS_R_N           |
|                           |                | SENSE_1701_550  | SENSE    | GFXIMVP6_CS_P             |
|                           | SENSE_DIFFPAIR | SENSE_1701_550  | SENSE    | GFXIMVP6_CS_N             |
|                           | SENSE_DIFFPAIR | SENSE_1701_550  | SENSE    | ISNS_AIRPORT_N            |
|                           |                | SENSE_1701_550  | SENSE    | ISNS_AIRPORT_P            |
|                           | SENSE_DIFFPAIR | SENSE_1701_550  | SENSE    | ISNS_HDD_N                |
|                           |                | SENSE_1701_550  | SENSE    | ISNS_HDD_P                |
|                           | SENSE_DIFFPAIR | SENSE_1701_550  | SENSE    | ISNS_LCDBKLT_N            |
|                           |                | SENSE_1701_550  | SENSE    | ISNS_LCDBKLT_P            |
|                           | SENSE_DIFFPAIR | SENSE_1701_550  | SENSE    | GFXIMVP_ISNS2_P           |
|                           |                | SENSE_1701_550  | SENSE    | GFXIMVP_ISNS2_N           |
|                           | SENSE_DIFFPAIR | SENSE_1701_550  | SENSE    | ISNS_PP1V0_S0GPU_P        |
|                           |                | SENSE_1701_550  | SENSE    | ISNS_PP1V0_S0GPU_N        |
|                           | SENSE_DIFFPAIR | SENSE_1701_550  | SENSE    | ISNS_PP1V5_S3_P           |
|                           |                | SENSE_1701_550  | SENSE    | ISNS_PP1V5_S3_N           |
|                           | SENSE_DIFFPAIR | SENSE_1701_550  | SENSE    | GFXIMVP_ISNS1_P           |
|                           |                | SENSE_1701_550  | SENSE    | GFXIMVP_ISNS1_N           |
|                           | SENSE_DIFFPAIR | SENSE_1701_550  | SENSE    | ISNS_PP1V05_S0GPU_R_P     |
|                           |                | SENSE_1701_550  | SENSE    | ISNS_PP1V05_S0GPU_R_N     |
|                           | SENSE_DIFFPAIR | SENSE_1701_550  | SENSE    | ISNS_PP3V3_S0GPU_P        |
|                           |                | SENSE_1701_550  | SENSE    | ISNS_PP3V3_S0GPU_N        |
|                           | SENSE_DIFFPAIR | SENSE_1701_550  | SENSE    | ISNS_TBT_P                |
|                           |                | SENSE_1701_550  | SENSE    | ISNS_TBT_N                |
|                           | SENSE_DIFFPAIR | SENSE_1701_550  | SENSE    | CPUIMVP_ISNS16_P          |
|                           |                | SENSE_1701_550  | SENSE    | CPUIMVP_ISNS16_N          |
|                           | SENSE_DIFFPAIR | SENSE_1701_550  | SENSE    | CPUIMVP_ISNS16_R_P        |
|                           |                | SENSE_1701_550  | SENSE    | CPUIMVP_ISNS16_R_N        |
|                           | SENSE_DIFFPAIR | SENSE_1701_550  | SENSE    | CPUIMVP_ISNS26_P          |
|                           |                | SENSE_1701_550  | SENSE    | CPUIMVP_ISNS26_N          |
|                           | SENSE_DIFFPAIR | SENSE_1701_550  | SENSE    | CPUIMVP_ISNS1_P           |
|                           |                | SENSE_1701_550  | SENSE    | CPUIMVP_ISNS1_N           |
|                           | SENSE_DIFFPAIR | SENSE_1701_550  | SENSE    | CPUIMVP_ISNS2_P           |
|                           |                | SENSE_1701_550  | SENSE    | CPUIMVP_ISNS2_N           |
|                           | SENSE_DIFFPAIR | SENSE_1701_550  | SENSE    | CPUIMVP_ISNS3_P           |
|                           |                | SENSE_1701_550  | SENSE    | CPUIMVP_ISNS3_N           |
|                           | SENSE_DIFFPAIR | SENSE_1701_550  | SENSE    | ISNS_HS_OTHER_P           |
|                           |                | SENSE_1701_550  | SENSE    | ISNS_HS_OTHER_N           |
|                           | SENSE_DIFFPAIR | SENSE_1701_550  | SENSE    | ISNS_HS_GPU_P             |
|                           |                | SENSE_1701_550  | SENSE    | ISNS_HS_GPU_N             |
|                           | SENSE_DIFFPAIR | SENSE_1701_550  | SENSE    | ISNS_HS_COMPUTING_P       |
|                           |                | SENSE_1701_550  | SENSE    | ISNS_HS_COMPUTING_N       |
|                           | SENSE_DIFFPAIR | SENSE_1701_550  | SENSE    | CPUIMVP_ISNS_P            |
|                           |                | SENSE_1701_550  | SENSE    | CPUIMVP_ISNS_N            |
|                           | SENSE_DIFFPAIR | SENSE_1701_550  | SENSE    | ISNS_PP1V0_S0GPU_P        |
|                           |                | SENSE_1701_550  | SENSE    | ISNS_PP1V0_S0GPU_N        |
|                           | SENSE_DIFFPAIR | SENSE_1701_550  | SENSE    | ISNS_PP3V3_S3_P           |
|                           |                | SENSE_1701_550  | SENSE    | ISNS_PP3V3_S3_N           |
|                           | SENSE_DIFFPAIR | SENSE_1701_550  | SENSE    | CPU_VCORE_RMC_P           |
|                           |                | SENSE_1701_550  | SENSE    | CPU_VCORE_RMC_N           |
|                           | SENSE_DIFFPAIR | SENSE_1701_550  | SENSE    | ISNS_PP1V5_S3_P           |
|                           |                | SENSE_1701_550  | SENSE    | ISNS_PP1V5_S3_N           |
|                           | SENSE_DIFFPAIR | SENSE_1701_550  | SENSE    | ISNS_GPU_R_P              |
|                           |                | SENSE_1701_550  | SENSE    | ISNS_GPU_R_N              |
|                           | SENSE_DIFFPAIR | SENSE_1701_550  | SENSE    | ISNS_CPUVCCSA_R_P         |
|                           |                | SENSE_1701_550  | SENSE    | ISNS_CPUVCCSA_R_N         |
|                           | SENSE_DIFFPAIR | SENSE_1701_550  | SENSE    | ISNS_CPUVCCIO_R_P         |
|                           |                | SENSE_1701_550  | SENSE    | ISNS_CPUVCCIO_R_N         |
|                           | SENSE_DIFFPAIR | SENSE_1701_550  | SENSE    | CPUIMVP_ISUM_R_P          |
|                           |                | SENSE_1701_550  | SENSE    | CPUIMVP_ISUM_R_N          |
|                           | SENSE_DIFFPAIR | SENSE_1701_550  | SENSE    | CPUIMVP_ISUMG_R_P         |
|                           |                | SENSE_1701_550  | SENSE    | CPUIMVP_ISUMG_R_N         |
|                           | SENSE_DIFFPAIR | SENSE_1701_550  | SENSE    | ISNS_PP1V5_S3_R_P         |
|                           |                | SENSE_1701_550  | SENSE    | ISNS_PP1V5_S3_R_N         |
|                           | SENSE_DIFFPAIR | SENSE_1701_550  | SENSE    | ISNS_PPGPUFB_S0_R_P       |
|                           |                | SENSE_1701_550  | SENSE    | ISNS_PPGPUFB_S0_R_N       |
|                           | SENSE_DIFFPAIR | SENSE_1701_550  | SENSE    | P1V05_GPU_CS_P            |
|                           |                | SENSE_1701_550  | SENSE    | P1V05_GPU_CS_N            |
|                           | SENSE_DIFFPAIR | SENSE_1701_550  | SENSE    | GPUFB_CS_P                |
|                           |                | SENSE_1701_550  | SENSE    | GPUFB_CS_N                |
|                           | SENSE_DIFFPAIR | SENSE_1701_550  | SENSE    | ISNS_AIRPORT_R_P          |
|                           |                | SENSE_1701_550  | SENSE    | ISNS_AIRPORT_R_N          |
|                           |                |                 |          |                           |
|                           | SENSE_DIFFPAIR | SENSE_1701_550  | SENSE    | ISNS_TBT_R_P              |
|                           |                | SENSE_1701_550  | SENSE    | ISNS_TBT_R_N              |
|                           | SENSE_DIFFPAIR | SENSE_1701_550  | SENSE    | P1V05_GPU_PEX_IOVDD_SNS_P |
|                           |                | SENSE_1701_550  | SENSE    | P1V05_GPU_PEX_IOVDD_SNS_N |
|                           | SENSE_DIFFPAIR | SENSE_1701_550  | SENSE    | GPU_FRVDD0_SENSE_P        |
|                           |                | SENSE_1701_550  | SENSE    | GPU_FRVDD0_SENSE_N        |

### J31 Specific Net Properties

| ELECTRICAL_CONSTRAINT_SET | PHYSICAL      | NET_TYPE |                             |
|---------------------------|---------------|----------|-----------------------------|
|                           |               |          |                             |
| PCIE_CLK100M_AP           | CLK_PCIE_000  | CLK_PCIE | PCIE_CLK100M_AP_CONN_P 6 32 |
|                           | CLK_PCIE_000  | CLK_PCIE | PCIE_CLK100M_AP_CONN_N 6 32 |
|                           | 1T01_DIFEPATR |          | CHGR_CST_R_P 65             |
|                           | 1T01_DIFEPATR |          | CHGR_CST_R_N 65             |
|                           | 1T01_DIFEPATR |          | CHGR_CSO_R_P 65             |
|                           | 1T01_DIFEPATR |          | CHGR_CSO_R_N 65             |
|                           |               |          |                             |
| AUDIO_DIFEPATR            | AUDIODIFEE    | AUDIO    | BI_MIC_P 6 62 63            |
|                           | AUDIODIFEE    | AUDIO    | BI_MIC_N 6 62 63            |
| AUDIO_DIFEPATR            | AUDIODIFEE    | AUDIO    | AUD_L01_L_P                 |
|                           | AUDIODIFEE    | AUDIO    | AUD_L01_L_N                 |
| AUDIO_DIFEPATR            | AUDIODIFEE    | AUDIO    | AUD_L01_R_P 57 61           |
|                           | AUDIODIFEE    | AUDIO    | AUD_L01_R_N 57 61           |
| AUDIO_DIFEPATR            | AUDIODIFEE    | AUDIO    | AUD_L02_L_P 57 61           |
|                           | AUDIODIFEE    | AUDIO    | AUD_L02_L_N 57 61           |
| AUDIO_DIFEPATR            | AUDIODIFEE    | AUDIO    | AUD_L02_R_P 57 61           |
|                           | AUDIODIFEE    | AUDIO    | AUD_L02_R_N 57 61           |
| AUDIO_DIFEPATR            | AUDIODIFEE    | AUDIO    | AUD_SPKRAMP_LIN_P 61        |
|                           | AUDIODIFEE    | AUDIO    | AUD_SPKRAMP_LIN_N 61        |
| AUDIO_DIFEPATR            | AUDIODIFEE    | AUDIO    | AUD_SPKRAMP_RIN_P 61        |
|                           | AUDIODIFEE    | AUDIO    | AUD_SPKRAMP_RIN_N 61        |
| AUDIO_DIFEPATR            | AUDIODIFEE    | AUDIO    | AUD_SPKRAMP_SUBIN_P 61      |
|                           | AUDIODIFEE    | AUDIO    | AUD_SPKRAMP_SUBIN_N 61      |
| AUDIO_DIFEPATR            | AUDIODIFEE    | AUDIO    | SSM2375L_P 61               |
|                           | AUDIODIFEE    | AUDIO    | SSM2375L_N 61               |
| AUDIO_DIFEPATR            | AUDIODIFEE    | AUDIO    | SSM2375R_P 61               |
|                           | AUDIODIFEE    | AUDIO    | SSM2375R_N 61               |
| AUDIO_DIFEPATR            | AUDIODIFEE    | AUDIO    | SSM2375S_P 61               |
|                           | AUDIODIFEE    | AUDIO    | SSM2375S_N 61               |
|                           |               |          |                             |
| SPK_OUT                   |               | AUDIO    | SPKRCONN_L_OUT_P 6 61 62    |
|                           |               | AUDIO    | SPKRCONN_L_OUT_N 6 61 62    |
| SPK_OUT                   |               | AUDIO    | SPKRCONN_R_OUT_P 6 61 62    |
|                           |               | AUDIO    | SPKRCONN_R_OUT_N 6 61 62    |
| SPK_OUT                   |               | AUDIO    | SPKRCONN_S_OUT_P 6 61 62    |
|                           |               | AUDIO    | SPKRCONN_S_OUT_N 6 61 62    |
|                           |               |          |                             |
|                           | USB_500       | USB      | USB_TP4D_R_P 25 53 95       |
|                           | USB_500       | USB      | USB_TP4D_R_N 25 53 95       |
|                           |               |          |                             |
|                           | VB_POWER      |          | PP3V3_55 6 7                |
|                           | VB_POWER      |          | PP3V3_50 6 7                |
|                           | VB_POWER      |          | PP1V6_S3R50 7               |
|                           | GND           |          | GND                         |

|                                                                                                                                                                                                                                                                                      |  |                                   |  |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|-----------------------------------|--|
| SYNCH MASTER=K10 MLB                                                                                                                                                                                                                                                                 |  | SYNCH DATE=04/27/2010             |  |
| PAGE TITLE                                                                                                                                                                                                                                                                           |  |                                   |  |
| Project Specific Constraints                                                                                                                                                                                                                                                         |  |                                   |  |
|  Apple Inc.                                                                                                                                                                                     |  | DRAWING NUMBER<br><b>051-9585</b> |  |
|                                                                                                                                                                                                                                                                                      |  | SIZE<br>A                         |  |
|                                                                                                                                                                                                                                                                                      |  | REVISION<br><b>3.0.0</b>          |  |
| NOTICE OF PROPRIETARY PROPERTY:                                                                                                                                                                                                                                                      |  | BRANCH                            |  |
| THE INFORMATION CONTAINED HEREIN IS THE<br>PROPRIETARY PROPERTY OF APPLE INC.<br>THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  | PAGE<br><b>108 OF 132</b>         |  |
|                                                                                                                                                                                                                                                                                      |  | SHEET<br><b>101 OF 105</b>        |  |

### J31 Board-Specific Spacing & Physical Constraints

| BOARD LAYERS                                                              | BOARD AREAS  | BOARD UNITS<br>(MIL OR MM) | ALLEGRO<br>VERSION |
|---------------------------------------------------------------------------|--------------|----------------------------|--------------------|
| TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM | NO_TYPE, BGA | MM                         | 16.2               |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| DEFAULT           | *     | Y                     | =50_OHM_SE         | =50_OHM_SE         | 10 MM               | 0 MM                 | 0 MM              |
| STANDARD          | *     | Y                     | =DEFAULT           | =DEFAULT           | 10 MM               | =DEFAULT             | =DEFAULT          |

| PHYSICAL_RULE_SET | LAYER       | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 55_OHR_SE         | TOP, BOTTOM | Y                     | 0.090 MM           | 0.090 MM           |                     |                      |                   |
| 55_OHR_SE         | *           | Y                     | 0.076 MM           | 0.076 MM           | =STANDARD           | =STANDARD            | =STANDARD         |

| PHYSICAL_RULE_SET | LAYER       | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 50_OHR_SE         | TOP, BOTTOM | Y                     | 0.110 MM           | 0.095 MM           |                     |                      |                   |
| 50_OHR_SE         | *           | Y                     | 0.090 MM           | 0.090 MM           | =STANDARD           | =STANDARD            | =STANDARD         |

| PHYSICAL_RULE_SET | LAYER       | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 45_OHR_SE         | TOP, BOTTOM | Y                     | 0.13 MM            | 0.13 MM            |                     |                      |                   |
| 45_OHR_SE         | *           | Y                     | 0.099 MM           | 0.099 MM           | =STANDARD           | =STANDARD            | =STANDARD         |

| PHYSICAL_RULE_SET | LAYER       | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 48_OHR_SE         | TOP, BOTTOM | Y                     | 0.165 MM           | 0.695 MM           |                     |                      |                   |
| 48_OHR_SE         | *           | Y                     | 0.135 MM           | 0.690 MM           | =STANDARD           | =STANDARD            | =STANDARD         |

| PHYSICAL_RULE_SET | LAYER      | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 37_OHR_SE         | TOP_BOTTOM | Y                     | 0.185 MM           | 0.095 MM           |                     |                      |                   |
| 37_OHR_SE         | *          | Y                     | 0.155 MM           | 0.090 MM           | =STANDARD           | =STANDARD            | =STANDARD         |

| PHYSICAL_RULE_SET | LAYER      | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 27P4_OHR_SE       | TOP_BOTTOM | Y                     | 0.310 MM           | 0.095 MM           |                     |                      |                   |
| 27P4_OHR_SE       | *          | Y                     | 0.250 MM           | 0.1 MM             | =STANDARD           | =STANDARD            | =STANDARD         |

| PHYSICAL_RULE_SET | LAYER              | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|--------------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 72_OHM_DIFF       | *                  | N                     | =STANDARD          | =STANDARD          | =STANDARD           | =STANDARD            | =STANDARD         |
| 72_OHM_DIFF       | DL3, DL4, DL6, DL8 | Y                     | 0.154 MM           | 0.154 MM           |                     | 0.200 MM             | 0.200 MM          |
| 72_OHM_DIFF       | ISL2, ISL11        | Y                     | 0.154 MM           | 0.154 MM           |                     | 0.200 MM             | 0.200 MM          |
| 72_OHM_DIFF       | TOP, BOTTOM        | Y                     | 0.175 MM           | 0.175 MM           |                     | 0.200 MM             | 0.200 MM          |

| PHYSICAL_RULE_SET | LAYER                   | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 86_OHM_DIFF       | *                       | N                     | =STANDARD          | =STANDARD          | =STANDARD           | =STANDARD            | =STANDARD         |
| 86_OHM_DIFF       | 10.1, 10.4, 10.6, 10.10 | Y                     | 0.105 MM           | 0.091 MM           |                     | 0.120 MM             | 0.080 MM          |
| 86_OHM_DIFF       | 15L7, 15L11             | Y                     | 0.105 MM           | 0.091 MM           |                     | 0.120 MM             | 0.080 MM          |
| 86_OHM_DIFF       | TOP, BOTTOM             | Y                     | 0.135 MM           | 0.135 MM           |                     | 0.160 MM             | 0.160 MM          |

| PHYSICAL_RULE_SET | LAYER                   | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 85_OHM_DIFF       | *                       | N                     | =STANDARD          | =STANDARD          | =STANDARD           | =STANDARD            | =STANDARD         |
| 85_OHM_DIFF       | 10.1, 10.6, 10.9, 10.10 | Y                     | 0.110 MM           | 0.090 MM           |                     | 0.180 MM             | 0.180 MM          |
| 85_OHM_DIFF       | 10.12, 10.13            | Y                     | 0.110 MM           | 0.090 MM           |                     | 0.180 MM             | 0.180 MM          |
| 85_OHM_DIFF       | TOP, BOTTOM             | Y                     | 0.125 MM           | 0.090 MM           |                     | 0.190 MM             | 0.190 MM          |

| PHYSICAL_RULE_SET | LAYER                   | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 90_OHM_DIFF       | *                       | N                     | =STANDARD          | =STANDARD          | =STANDARD           | =STANDARD            | =STANDARD         |
| 90_OHM_DIFF       | 10.1, 10.4, 10.6, 10.10 | Y                     | 0.102 MM           | 0.090 MM           |                     | 0.220 MM             | 0.220 MM          |
| 90_OHM_DIFF       | 15L7, 15L11             | Y                     | 0.102 MM           | 0.090 MM           |                     | 0.220 MM             | 0.220 MM          |
| 90_OHM_DIFF       | TOP_BOTTOM              | Y                     | 0.115 MM           | 0.090 MM           |                     | 0.230 MM             | 0.230 MM          |

| PHYSICAL_RULE_SET | LAYER                   | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 100_OHM_DIFF      | *                       | N                     | =STANDARD          | =STANDARD          | =STANDARD           | =STANDARD            | =STANDARD         |
| 100_OHM_DIFF      | 10.1, 10.4, 10.6, 10.10 | Y                     | 0.080 MM           | 0.080 MM           |                     | 0.200 MM             | 0.200 MM          |
| 100_OHM_DIFF      | ISL2, ISL11             | Y                     | 0.080 MM           | 0.080 MM           |                     | 0.200 MM             | 0.200 MM          |
| 100_OHM_DIFF      | TOP_BOTTOM              | Y                     | 0.080 MM           | 0.080 MM           |                     | 0.220 MM             | 0.220 MM          |

| PHYSICAL_RULE_SET | LAYER                      | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|----------------------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 110_OHM_DIFF      | *                          | N                     | =STANDARD          | =STANDARD          | =STANDARD           | =STANDARD            | =STANDARD         |
| 110_OHM_DIFF      | EXCL, EXCL4, EXCL5, EXCL10 | Y                     | 0.065 MM           | 0.065 MM           |                     | 0.2 MM               | 0.2 MM            |
| 110_OHM_DIFF      | ISL2, ISL11                | Y                     | 0.065 MM           | 0.065 MM           |                     | 0.2 MM               | 0.2 MM            |
| 110_OHM_DIFF      | TOP, BOTTOM                | Y                     | 0.075 MM           | 0.075 MM           |                     | 0.330 MM             | 0.330 MM          |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| DEFAULT          | *     | 0.1 MM               | ?      |
| STANDARD         | *     | =DEFAULT             | ?      |
| BGA_P1MM         | *     | =DEFAULT             | ?      |
| BGA_P2MM         | *     | =DEFAULT             | ?      |
| P072_SPACE       | *     | 0.071 MM             | ?      |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| 1.5:1_SPACING    | *     | 0.15 MM              | 7      |
| 2:1_SPACING      | *     | 0.2 MM               | 7      |
| 2.5:1_SPACING    | *     | 0.25 MM              | 7      |
| 3:1_SPACING      | *     | 0.3 MM               | 7      |
| 4:1_SPACING      | *     | 0.4 MM               | 7      |
| 5:1_SPACING      | *     | 0.5 MM               | 7      |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 1:1_DIFFPAIR      | *     | Y                     | =STANDARD          | =STANDARD          | =STANDARD           | 0.1 MM               | 0.1 MM            |

| PHYSICAL_RULE_SET | LAYER                   | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 90_OHM_DIFF_ALT   | *                       | N                     | =STANDARD          | =STANDARD          | =STANDARD           | =STANDARD            | =STANDARD         |
| 90_OHM_DIFF_ALT   | 10L1, 10L4, 10L9, 10L10 | Y                     | 0.099 MM           | 0.099 MM           |                     | 0.280 MM             | 0.280 MM          |
| 90_OHM_DIFF_ALT   | 10L2, 10L11             | Y                     | 0.099 MM           | 0.099 MM           |                     | 0.280 MM             | 0.280 MM          |
| 90_OHM_DIFF_ALT   | TOP, BOTTOM             | Y                     | 0.130 MM           | 0.130 MM           |                     | 0.300 MM             | 0.300 MM          |

| PHYSICAL_RULE_SET | LAYER       | ALLOW_ROUTE_ON_LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 100_DIFF_BGA      | *           | =100_OHM_DIFF         | =100_OHM_DIFF      | =100_OHM_DIFF      | =100_OHM_DIFF       | =100_OHM_DIFF        | =100_OHM_DIFF     |
| 100_DIFF_BGA      | ISL3, ISL4  | Y                     | 0.075 MM           | 0.075 MM           |                     | 0.125 MM             | 0.125 MM          |
| 100_DIFF_BGA      | ISL9, ISL10 | Y                     | 0.075 MM           | 0.075 MM           |                     | 0.125 MM             | 0.125 MM          |

NOTE: 100\_DIFF\_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| *                 | *                 | BGA       | P072_SPACE       |


| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| 2X_DIELECTRIC    | *     | 0.148 MM             | ?      |
| 3X_DIELECTRIC    | *     | 0.210 MM             | ?      |
| 4X_DIELECTRIC    | *     | 0.280 MM             | ?      |
| 5X_DIELECTRIC    | *     | 0.350 MM             | ?      |
| 7X_DIELECTRIC    | *     | 0.490 MM             | ?      |
| 10X_DIELECTRIC   | *     | 0.700 MM             | ?      |

|                                                                                                                                                                                                                                                                                                                         |  |                                   |                   |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|-----------------------------------|-------------------|
| SYNC MASTER-K18 MLB                                                                                                                                                                                                                                                                                                     |  | SYNC DATE=04/27/2010              |                   |
| PAGE TITLE                                                                                                                                                                                                                                                                                                              |  |                                   |                   |
| PCB Rule Definitions                                                                                                                                                                                                                                                                                                    |  |                                   |                   |
|  Apple Inc.                                                                                                                                                                                                                        |  | DRAWING NUMBER<br><b>051-9585</b> | SIZE<br><b>D</b>  |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE<br>PROPRIETARY PROPERTY OF APPLE INC.<br>THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  | REVISION<br><b>3.0.0</b>          |                   |
|                                                                                                                                                                                                                                                                                                                         |  | BRANCH                            |                   |
|                                                                                                                                                                                                                                                                                                                         |  | PAGE                              | <b>109 OF 132</b> |
|                                                                                                                                                                                                                                                                                                                         |  | SHEET                             | <b>102 OF 105</b> |




DDR 1.5V S3 (CPU & Memory) Current Sense (IM1C)

Gain: 231.4x, EDP: 14.1 A  
Rsense: 0.001 (RD010)  
V accross Rsense: 14.1 mV  
Gain needed: 234.1x




PCH Core (PCH VCCIO) Current Sense (ISBC)

Gain: 100x, EDP: 11.4 A  
Rsense: 0.002 (R9840)  
V accross Rsense: 22.8 mV  
Gain needed: 144.7x




GPU 1.05V Current Sense (IG1C)

Gain: 649.35x, EDP: 4.9 A  
Rsense: 0.001 (RD8310)  
V accross Rsense: 4.9 mV  
Gain needed: 673.47x




HDD Current Sense (IHDC)

Gain: 1000x, EDP: 2.5 A (12.5 W)  
Rsense: 0.001 (R4599)  
V accross Rsense: 2.5 mV  
Gain needed: 1320x




Airport Current Sense (IAPC)

Gain: 600x, EDP: 1 A  
Rsense: 0.005 (R3552)  
V accross Rsense: 5 mV  
Gain needed: 600x




GPU FB (1.35V/1.5V) Current Sense (IG3C)

Gain: 294.12x, EDP: 11 A  
Rsense: 0.001 (R8360)  
V accross Rsense: 11 mV  
Gain needed: 300x




GPU FB (1.35V/1.5V) Voltage Sense (VG3C)



| PART NUMBER | QTY | DESCRIPTION  | REFERENCE DES     | CRITICAL | BOM OPTION    |
|-------------|-----|--------------|-------------------|----------|---------------|
| 117S0008    | 2   | RES,100K,201 | CD020,CD049       |          | LOADISNS:NO   |
| 117S0008    | 3   | RES,100K,201 | CD019,CD039,CD069 |          | XWLOADISNS:NO |

|                                                                                                                                                                                                                                                                                                                         |  |                      |            |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|----------------------|------------|
| SYNC MASTER=131 YONAS                                                                                                                                                                                                                                                                                                   |  | SYNC DATE=09/12/2011 |            |
| PAGE TITLE                                                                                                                                                                                                                                                                                                              |  |                      |            |
| Power Sensors: SMC Extended                                                                                                                                                                                                                                                                                             |  |                      |            |
|  Apple Inc.                                                                                                                                                                                                                        |  | DRAWING NUMBER       | 051-9585   |
|                                                                                                                                                                                                                                                                                                                         |  | SIZE                 | D          |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE<br>PROPRIETARY PROPERTY OF APPLE INC.<br>THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  | REVISION             | 3.0.0      |
|                                                                                                                                                                                                                                                                                                                         |  | BRANCH               |            |
|                                                                                                                                                                                                                                                                                                                         |  | PAGE                 | 130 OF 132 |
|                                                                                                                                                                                                                                                                                                                         |  | SHEET                | 103 OF 105 |



|                                                                                                                   |  |                                                  |  |            |  |
|-------------------------------------------------------------------------------------------------------------------|--|--------------------------------------------------|--|------------|--|
| PAGE TITLE                                                                                                        |  | DRAWING NUMBER                                   |  | SIZE       |  |
| Power Sensors: Debug ADC                                                                                          |  | 051-9585                                         |  | D          |  |
| Apple Inc.                                                                                                        |  | REVISION                                         |  | 3.0.0      |  |
| NOTICE OF PROPRIETARY PROPERTY:                                                                                   |  | BRANCH                                           |  | PAGE       |  |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  | I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE        |  | 131 OF 132 |  |
| II NOT TO REPRODUCE OR COPY IT                                                                                    |  | III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART |  | SHEET      |  |
| IV ALL RIGHTS RESERVED                                                                                            |  |                                                  |  | 104 OF 105 |  |



