







SYNC MASTER=D8 MARK

SYNC DATE=04/23/2012

Power Block Diagram

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-9504

REVISION

5.3.0


PAGE


3 OF 143


SHEET

3 OF 117

<







SYNC MASTER=D8_MLB		SYNC DATE=03/25/2012	
PAGE TITLE			
Holes/PD parts			
 Apple Inc.		DRAWING NUMBER	051-9504
		REVISION	5.3.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	7 OF 143
		SHEET	7 OF 117

8	7	6	5	4	3	2	1		
CPU Reserved		PCH PCIE		PCH Unused Display		PCH SATA		PCH Test Points	
10 TP_CPU_RSVD<16..1> == NC_CPU_RSVD<16..1> MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_PCIE1_D2RN == NC_PCIE1_D2RN MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_CRT_IG_RED == NC_CRT_IG_RED MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_SATA_C_R2D_CN == NC_SATA_C_R2D_CN MAKE_BASE=TRUE NO_TEST=TRUE		21 TP_PCH_TP1 == NC_PCH_TP1 MAKE_BASE=TRUE NO_TEST=TRUE	
10 TP_CPU_RSVD<46..19> == NC_CPU_RSVD<46..19> MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_PCIE1_D2RP == NC_PCIE1_D2RP MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_CRT_IG_GREEN == NC_CRT_IG_GREEN MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_SATA_C_R2D_CP == NC_SATA_C_R2D_CP MAKE_BASE=TRUE NO_TEST=TRUE		21 TP_PCH_TP2 == NC_PCH_TP2 MAKE_BASE=TRUE NO_TEST=TRUE	
10 CPU_CFG<15..12> == TP_CPU_CFG<15..12> MAKE_BASE=TRUE		10 TP_PCIE1_R2D_CN == NC_PCIE1_R2D_CN MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_CRT_IG_BLUE == NC_CRT_IG_BLUE MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_SATA_C_D2RN == NC_SATA_C_D2RN MAKE_BASE=TRUE NO_TEST=TRUE		21 TP_PCH_TP3 == NC_PCH_TP3 MAKE_BASE=TRUE NO_TEST=TRUE	
CPU Memory		10 TP_PCIE1_R2D_CP == NC_PCIE1_R2D_CP MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_CRT_IG_HSYNC == NC_CRT_IG_HSYNC MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_SATA_C_D2RP == NC_SATA_C_D2RP MAKE_BASE=TRUE NO_TEST=TRUE		21 TP_PCH_TP4 == NC_PCH_TP4 MAKE_BASE=TRUE NO_TEST=TRUE	
12 TP_MEM_A_DQ_CB<7..0> == NC_MEM_A_DQ_CB<7..0> MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_PCIE2_D2RN == NC_PCIE2_D2RN MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_CRT_IG_VSYNC == NC_CRT_IG_VSYNC MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_SATA_D_R2D_CN == NC_SATA_D_R2D_CN MAKE_BASE=TRUE NO_TEST=TRUE		21 TP_PCH_TP5 == NC_PCH_TP5 MAKE_BASE=TRUE NO_TEST=TRUE	
12 TP_MEM_A_DQS_N<8> == NC_MEM_A_DQS_N<8> MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_PCIE2_D2RP == NC_PCIE2_D2RP MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_CRT_IG_DDC_CLK == NC_CRT_IG_DDC_CLK MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_SATA_D_R2D_CP == NC_SATA_D_R2D_CP MAKE_BASE=TRUE NO_TEST=TRUE		21 TP_PCH_TP6 == NC_PCH_TP6 MAKE_BASE=TRUE NO_TEST=TRUE	
12 TP_MEM_A_DQS_P<8> == NC_MEM_A_DQSPX<8> MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_PCIE2_R2D_CN == NC_PCIE2_R2D_CN MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_CRT_IG_DDC_DATA == NC_CRT_IG_DDC_DATA MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_SATA_D_D2RN == NC_SATA_D_D2RN MAKE_BASE=TRUE NO_TEST=TRUE		21 TP_PCH_TP7 == NC_PCH_TP7 MAKE_BASE=TRUE NO_TEST=TRUE	
12 TP_MEM_B_DQ_CB<7..0> == NC_MEM_B_DQ_CB<7..0> MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_PCIE2_R2D_CP == NC_PCIE2_R2D_PNX MAKE_BASE=TRUE NO_TEST=TRUE		10 DP_IG_B_MLN<3..0> == NC_DP_IG_B_MLN<3..0> MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_SATA_D_D2RP == NC_SATA_D_D2RPX MAKE_BASE=TRUE NO_TEST=TRUE		21 TP_PCH_TP8 == NC_PCH_TP8 MAKE_BASE=TRUE NO_TEST=TRUE	
12 TP_MEM_B_DQS_N<8> == NC_MEM_B_DQSNX<8> MAKE_BASE=TRUE NO_TEST=TRUE		10 DMI_MIDBUS_CLK100M_N == NC_DMI_MIDBUS_CLK100NX MAKE_BASE=TRUE NO_TEST=TRUE		10 DP_IG_B_MLP<3..0> == NC_DP_IG_B_MLPX<3..0> MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_SATA_E_R2D_CN == NC_SATA_E_R2D_CN MAKE_BASE=TRUE NO_TEST=TRUE		21 TP_PCH_TP9 == NC_PCH_TP9 MAKE_BASE=TRUE NO_TEST=TRUE	
12 TP_MEM_B_DQS_P<8> == NC_MEM_B_DQSPX<8> MAKE_BASE=TRUE NO_TEST=TRUE		10 DMI_MIDBUS_CLK100M_P == NC_DMI_MIDBUS_CLK100PX MAKE_BASE=TRUE NO_TEST=TRUE		10 DP_IG_B_AUX_N == NC_DP_IG_B_AUXNX MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_SATA_E_R2D_CP == NC_SATA_E_R2D_CPX MAKE_BASE=TRUE NO_TEST=TRUE		21 TP_PCH_TP10 == NC_PCH_TP10 MAKE_BASE=TRUE NO_TEST=TRUE	
		10 TP_PCIE_CLK100M_PE0N == NC_PCIE_CLK100M_PE0NX MAKE_BASE=TRUE NO_TEST=TRUE		10 DP_IG_B_AUX_P == NC_DP_IG_B_AUXPX MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_SATA_E_D2RN == NC_SATA_E_D2RNX MAKE_BASE=TRUE NO_TEST=TRUE		21 TP_PCH_TP11 == NC_PCH_TP11 MAKE_BASE=TRUE NO_TEST=TRUE	
		10 TP_PCIE_CLK100M_PE0P == NC_PCIE_CLK100M_PE0PX MAKE_BASE=TRUE NO_TEST=TRUE		10 DP_IG_B_HPD == NC_DP_IG_B_HPD MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_SATA_E_D2RP == NC_SATA_E_D2RPX MAKE_BASE=TRUE NO_TEST=TRUE		21 TP_PCH_TP12 == NC_PCH_TP12 MAKE_BASE=TRUE NO_TEST=TRUE	
		10 TP_PCIE_CLK100M_PE4N == NC_PCIE_CLK100M_PE4NX MAKE_BASE=TRUE NO_TEST=TRUE		10 DP_IG_B_DDC_CLK == NC_DP_IG_B_DDC_CLK MAKE_BASE=TRUE NO_TEST=TRUE				21 TP_PCH_TP13 == NC_PCH_TP13 MAKE_BASE=TRUE NO_TEST=TRUE	
		10 TP_PCIE_CLK100M_PE4P == NC_PCIE_CLK100M_PE4PX MAKE_BASE=TRUE NO_TEST=TRUE		10 DP_IG_B_DDC_DATA == NC_DP_IG_B_DDC_DATA MAKE_BASE=TRUE NO_TEST=TRUE				21 TP_PCH_TP14 == NC_PCH_TP14 MAKE_BASE=TRUE NO_TEST=TRUE	
		10 TP_PCIE_CLK100M_PE5N == NC_PCIE_CLK100M_PESNX MAKE_BASE=TRUE NO_TEST=TRUE		10 DP_IG_C_MLN<3..0> == NC_DP_IG_C_MLN<3..0> MAKE_BASE=TRUE NO_TEST=TRUE				21 TP_PCH_TP15 == NC_PCH_TP15 MAKE_BASE=TRUE NO_TEST=TRUE	
		10 TP_PCIE_CLK100M_PE5P == NC_PCIE_CLK100M_PESPX MAKE_BASE=TRUE NO_TEST=TRUE		10 DP_IG_C_MLP<3..0> == NC_DP_IG_C_MLPX<3..0> MAKE_BASE=TRUE NO_TEST=TRUE				21 TP_PCH_TP16 == NC_PCH_TP16 MAKE_BASE=TRUE NO_TEST=TRUE	
		21 TP_PCIE_CLK100M_PE6N == NC_PCIE_CLK100M_PEGNX MAKE_BASE=TRUE NO_TEST=TRUE		10 DP_IG_C_AUX_N == NC_DP_IG_C_AUXNX MAKE_BASE=TRUE NO_TEST=TRUE				21 TP_PCH_TP17 == NC_PCH_TP17 MAKE_BASE=TRUE NO_TEST=TRUE	
		21 TP_PCIE_CLK100M_PE6P == NC_PCIE_CLK100M_PEPX MAKE_BASE=TRUE NO_TEST=TRUE		10 DP_IG_C_AUX_P == NC_DP_IG_C_AUXPX MAKE_BASE=TRUE NO_TEST=TRUE				21 TP_PCH_TP18 == NC_PCH_TP18 MAKE_BASE=TRUE NO_TEST=TRUE	
		21 TP_PCIE_CLK100M_PE7N == NC_PCIE_CLK100M_PETNX MAKE_BASE=TRUE NO_TEST=TRUE		10 DP_IG_C_HPD == NC_DP_IG_C_HPD MAKE_BASE=TRUE NO_TEST=TRUE				21 TP_PCH_TP19 == NC_PCH_TP19 MAKE_BASE=TRUE NO_TEST=TRUE	
		21 TP_PCIE_CLK100M_PE7P == NC_PCIE_CLK100M_PETPX MAKE_BASE=TRUE NO_TEST=TRUE		10 DP_IG_C_CTRL_CLK == NC_DP_IG_C_CTRL_CLK MAKE_BASE=TRUE NO_TEST=TRUE				21 TP_PCH_TP20 == NC_PCH_TP20 MAKE_BASE=TRUE NO_TEST=TRUE	
				10 DP_IG_C_CTRL_DATA == NC_DP_IG_C_CTRL_DATA MAKE_BASE=TRUE NO_TEST=TRUE					
		10 TP_PE_TX_N<3..0> == NC_PE_TNX<3..0> MAKE_BASE=TRUE NO_TEST=TRUE		10 DP_IG_D_MLN<3..0> == NC_DP_IG_D_MLN<3..0> MAKE_BASE=TRUE NO_TEST=TRUE		PCH Reserved		PCH PCI	
		10 TP_PE_TX_P<3..0> == NC_PE_TPX<3..0> MAKE_BASE=TRUE NO_TEST=TRUE		10 DP_IG_D_MLP<3..0> == NC_DP_IG_D_MLPX<3..0> MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_PCH_RESERVE_0 == NC_PCH_RESERVE_0 MAKE_BASE=TRUE NO_TEST=TRUE		20 TP_PCI_AD<31..0> == NC_PCI_AD<31..0> MAKE_BASE=TRUE NO_TEST=TRUE	
		10 TP_PE_RX_N<3..0> == NC_PE_RNX<3..0> MAKE_BASE=TRUE NO_TEST=TRUE		10 DP_IG_D_AUXN == NC_DP_IG_D_AUXNX MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_PCH_RESERVE_1 == NC_PCH_RESERVE_1 MAKE_BASE=TRUE NO_TEST=TRUE		20 TP_PCI_C_BE_L<3..0> == NC_PCI_C_BE_L<3..0> MAKE_BASE=TRUE NO_TEST=TRUE	
		10 TP_PE_RX_P<3..0> == NC_PE_RPX<3..0> MAKE_BASE=TRUE NO_TEST=TRUE		10 DP_IG_D_AUXP == NC_DP_IG_D_AUXPX MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_PCH_RESERVE_2 == NC_PCH_RESERVE_2 MAKE_BASE=TRUE NO_TEST=TRUE		20 TP_PCI_PAR == NC_PCI_PAR MAKE_BASE=TRUE NO_TEST=TRUE	
				10 DP_IG_D_HPD == NC_DP_IG_D_HPD MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_PCH_RESERVE_3 == NC_PCH_RESERVE_3 MAKE_BASE=TRUE NO_TEST=TRUE		20 TP_PCI_RESET_L == NC_PCI_RESET_L MAKE_BASE=TRUE NO_TEST=TRUE	
		PCH USB		10 DP_IG_D_CTRL_CLK == NC_DP_IG_D_CTRL_CLK MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_PCH_RESERVE_4 == NC_PCH_RESERVE_4 MAKE_BASE=TRUE NO_TEST=TRUE		20 TP_PCH_PCI_GNT0_L == NC_PCI_GNT0_L MAKE_BASE=TRUE NO_TEST=TRUE	
		20 USB_PCH_4_N == NC_USB_PCH_4NX MAKE_BASE=TRUE NO_TEST=TRUE		10 DP_IG_D_CTRL_DATA == NC_DP_IG_D_CTRL_DATA MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_PCH_RESERVE_5 == NC_PCH_RESERVE_5 MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_PCH_INIT3V3_L == NC_PCH_INIT3V3_L MAKE_BASE=TRUE NO_TEST=TRUE	
		20 USB_PCH_4_P == NC_USB_PCH_4PX MAKE_BASE=TRUE NO_TEST=TRUE				10 TP_PCH_RESERVE_6 == NC_PCH_RESERVE_6 MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_LPC_DREQ0_L == NC_LPC_DREQ0_L MAKE_BASE=TRUE NO_TEST=TRUE	
		20 USB_PCH_5_N == NC_USB_PCH_5NX MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_SDVO_TVCLKINN == NC_SDVO_TVCLKINNX MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_PCH_RESERVE_7 == NC_PCH_RESERVE_7 MAKE_BASE=TRUE NO_TEST=TRUE		PCH Miscellaneous	
		20 USB_PCH_5_P == NC_USB_PCH_5PX MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_SDVO_TVCLKINP == NC_SDVO_TVCLKINPX MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_PCH_RESERVE_8 == NC_PCH_RESERVE_8 MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_HDA_SDIN1 == NC_HDA_SDIN1 MAKE_BASE=TRUE NO_TEST=TRUE	
		20 USB_PCH_6_N == NC_USB_PCH_6NX MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_SDVO_STALLN == NC_SDVO_STALLNX MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_PCH_RESERVE_9 == NC_PCH_RESERVE_9 MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_HDA_SDIN2 == NC_HDA_SDIN2 MAKE_BASE=TRUE NO_TEST=TRUE	
		20 USB_PCH_6_P == NC_USB_PCH_6PX MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_SDVO_STALLP == NC_SDVO_STALLPX MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_PCH_RESERVE_10 == NC_PCH_RESERVE_10 MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_HDA_SDIN3 == NC_HDA_SDIN3 MAKE_BASE=TRUE NO_TEST=TRUE	
		20 USB_PCH_11_N == NC_USB_PCH_11NX MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_SDVO_INTN == NC_SDVO_INTNX MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_PCH_RESERVE_11 == NC_PCH_RESERVE_11 MAKE_BASE=TRUE NO_TEST=TRUE		21 TP_PCH_PWM0 == NC_PCH_PWM0 MAKE_BASE=TRUE NO_TEST=TRUE	
		20 USB_PCH_11_P == NC_USB_PCH_11PX MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_SDVO_INTP == NC_SDVO_INTPX MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_PCH_RESERVE_12 == NC_PCH_RESERVE_12 MAKE_BASE=TRUE NO_TEST=TRUE		21 TP_PCH_PWM1 == NC_PCH_PWM1 MAKE_BASE=TRUE NO_TEST=TRUE	
		20 USB_PCH_12_N == NC_USB_PCH_12NX MAKE_BASE=TRUE NO_TEST=TRUE				10 TP_PCH_RESERVE_13 == NC_PCH_RESERVE_13 MAKE_BASE=TRUE NO_TEST=TRUE		21 TP_PCH_PWM2 == NC_PCH_PWM2 MAKE_BASE=TRUE NO_TEST=TRUE	
		20 USB_PCH_12_P == NC_USB_PCH_12PX MAKE_BASE=TRUE NO_TEST=TRUE				10 TP_PCH_RESERVE_14 == NC_PCH_RESERVE_14 MAKE_BASE=TRUE NO_TEST=TRUE		21 TP_PCH_PWM3 == NC_PCH_PWM3 MAKE_BASE=TRUE NO_TEST=TRUE	
		20 USB_PCH_13_N == NC_USB_PCH_13NX MAKE_BASE=TRUE NO_TEST=TRUE				10 TP_PCH_RESERVE_15 == NC_PCH_RESERVE_15 MAKE_BASE=TRUE NO_TEST=TRUE		21 TP_PCH_SST == NC_PCH_SST MAKE_BASE=TRUE NO_TEST=TRUE	
		20 USB_PCH_13_P == NC_USB_PCH_13PX MAKE_BASE=TRUE NO_TEST=TRUE				10 TP_PCH_RESERVE_16 == NC_PCH_RESERVE_16 MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_PCH_CL_CLK1 == NC_PCH_CL_CLK1 MAKE_BASE=TRUE NO_TEST=TRUE	
		PCH Clocks				10 TP_PCH_RESERVE_17 == NC_PCH_RESERVE_17 MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_PCH_CL_DATA1 == NC_PCH_CL_DATA1 MAKE_BASE=TRUE NO_TEST=TRUE	
		10 TP_PCH_CLKOUT_DPN == NC_PCH_CLKOUT_DPNX MAKE_BASE=TRUE NO_TEST=TRUE				10 TP_PCH_RESERVE_18 == NC_PCH_RESERVE_18 MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_PCH_CL_RST1 == NC_PCH_CL_RST1 MAKE_BASE=TRUE NO_TEST=TRUE	
		10 TP_PCH_CLKOUT_DPP == NC_PCH_CLKOUT_DPPX MAKE_BASE=TRUE NO_TEST=TRUE				10 TP_PCH_RESERVE_19 == NC_PCH_RESERVE_19 MAKE_BASE=TRUE NO_TEST=TRUE		20 TP_PCI_CLK33M_OUT2 == NC_PCI_CLK33M_OUT2 MAKE_BASE=TRUE NO_TEST=TRUE	
		10 PCH_CLK25M_XTALOUT == NC_PCH_CLK25M_XTALOUT MAKE_BASE=TRUE NO_TEST=TRUE				10 TP_PCH_RESERVE_20 == NC_PCH_RESERVE_20 MAKE_BASE=TRUE NO_TEST=TRUE		20 TP_PCI_CLK33M_OUT3 == NC_PCI_CLK33M_OUT3 MAKE_BASE=TRUE NO_TEST=TRUE	
		10 TP_PCH_GPI064_CLKOUTFLEX0 == NC_PCH_GPI064_CLKOUTFLEX0 MAKE_BASE=TRUE NO_TEST=TRUE				10 TP_PCH_RESERVE_21 == NC_PCH_RESERVE_21 MAKE_BASE=TRUE NO_TEST=TRUE			
		10 TP_PCH_GPI065_CLKOUTFLEX1 == NC_PCH_GPI065_CLKOUTFLEX1 MAKE_BASE=TRUE NO_TEST=TRUE				10 TP_PCH_RESERVE_22 == NC_PCH_RESERVE_22 MAKE_BASE=TRUE NO_TEST=TRUE			
		10 TP_PCH_GPI066_CLKOUTFLEX2 == NC_PCH_GPI066_CLKOUTFLEX2 MAKE_BASE=TRUE NO_TEST=TRUE				10 TP_PCH_RESERVE_23 == NC_PCH_RESERVE_23 MAKE_BASE=TRUE NO_TEST=TRUE			
		10 TP_PCH_GPI067_CLKOUTFLEX3 == NC_PCH_GPI067_CLKOUTFLEX3 MAKE_BASE=TRUE NO_TEST=TRUE				10 TP_PCH_RESERVE_24 == NC_PCH_RESERVE_24 MAKE_BASE=TRUE NO_TEST=TRUE			
						10 TP_PCH_RESERVE_25 == NC_PCH_RESERVE_25 MAKE_BASE=TRUE NO_TEST=TRUE			
						10 TP_PCH_RESERVE_26 == NC_PCH_RESERVE_26 MAKE_BASE=TRUE NO_TEST=TRUE			
						10 TP_PCH_RESERVE_27 == NC_PCH_RESERVE_27 MAKE_BASE=TRUE NO_TEST=TRUE			
						10 TP_PCH_RESERVE_28 == NC_PCH_RESERVE_28 MAKE_BASE=TRUE NO_TEST=TRUE			
						PCH and CPU FDI			
						10 TP_CPU_FDI_TX_N<7..0> == NC_CPU_FDI_TNX<7..0> MAKE_BASE=TRUE NO_TEST=TRUE			
						10 TP_CPU_FDI_TX_P<7..0> == NC_CPU_FDI_TPX<7..0> MAKE_BASE=TRUE NO_TEST=TRUE			
						10 PCH_FDI_RX_N<7..0> == NC_PCH_FDI_RNX<7..0> MAKE_BASE=TRUE NO_TEST=TRUE			
						10 PCH_FDI_RX_P<7..0> == NC_PCH_FDI_RPX<7..0> MAKE_BASE=TRUE NO_TEST=TRUE			
						10 TP_CPU_FDI_FSYNC<1..0> == NC_CPU_FDI_FSYNC<1..0> MAKE_BASE=TRUE NO_TEST=TRUE			
						10 TP_CPU_FDI_LSYNC<1..0> == NC_CPU_FDI_LSYNC<1..0> MAKE_BASE=TRUE NO_TEST=TRUE			
						10 TP_CPU_FDI_INT == NC_CPU_FDI_INT MAKE_BASE=TRUE NO_TEST=TRUE			
						10 PCH_FDI_FSYNC<1..0> == NC_PCH_FDI_FSYNC<1..0> MAKE_BASE=TRUE NO_TEST=TRUE			
						10 PCH_FDI_LSYNC<1..0> == NC_PCH_FDI_LSYNC<1..0> MAKE_BASE=TRUE NO_TEST=TRUE			
						10 PCH_FDI_INT == NC_PCH_FDI_INT MAKE_BASE=TRUE NO_TEST=TRUE			
8	7	6	5	4	3	2	1		

SYNC MASTER=D8.MLB.ULTIMATE

SYNC DATE=04/02/2012

PAGE TITLE

Unused Signal Aliases

 Apple Inc.

DRAWING NUMBER
051-9504


REVISION
5.3.0

BRANCH

PAGE
8 OF 143

SHEET
8 OF 117

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I V ALL RIGHTS RESERVED



SYNC_MASTER=K70_MLB

SYNC_DATE=08/23/2011

PAGE_TITLE

Signal Aliases

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING_NUMBER

051-9504

SIZE

D

REVISION

5.3.0


BRANCH


PAGE


9 OF 143


SHEET


9 OF 117
























IVB PCIe Straps configuration:
CFG[5:6] = Sel PCIe Cfg CFG[3]=Direct/Rev for X4 CFG[2]= Direct/Rev for x16
11 = 1x16 (default) 1 = DIR 1 = DIR
10 = 2x8 0 = REV 0 = REV
00 = 1x8,2x4



SYNC MASTER=D8_MLB		SYNC DATE=03/29/2012	
PAGE TITLE		STRAPS,PULL UPS,PULL DOWNS FOR PCH AND CPU	
 Apple Inc.		DRAWING NUMBER	051-9504
		REVISION	5.3.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	15 OF 143
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	15 OF 117
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



D

C

B


A

D

C

B


A



CPU Vcore DECOUPLING

14x 22uF,0805 INTEL RECOMMENDATION 18X 22uF 0805 (14 Inside cavity and 4 North of processor)

PLACEMENT_NOTE (C1600-C1613): REPLACED WITH 603 PER RDAR://10700439




BULK CAPS ON CPU VREG PAGE 72

CPU VCCIO DECOUPLING


8X 22uF 0805, 6X 10uF 0805 INTEL RECOMMENDATION 9X22uF 0805,16X 0805 placeholders

PLACEMENT_NOTE (C1650-C1657):




PLACEMENT_NOTE (C1660-C1665):

Place at edge of socket.




BULK CAPS ON CPU VREG PAGE 74




CPU VCCSA DECOUPLING

2x 10uF 0603. INTEL RECOMMENDATION 2X 10uF 0805




Bulk decoupling is on VCCSA reg page 75

Memory (CPU VCCDDR) DECOUPLING




PLL (CPU VCCSFR) DECOUPLING

2x 47uF, 1x 22uF 0805, 1x 10uF 0603, 1x 4.7uF 0603, 1x 2.2uF 0402, 2x 1uF 0402. INTEL RECOMMENDATION 1x 10uF 0805





BULK CAPS ON VTT REG PAGE 77


SYNC MASTER=D7_MLB		SYNC DATE=12/20/2011	
PAGE TITLE			
CPU NON-GFX DECOUPLING			
 Apple Inc.	DRAWING NUMBER	051-9504	SIZE
	REVISION	5.3.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	16 OF 143
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	16 OF 117
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			






PAGE TITLE		SYNC MASTER=D8 KOSECOFF		SYNC DATE=01/26/2012	
GFX DECOUPLING & PCH PWR ALIAS		DRAWING NUMBER		SIZE	
 Apple Inc.		051-9504		D	
		REVISION		5.3.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH			
		PAGE		17 OF 143	
		SHEET		17 OF 117	














SYNC MASTER=D7 MLB

SYNC DATE=03/15/2012

PAGE TITLE

PCH GROUNDS

 Apple Inc.

DRAWING NUMBER

051-9504

SIZE

D

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

REVISION

5.3.0


BRANCH

PAGE


23 OF 143

SHEET

23 OF 117



PAGE TITLE		SYNC MASTER=D8_MLB		SYNC DATE=N/A	
PCH DECOUPLING		DRAWING NUMBER		SIZE	
Apple Inc.		051-9504		D	
NOTICE OF PROPRIETARY PROPERTY:		REVISION		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		5.3.0		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		II NOT TO REPRODUCE OR COPY IT		24 OF 143	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED		SHEET	
				24 OF 117	



PCH/XDP Signal Isolation Notes:


- USB OC#'s not isolated, avoid USB port overcurrent events while using PCH XDP.
- Unused GPIOs 0 & 15 not isolated.
- MXM_GOOD not isolated as only LED is affected.
- For isolated GPIOs:
 - 'Output' non-XDP signals require pulls.
 - 'Output' PCH/XDP signals require pulls.

If PCH XDP not implemented, all of R2524-R2537 can be replaced with aliases. Otherwise these R's must be stuffed even in production so that PCH pins connect to appropriate non-XDP signals on PCB.


R2524-R2537 should be placed where signal path needs to split between route from PCH to J2550 and path to non-XDP signal destination.

SYNC MASTER=D7 MLB		SYNC DATE=01/26/2012	
CPU and PCH XDP			
Apple Inc.		DRAWING NUMBER	051-9504
		REVISION	5.3.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		25 OF 143	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		25 OF 117	
IV ALL RIGHTS RESERVED			


System 25MHz Clock Generator




RTC Power Sources




PCH RTC Crystal




Clock series termination




PCH 25MHZ CLOCK



GPIO Isolation to prevent glitches on critical core well GPIOs




Platform Reset Connections



Reset Button

SYNC MASTER=D8_MLB		SYNC DATE=N/A	
PAGE TITLE		CHIPSET SUPPORT	
Apple Inc.		DRAWING NUMBER	051-9504
		REVISION	5.3.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	26 OF 143
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	26 OF 117
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=D8 ROSITA		SYNC DATE=03/23/2012	
PAGE TITLE			
USB 2.0 HUB (BT/SMC)			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-9504	D
		REVISION	
		5.3.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		27	OF 143
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		27	OF 117
IV ALL RIGHTS RESERVED			

MEM_RESET_L Generator


The circuits below handle MEMVTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the S0-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3<->S0 transitions determines behaviour of signals.

WHEN HIGH: MEM_RESET_L NOT ISOLATED.

WHEN LOW: MEM_RESET_L IS ISOLATED.


MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L (Block CPU from driving MEM_RESET_L in S3)



MEMVTT_EN Generator


rdar://11117167 Enables MEMVTT when PCH drives CPU PWRGD.

CPU does not drive MEM_CKE until VCCORE activated but CPU 1V5 (VDDQ) leaks into it. Clamping MEMVTT will keep the MEM_CKE low until CPU actively controls it. MEMVTT Clamp actively holds MEMVTT rail low until MEMVTT is enabled. MEMVTT_EN = CPU_PWRGD * PM_SLP_S3_L (VTT is enabled when PCH tells CPU to enable VCCORE)




1V5 S0 "PGOOD" for CPU

With optional delay from 1V5 S0 PG00D



MEMVTT Clamp

Ensures CKE signals are held low in S3 and in S0 before CPU PWRGD



Step	ISOLATE_CPU_MEM_L	PM_SLP_S3_L	CPU_PWRGD	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN
S0	0	1	1	CPU_MEM_RESET_L	1	1
1	0	1	1	1	1	1
2	0	1	1	1	1	1
3	0	0	0	X	1	0
4	0	0	0	X	1	0
5	0	1	1	0 (*)	1	1
6	0	1	1	1	1	1
S0	7	1	1	CPU_MEM_RESET_L	1	1

(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: On a S5->S0 transition, ISOLATE_CPU_MEM_L will default low. Rails will power-up as if from S3, but MEM_RESET_L now needs to be asserted in S0. Software must de-assert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.

SYNC MASTER=D8 MARK

SYNC DATE=04/23/2012

CPU Memory S3 Support

Apple Inc.

051-9504

5.3.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART


IV ALL RIGHTS RESERVED


PAGE

28 OF 143

SHEET

28 OF 117





Page Notes

Power aliases required by this page:

- =PP3V3_S0_MEM_A
- =PPVDDQ_S3_MEM_A
- =PPDDRVT_S0_MEM_A
- =PPDDRREF_S0_MEM_A (2.5 - 3.3V)


Signal aliases required by this page:


- =I2C_SODIMMA_SCL
- =I2C_SODIMMA_SDA

BOM options provided by this page:

(NONE)

SYNC MASTER OR KORECOFF		SYNC DATE=03/19/2015	
PAGE TITLE		PAGE 117	
DDR3 S0-DIMM Connector A Slot1		DRAWING NUMBER	051-9504
Apple Inc.		REVISION	5.3.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	30 OF 143
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	30 OF 117
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			






Page Notes

Power aliases required by this page:
- =PP1V5_S0_MEM_B
- =PPVDDQ_S3_MEM_B
- =PPDDRVT_S0_MEM_B
- =PPSPD_S0_MEM_B (2.5 - 3.3V)
Signal aliases required by this page:
- =I2C_S0DIMM_SCL
- =I2C_S0DIMM_SDA
BOM options provided by this page:
(NONE)

P/N: 516S1030



SYNC MASTER=D8 KOSECOFF		SYNC DATE=03/19/2012	
PAGE TITLE		DRAWING NUMBER	
DDR3 SO-DIMM CONNECTOR B SLOT1		051-9504	
Apple Inc.		REVISION	
		5.3.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		32 OF 143	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		32 OF 117	
IV ALL RIGHTS RESERVED			

8		7		6		5		4		3		2		1	
D	97 12	MEM A DQS N<0>	==	=MEM A DQS N<0>	29 30	97 12	MEM B DQS N<0>	==	=MEM B DQS N<0>	31 32	D				
	97 12	MEM A DQS P<0>	==	=MEM A DQS P<0>	29 30	97 12	MEM B DQS P<0>	==	=MEM B DQS P<0>	31 32					
	97 12	MEM A DQ<7>	==	=MEM A DQ<7>	29 30	97 12	MEM B DQ<7>	==	=MEM B DQ<3>	31 32					
	97 12	MEM A DQ<6>	==	=MEM A DQ<6>	29 30	97 12	MEM B DQ<6>	==	=MEM B DQ<6>	31 32					
	97 12	MEM A DQ<5>	==	=MEM A DQ<4>	29 30	97 12	MEM B DQ<5>	==	=MEM B DQ<5>	31 32					
	97 12	MEM A DQ<4>	==	=MEM A DQ<1>	29 30	97 12	MEM B DQ<4>	==	=MEM B DQ<4>	31 32					
	97 12	MEM A DQ<3>	==	=MEM A DQ<3>	29 30	97 12	MEM B DQ<3>	==	=MEM B DQ<7>	31 32					
	97 12	MEM A DQ<2>	==	=MEM A DQ<2>	29 30	97 12	MEM B DQ<2>	==	=MEM B DQ<2>	31 32					
	97 12	MEM A DQ<1>	==	=MEM A DQ<5>	29 30	97 12	MEM B DQ<1>	==	=MEM B DQ<1>	31 32					
	97 12	MEM A DQ<0>	==	=MEM A DQ<0>	29 30	97 12	MEM B DQ<0>	==	=MEM B DQ<0>	31 32					
C	97 12	MEM A DQS N<1>	==	=MEM A DQS N<1>	29 30	97 12	MEM B DQS N<1>	==	=MEM B DQS N<1>	31 32	C				
	97 12	MEM A DQS P<1>	==	=MEM A DQS P<1>	29 30	97 12	MEM B DQS P<1>	==	=MEM B DQS P<1>	31 32					
	97 12	MEM A DQ<15>	==	=MEM A DQ<15>	29 30	97 12	MEM B DQ<15>	==	=MEM B DQ<11>	31 32					
	97 12	MEM A DQ<14>	==	=MEM A DQ<14>	29 30	97 12	MEM B DQ<14>	==	=MEM B DQ<10>	31 32					
	97 12	MEM A DQ<13>	==	=MEM A DQ<13>	29 30	97 12	MEM B DQ<13>	==	=MEM B DQ<13>	31 32					
	97 12	MEM A DQ<12>	==	=MEM A DQ<12>	29 30	97 12	MEM B DQ<12>	==	=MEM B DQ<12>	31 32					
	97 12	MEM A DQ<11>	==	=MEM A DQ<11>	29 30	97 12	MEM B DQ<11>	==	=MEM B DQ<15>	31 32					
	97 12	MEM A DQ<10>	==	=MEM A DQ<10>	29 30	97 12	MEM B DQ<10>	==	=MEM B DQ<14>	31 32					
	97 12	MEM A DQ<9>	==	=MEM A DQ<9>	29 30	97 12	MEM B DQ<9>	==	=MEM B DQ<8>	31 32					
	97 12	MEM A DQ<8>	==	=MEM A DQ<8>	29 30	97 12	MEM B DQ<8>	==	=MEM B DQ<9>	31 32					
B	97 12	MEM A DQS N<2>	==	=MEM A DQS N<2>	29 30	97 12	MEM B DQS N<2>	==	=MEM B DQS N<2>	31 32	B				
	97 12	MEM A DQS P<2>	==	=MEM A DQS P<2>	29 30	97 12	MEM B DQS P<2>	==	=MEM B DQS P<2>	31 32					
	97 12	MEM A DQ<23>	==	=MEM A DQ<23>	29 30	97 12	MEM B DQ<23>	==	=MEM B DQ<22>	31 32					
	97 12	MEM A DQ<22>	==	=MEM A DQ<22>	29 30	97 12	MEM B DQ<22>	==	=MEM B DQ<18>	31 32					
	97 12	MEM A DQ<21>	==	=MEM A DQ<21>	29 30	97 12	MEM B DQ<21>	==	=MEM B DQ<21>	31 32					
	97 12	MEM A DQ<20>	==	=MEM A DQ<20>	29 30	97 12	MEM B DQ<20>	==	=MEM B DQ<20>	31 32					
	97 12	MEM A DQ<19>	==	=MEM A DQ<18>	29 30	97 12	MEM B DQ<19>	==	=MEM B DQ<23>	31 32					
	97 12	MEM A DQ<18>	==	=MEM A DQ<19>	29 30	97 12	MEM B DQ<18>	==	=MEM B DQ<19>	31 32					
	97 12	MEM A DQ<17>	==	=MEM A DQ<17>	29 30	97 12	MEM B DQ<17>	==	=MEM B DQ<17>	31 32					
	97 12	MEM A DQ<16>	==	=MEM A DQ<16>	29 30	97 12	MEM B DQ<16>	==	=MEM B DQ<16>	31 32					
A	97 12	MEM A DQS N<3>	==	=MEM A DQS N<3>	29 30	97 12	MEM B DQS N<3>	==	=MEM B DQS N<3>	31 32	A				
	97 12	MEM A DQS P<3>	==	=MEM A DQS P<3>	29 30	97 12	MEM B DQS P<3>	==	=MEM B DQS P<3>	31 32					
	97 12	MEM A DQ<31>	==	=MEM A DQ<31>	29 30	97 12	MEM B DQ<31>	==	=MEM B DQ<31>	31 32					
	97 12	MEM A DQ<30>	==	=MEM A DQ<30>	29 30	97 12	MEM B DQ<30>	==	=MEM B DQ<30>	31 32					
	97 12	MEM A DQ<29>	==	=MEM A DQ<29>	29 30	97 12	MEM B DQ<29>	==	=MEM B DQ<29>	31 32					
	97 12	MEM A DQ<28>	==	=MEM A DQ<28>	29 30	97 12	MEM B DQ<28>	==	=MEM B DQ<28>	31 32					
	97 12	MEM A DQ<27>	==	=MEM A DQ<27>	29 30	97 12	MEM B DQ<27>	==	=MEM B DQ<27>	31 32					
	97 12	MEM A DQ<26>	==	=MEM A DQ<26>	29 30	97 12	MEM B DQ<26>	==	=MEM B DQ<26>	31 32					
	97 12	MEM A DQ<25>	==	=MEM A DQ<25>	29 30	97 12	MEM B DQ<25>	==	=MEM B DQ<25>	31 32					
	97 12	MEM A DQ<24>	==	=MEM A DQ<24>	29 30	97 12	MEM B DQ<24>	==	=MEM B DQ<24>	31 32					

SYNC MASTER=D8 KOSECOFF

SYNC DATE=03/19/2012

PAGE TITLE

DDR3 ALIASES AND BITSWAPS

 Apple Inc.

DRAWING NUMBER
051-9504

SIZE
D


REVISION
5.3.0


BRANCH

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE
33 OF 143

SHEET
33 OF 117





SYNC MASTER=D8_MLB

SYNC DATE=N/A

Thunderbolt Host (1 of 2)

Apple Inc.

051-9504

5.3.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

REVISION


PAGE

SHEET

5.3.0

36 OF 143

36 OF 117



EDP current / power consumption figures from CR DG v0.57, IBL doc #472455.

SYNC MASTER=D7_MLB		SYNC DATE=03/15/2012	
PAGE TITLE		Thunderbolt Host (2 of 2)	
Apple Inc.		DRAWING NUMBER	051-9504
		REVISION	5.3.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	37 OF 143
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	37 OF 117
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

BOM options provided by this page:
TBTBST:Y - Stuffs 15V boost circuitry.

[illegible][illegible]

The diagram illustrates a power supply circuit. A transformer secondary winding is connected to a bridge rectifier (U3815). The rectified output is filtered by a large electrolytic capacitor (C3816). This is followed by a voltage divider network consisting of two resistors (R3816) and a feedback capacitor (C3816). The output of the divider is connected to the feedback input of the U3815 voltage regulator. The regulator's output is connected to a load resistor (R3816) and a feedback capacitor (C3816). The circuit is powered by a 1.05V TBT "LC" Switch.

Part	Value
U3815	TPS22924
C3816	10µF 10% 6.3V CERM 402
R3816	1kΩ 5% 1/16W MF-LF 402

1.05V TBT "CIO" Switch


U3820
TPS22920
CSP


Max Current = 4A (85C)

Part	TPS22920
Type	Load Switch
R(on)	8 mOhm Typ
@ 1.05V	11.5 mOhm


[illegible]

SYNC MASTER=D7 MLB		SYNC DATE=03/15/2012	
PAGE 11			
Thunderbolt Power Support			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-9564	D
		REVISION	
		5.3.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE			
PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		38 OF 143	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		38 OF 117	






CAESAR IV ACTIVITY LED




ENET Enable Generation

"ENET" = "S0" || ("S&&" "WOL_EN")




3.3V ENET FET


CRITICAL Q4020 NTR4101P SOT-23-HF




CAESAR IV 1.2V INT.VR CMPTS




CAESAR IV WAKE# ISOLATION




Feedback loop






PAGE TITLE		PAGE	
Ethernet Support & Connector		40 OF 143	
Apple Inc.		40 OF 117	
NOTICE OF PROPRIETARY PROPERTY:		40 OF 117	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		40 OF 117	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		40 OF 117	
II NOT TO REPRODUCE OR COPY IT		40 OF 117	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		40 OF 117	
IV ALL RIGHTS RESERVED		40 OF 117	






USB CAMERA CONTROLLER

CAMERA/ALS/DMIC CONNECTOR



PAGE TITLE		PAGE	
Camera Controller		051-9504	
Apple Inc.		5.3.0	
NOTICE OF PROPRIETARY PROPERTY:		42 OF 143	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		42 OF 117	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



D

C

B

A


D

C


B

A


HDD DATA




HDD POWER




GUMSTICK2





SATA Activity LED




SYNC MASTER=D8_JERRY		SYNC DATE=01/31/2012	
PAGE TITLE		SATA Connectors	
DRAWING NUMBER		051-9504	SIZE D
REVISION		5.3.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 45 OF 143	SHEET 44 OF 117









D

C

B

A


D

C


B

A

SYNC MASTER=D8_MLB		SYNC DATE=N/A	
PAGE TITLE		SIZE	
SPI and Debug Connector		D	
 Apple Inc.		DRAWING NUMBER	051-9504
		REVISION	5.3.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	51 OF 143
		SHEET	49 OF 117




SYNC MASTER=D8 TAVYS		SYNC DATE=06/22/2012	
PAGE TITLE		SMBus Connections	
Apple Inc.		DRAWING NUMBER	051-9504
		REVISION	5.3.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	52 OF 143
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	50 OF 117
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




Temperature Sensor T2 EMC1428: Near GPU VR

SNS T2: TEMP SENSOR IC


GPU Proximity




Ambient




BLC Proximity




SO-DIMM Proximity 1




SO-DIMM Proximity 2



SO-DIMM Proximity 3



SO-DIMM Proximity 4



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
372S0186	372S0185		ALL	Alternate Temp Diode

GPU Prox (T60p)

Ambient (TA0p)


SoDIMM Prox 1 (TM0p)

SoDIMM Prox 3 (TM2p)

SoDIMM Prox 4 (TM3p)

SoDIMM Prox 2 (TM1p)

BLC PROX (Tb0p)




EMC1428-7: 6.8K PULL UP: I2C ADDRESS: WRITE: 0x92, READ: 0x93


Temperature Sensor T1 EMC1414: Near PSU Conn

Temperature Sensor T3: LCD Remote Sensor (Dev4Now)


Skin



CPU Proximity



AC/DC



Skin Temp (TS0p)



CPU Prox (TC0p)

AC/DC (Tp2p)

Note:
Internal sensor of the EMC 1414 will be used as MLB sensor.
MLB Prox 1 (Tm0p)

PLACEMENT_NOTE=PLACE U5500 NEAR PSU CONNECTOR

55 53 52 51 6 =PP3V3_S0_SENSE



SYNC MASTER=D8 DOUG		SYNC DATE=06/07/2012	
PAGE TITLE			
Temperature Sensors			
 Apple Inc.		DRAWING NUMBER	051-9504
		REVISION	5.3.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	55 OF 143
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	53 OF 117
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

D

C

B

A

D

C

B


A

SMC Fan 0 (System)

Note:
The circuit for the PWM input to the fan acts as a non-inverting level-shifter to protect the SMC. It is assumed there is a pull-up to 5V/12V inside the fan, otherwise when the SMC PWM goes low and Q5610 turns on, there would be 5V/12V present on the SMC pin! Then by definition, the drain of Q5610 is at common and the SMC sinks current when Q5610 is on.


This resembles an open-drain if there is a pull-up, going to a Hi-Z FET input.


Otherwise, this is simply a pass-FET. See RADAR: 10565825- D7: Need schematic and PCB file of fan(All Vendors).



SMC Fan 1 (Unused)







LEFT CH SPEAKER AMP
APPLE P/N 353S3163

SPEAKER AMP GAIN = +9 DB
SPEAKER AMP RIN = 40K NOMINAL
FC_HPFF, TWEETERS = ~847 HZ (4700 PF)
FC_HPFF, WOOFERS = ~4 HZ (1.0 UF)

D

D

C




C

B

B

A

A





EDGE RATE
CONTROL
ON
OFF

AUD_RAMP_MONO NET:
HIGH = MONO OPERATION
LOW = STEREO OPERATION


GAIN
+9 DB
+12 DB
+15 DB
+18 DB
+24 DB

R6306
NOSTUFF
NOSTUFF
NOSTUFF
NOSTUFF

R6307
0 OHM
47 KOHM
NOSTUFF
NOSTUFF



SYNC MASTER=D8 DAVID		SYNC DATE=06/13/2012	
PAGE TITLE		AUDIO: LEFT SPKR AMP	
Apple Inc.		DRAWING NUMBER	051-9504
NOTICE OF PROPRIETARY PROPERTY:		REVISION	5.3.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	63 OF 143
II NOT TO REPRODUCE OR COPY IT		SHEET	58 OF 117
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

C

C

A



Rail definitions

Platform: All processor non-Core and non-Graphics (5 V, 3.3 V, 1.8 V 1.5 V, PCH Core/PLL/VRM)
Uncore: VccSA, VDDQ, VccA (1.8 V), VccIO (VccSA, VccA, and VccIO must ramp within 50 ms of each other)

Notes on sequencing requirements

Intel:

- No hard specification on platform rails
- SMC guarantees timing on PCH DPWR0K and PWR0K
- CPU VDDQ must ramp before MEMVTT and vice versa on power down. It has no relationship to any other rails.


NVIDIA GFX:

- VDD33 (our 3V3_S0)
- IFPA/B_IOVDD (1.8 V) with or after 3V3_S0 (unused in our implementation)
- NVVDD (our GPU CORE) after IFPA/B_IOVDD
- FBVDDQ (our GPU_VDDQ) after NVVDD
- PEX_VDD (our GPU_1V05) after FBVDDQ
- IFPC/D/E_F_IOVDD (1.05V) wit or after PEX_VDD
- The ramp time for any rail must be more than 40 uS
- All rails must be powered off within 10 ms from first rail powering off


SYNC MASTER=D8 MARK		SYNC DATE=04/23/2012	
PAGE TITLE		PM Regulator Enables	
 Apple Inc.		DRAWING NUMBER	051-9504
		REVISION	5.3.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	69 OF 143
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	64 OF 117
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Platform Power Good derive SMC ALL_SYS_PWRGD


The end of the power sequence for S0 rails except CPU CORE.



PGOOD comparators for PP12V_S0



PCH Power Goods



radar://11043352 Need AND Gate to deassert PM_PCH_PWROK to PCH when unexpected power loss happens


Resume Reset

Intel Doc# 29517 Maho Bay PDG, Section 22.13
Intel Doc# 29562 Panther Point EDS, Section 8.7 and 8.8


Note:
The iMac K70K72 designs does not support Deep Sx modes so both DPWROK and RSMRST# signals are shorted together

Requirements:
Power on:
Asserted at least 10 ms after all suspend well power is valid
Power off or loss of AC:
Transition to 0.8V or less before VccSUS3_3 drops to 2.90 V
to allow PCH to switch suspend well to battery without excessive loading


Primary method:
The SMC guarantees proper assertion and de-assertion of RSMRST# for normal operation.
SMC de-asserts RSMRST# (PM_DSW_PWRGD) when S5_PWRGD input is asserted and SMC_S5_PWRGD_VIN input is above comparator input level of 1.5 V.
SMC asserts RSMRST# (PM_DSW_PWRGD) when SMC_S5_PWRGD_VIN input drops from 1.8 V to 1.5 V (as implemented) when 12 V S5 rail drops to 10 V.



Secondary method:
The SMC guarantees proper assertion and de-assertion of RSMRST# for normal operation via PM_DSW_PWRGD.
RSMRST# is asserted when power good from regulator is de-asserted in the event AC is lost. Power good de-assertion should happen quickly enough to meet Intel spec.




SYNC MASTER=D8 MARK		SYNC DATE=04/23/2012	
PAGE TITLE		PM Power Good	
Apple Inc.		DRAWING NUMBER	051-9504
		REVISION	5.3.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	70 OF 143
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	65 OF 117
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=D8_MLB

SYNC DATE=02/28/2012

VReg CPU Core Phases		
 Apple Inc.	DRAWING NUMBER	051-9504
	REVISION	5.3.0
	BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	PAGE	72 OF 143
	SHEET	67 OF 117
	SIZE	D



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
131S0513	1	120PF, 5%, 50V, 0402, SMD	C7342		

SYNC MASTER=D8_MLB

SYNC DATE=02/28/2012

VReg CPU AXG Phases

Apple Inc.

051-9504

5.3.0

NOTICE OF PROPRIETARY PROPERTY:


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE 73 OF 143

SHEET 68 OF 117

CPU VccIO (1.05V) S0 Regulator


Max avg current: 8.10 A (BUDGET)
Max peak current: 8.50 A (BUDGET)
OC trip point: ? A (min)/? A (max)
Switching freq: 500 kHz



SYNC MASTER=D8 KOSECOFF		SYNC DATE=02/25/2012	
PAGE TITLE			
VReg CPU 1.05V S0			
 Apple Inc.		DRAWING NUMBER	051-9504
		REVISION	5.3.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	74 OF 143
		SHEET	69 OF 117

CPU VccSA (0.925V) S0 Regulator

Max avg current: 12.07 A (BUDGET)
Max peak current: 30 A (BUDGET)
OC trip point: ? A (min)/? A (max)
Switching freq: 500 KHz



$$V_{out} = 0.5 * (1 + R_a / R_b)$$


SYNC MASTER=D8 KOSECOFF		SYNC DATE=02/25/2012	
PAGE TITLE		VReg CPU VccSA S0	
Apple Inc.		DRAWING NUMBER	051-9504
		REVISION	5.3.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	75 OF 143
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	70 OF 117
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

3.3V S5 Regulator


Max avg current: 6 A (design)/ 4.85 A (budget)
Max peak current: ? A (design)/ 6.6 A (budget)
OC trip point: ? A (nom)/? A (min)
Switching freq: 350 kHz


5V S4 Regulator


Max avg current: 10 A (design)/ 6.08 A (budget)
Max peak current: ? A (design)/ 6.9 A (budget)
OC trip point: ? A (nom)/? A (min)
Switching freq: 350 kHz



SYNC MASTER=D8 MLB		SYNC DATE=02/28/2012	
PAGE TITLE		VReg 3.3V S5/5V S4	
Apple Inc.		DRAWING NUMBER	051-9504
		REVISION	5.3.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	76 OF 143
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	71 OF 117
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			








D

C


B

A


GPU POWER ALIAS



GPU SIGNAL & SENSE ALIAS




GPU VIDS ALIAS (VR VID0 IS TIED LOW)




THESE POWER ALIASES ARE CRAETED TO MATCH D8 GK104

PU/PD IS BASED ON RECOMMENDATION FROM NV FOR NVIDIA GPU JTAG DEBUGGER



SYNC MASTER=D8_YAN		SYNC DATE=04/09/2012	
PAGE TITLE		GPU SIGNAL & POWER ALIASES	
 Apple Inc.		DRAWING NUMBER	051-9504
		REVISION	5.3.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	83 OF 143
		SHEET	78 OF 117



Page Notes

Power aliases required by this page:
- =PP1V35_V35_SB_FB_VDD

Signal aliases required by this page:
(NONE)

BOM options provided by this page:

D

C

B

A

D


C


B


A

This memory device is in Mirrored Mode.


SYNC MASTER=D8_YAN		SYNC DATE=04/09/2012	
PAGE TITLE			
GDDR5 Frame Buffer A		DRAWING NUMBER	
Apple Inc.		051-9504	
REVISION		SIZE	
5.3.0		D	
BRANCH		PAGE	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		84 OF 143	
SHEET		79 OF 117	







ISOLATION R's for GPU Int Temp Sense




	Native Func		GPIOs	
81_GPU_GPIO_0	GP		GPU_VCORE_VID4	78 110
81_GPU_GPIO_1	GP		GPU_VCORE_VID3	78 110
81_GPU_GPIO_2	GP		GPU_LCD_BKLT_PWM	84 107
81_GPU_GPIO_3	GP		GPU_PSI_L	92 110
81_GPU_GPIO_4	GP		EG_BKLT_EN	82
81_GPU_GPIO_5	GP		GPU_VCORE_VID1	78 110
81_GPU_GPIO_6	GP		GPU_VCORE_VID2	78 110
81_GPU_GPIO_7	GP		FB_CLAMP_TOGGLE_REQ_L	82 116
81_GPU_GPIO_8	GP		SMC_GFX_OVERTEMP_R_L	82 116
81_GPU_GPIO_9	GP		SMC_GFX_THROTTLE_R_L	82 116
81_GPU_GPIO_10	GP		GPU_ALT_VREF	77 113
81_GPU_GPIO_11	GP		GPU_VCORE_VID0	78 110
81_GPU_GPIO_12	GP		NC_HDMI_EG_HPD	NO_TEST+TRUE
81_GPU_GPIO_13	GP		GPU_VCORE_VID5	78 110


	Native Func		GPIOs	
81_GPU_GPIO_14	GP		NC_DP_EXTR_CA_DET_EG	NO_TEST+TRUE
81_GPU_GPIO_15	GP		NC_DP_EXTR_CA_DET_EG	NO_TEST+TRUE
81_GPU_GPIO_16	GP		FBVDD_ALTV0	82 95 113
81_GPU_GPIO_17	GP		DP_INT_EG_HPD	84 112
81_GPU_GPIO_18	GP		DP_TBTSNK0_HPD	36 107
81_GPU_GPIO_19	GP		DP_TBTSNK1_HPD	36 107
81_GPU_GPIO_20	GP		NC_GPU_GPIO_20_RSVD	NO_TEST+TRUE
81_GPU_GPIO_21	GP		NC_GPU_GPIO_21_RSVD	NO_TEST+TRUE

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0175	1	RES,MF,20.0k ,1,1/20W,0201	R8711	CRITICAL	FB:BOTH_SAMSUNG
118S0105	1	RES,MF,15.0k ,1,1/20W,0201	R8711	CRITICAL	FB:BOTH_HYWIX


CONFIG STRAPS - MLPS





GPU VBIOS ROM



GPU XTAL 27 MHZ




GPU overtemp masking



SYNC MASTER=D8_YAN

SYNC DATE=04/27/2012

PAGE TITLE		KEPLER GPIOs, CLK & STRAPS	
Apple Inc.		DRAWING NUMBER	051-9504
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	5.3.0
		BRANCH	
		PAGE	87 OF 143
		SHEET	82 OF 117



Page Notes

Power aliases required by this page:


- PP1V05_GPU_PEX_PLLVDD
- PP1V05_GPU_PEX_IOVDD
- PP1V05_GPU_PEX_PLLVDD

Signal aliases required by this page:

(NONE)

SDP options provided by this page:

(NONE)



SYNC MASTER=D8_YAN

SYNC DATE=04/09/2012

KEPLER PEX PWR/GNDS

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-9504

REVISION

5.3.0


BRANCH


PAGE

88 OF 143

SHEET


83 OF 117





3.3V/HV Power MUX


V3P3 must be S4 to support wake from Thunderbolt devices.





For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0338	2	RES, MTL FILM, 1/16W, 17.8K, 1, 0402, SMD, LF	R9410, R9413		TBTHV:P12V
114S0338	2	RES, MTL FILM, 1/16W, 17.8K, 1, 0402, SMD, LF	R9411, R9414		TBTHV:P12V




Nominal Min Max
IHVS0/S3 1120mA 1090mA 1170mA (12W minimum)



NOTE: Polarity Swapped for layout!




NOTE: Polarity Swapped for layout!




DP Source must pull down HPD input with greater than or equal to 100K (DPv1.1a).

Sink HPD range:
High: 2.0 - 5.0V
Low: 0 - 0.8V

Thunderbolt Connector A




NOTE: Polarity Swapped for layout!



470k R's for ESD protection on AC-coupled signals.

SYNC MASTER=D8 AARON		SYNC DATE=03/13/2012	
PAGE TITLE		Thunderbolt Connector A	
Apple Inc.		DRAWING NUMBER	051-9504
		REVISION	5.3.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	94 OF 143
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	86 OF 117
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



INTERNAL DP (STRAIGHT)

518S0852 CRITICAL
J9500
20525-140E-01
F-RT-SM

518S0778 DEVELOPMENT
CRITICAL
J9520
53780-8606
M-RT-SM

K6X BACKLIGHT CONTROL SUPPORT

guarantee backlight is
only on when Panel has valid video

Backlight Control

U9500 OUTPUT Y2 IS A NON-INVERTED, DELAYED VERSION OF INPUT A
The delay applies only on a L->H transition on A. This guarantees video is valid before the backlight is enabled.
On a H->L transition of A, Y2 follows with standard logic propagation delay. This ensures the backlight is off immediately after loss of video
Y1 is simply an inverted version of A, with no delay


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
311S0566	1	ONE BIT SELECTABLE DELAY	U9500	Y	

SYNC MASTER=D8 MLB		SYNC DATE=03/21/2012	
PAGE TITLE			
Internal DP Support			
 Apple Inc.		DRAWING NUMBER	051-9504
		REVISION	5.3.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	95 OF 143
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	87 OF 117
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

3.3V/HV Power MUX

V3P3 must be S4 to support wake from Thunderbolt devices.


	Nominal	Min	Max
IV3P3	1100mA	1030mA	1200mA
IHV50	890mA	830mA	930mA (assumes 15V, 12W minimum)
IHV53	890mA	830mA	930mA (assumes 3S, 9-12.6V, 7.5-11.7V)




For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0338	2	RES,MTL FILM,1/16W,17.8K,1,0402,SMD,LF	R9610,R9613		TBTHV:P12V
114S0338	2	RES,MTL FILM,1/16W,17.8K,1,0402,SMD,LF	R9611,R9614		TBTHV:P12V




	Nominal	Min	Max
IHV50/S3	1120mA	1090mA	1170mA (12W minimum)



NOTE: Polarity Swapped for Layout!




NOTE: Polarity Swapped for Layout!




DP Source must pull down HPD input with greater than or equal to 100K (DPv1.1a).


Sink HPD range:
High: 2.0 - 5.0V
Low: 0 - 0.8V


Thunderbolt Connector B



SYNC MASTER=D8 AARON		SYNC DATE=03/13/2012	
PAGE TITLE		Thunderbolt Connector B	
Apple Inc.		DRAWING NUMBER	051-9504
		REVISION	5.3.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	96 OF 143
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	88 OF 117
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			








GPU Vcore
VOUT = Vcore
PEAK = ???A
AVG = ???A

PAGE TITLE		PAGE 1	
VReg GPU Core Phases		DRAWING NUMBER 051-9504	
Apple Inc.		REVISION 5.3.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE 114 OF 143	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET 92 OF 117	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=D8_MLB


SYNC DATE=02/25/2012

VReg GPU Core Phases

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER	051-9504	SIZE	D
REVISION	5.3.0	BRANCH	
PAGE	115	OF	143
SHEET	93	OF	117



SYNC MASTER=D8_MLB

SYNC DATE=02/06/2012

VREG GPU CORE PHASE 4



Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-9504

SIZE

D

REVISION

5.3.0


BRANCH

PAGE

116 OF 143

SHEET

94 OF 117



GPU VDDQ SUPPLY

VOUT = 1.5V / 1.35V
??? A MAX OUTPUT
F = ??? KHZ

GPIO_16 VID 1 VID 0 GPU VDDQ
0 0 1.5 V
1 0 1.35 V

GPU/PCH/TBT 1V05 SUPPLY

VOUT = 1.05V
5.3A MAX OUTPUT
F = 500 KHZ

SYNC MASTER=DR MLB		SYNC DATE=04/18/2012	
PAGE TITLE		GPU VDDQ AND 1V05 GPU/PCH/TBT VREGS	
Apple Inc.		DRAWING NUMBER	051-9504
		REVISION	5.3.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	117 OF 143
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	95 OF 117
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

D8 BOARD SPECIFIC PHYSICAL AND SPACING CONSTRAINTS

BOARD LAYERS	BOARD AREAS	BOARD UNITS (MIL or MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM	NO_TYPE, BGA, BGA_TBT	MM	16.2

General Physical Rule Definitions

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	0.1 MM	=50_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
34_OHM_SE	*	Y	0.185 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
34_OHM_SE	ISL5, ISL8	Y	0.205 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
34_OHM_SE	TOP,BOTTOM	Y	0.220 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
39_OHM_SE	*	Y	0.150 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
39_OHM_SE	ISL5, ISL8	Y	0.165 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
39_OHM_SE	TOP, BOTTOM	Y	0.175 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
42_OHM_SE	*	Y	0.130 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
42_OHM_SE	ISL5, ISL8	Y	0.145 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
42_OHM_SE	TOP, BOTTOM	Y	0.155 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	*	Y	0.115 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
45_OHM_SE	ISL5, ISL8	Y	0.126 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
45_OHM_SE	TOP, BOTTOM	Y	0.135 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	*	Y	0.090 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
50_OHM_SE	ISL5, ISL8	Y	0.100 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
50_OHM_SE	TOP,BOTTOM	Y	0.105 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	*	Y	0.075 MM	0.075 MM	=STANDARD	=STANDARD	=STANDARD
55_OHM_SE	ISL5, ISL8	Y	0.080 MM	0.080 MM	=STANDARD	=STANDARD	=STANDARD
55_OHM_SE	TOP, BOTTOM	Y	0.085 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
68_OHM_DIFF	*	Y	0.171 MM	0.085 MM	=STANDARD	0.130 MM	0.1 MM
68_OHM_DIFF	TOP,BOTTOM	Y	0.185 MM	0.085 MM	=STANDARD	0.150 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	Y	0.136 MM	0.085 MM	=STANDARD	0.190 MM	0.1 MM
80_OHM_DIFF	TOP,BOTTOM	Y	0.141 MM	0.085 MM	=STANDARD	0.185 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	Y	0.121 MM	0.085 MM	=STANDARD	0.190 MM	0.1 MM
85_OHM_DIFF	TOP,BOTTOM	Y	0.125 MM	0.085 MM	=STANDARD	0.190 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	Y	0.109 MM	0.085 MM	=STANDARD	0.200 MM	0.1 MM
90_OHM_DIFF	TOP,BOTTOM	Y	0.111 MM	0.085 MM	=STANDARD	0.200 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	Y	0.086 MM	0.085 MM	=STANDARD	0.200 MM	0.1 MM
100_OHM_DIFF	TOP,BOTTOM	Y	0.090 MM	0.085 MM	=STANDARD	0.230 MM	0.1 MM

Compensation Physical Rule Definition

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
COMP_SE	*	Y	0.305 MM	0.105 MM	3 MM	=STANDARD	=STANDARD

NOTE: line width based on 12 mil recommendation
NOTE: neck width based on 4 mil recommendation

General Spacing Definitions

Default

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?

Fixed and Dielectric

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.1 MM	?
1X_DIELECTRIC	TOP, BOTTOM	0.071 MM	?
1X_DIELECTRIC	ISL3, ISL10	0.101 MM	?
1X_DIELECTRIC	*	0.076 MM	?

Board Stack-up

FINISHED BOARD THICKNESS: 1.94 MM

Layer	Material	Thickness
Top	Signal	0.5 oz (Cu plated)
	Prepreg	0.071 MM
2	Plane	1 oz
	Core	0.101 MM
3	Signal	0.5 oz
	Prepreg	0.115 MM
4	Plane	1 oz
	Core	0.076 MM
5	Signal	0.5 oz
	Prepreg	0.380 MM
6	Plane	1 oz
	Core	0.076 MM
7	Plane	1 oz
	Prepreg	0.380 MM
8	Signal	0.5 oz
	Core	0.076 MM
9	Plane	1 oz
	Prepreg	0.115 MM
10	Signal	0.5 oz
	Core	0.101 MM
11	Plane	1 oz
	Prepreg	0.071 MM
Btm	Signal	0.5 oz (Cu plated)

BGA

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BGA_P1MM	*	=STANDARD	?

Power and Common

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_ISO	*	=STANDARD	8000
GND_P2MM	*	=2:1_SPACING	1000
PWR_P2MM	*	=2:1_SPACING	1100

GENERIC

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GENERIC_ISO	*	=1:1_SPACING	?
PM_ISO	*	=1:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PM	*	*	PM_ISO
PM	GND	*	DEFAULT

BGA Area Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM

SYNC MASTER=D8 KOSECOFF		SYNC DATE=03/19/2012	
PAGE TITLE			
D8 RULE DEFINITIONS			
 Apple Inc.		DRAWING 051-9504	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. ANY REPRODUCTION OR DISSEMINATION OF THIS INFORMATION WITHOUT THE EXPRESS WRITTEN PERMISSION OF APPLE INC. IS STRICTLY PROHIBITED.		REVISION 5.3.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. ANY REPRODUCTION OR DISSEMINATION OF THIS INFORMATION WITHOUT THE EXPRESS WRITTEN PERMISSION OF APPLE INC. IS STRICTLY PROHIBITED.		BRANCH PAGE 120 OF 143	
I I NOT TO REPRODUCE OR COPY IT I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I I ALL RIGHTS RESERVED		SHEET 96 OF 117	

PCI EXPRESS

PCIe-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
PCIE_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
PCIE_PHY	*	PCIE_80D
CLK_PCIE_PHY	*	PCIE_90D
COMP_PCIE_PHY	*	COMP_SE

PCIe-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_ISO	TOP,BOTTOM	=5X_DIELECTRIC	?
PCIE_ISO	*	=4X_DIELECTRIC	?
CLK_PCIE_ISO	*	=5:1_SPACING	?
COMP_PCIE_ISO	*	=4:1_SPACING	?

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE	*	*	PCIE_ISO
CLK_PCIE	*	*	CLK_PCIE_ISO
COMP_PCIE	*	*	COMP_PCIE_ISO

PCIe (PCH)

Electrical Constraint Set	Physical	Spacing	
x1 AirPort			
H599 PCIE_GEN2_R2D_CONN_AP	PCIE_PHY	PCIE	PCIE AP R2D P NO TEST-TRUE 35
H600 PCIE_GEN2_R2D_CONN_AP	PCIE_PHY	PCIE	PCIE AP R2D N NO TEST-TRUE 35
H601	PCIE_PHY	PCIE	PCIE AP R2D C P NO TEST-TRUE 18 35
H602	PCIE_PHY	PCIE	PCIE AP R2D C N NO TEST-TRUE 18 35
H603 PCIE_GEN2_D2R_CONN_AP	PCIE_PHY	PCIE	PCIE AP D2R P NO TEST-TRUE 18 35
H604 PCIE_GEN2_D2R_CONN_AP	PCIE_PHY	PCIE	PCIE AP D2R N NO TEST-TRUE 18 35
H605 PCIE_REF_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE	PCIE CLK100M AP P NO TEST-TRUE 18 35
H606 PCIE_REF_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE	PCIE CLK100M AP N NO TEST-TRUE 18 35
x1 Caesar IV			
H607 PCIE_GEN2_R2D	PCIE_PHY	PCIE	PCIE ENET R2D P NO TEST-TRUE 39
H608 PCIE_GEN2_R2D	PCIE_PHY	PCIE	PCIE ENET R2D N NO TEST-TRUE 39
H609	PCIE_PHY	PCIE	PCIE ENET R2D C P NO TEST-TRUE 18 39
H610	PCIE_PHY	PCIE	PCIE ENET R2D C N NO TEST-TRUE 18 39
H611 PCIE_GEN2_D2R	PCIE_PHY	PCIE	PCIE ENET D2R P NO TEST-TRUE 18 39
H612 PCIE_GEN2_D2R	PCIE_PHY	PCIE	PCIE ENET D2R N NO TEST-TRUE 18 39
H613	PCIE_PHY	PCIE	PCIE ENET D2R C P NO TEST-TRUE 39
H614	PCIE_PHY	PCIE	PCIE ENET D2R C N NO TEST-TRUE 39
H615 PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE	PCIE CLK100M ENET P NO TEST-TRUE 18 39
H616 PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE	PCIE CLK100M ENET N NO TEST-TRUE 18 39

PCIE (PCH - TBT)

Electrical Constraint Set		Physical	Spacing	
x4 Thunderbolt				
E572	PCIE_GEN2_R2D_PTNV	PCIE_PHY	PCIE	PCIE TBT R2D P<2..0> NO TEST-TRUE 36
E572	PCIE_GEN2_R2D_PTNV	PCIE_PHY	PCIE	PCIE TBT R2D N<2..0> NO TEST-TRUE 36
E592	PCIE_GEN2_R2D	PCIE_PHY	PCIE	PCIE TBT R2D P<3> NO TEST-TRUE 36
E592	PCIE_GEN2_R2D	PCIE_PHY	PCIE	PCIE TBT R2D N<3> NO TEST-TRUE 36
E592		PCIE_PHY	PCIE	PCIE TBT R2D C P<3..0> NO TEST-TRUE 18 36
E592		PCIE_PHY	PCIE	PCIE TBT R2D C N<3..0> NO TEST-TRUE 18 36
E592		PCIE_PHY	PCIE	PCIE TBT D2R P<3..0> NO TEST-TRUE 18 36
E592		PCIE_PHY	PCIE	PCIE TBT D2R N<3..0> NO TEST-TRUE 18 36
E592	PCIE_GEN2_D2R_PTNV	PCIE_PHY	PCIE	PCIE TBT D2R C P<1..0> NO TEST-TRUE 36
E592	PCIE_GEN2_D2R_PTNV	PCIE_PHY	PCIE	PCIE TBT D2R C N<1..0> NO TEST-TRUE 36
E592	PCIE_GEN2_D2R	PCIE_PHY	PCIE	PCIE TBT D2R C P<2> NO TEST-TRUE 36
E592	PCIE_GEN2_D2R	PCIE_PHY	PCIE	PCIE TBT D2R C N<2> NO TEST-TRUE 36
E592	PCIE_GEN2_D2R_PTNV	PCIE_PHY	PCIE	PCIE TBT D2R C P<3> NO TEST-TRUE 36
E592	PCIE_GEN2_D2R_PTNV	PCIE_PHY	PCIE	PCIE TBT D2R C N<3> NO TEST-TRUE 36
E592	PCIE_REF_CLK	CLK PCIE_PHY	CLK PCIE	PCIE CLK100M TBT P 18 36
E592	PCIE_REF_CLK	CLK PCIE_PHY	CLK PCIE	PCIE CLK100M TBT N 18 36

PCIe (CPU)

Electrical Constraint Set		Physical	Spacing	
x16 Graphics				
E440	PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D P<15> NO_TEST=TRUE 10 75
E441	PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D N<15> NO_TEST=TRUE 10 75
E442		PCIE_PHY	PCIE	PEG R2D C P<15> NO_TEST=TRUE 75
E443		PCIE_PHY	PCIE	PEG R2D C N<15> NO_TEST=TRUE 75
E444	PCIE_GEN3_D2R	PCIE_PHY	PCIE	PEG D2R P<15> NO_TEST=TRUE 75
E445	PCIE_GEN3_D2R	PCIE_PHY	PCIE	PEG D2R N<15> NO_TEST=TRUE 75
E446		PCIE_PHY	PCIE	PEG D2R C P<15> NO_TEST=TRUE 10 75
E447		PCIE_PHY	PCIE	PEG D2R C N<15> NO_TEST=TRUE 10 75
E448	PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D P<14> NO_TEST=TRUE 10 75
E449	PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D N<14> NO_TEST=TRUE 10 75
E450		PCIE_PHY	PCIE	PEG R2D C P<14> NO_TEST=TRUE 75
E451		PCIE_PHY	PCIE	PEG R2D C N<14> NO_TEST=TRUE 75
E452	PCIE_GEN3_D2R	PCIE_PHY	PCIE	PEG D2R P<14> NO_TEST=TRUE 75
E453	PCIE_GEN3_D2R	PCIE_PHY	PCIE	PEG D2R N<14> NO_TEST=TRUE 75
E454		PCIE_PHY	PCIE	PEG D2R C P<14> NO_TEST=TRUE 10 75
E455		PCIE_PHY	PCIE	PEG D2R C N<14> NO_TEST=TRUE 10 75
E456	PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D P<13> NO_TEST=TRUE 10 75
E457	PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D N<13> NO_TEST=TRUE 10 75
E458		PCIE_PHY	PCIE	PEG R2D C P<13> NO_TEST=TRUE 75
E459		PCIE_PHY	PCIE	PEG R2D C N<13> NO_TEST=TRUE 75
E460	PCIE_GEN3_D2R_P1NV	PCIE_PHY	PCIE	PEG D2R P<13> NO_TEST=TRUE 75
E461	PCIE_GEN3_D2R_P1NV	PCIE_PHY	PCIE	PEG D2R N<13> NO_TEST=TRUE 75
E462		PCIE_PHY	PCIE	PEG D2R C P<13> NO_TEST=TRUE 10 75
E463		PCIE_PHY	PCIE	PEG D2R C N<13> NO_TEST=TRUE 10 75
E464	PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D P<12> NO_TEST=TRUE 10 75
E465	PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D N<12> NO_TEST=TRUE 10 75
E466		PCIE_PHY	PCIE	PEG R2D C P<12> NO_TEST=TRUE 75
E467		PCIE_PHY	PCIE	PEG R2D C N<12> NO_TEST=TRUE 75
E468	PCIE_GEN3_D2R	PCIE_PHY	PCIE	PEG D2R P<12> NO_TEST=TRUE 75
E469	PCIE_GEN3_D2R	PCIE_PHY	PCIE	PEG D2R N<12> NO_TEST=TRUE 75
E470		PCIE_PHY	PCIE	PEG D2R C P<12> NO_TEST=TRUE 10 75
E471		PCIE_PHY	PCIE	PEG D2R C N<12> NO_TEST=TRUE 10 75
E472	PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D P<11> NO_TEST=TRUE 10 75
E473	PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D N<11> NO_TEST=TRUE 10 75
E474		PCIE_PHY	PCIE	PEG R2D C P<11> NO_TEST=TRUE 75
E475		PCIE_PHY	PCIE	PEG R2D C N<11> NO_TEST=TRUE 75
E476	PCIE_GEN3_D2R	PCIE_PHY	PCIE	PEG D2R P<11> NO_TEST=TRUE 75
E477	PCIE_GEN3_D2R	PCIE_PHY	PCIE	PEG D2R N<11> NO_TEST=TRUE 75
E478		PCIE_PHY	PCIE	PEG D2R C P<11> NO_TEST=TRUE 10 75
E479		PCIE_PHY	PCIE	PEG D2R C N<11> NO_TEST=TRUE 10 75
E480	PCIE_GEN3_R2D_P1NV	PCIE_PHY	PCIE	PEG R2D P<10> NO_TEST=TRUE 10 75
E481	PCIE_GEN3_R2D_P1NV	PCIE_PHY	PCIE	PEG R2D N<10> NO_TEST=TRUE 10 75
E482		PCIE_PHY	PCIE	PEG R2D C P<10> NO_TEST=TRUE 75
E483		PCIE_PHY	PCIE	PEG R2D C N<10> NO_TEST=TRUE 75
E484	PCIE_GEN3_D2R	PCIE_PHY	PCIE	PEG D2R P<10> NO_TEST=TRUE 75
E485	PCIE_GEN3_D2R	PCIE_PHY	PCIE	PEG D2R N<10> NO_TEST=TRUE 75
E486		PCIE_PHY	PCIE	PEG D2R C P<10> NO_TEST=TRUE 10 75
E487		PCIE_PHY	PCIE	PEG D2R C N<10> NO_TEST=TRUE 10 75
E488	PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D P<9> NO_TEST=TRUE 10 75
E489	PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D N<9> NO_TEST=TRUE 10 75
E490		PCIE_PHY	PCIE	PEG R2D C P<9> NO_TEST=TRUE 75
E491		PCIE_PHY	PCIE	PEG R2D C N<9> NO_TEST=TRUE 75
E492	PCIE_GEN3_D2R	PCIE_PHY	PCIE	PEG D2R P<9> NO_TEST=TRUE 75
E493	PCIE_GEN3_D2R	PCIE_PHY	PCIE	PEG D2R N<9> NO_TEST=TRUE 75
E494		PCIE_PHY	PCIE	PEG D2R C P<9> NO_TEST=TRUE 10 75
E495		PCIE_PHY	PCIE	PEG D2R C N<9> NO_TEST=TRUE 10 75
E496	PCIE_GEN3_R2D_P1NV	PCIE_PHY	PCIE	PEG R2D P<8> NO_TEST=TRUE 10 75
E497	PCIE_GEN3_R2D_P1NV	PCIE_PHY	PCIE	PEG R2D N<8> NO_TEST=TRUE 10 75
E498		PCIE_PHY	PCIE	PEG R2D C P<8> NO_TEST=TRUE 75
E499		PCIE_PHY	PCIE	PEG R2D C N<8> NO_TEST=TRUE 75
E500	PCIE_GEN3_D2R_P1NV	PCIE_PHY	PCIE	PEG D2R P<8> NO_TEST=TRUE 75
E501	PCIE_GEN3_D2R_P1NV	PCIE_PHY	PCIE	PEG D2R N<8> NO_TEST=TRUE 75
E502		PCIE_PHY	PCIE	PEG D2R C P<8> NO_TEST=TRUE 10 75
E503		PCIE_PHY	PCIE	PEG D2R C N<8> NO_TEST=TRUE 10 75

PCIe (CPU)

Electrical Constraint Set		Physical	Spacing		
x16 Graphics					
PE300	PCIE GEN3 R2D PTNV	PCIE_PHY	PCIE	PEG R2D P<7>	NO TEST=TRUE
LE300	PCIE GEN3 R2D PTNV	PCIE_PHY	PCIE	PEG R2D N<7>	NO TEST=TRUE
LE300		PCIE_PHY	PCIE	PEG R2D C P<7>	NO TEST=TRUE
LE300		PCIE_PHY	PCIE	PEG R2D C N<7>	NO TEST=TRUE
LE300	PCIE GEN3 D2R	PCIE_PHY	PCIE	PEG D2R P<7>	NO TEST=TRUE
LE300	PCIE GEN3 D2R	PCIE_PHY	PCIE	PEG D2R N<7>	NO TEST=TRUE
LE300		PCIE_PHY	PCIE	PEG D2R C P<7>	NO TEST=TRUE
LE300		PCIE_PHY	PCIE	PEG D2R C N<7>	NO TEST=TRUE
LE300	PCIE GEN3 R2D PTNV	PCIE_PHY	PCIE	PEG R2D P<6>	NO TEST=TRUE
LE300	PCIE GEN3 R2D PTNV	PCIE_PHY	PCIE	PEG R2D N<6>	NO TEST=TRUE
LE300		PCIE_PHY	PCIE	PEG R2D C P<6>	NO TEST=TRUE
LE300		PCIE_PHY	PCIE	PEG R2D C N<6>	NO TEST=TRUE
LE300	PCIE GEN3 D2R	PCIE_PHY	PCIE	PEG D2R P<6>	NO TEST=TRUE
LE300	PCIE GEN3 D2R	PCIE_PHY	PCIE	PEG D2R N<6>	NO TEST=TRUE
LE300		PCIE_PHY	PCIE	PEG D2R C P<6>	NO TEST=TRUE
LE300		PCIE_PHY	PCIE	PEG D2R C N<6>	NO TEST=TRUE
LE300	PCIE GEN3 R2D PTNV	PCIE_PHY	PCIE	PEG R2D P<5>	NO TEST=TRUE
LE300	PCIE GEN3 R2D PTNV	PCIE_PHY	PCIE	PEG R2D N<5>	NO TEST=TRUE
LE300		PCIE_PHY	PCIE	PEG R2D C P<5>	NO TEST=TRUE
LE300		PCIE_PHY	PCIE	PEG R2D C N<5>	NO TEST=TRUE
LE300	PCIE GEN3 D2R PTNV	PCIE_PHY	PCIE	PEG D2R P<5>	NO TEST=TRUE
LE300	PCIE GEN3 D2R PTNV	PCIE_PHY	PCIE	PEG D2R N<5>	NO TEST=TRUE
LE300		PCIE_PHY	PCIE	PEG D2R C P<5>	NO TEST=TRUE
LE300		PCIE_PHY	PCIE	PEG D2R C N<5>	NO TEST=TRUE
LE300	PCIE GEN3 R2D	PCIE_PHY	PCIE	PEG R2D P<4>	NO TEST=TRUE
LE300	PCIE GEN3 R2D	PCIE_PHY	PCIE	PEG R2D N<4>	NO TEST=TRUE
LE300		PCIE_PHY	PCIE	PEG R2D C P<4>	NO TEST=TRUE
LE300		PCIE_PHY	PCIE	PEG R2D C N<4>	NO TEST=TRUE
LE300	PCIE GEN3 D2R	PCIE_PHY	PCIE	PEG D2R P<4>	NO TEST=TRUE
LE300	PCIE GEN3 D2R	PCIE_PHY	PCIE	PEG D2R N<4>	NO TEST=TRUE
LE300		PCIE_PHY	PCIE	PEG D2R C P<4>	NO TEST=TRUE
LE300		PCIE_PHY	PCIE	PEG D2R C N<4>	NO TEST=TRUE
LE300	PCIE GEN3 R2D PTNV	PCIE_PHY	PCIE	PEG R2D P<3>	NO TEST=TRUE
LE300	PCIE GEN3 R2D PTNV	PCIE_PHY	PCIE	PEG R2D N<3>	NO TEST=TRUE
LE300		PCIE_PHY	PCIE	PEG R2D C P<3>	NO TEST=TRUE
LE300		PCIE_PHY	PCIE	PEG R2D C N<3>	NO TEST=TRUE
LE300	PCIE GEN3 D2R PTNV	PCIE_PHY	PCIE	PEG D2R P<3>	NO TEST=TRUE
LE300	PCIE GEN3 D2R PTNV	PCIE_PHY	PCIE	PEG D2R N<3>	NO TEST=TRUE
LE300		PCIE_PHY	PCIE	PEG D2R C P<3>	NO TEST=TRUE
LE300		PCIE_PHY	PCIE	PEG D2R C N<3>	NO TEST=TRUE
LE300	PCIE GEN3 R2D PTNV	PCIE_PHY	PCIE	PEG R2D P<2>	NO TEST=TRUE
LE300	PCIE GEN3 R2D PTNV	PCIE_PHY	PCIE	PEG R2D N<2>	NO TEST=TRUE
LE300		PCIE_PHY	PCIE	PEG R2D C P<2>	NO TEST=TRUE
LE300		PCIE_PHY	PCIE	PEG R2D C N<2>	NO TEST=TRUE
LE300	PCIE GEN3 D2R	PCIE_PHY	PCIE	PEG D2R P<2>	NO TEST=TRUE
LE300	PCIE GEN3 D2R	PCIE_PHY	PCIE	PEG D2R N<2>	NO TEST=TRUE
LE300		PCIE_PHY	PCIE	PEG D2R C P<2>	NO TEST=TRUE
LE300		PCIE_PHY	PCIE	PEG D2R C N<2>	NO TEST=TRUE
LE300	PCIE GEN3 R2D PTNV	PCIE_PHY	PCIE	PEG R2D P<1>	NO TEST=TRUE
LE300	PCIE GEN3 R2D PTNV	PCIE_PHY	PCIE	PEG R2D N<1>	NO TEST=TRUE
LE300		PCIE_PHY	PCIE	PEG R2D C P<1>	NO TEST=TRUE
LE300		PCIE_PHY	PCIE	PEG R2D C N<1>	NO TEST=TRUE
LE300	PCIE GEN3 D2R	PCIE_PHY	PCIE	PEG D2R P<1>	NO TEST=TRUE
LE300	PCIE GEN3 D2R	PCIE_PHY	PCIE	PEG D2R N<1>	NO TEST=TRUE
LE300		PCIE_PHY	PCIE	PEG D2R C P<1>	NO TEST=TRUE
LE300		PCIE_PHY	PCIE	PEG D2R C N<1>	NO TEST=TRUE
LE300	PCIE GEN3 R2D	PCIE_PHY	PCIE	PEG R2D P<0>	NO TEST=TRUE
LE300	PCIE GEN3 R2D	PCIE_PHY	PCIE	PEG R2D N<0>	NO TEST=TRUE
LE300		PCIE_PHY	PCIE	PEG R2D C P<0>	NO TEST=TRUE
LE300		PCIE_PHY	PCIE	PEG R2D C N<0>	NO TEST=TRUE
LE300	PCIE GEN3 D2R PTNV	PCIE_PHY	PCIE	PEG D2R P<0>	NO TEST=TRUE
LE300	PCIE GEN3 D2R PTNV	PCIE_PHY	PCIE	PEG D2R N<0>	NO TEST=TRUE
LE300		PCIE_PHY	PCIE	PEG D2R C P<0>	NO TEST=TRUE
LE300		PCIE_PHY	PCIE	PEG D2R C N<0>	NO TEST=TRUE
CPU PCIe Clocks					
LE300	PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE	PEG CLK100M_P	NO TEST=TRUE
LE300	PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE	PEG CLK100M_N	NO TEST=TRUE
CPU PCIe Compensation					
LE300		COMP_PCIE_PHY	COMP_PCIE	CPU_PEG_COMP	

SYNC MASTER=D8 AARON		SYNC DATE=03/13/2012	
PAGE TITLE			
CPU PCIe Constraints			
 Apple Inc.	DRAWING NUMBER	SIZE	
	051-9504	D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION	5.3.0	
	BRANCH		
	PAGE	122 OF 143	
SHEET	98 OF 117		

DMI

DMI-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DMI_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
DMI_PHY	*	DMI_85D

CPU Misc / FDI

CPU-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALL LOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
COMP_FDI_SE	*	Y	0.3 MM	0.25 MM	3 MM	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
CPU_PHY	*	CPU_50S
COMP_FDI_PHY	*	COMP_FDI_SE

CPU-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_ISO	*	=3:1_SPACING	?
COMP_FDI_ISO	*	=4:1_SPACING	?

FDI Compensation Rules (mils) (Maho Bay PDG, Intel Doc# 473718)

Table	Trace	Design	Iso	Design	Comments
6-4	10	11.81	-	15.75	Using PCIe guidelines

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU	*	*	CPU_ISO
COMP_FDI	*	*	COMP_FDI_ISO

XDP

XDP-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
XDP_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
XDP_PHY	*	XDP_50S

XDP-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
XDP_ISO	*	=2:1_SPACING	?
XDP_CLK_ISO	*	=4:1_SPACING	?

Desktop Debug Design Guide (Intel Doc# 430883)

Section	Imp	Design	Iso	Design	Comments
1.5	45-65	50	-	15.75	Isolation is for JTAG clocks. All signals default are 50 Ohm SE.

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
XDP	*	*	XDP_ISO
CLK_JTAG	*	*	XDP_CLK_ISO
OBS_STR0BE	*	*	XDP_CLK_ISO

DMI

Electrical Constraint Set	Physical	Spacing
DMI		
H350 DMI_N2S	DMI_PHY	PCIE
H350 DMI_N2S	DMI_PHY	PCIE
H350 DMI_S2N	DMI_PHY	PCIE
H350 DMI_S2N	DMI_PHY	PCIE
H350 PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE
H350 PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE
DMI Compensation		
H350	COMP_PCIE_PHY	COMP_PCIE
H350	COMP_PCIE_PHY	COMP_PCIE

CPU Misc.

Electrical Constraint Set	Physical	Spacing	
CPU Misc.			
H245	CPU_PHY	CPU	CPU SKTOCC L 11 64
H246	CPU_PHY	CPU	CPU PROC SEL 11 19
H247	CPU_PHY	CPU	CPU CATERR L 11 48
H248	CPU_PHY	CPU	CPU PECT 11 21 47 48
H249	CPU_PHY	CPU	CPU PROCHOT L 11 47 48 66
H250	CPU_PHY	CPU	CPU PROCHOT R L 11
H251	CPU_PHY	CPU	CPU THRMTRIP L 11 48
H252	CPU_PHY	CPU	CPU RESET L 11 26
H253	CPU_PHY	CPU	PLT RESET LS1V05 L 11
H254	CPU_PHY	CPU	PM SYNC 11 19
H255	CPU_PHY	CPU	CPU PWRGD 11 21 25 28
H256	CPU_PHY	CPU	PM MEM PWRGD 11 19 28
H257	CPU_PHY	CPU	PM MEM PWRGD_R 11
H258	CPU_PHY	CPU	CPU MEM RESET L 11 28

FDI

Electrical Constraint Set	Physical	Spacing	
FDI Compensation			
1000	COMP_FDI_PHY	COMP_FDI	CPU_FDI_COMPIO

XDP

Electrical Constraint Set	Physical	Spacing	
XDP MISC.			
H202 XDP_BPM_L	XDP_PHY	XDP	XDP_BPM_L<7..0> 11 25
H203	XDP_PHY	XDP	CPU_CFG<17..16> 10 25
H204	XDP_PHY	XDP	CPU_CFG<11..0> 11 25
H205	XDP_PHY	XDP	XDP_DBRESET_L 10 25
H206	XDP_PHY	XDP	XDP_CPU_PWRGD 25
H207	XDP_PHY	XDP	XDP_CPU_PWRBTN_L 25
H208	XDP_PHY	XDP	XDP_CPU_CFG<0> 25
H209	XDP_PHY	XDP	XDP_VR_READY 25
H210	XDP_PHY	XDP	XDP_CPU_PLTRST_L 25 26
H211	XDP_PHY	XDP	XDP_PCH_PWRGD 25
H212	XDP_PHY	XDP	XDP_PCH_PWRBTN_L 25
H213	XDP_PHY	XDP	XDP_PCH_PLTRST_L 25 26
H214			
H215			
H216			
H217			
H218			
H219			
H220			
H221			
H222			
H223			
H224			
H225			
H226			
H227			
H228			
H229			
H230			
H231			
H232			
H233			
H234			
H235			
H236			
H237			
H238			
H239			
H240			
H241			
H242			
H243			
H244			
H245			
H246			
H247			
H248			
H249			
H250			
H251			
H252			
H253			
H254			
H255			
H256			
H257			
H258			
H259			
H260			
H261			
H262			
H263			
H264			
H265			
H266			
H267			
H268			
H269			
H270			
H271			
H272			
H273			
H274			
H275			
H276			
H277			
H278			
H279			
H280			
H281			
H282			
H283			
H284			
H285			
H286			
H287			
H288			
H289			
H290			
H291			
H292			
H293			
H294			
H295			
H296			
H297			
H298			
H299			
H300			
H301			
H302			
H303			
H304			
H305			
H306			
H307			
H308			
H309			
H310			
H311			
H312			
H313			
H314			
H315			
H316			
H317			
H318			
H319			
H320			
H321			
H322			
H323			
H324			
H325			
H326			
H327			
H328			

Chipset Test Interface

Electrical Constraint Set	Physical	Spacing	
OBS PCH Side			
1603A XDP_PCH_OBS	XDP_PHY	XDP	USB_EXT4_OC_R_L 20 25
1603B XDP_PCH_OBS	XDP_PHY	XDP	USB_EXTB_OC_R_L 20 25
1603C XDP_PCH_OBS	XDP_PHY	XDP	USB_EXTC_OC_R_L 20 25
1603D XDP_PCH_OBS	XDP_PHY	XDP	USB_EXTD_OC_R_L 20 25
1603E XDP_PCH_OBS	XDP_PHY	XDP	USB_EXTB_OC_EHCI_R_L 20 25
1603F XDP_PCH_OBS	XDP_PHY	XDP	USB_EXTD_OC_EHCI_R_L 20 25
1603G XDP_PCH_OBS	XDP_PHY	XDP	AP_PWR_EN_R 20 25
1603H XDP_PCH_OBS	XDP_PHY	XDP	SDCONN_STATE_CHANGE_R 20 25
1603I XDP_PCH_OBS	XDP_PHY	XDP	TBT_CIO_PLUG_EVENT_R 21 25
1603J XDP_PCH_OBS	XDP_PHY	XDP	ISOLATE_CPU_MEM_R_L 21 25
1603K XDP_PCH_OBS	XDP_PHY	XDP	GPU_GOOD_R 21 25
1603L XDP_PCH_OBS	XDP_PHY	XDP	DP_AUXCH_ISOL_R 18 25
1603M XDP_PCH_OBS	XDP_PHY	XDP	SATARDRVR_EN_R 18 25
1603N XDP_PCH_OBS	XDP_PHY	XDP	DP_TBT_SEL_R 21 25
1603O XDP_PCH_OBS	XDP_PHY	XDP	JTAG_TBT_TCK_R 21 25
1603P XDP_PCH_OBS	XDP_PHY	XDP	AUD_IPHS_SWITCH_EN_PCH_R 21 25
1603Q XDP_PCH_OBS	XDP_PHY	XDP	ENET_LOW_PWR_PCH_R 21 25
1603R XDP_PCH_OBS_UNUSED	XDP_PHY	OBS_STROBE	XDP_PIN03 21 25
OBS XDP Side			
1603S XDP_PCH_OBS	XDP_PHY	XDP	XDP_DA0_USB_EXT4_OC_L 25 25
1603T XDP_PCH_OBS	XDP_PHY	XDP	XDP_DA1_USB_EXTB_OC_L 25 25
1603U XDP_PCH_OBS	XDP_PHY	XDP	XDP_DA2_USB_EXTC_OC_L 25 25
1603V XDP_PCH_OBS	XDP_PHY	XDP	XDP_DA3_USB_EXTD_OC_L 25 25
1603W XDP_PCH_OBS	XDP_PHY	XDP	XDP_DB0_USB_EXTB_OC_EHCI_L 25 25
1603X XDP_PCH_OBS	XDP_PHY	XDP	XDP_DB1_USB_EXTD_OC_EHCI_L 25 25
1603Y XDP_PCH_OBS	XDP_PHY	XDP	XDP_DB2_AP_PWR_EN 25 25
1603Z XDP_PCH_OBS	XDP_PHY	XDP	XDP_DB3_SDCONN_STATE_CHANGE 25 25
16040 XDP_PCH_OBS	XDP_PHY	OBS_STROBE	XDP_FC1_TBT_CIO_PLUG_EVENT 25 25
16041 XDP_PCH_OBS	XDP_PHY	XDP	XDP_DC0_ISOLATE_CPU_MEM_L 25 25
16042 XDP_PCH_OBS	XDP_PHY	XDP	XDP_DC1_GPU_GOOD 25 25
16043 XDP_PCH_OBS	XDP_PHY	XDP	XDP_DC2_DP_AUXCH_ISOL 25 25
16044 XDP_PCH_OBS	XDP_PHY	XDP	XDP_DC3_SATARDRVR_EN 25 25
16045 XDP_PCH_OBS	XDP_PHY	XDP	XDP_DD0_DP_TBT_SEL 25 25
16046 XDP_PCH_OBS	XDP_PHY	XDP	XDP_DD1_JTAG_TBT_TCK 25 25
16047 XDP_PCH_OBS	XDP_PHY	XDP	XDP_DD2_AUD_IPHS_SWITCH_EN_PCH 25 25
16048 XDP_PCH_OBS	XDP_PHY	XDP	XDP_DD3_ENET_LOW_PWR_PCH 25 25
16049 XDP_PCH_OBS	XDP_PHY	OBS_STROBE	XDP_FC0_PCH_GPIO15 25 25
Standard usage branch off from OBS			
16050 XDP_PCH_OBS	XDP_PHY	XDP	USB_EXT4_OC_L 15 20
16051 XDP_PCH_OBS	XDP_PHY	XDP	USB_EXTB_OC_L 15 20
16052 XDP_PCH_OBS	XDP_PHY	XDP	USB_EXTC_OC_L 15 20
16053 XDP_PCH_OBS	XDP_PHY	XDP	USB_EXTD_OC_L 15 20
16054 XDP_PCH_OBS	XDP_PHY	XDP	USB_EXTB_OC_EHCI_L 15 20
16055 XDP_PCH_OBS	XDP_PHY	XDP	USB_EXTD_OC_EHCI_L 15 20
16056 XDP_PCH_OBS	XDP_PHY	XDP	AP_PWR_EN 15 20
16057 XDP_PCH_OBS	XDP_PHY	XDP	SDCONN_STATE_CHANGE 15 20
16058 XDP_PCH_OBS	XDP_PHY	OBS_STROBE	TBT_CIO_PLUG_EVENT 15 21
16059 XDP_PCH_OBS	XDP_PHY	XDP	ISOLATE_CPU_MEM_L 21 28
16060 XDP_PCH_OBS	XDP_PHY	XDP	GPU_GOOD 5 21
16061 XDP_PCH_OBS	XDP_PHY	XDP	DP_AUXCH_ISOL 15 18
16062 XDP_PCH_OBS	XDP_PHY	XDP	SATARDRVR_EN 15 18
16063 XDP_PCH_OBS	XDP_PHY	XDP	DP_TBT_SEL 21 62
16064 XDP_PCH_OBS	XDP_PHY	XDP	JTAG_TBT_TCK 15 21
16065 XDP_PCH_OBS	XDP_PHY	XDP	JTAG_TBT_TCK_ISOL 15 36
16066 XDP_PCH_OBS	XDP_PHY	XDP	AUD_IPHS_SWITCH_EN_PCH 21 26
16067 XDP_PCH_OBS	XDP_PHY	XDP	ENET_LOW_PWR_PCH 15 21
16068 XDP_PCH_OBS	XDP_PHY	XDP	DP_AUXCH_ISOL_EN 15 25

SYNC MASTER=D8 ROSITA		SYNC DATE=03/23/2012	
PAGE TITLE			
CPU MISC/DMI/FDI/XDP Constraints			
 Apple Inc.		DRAWING NUMBER 051-9504	SIZE D
		REVISION 5.3.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 123 OF 143	
		SHEET 99 OF 117	

SATA

SATA-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SATA_PHY	*	SATA_90D
COMP_SATA_PHY	*	SATA_50S

SATA-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_ISO	*	=7.2X_DIELECTRIC	?
COMP_SATA_ISO	*	=5.4X_DIELECTRIC	?

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SATA	*	*	SATA_ISO
COMP_SATA	*	*	COMP_SATA_ISO

SATA Min Spacing Rules (mils) (Maho Bay PDG, Intel Doc# 473718)

Section	Imp	Design	Iso	Design	Comments
15.2.1	90	95	20	23.62	SATA Gen2, SATA Gen3

SATA Compensation Rules (mils)

Table	Imp	Design	Iso	Design	Comments
15-3	50	50	15	15.75	SATA Gen2, SATA Gen3

SATA

Electrical Constraint Set	Physical	Spacing	
PCH SATA Port 0 (HDD)			
EE01 SATA_R2D	SATA_PHY	SATA	SATA HDD R2D P 44
EE02 SATA_R2D	SATA_PHY	SATA	SATA HDD R2D N 44
EE03 SATA_R2D	SATA_PHY	SATA	SATA HDD R2D C P 19 44
EE04 SATA_R2D	SATA_PHY	SATA	SATA HDD R2D C N 19 44
EE05 SATA_D2R	SATA_PHY	SATA	SATA HDD D2R P 19 44
EE06 SATA_D2R	SATA_PHY	SATA	SATA HDD D2R N 19 44
EE07 SATA_D2R	SATA_PHY	SATA	SATA HDD D2R C P 44
EE08 SATA_D2R	SATA_PHY	SATA	SATA HDD D2R C N 44
PCH SATA Port 1 (SSD)			
EE09 SATA_R2D_MUX_SSD	SATA_PHY	SATA	SATA SSD R2D P 19 44
EE10 SATA_R2D_MUX_SSD	SATA_PHY	SATA	SATA SSD R2D N 19 44
EE11 SATA_D2R_MUX_SSD	SATA_PHY	SATA	SATA SSD D2R P 19 44
EE12 SATA_D2R_MUX_SSD	SATA_PHY	SATA	SATA SSD D2R N 19 44
PCH SATA Compensation			
EE13	COMP_SATA_PHY	COMP_SATA	PCH SATAICOMP 19
EE14	COMP_SATA_PHY	COMP_SATA	PCH SATA3COMP 19
EE15	COMP_SATA_PHY	COMP_SATA	PCH SATA3RBIAS 19

Unused

Electrical Constraint Set	Physical	Spacing

PCH

PCH-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CLK_PCH_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

PCH-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCH_ISO	*	=6.5X_DIELECTRIC	?	CLK_PCH	*	*	CLK_PCH_ISO
COMP_PCH_ISO	*	=2:1_SPACING	?	COMP_PCH	*	*	COMP_PCH_ISO
PCH_ISO	*	=3:1_SPACING	?	PCH	*	*	PCH_ISO

PCI

PCI-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CLK_PCI_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

PCI-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCI_ISO	*	=3.6X_DIELECTRIC	?	CLK_PCI	*	*	CLK_PCI_ISO

LPC

LPC-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

LPC-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LPC_ISO	*	=1.5:1_SPACING	?	LPC	*	*	LPC_ISO
CLK_LPC_ISO	*	=3.6X_DIELECTRIC	?	CLK_LPC	*	*	CLK_LPC_ISO

HDA

HDA-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

HDA-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
HDA_ISO	*	=2X_DIELECTRIC	?	HDA	*	*	HDA_ISO

Crystal

Crystal-specific Physical Rules

[illegible]

Crystal-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
XTAL_ISO	*	=4X_DIELECTRIC	?	XTAL	*	*	XTAL_ISO

SPI

SPI-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPI-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SPI_ISO	*	=2X_DIELECTRIC	?	SPI	*	*	SPI_ISO

PCI

E14

Electrical constraint set	Physical	Spacing	
PCI Clock			
HS00	CLK_PCT_50S	CLK_PCT	PCH_CLK33M_PCIIN 18 26
HS06	CLK_PCT_50S	CLK_PCT	PCH_CLK33M_PCIOUT 20 26

LPC

Electrical Constraint Set	Physical	Spacing	
LPC			
	LPC_50S	LPC	LPC_AD<3...0> 18 47
	LPC_50S	LPC	LPC_R_AD<3...0> 18
	LPC_50S	LPC	LPC_FRAME_L 18 47
	LPC_50S	LPC	LFRAME_L 18
LPC Clocks			
	CLK_LPC_50S	CLK_LPC	LPC_CLK33M_LPCPLUS 26 49
	CLK_LPC_50S	CLK_LPC	LPC_CLK33M_LPCPLUS_R 26 26
	CLK_LPC_50S	CLK_LPC	LPC_CLK33M_SMC 26 47
	CLK_LPC_50S	CLK_LPC	LPC_CLK33M_SMC_R 26 26

PCH Clocks

Electrical Constraint Set	Physical	Spacing	
PCH Reference Clock			
 CLK_PCH_50S	CLK_PCH	SYSCLK_CLK25M_SB	26
 CLK_PCH_50S	CLK_PCH	PCH_CLK25M_XTALIN	18 26
PCH Ref Clock Comp			
 PCH_50S	COMP_PCH	PCH_XCLK_RCOMP	18
PCH RTC 32K			
 CLK_XTAL	XTAL	PCH_CLK32K_RTCX1	18 26
 CLK_XTAL	XTAL	PCH_CLK32K_RTCX2	18 26
 CLK_XTAL	XTAL	PCH_CLK32K_RTCX2_R	26
SMC 32K			
 CLK_PCH_50S	CLK_PCH	PM_CLK32K_SUSCLK_R	19 48
 CLK_PCH_50S	CLK_PCH	SMC_CLK32K	47 48

25 MHz Reference Clocks

Electrical Constraint Set	Physical	Spacing	
25M Reference Crystal			
	CLK_XTAL	XTAL	SYSCLK_CLK25M_X1 26
	CLK_XTAL	XTAL	SYSCLK_CLK25M_X2 26
	CLK_XTAL	XTAL	SYSCLK_CLK25M_X2_R 26
25M Reference Clocks			
	CLK_PCH_50S	CLK_PCH	SYSCLK_CLK25M_ENET 26 39
	CLK_PCH_50S	CLK_PCH	SYSCLK_CLK25M_ENET_R 26
	CLK_PCH_50S	CLK_PCH	SYSCLK_CLK25M_TBT 26 36
	CLK_PCH_50S	CLK_PCH	SYSCLK_CLK25M_TBT_R 36

HDA

E1

Electrical Constraint Set	Physical	Spacing		
HDA				
H35S	HDA 50S	HDA	HDA BIT CLK	18 56
H35B	HDA 50S	HDA	HDA BIT CLK R	18
H35S	HDA 50S	HDA	HDA RST L	18
H35B	HDA 50S	HDA	HDA RST R L	18
H35C	HDA 50S	HDA	HDA SDOUT	18 56
H35D	HDA 50S	HDA	HDA SDOUT R	15 18
H35D	HDA 50S	HDA	HDA SYNC	15 18
H35E	HDA 50S	HDA	HDA SYNC R	18
H35F	HDA 50S	HDA	HDA SDIN0	18 56
H35G	HDA 50S	HDA	AUD SDI R	56
H31E	HDA 50S	HDA	SPI_DESCRIPTOR_OVERRIDE_R	15
SPDIF				
H37D		HDA	AUD SPDIF CHIP	56
H37E		HDA	AUD SPDIF OUT	56 60

SPI Bootrom

Electrical Constraint Set	Physical	Spacing	
SPI ROM			
H03D	SPI 50S	SPI	SPI CLK R 18 49
H03E	SPI 50S	SPI	SPI CLK 49
H03F	SPI 50S	SPI	SPI ALT CLK 49
H03G	SPI 50S	SPI	SPI SMC CLK 47 48
H03H	SPI 50S	SPI	SPI MLB CLK 48 49
H03I	SPI 50S	SPI	SPI CS0 R L 18 49
H03J	SPI 50S	SPI	SPI CS0 L 49
H03K	SPI 50S	SPI	SPI ALT CS L 49
H03L	SPI 50S	SPI	SPI SMC CS L 47 48
H03M	SPI 50S	SPI	SPI MLB CS L 48 49
H03P	SPI 50S	SPI	SPI MOSI R 18 49
H03Q	SPI 50S	SPI	SPI MOSI 49
H03R	SPI 50S	SPI	SPI ALT MOSI 49
H03S	SPI 50S	SPI	SPI SMC MOSI 47 48
H03T	SPI 50S	SPI	SPI MLB MOSI 48 49
H03U	SPI 50S	SPI	SPI MISO 18 49
H03V	SPI 50S	SPI	SPI ALT MISO 47 48
H03W	SPI 50S	SPI	SPI SMC MISO 47 48
H03X	SPI 50S	SPI	SPI MLB MISO 48 49
H03Y	SPI 50S	SPI	SPI ROM USE MLB 21 49

USB

USB-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
USB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
USB2_PHY	*	USB_90D
USB3_PHY	*	USB_85D
USB_HUB_PHY	*	USB_50S

USB Min Spacing Rules (mils) (Maho Bay PDG, Intel Doc# 473718)

Section	Imp	Design	Iso	Comments
12.2.1	90	90	12/2.8 mils = 4.29:1	USB 2.0
13.3.1	85	85	20/2.8 mils = 7.14:1	USB 3.0
			50/2.8 mils = 17.9:1	USB 2.0/3.0

SMSC Hub Application Note 15.17

Single-ended impedance range from 45-80 ohm is acceptable

USB 2.0 Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB2_ISO	*	=4.4X_DIELECTRIC	?
USB2_ISO	TOP,BOTTOM	=4.4X_DIELECTRIC	?
USB2_CLK_ISO	*	=18X_DIELECTRIC	?
USB2_CLK_ISO	TOP,BOTTOM	=18X_DIELECTRIC	?
USB_HUB_ISO	*	=2:1_SPACING	?

USB 2.0 Spacing Rules

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB2	*	*	USB2_ISO
USB2	*CLK*	*	USB2_CLK_ISO
USB2	DISPLAYPORT	*	USB2_CLK_ISO
USB2	*TBT*	*	USB2_CLK_ISO
USB2	*ENET*	*	USB2_CLK_ISO
USB2	*SD*	*	USB2_CLK_ISO
USB3	PCIE	*	USB3_CLK_ISO
USB3	SATA	*	USB3_CLK_ISO
USB_HUB	*	*	USB_HUB_ISO

USB 3.0 Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_ISO	*	=7.3X_DIELECTRIC	?
USB3_ISO	TOP, BOTTOM	=7.3X_DIELECTRIC	?
USB3_CLK_ISO	*	=18X_DIELECTRIC	?
USB3_CLK_ISO	TOP, BOTTOM	=18X_DIELECTRIC	?
USB3_USB3_ISO	*	=7.3X_DIELECTRIC	?
USB3_USB3_ISO	TOP, BOTTOM	=7.3X_DIELECTRIC	?
USB3_USB3_ISO	ISL10	=5X_DIELECTRIC	?

USB 3.0 Spacing Rules

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB3	*	*	USB3_ISO
USB3	*CLK*	*	USB3_CLK_ISO
USB3	DISPATCHPORT	*	USB3_CLK_ISO
USB3	*TBT*	*	USB3_CLK_ISO
USB3	*ENET*	*	USB3_CLK_ISO
USB3	*SD*	*	USB3_CLK_ISO
USB3	PCIE	*	USB3_CLK_ISO
USB3	SATA	*	USB3_CLK_ISO
USB3	USB3	*	USB3_USB3_ISO

CAMERA CONTROLLER

Camera Controller's SMIA Interface & MISC. Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMIA_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CAM_SE	*	Y	0.2 MM	0.1 MM	=STANDARD	=STANDARD	=STANDARD

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SMIA_DIFF_PHY	*	SMIA_100D
CAM_PHY	*	CAM_SE

Camera Controller's SMIA Interface & MISC. Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMIA_DIFF_ISO	*	=6:1_SPACING	?
SMIA_DIFF2DIFF	*	=3:1_SPACING	?
CAM_ISO	*	=2:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SMIA_DIFF	*	*	SMIA_DIFF_ISO
SMIA_DIFF	SMIA_DIFF	*	SMIA_DIFF2DIFF
CAM	*	*	CAM_ISO

USB 3.0 and USB 2.0 Trixies Muxing

Electrical Constraint Set		Physical	Spacing	
External Port A (J4600)				
H69P	USB3_RX_CONN	USB3_PHY	USB3	USB3_EXT_A_RX_P 45
H69P	USB3_RX_CONN	USB3_PHY	USB3	USB3_EXT_A_RX_N 45
H69P		USB3_PHY	USB3	USB3_EXT_A_RX_F_P 20 45
H69P		USB3_PHY	USB3	USB3_EXT_A_RX_F_N 20 45
H69P	USB3_TX_CONN	USB3_PHY	USB3	USB3_EXT_A_TX_P 20 45
H69P	USB3_TX_CONN	USB3_PHY	USB3	USB3_EXT_A_TX_N 20 45
H69P		USB3_PHY	USB3	USB3_EXT_A_TX_F_P 45
H69P		USB3_PHY	USB3	USB3_EXT_A_TX_F_N 45
H69P		USB3_PHY	USB3	USB3_EXT_A_TX_C_P 45
H69P		USB3_PHY	USB3	USB3_EXT_A_TX_C_N 45
H69P	USB2_MUXED_MUX0_CONN	USB2_PHY	USB2	USB_PCH_0_P 20 45
H69P	USB2_MUXED_MUX0_CONN	USB2_PHY	USB2	USB_PCH_0_N 20 45
H69P		USB2_PHY	USB2	USB2_EXT_A_MUXED_P 45
H69P		USB2_PHY	USB2	USB2_EXT_A_MUXED_N 45
H69P		USB2_PHY	USB2	USB2_EXT_A_MUXED_F_P 45
H69P		USB2_PHY	USB2	USB2_EXT_A_MUXED_F_N 45
External Port B (J4610)				
H69P	USB3_RX_CONN	USB3_PHY	USB3	USB3_EXT_B_RX_P 45
H69P	USB3_RX_CONN	USB3_PHY	USB3	USB3_EXT_B_RX_N 45
H69P		USB3_PHY	USB3	USB3_EXT_B_RX_F_P 20 45
H69P		USB3_PHY	USB3	USB3_EXT_B_RX_F_N 20 45
H69P	USB3_TX_CONN	USB3_PHY	USB3	USB3_EXT_B_TX_P 20 45
H69P	USB3_TX_CONN	USB3_PHY	USB3	USB3_EXT_B_TX_N 20 45
H69P		USB3_PHY	USB3	USB3_EXT_B_TX_F_P 45
H69P		USB3_PHY	USB3	USB3_EXT_B_TX_F_N 45
H69P		USB3_PHY	USB3	USB3_EXT_B_TX_C_P 45
H69P		USB3_PHY	USB3	USB3_EXT_B_TX_C_N 45
H69P	USB2_MUXED_CONN	USB2_PHY	USB2	USB_PCH_1_P 20 45
H69P	USB2_MUXED_CONN	USB2_PHY	USB2	USB_PCH_1_N 20 45
H69P		USB2_PHY	USB2	USB_PCH_9_P 20 45
H69P		USB2_PHY	USB2	USB_PCH_9_N 20 45
H69P		USB2_PHY	USB2	USB2_EXT_B_MUXED_P 45
H69P		USB2_PHY	USB2	USB2_EXT_B_MUXED_N 45
H69P		USB2_PHY	USB2	USB2_EXT_B_MUXED_F_P 45
H69P		USB2_PHY	USB2	USB2_EXT_B_MUXED_F_N 45
External Port C (J4700)				
H69P	USB3_RX_CONN	USB3_PHY	USB3	USB3_EXT_C_RX_P 46
H69P	USB3_RX_CONN	USB3_PHY	USB3	USB3_EXT_C_RX_N 46
H69P		USB3_PHY	USB3	USB3_EXT_C_RX_F_P 20 46
H69P		USB3_PHY	USB3	USB3_EXT_C_RX_F_N 20 46
H69P	USB3_TX_CONN	USB3_PHY	USB3	USB3_EXT_C_TX_P 20 46
H69P	USB3_TX_CONN	USB3_PHY	USB3	USB3_EXT_C_TX_N 20 46
H69P		USB3_PHY	USB3	USB3_EXT_C_TX_F_P 46
H69P		USB3_PHY	USB3	USB3_EXT_C_TX_F_N 46
H69P		USB3_PHY	USB3	USB3_EXT_C_TX_C_P 46
H69P		USB3_PHY	USB3	USB3_EXT_C_TX_C_N 46
H69P	USB2_CONN	USB2_PHY	USB2	USB_PCH_2_P 20 46
H69P	USB2_CONN	USB2_PHY	USB2	USB_PCH_2_N 20 46
H69P		USB2_PHY	USB2	USB2_EXT_C_F_P 46
H69P		USB2_PHY	USB2	USB2_EXT_C_F_N 46
External Port D (J4710)				
H69P	USB3_RX_CONN	USB3_PHY	USB3	USB3_EXT_D_RX_P 46
H69P	USB3_RX_CONN	USB3_PHY	USB3	USB3_EXT_D_RX_N 46
H69P		USB3_PHY	USB3	USB3_EXT_D_RX_F_P 20 46
H69P		USB3_PHY	USB3	USB3_EXT_D_RX_F_N 20 46
H69P	USB3_TX_CONN	USB3_PHY	USB3	USB3_EXT_D_TX_P 20 46
H69P	USB3_TX_CONN	USB3_PHY	USB3	USB3_EXT_D_TX_N 20 46
H69P		USB3_PHY	USB3	USB3_EXT_D_TX_F_P 46
H69P		USB3_PHY	USB3	USB3_EXT_D_TX_F_N 46
H69P		USB3_PHY	USB3	USB3_EXT_D_TX_C_P 46
H69P		USB3_PHY	USB3	USB3_EXT_D_TX_C_N 46
H69P	USB2_MUXED_CONN	USB2_PHY	USB2	USB_PCH_3_P 20 46
H69P	USB2_MUXED_CONN	USB2_PHY	USB2	USB_PCH_3_N 20 46
H69P		USB2_PHY	USB2	USB_PCH_10_P 20 46
H69P		USB2_PHY	USB2	USB_PCH_10_N 20 46
H69P		USB2_PHY	USB2	USB2_EXT_D_MUXED_P 46
H69P		USB2_PHY	USB2	USB2_EXT_D_MUXED_N 46
H69P		USB2_PHY	USB2	USB2_EXT_D_MUXED_F_P 46
H69P		USB2_PHY	USB2	USB2_EXT_D_MUXED_F_N 46
Camera (U4200)				
H69P	USB2_CONN_TNT	USB2_PHY	USB2	USB_CAMERA_P 42
H69P	USB2_CONN_TNT	USB2_PHY	USB2	USB_CAMERA_N 42
PCH USB Compensation		PCH_50S	COMP_PCH	PCH_USB_RBIA5 20

Electrical Constraint Set	Physical	Spacing	Voltage	
Camera Controller Local Ground				
IS27	GND_PHY	GND	0V	CAM_AGND 42
IS27	GND_PHY	GND	0V	CAM_PLLGND 42


USB Hub

Electrical Constraint Set	Physical	Spacing	
USB 2.0 Hub			
 USB2_HUB_PCH	USB2_PHY	USB2	USB_PCH_7_P 20 21
 USB2_HUB_PCH	USB2_PHY	USB2	USB_PCH_7_N 20 21
 USB2_HUB_BT	USB2_PHY	USB2	USB_BT_P 27 38
 USB2_HUB_BT	USB2_PHY	USB2	USB_BT_N 27 38
 USB2_HUB_RT	USB2_PHY	USB2	USB_BT_MUX_P 35
 USB2_HUB_RT	USB2_PHY	USB2	USB_BT_MUX_N 35
 USB_HUB_PHY	USB_HUB_PHY	USB_HUB	USB_HUB_2P 27
 USB_HUB_PHY	USB_HUB_PHY	USB_HUB	USB_HUB_2N 27
USB 2.0 Hub Misc.			
 USB_HUB_PHY	USB_HUB_PHY	USB_HUB	USB_HUB_RESET_L 27
 USB_HUB_PHY	USB_HUB_PHY	USB_HUB	USB_HUB_VBUS_DET 27
 USB_HUB_PHY	USB_HUB_PHY	USB_HUB	USB_HUB_NON_REM0 27
 USB_HUB_PHY	USB_HUB_PHY	USB_HUB	USB_HUB_NON_REM1 27
 USB_HUB_PHY	USB_HUB_PHY	USB_HUB	USB_HUB_HS_IND 27
USB 2.0 Hub Compensation			
 PCH_S0S	PCH_S0S	COMP_PCH	USB_HUB_RBIA5 27
USB 2.0 Hub Crystal			
 CLK_XTAL	CLK_XTAL	XTAL	USB_HUB_XTAL1 27
 CLK_XTAL	CLK_XTAL	XTAL	USB_HUB_XTAL2 27
 CLK_XTAL	CLK_XTAL	XTAL	USB_HUB_XTAL2_R 27

Camera Controller

Electrical Constraint Set		Physical	Spacing	
SMIA				
HS02	SMIA_DATA	SMIA_DIFF_PHY	SMIA_DIFF	SMIA_DATA_P 42
HS02	SMIA_DATA	SMIA_DIFF_PHY	SMIA_DIFF	SMIA_DATA_N 42
HS00	SMIA_CLK	SMIA_DIFF_PHY	SMIA_DIFF	SMIA_CLK_P 42
HS00	SMIA_CLK	SMIA_DIFF_PHY	SMIA_DIFF	SMIA_CLK_N 42
MISC				
HS00		SPT_S0S	SPT	CAM_SF_CLK 42
HS00		SPT_S0S	SPT	CAM_SF_CLK_R 42
HS00		SPT_S0S	SPT	CAM_SF_DIN 42
HS00		SPT_S0S	SPT	CAM_SF_DIN_R 42
HS00		SPT_S0S	SPT	CAM_SF_CS_L 42
HS00		SPT_S0S	SPT	CAM_SF_WP_L 42
HS00		SPT_S0S	SPT	CAM_SF_DOUT 42
HS00		SPT_S0S	SPT	CAM_SF_DOUT_R 42
HS00		SPT_S0S	SPT	CAM_SF_HOLD_L 42
HS00		CAM_PHY	CAM	CAM_USB_VRES 42
HS00		CAM_PHY	CAM	MIPI_RESISTOR 42
HS00			PH	CAM_EXT_BOOT_L 43
HS00			PH	PCH_CAM_EXT_BOOT_R_L 43
HS00			PH	CAM_P1V2_RST_HOLDOFF 43
HS00			PH	CAM_P1V2_RST_HOLDOFF_L 43
I2C				
HS00		SMB_PHY	SMB	I2C_CAMSENSOR_SDA 42
HS00		SMB_PHY	SMB	I2C_CAMSENSOR_SCL 42
HS00		SMB_PHY	SMB	SMB_ALS_F_SDA 42
HS00		SMB_PHY	SMB	SMB_ALS_F_SCL 42
Camera Controller Crystal				
HS00		CLK_XTAL	XTAL	CAM_XTAL_IN 42
HS00		CLK_XTAL	XTAL	CAM_XTAL_OUT 42
HS00		CLK_XTAL	XTAL	CAM_XTAL_OUT_R 42

SYNC MASTER=D8 KOSECOFF		SYNC DATE=06/22/2012	
PAGE TITLE			
USB/Camera Constraints			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-9504	D
		REVISION	
		5.3.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 126 OF 143	
		SHEET 102 OF 117	



D

D

C

C

B

B

A

A

SYNC_MASTER=D8_MARK

SYNC_DATE=04/23/2012

PAGE_TITLE

SMBus/Sensor Constraints

 Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING_NUMBER051-9504

REVISION5.3.0

BRANCH

PAGE127 OF 143

SHEET103 OF 117

GDDR5

GDDR5-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
GDDR_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
GDDR_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	12 MM	=STANDARD	=STANDARD
GDDR_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
GDDR_MA_PHY	*	GDDR_45S
GDDR_ADBI_PHY	*	GDDR_45S
GDDR_CTRL_PHY	*	GDDR_45S
GDDR_CLK_PHY	*	GDDR_80D
GDDR_DQ_PHY	*	GDDR_45S
GDDR_EDC_PHY	*	GDDR_45S
GDDR_DBI_PHY	*	GDDR_45S
GDDR_WCK_PHY	*	GDDR_80D

Main Segment Min Spacing Rules for 4.5 Gbps or Less (AMD Doc# 49919)

[illegible]

GDDR5-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GDDR_ISO	*	=3x_DIELECTRIC	?
GDDR_ISO	TOP, BOTTOM	=5x_DIELECTRIC	?
GDDR_MA2MA	*	=2x_DIELECTRIC	?
GDDR_MA2MA	TOP, BOTTOM	=3x_DIELECTRIC	?
GDDR_ADBI2ADBI	*	=2x_DIELECTRIC	?
GDDR_ADBI2ADBI	TOP, BOTTOM	=2x_DIELECTRIC	?
GDDR_CTRL2CTRL	*	=2x_DIELECTRIC	?
GDDR_CTRL2CTRL	TOP, BOTTOM	=2x_DIELECTRIC	?
GDDR_CLK2CLK	*	=3x_DIELECTRIC	?
GDDR_CLK2CLK	TOP, BOTTOM	=5x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GDDR_DQ2DQ	*	=3x_DIELECTRIC	?
GDDR_DQ2DQ	TOP, BOTTOM	=3x_DIELECTRIC	?
GDDR_EDC_ISO	*	=3X_DIELECTRIC	?
GDDR_EDC_ISO	TOP, BOTTOM	=5X_DIELECTRIC	?
GDDR_EDC2EDC	*	=3X_DIELECTRIC	?
GDDR_EDC2EDC	TOP, BOTTOM	=5X_DIELECTRIC	?
GDDR_DBI2DBI	*	=3x_DIELECTRIC	?
GDDR_DBI2DBI	TOP, BOTTOM	=3x_DIELECTRIC	?
GDDR_WCK2WCK	*	=3X_DIELECTRIC	?
GDDR_WCK2WCK	TOP, BOTTOM	=5x_DIELECTRIC	?

Constraints (x in $\{A, B\}$, y in $\{0, 1\}$)

Memory Address: M_{Axy}[8:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GDDR_*_*_MA	*	*	GDDR_ISO
GDDR_*_*_MA	=SAME	*	GDDR_MA2MA

Address Dynamic Bus Inversion: ADBIx

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GDDR_*_*_ADBI	*	*	GDDR_ISO
GDDR_*_*_ADBI	=SAME	*	GDDR_ADBI2ADBI

Control: Reset, CKExy, CSxy, WExy, RASxy, CASxy

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GDDR_CTRL	*	*	GDDR_ISO
GDDR_*_*_CTRL	*	*	GDDR_ISO
GDDR_*_*_*_CTRL	=SAME	*	GDDR_CTRL2CTRL

Clock: CKxy

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GDDR_*_*_CLK	*	*	GDDR_ISO
GDDR_*_*_CLK	=SAME	*	GDDR_CLK2CLK

GPU

GPU-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_GPU_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

GPU-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_GPU_ISO	*	=4:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_GPU	*	*	CLK_GPU_ISO

GDDR5 Frame Buffer A

Electrical Constraint Set		Physical	Spacing		
Memory Address					
MEM0	GDDR A0 MA	GDDR MA PHY	GDDR A 0 MA	FB A0 A<8..0>	NO TEST=TRUE 77 79
MEM1	GDDR A1 MA	GDDR MA PHY	GDDR A 1 MA	FB A1 A<8..0>	NO TEST=TRUE 77 79
Address Dynamic Bus Inv					
FE00	GDDR A0 ADBT	GDDR ADBT PHY	GDDR A 0 ADBT	FB A0 ABT L	NO TEST=TRUE 77 79
FE01	GDDR A1 ADBT	GDDR ADBT PHY	GDDR A 1 ADBT	FB A1 ABT L	NO TEST=TRUE 77 79
Control					
FE04	GDDR A0 CKE	GDDR CTRL PHY	GDDR A 0 CTRL	FB A0 CKE L	NO TEST=TRUE 77 79
FE05	GDDR A0 CTRL	GDDR CTRL PHY	GDDR A 0 CTRL	FB A0 CS L	NO TEST=TRUE 77 79
FE06	GDDR A0 CTRL	GDDR CTRL PHY	GDDR A 0 CTRL	FB A0 WE L	NO TEST=TRUE 77 79
FE07	GDDR A0 CTRL	GDDR CTRL PHY	GDDR A 0 CTRL	FB A0 CAS L	NO TEST=TRUE 77 79
FE08	GDDR A0 CTRL	GDDR CTRL PHY	GDDR A 0 CTRL	FB A0 RAS L	NO TEST=TRUE 77 79
FE09	GDDR A1 CKE	GDDR CTRL PHY	GDDR A 1 CTRL	FB A1 CKE L	NO TEST=TRUE 77 79
FE10	GDDR A1 CTRL	GDDR CTRL PHY	GDDR A 1 CTRL	FB A1 CS L	NO TEST=TRUE 77 79
FE11	GDDR A1 CTRL	GDDR CTRL PHY	GDDR A 1 CTRL	FB A1 WE L	NO TEST=TRUE 77 79
FE12	GDDR A1 CTRL	GDDR CTRL PHY	GDDR A 1 CTRL	FB A1 CAS L	NO TEST=TRUE 77 79
FE13	GDDR A1 CTRL	GDDR CTRL PHY	GDDR A 1 CTRL	FB A1 RAS L	NO TEST=TRUE 77 79
Clock					
FE16	GDDR A0 CLK	GDDR CLK PHY	GDDR A 0 CLK	FB A0 CLK P	NO TEST=TRUE 77 79
FE17	GDDR A0 CLK	GDDR CLK PHY	GDDR A 0 CLK	FB A0 CLK N	NO TEST=TRUE 77 79
FE18	GDDR A1 CLK	GDDR CLK PHY	GDDR A 1 CLK	FB A1 CLK P	NO TEST=TRUE 77 79
FE19	GDDR A1 CLK	GDDR CLK PHY	GDDR A 1 CLK	FB A1 CLK N	NO TEST=TRUE 77 79
Data					
FE20	GDDR A0 DQ BYTE0	GDDR DQ PHY	GDDR A 0 DQ	FB A0 DQ<7..0>	NO TEST=TRUE 77 79
FE21	GDDR A0 DQ BYTE1	GDDR DQ PHY	GDDR A 0 DQ	FB A0 DQ<15..8>	NO TEST=TRUE 77 79
FE22	GDDR A0 DQ BYTE2	GDDR DQ PHY	GDDR A 0 DQ	FB A0 DQ<23..16>	NO TEST=TRUE 77 79
FE23	GDDR A0 DQ BYTE3	GDDR DQ PHY	GDDR A 0 DQ	FB A0 DQ<31..24>	NO TEST=TRUE 77 79
FE24	GDDR A1 DQ BYTE0	GDDR DQ PHY	GDDR A 1 DQ	FB A1 DQ<7..0>	NO TEST=TRUE 77 79
FE25	GDDR A1 DQ BYTE1	GDDR DQ PHY	GDDR A 1 DQ	FB A1 DQ<15..8>	NO TEST=TRUE 77 79
FE26	GDDR A1 DQ BYTE2	GDDR DQ PHY	GDDR A 1 DQ	FB A1 DQ<23..16>	NO TEST=TRUE 77 79
FE27	GDDR A1 DQ BYTE3	GDDR DQ PHY	GDDR A 1 DQ	FB A1 DQ<31..24>	NO TEST=TRUE 77 79
Error Detection					
FE30	GDDR A0 EDC0	GDDR EDC PHY	GDDR A 0 EDC	FB A0 EDC<0>	NO TEST=TRUE 77 79
FE31	GDDR A0 EDC1	GDDR EDC PHY	GDDR A 0 EDC	FB A0 EDC<1>	NO TEST=TRUE 77 79
FE32	GDDR A0 EDC2	GDDR EDC PHY	GDDR A 0 EDC	FB A0 EDC<2>	NO TEST=TRUE 77 79
FE33	GDDR A0 EDC3	GDDR EDC PHY	GDDR A 0 EDC	FB A0 EDC<3>	NO TEST=TRUE 77 79
FE34	GDDR A1 EDC0	GDDR EDC PHY	GDDR A 1 EDC	FB A1 EDC<0>	NO TEST=TRUE 77 79
FE35	GDDR A1 EDC1	GDDR EDC PHY	GDDR A 1 EDC	FB A1 EDC<1>	NO TEST=TRUE 77 79
FE36	GDDR A1 EDC2	GDDR EDC PHY	GDDR A 1 EDC	FB A1 EDC<2>	NO TEST=TRUE 77 79
FE37	GDDR A1 EDC3	GDDR EDC PHY	GDDR A 1 EDC	FB A1 EDC<3>	NO TEST=TRUE 77 79
Data Dynamic Bus Inv					
FE39	GDDR A0 DBT0	GDDR DBT PHY	GDDR A 0 DBT	FB A0 DBT L<0>	NO TEST=TRUE 77 79
FE40	GDDR A0 DBT1	GDDR DBT PHY	GDDR A 0 DBT	FB A0 DBT L<1>	NO TEST=TRUE 77 79
FE41	GDDR A0 DBT2	GDDR DBT PHY	GDDR A 0 DBT	FB A0 DBT L<2>	NO TEST=TRUE 77 79
FE42	GDDR A0 DBT3	GDDR DBT PHY	GDDR A 0 DBT	FB A0 DBT L<3>	NO TEST=TRUE 77 79
FE43	GDDR A1 DBT0	GDDR DBT PHY	GDDR A 1 DBT	FB A1 DBT L<0>	NO TEST=TRUE 77 79
FE44	GDDR A1 DBT1	GDDR DBT PHY	GDDR A 1 DBT	FB A1 DBT L<1>	NO TEST=TRUE 77 79
FE45	GDDR A1 DBT2	GDDR DBT PHY	GDDR A 1 DBT	FB A1 DBT L<2>	NO TEST=TRUE 77 79
FE46	GDDR A1 DBT3	GDDR DBT PHY	GDDR A 1 DBT	FB A1 DBT L<3>	NO TEST=TRUE 77 79
Forwarded Clock					
FE50	GDDR A0 WCK0	GDDR WCK PHY	GDDR A 0 WCK	FB A0 WCLK P<0>	NO TEST=TRUE 77 79
FE51	GDDR A0 WCK0	GDDR WCK PHY	GDDR A 0 WCK	FB A0 WCLK N<0>	NO TEST=TRUE 77 79
FE52	GDDR A0 WCK1	GDDR WCK PHY	GDDR A 0 WCK	FB A0 WCLK P<1>	NO TEST=TRUE 77 79
FE53	GDDR A0 WCK1	GDDR WCK PHY	GDDR A 0 WCK	FB A0 WCLK N<1>	NO TEST=TRUE 77 79
FE54	GDDR A1 WCK0	GDDR WCK PHY	GDDR A 1 WCK	FB A1 WCLK P<0>	NO TEST=TRUE 77 79
FE55	GDDR A1 WCK0	GDDR WCK PHY	GDDR A 1 WCK	FB A1 WCLK N<0>	NO TEST=TRUE 77 79
FE56	GDDR A1 WCK1	GDDR WCK PHY	GDDR A 1 WCK	FB A1 WCLK P<1>	NO TEST=TRUE 77

GPU

Electrical Constraint Set	Physical	Spacing	
Clocks			
PEX0	CLK_GPU_55S	CLK_GPU	PEX_TSTCLK_0_PL 75
PEX0	CLK_GPU_55S	CLK_GPU	PEX_TSTCLK_0_NG 75
PEX0	CLK_PCTE_PHY	CLK_PCTE	GPU_TESTMODE 81
PEX0	CLK_PCTE_PHY	CLK_PCTE	GPU_PEX_TERM 75
PEX0	CLK_GPU_55S	CLK_GPU	FB_A0_CK_MID NO_TEST=TRUE 79
PEX0	CLK_GPU_55S	CLK_GPU	FB_A1_CK_MID NO_TEST=TRUE 78
PEX0	CLK_GPU_55S	CLK_GPU	FB_B0_CK_MID NO_TEST=TRUE 80
PEX0	CLK_GPU_55S	CLK_GPU	FB_B1_CK_MID NO_TEST=TRUE 80
PEX0	CLK_GPU_55S	CLK_GPU	FB_C0_CK_MID NO_TEST=TRUE 80
PEX0	CLK_GPU_55S	CLK_GPU	FB_C1_CK_MID NO_TEST=TRUE 80
PEX0	CLK_GPU_55S	CLK_GPU	FB_D0_CK_MID NO_TEST=TRUE 80
PEX0	CLK_GPU_55S	CLK_GPU	FB_D1_CK_MID NO_TEST=TRUE 80
PEX0	CLK_GPU_55S	CLK_GPU	GPU_JTAG_TCK 78 81
PEX0	CLK_GPU_55S	CLK_GPU	GPU_ROM_SCLK 81 82
PEX0	CLK_GPU_55S	CLK_GPU	GPU_ROM_SCLK_R 82
PEX0	CLK_GPU_55S	CLK_GPU	GPU_XTALOUT 81 82
PEX0	CLK_GPU_55S	CLK_GPU	GPU_OSC_27M_XTALIN 81 82
PEX0	CLK_GPU_55S	CLK_GPU	GPU_OSC_27M_XTALIN 81 82
SMB			
PEX0	SMB_PHY	SMB	GPU_SMB_CLK 81 82
PEX0	SMB_PHY	SMB	GPU_SMB_DAT 81 82
PEX0	SMB_PHY	SMB	GPU_SMB_CLK_R 50 82
PEX0	SMB_PHY	SMB	GPU_SMB_DAT_R 50 82
PCIe Compensation			
PEX0	PCIE_50S	COMP_PCIE	FB_CAL_PD_VDDQ 77
PEX0	PCIE_50S	COMP_PCIE	FB_CAL_PU_GND 77
PEX0	PCIE_50S	COMP_PCIE	FB_CAL_TERM_GND 77

GDDR5 Frame Buffer B

Electrical Constraint Set		Physical	Spacing		
Memory Address					
H009	GDDR_B0_MA	GDDR_MA_PHY	GDDR_B_0_MA	FB_B0_A<8..0>	NO TEST=TRUE 77 80
H009	GDDR_B1_MA	GDDR_MA_PHY	GDDR_B_1_MA	FB_B1_A<8..0>	NO TEST=TRUE 77 80
Address Dynamic Bus Inv					
H009	GDDR_B0_ADBT	GDDR_ADBT_PHY	GDDR_B_0_ADBT	FB_B0_ABT_L	NO TEST=TRUE 77 80
H009	GDDR_B1_ADBT	GDDR_ADBT_PHY	GDDR_B_1_ADBT	FB_B1_ABT_L	NO TEST=TRUE 77 80
Control					
H009	GDDR_B0_CKE	GDDR_CTRL_PHY	GDDR_B_0_CTRL	FB_B0_CKE_L	NO TEST=TRUE 77 80
H009	GDDR_B0_CTRL	GDDR_CTRL_PHY	GDDR_B_0_CTRL	FB_B0_CS_L	NO TEST=TRUE 77 80
H009	GDDR_B0_CTRL	GDDR_CTRL_PHY	GDDR_B_0_CTRL	FB_B0_WE_L	NO TEST=TRUE 77 80
H009	GDDR_B0_CTRL	GDDR_CTRL_PHY	GDDR_B_0_CTRL	FB_B0_CAS_L	NO TEST=TRUE 77 80
H009	GDDR_B0_CTRL	GDDR_CTRL_PHY	GDDR_B_0_CTRL	FB_B0_RAS_L	NO TEST=TRUE 77 80
H009	GDDR_B1_CKE	GDDR_CTRL_PHY	GDDR_B_1_CTRL	FB_B1_CKE_L	NO TEST=TRUE 77 80
H009	GDDR_B1_CTRL	GDDR_CTRL_PHY	GDDR_B_1_CTRL	FB_B1_CS_L	NO TEST=TRUE 77 80
H009	GDDR_B1_CTRL	GDDR_CTRL_PHY	GDDR_B_1_CTRL	FB_B1_WE_L	NO TEST=TRUE 77 80
H009	GDDR_B1_CTRL	GDDR_CTRL_PHY	GDDR_B_1_CTRL	FB_B1_CAS_L	NO TEST=TRUE 77 80
H009	GDDR_B1_CTRL	GDDR_CTRL_PHY	GDDR_B_1_CTRL	FB_B1_RAS_L	NO TEST=TRUE 77 80
Clock					
H009	GDDR_B0_CLK	GDDR_CLK_PHY	GDDR_B_0_CLK	FB_B0_CLK_P	NO TEST=TRUE 77 80
H009	GDDR_B0_CLK	GDDR_CLK_PHY	GDDR_B_0_CLK	FB_B0_CLK_N	NO TEST=TRUE 77 80
H009	GDDR_B1_CLK	GDDR_CLK_PHY	GDDR_B_1_CLK	FB_B1_CLK_P	NO TEST=TRUE 77 80
H009	GDDR_B1_CLK	GDDR_CLK_PHY	GDDR_B_1_CLK	FB_B1_CLK_N	NO TEST=TRUE 77 80
Data					
H009	GDDR_B0_DQ_BYTE0	GDDR_DQ_PHY	GDDR_B_0_DQ	FB_B0_DQ<7..0>	NO TEST=TRUE 77 80
H009	GDDR_B0_DQ_BYTE1	GDDR_DQ_PHY	GDDR_B_0_DQ	FB_B0_DQ<15..8>	NO TEST=TRUE 77 80
H009	GDDR_B0_DQ_BYTE2	GDDR_DQ_PHY	GDDR_B_0_DQ	FB_B0_DQ<23..16>	NO TEST=TRUE 77 80
H009	GDDR_B0_DQ_BYTE3	GDDR_DQ_PHY	GDDR_B_0_DQ	FB_B0_DQ<31..24>	NO TEST=TRUE 77 80
H009	GDDR_B1_DQ_BYTE0	GDDR_DQ_PHY	GDDR_B_1_DQ	FB_B1_DQ<7..0>	NO TEST=TRUE 77 80
H009	GDDR_B1_DQ_BYTE1	GDDR_DQ_PHY	GDDR_B_1_DQ	FB_B1_DQ<15..8>	NO TEST=TRUE 77 80
H009	GDDR_B1_DQ_BYTE2	GDDR_DQ_PHY	GDDR_B_1_DQ	FB_B1_DQ<23..16>	NO TEST=TRUE 77 80
H009	GDDR_B1_DQ_BYTE3	GDDR_DQ_PHY	GDDR_B_1_DQ	FB_B1_DQ<31..24>	NO TEST=TRUE 77 80
Error Detection					
H009	GDDR_B0_EDC0	GDDR_EDC_PHY	GDDR_B_0_EDC	FB_B0_EDC<0>	NO TEST=TRUE 77 80
H009	GDDR_B0_EDC1	GDDR_EDC_PHY	GDDR_B_0_EDC	FB_B0_EDC<1>	NO TEST=TRUE 77 80
H009	GDDR_B0_EDC2	GDDR_EDC_PHY	GDDR_B_0_EDC	FB_B0_EDC<2>	NO TEST=TRUE 77 80
H009	GDDR_B0_EDC3	GDDR_EDC_PHY	GDDR_B_0_EDC	FB_B0_EDC<3>	NO TEST=TRUE 77 80
H009	GDDR_B1_EDC0	GDDR_EDC_PHY	GDDR_B_1_EDC	FB_B1_EDC<0>	NO TEST=TRUE 77 80
H009	GDDR_B1_EDC1	GDDR_EDC_PHY	GDDR_B_1_EDC	FB_B1_EDC<1>	NO TEST=TRUE 77 80
H009	GDDR_B1_EDC2	GDDR_EDC_PHY	GDDR_B_1_EDC	FB_B1_EDC<2>	NO TEST=TRUE 77 80
H009	GDDR_B1_EDC3	GDDR_EDC_PHY	GDDR_B_1_EDC	FB_B1_EDC<3>	NO TEST=TRUE 77 80
Data Dynamic Bus Inv					
H009	GDDR_B0_DBT0	GDDR_DBT_PHY	GDDR_B_0_DBT	FB_B0_DBT_L<0>	NO TEST=TRUE 77 80
H009	GDDR_B0_DBT1	GDDR_DBT_PHY	GDDR_B_0_DBT	FB_B0_DBT_L<1>	NO TEST=TRUE 77 80
H009	GDDR_B0_DBT2	GDDR_DBT_PHY	GDDR_B_0_DBT	FB_B0_DBT_L<2>	NO TEST=TRUE 77 80
H009	GDDR_B0_DBT3	GDDR_DBT_PHY	GDDR_B_0_DBT	FB_B0_DBT_L<3>	NO TEST=TRUE 77 80
H009	GDDR_B1_DBT0	GDDR_DBT_PHY	GDDR_B_1_DBT	FB_B1_DBT_L<0>	NO TEST=TRUE 77 80
H009	GDDR_B1_DBT1	GDDR_DBT_PHY	GDDR_B_1_DBT	FB_B1_DBT_L<1>	NO TEST=TRUE 77 80
H009	GDDR_B1_DBT2	GDDR_DBT_PHY	GDDR_B_1_DBT	FB_B1_DBT_L<2>	NO TEST=TRUE 77 80
H009	GDDR_B1_DBT3	GDDR_DBT_PHY	GDDR_B_1_DBT	FB_B1_DBT_L<3>	NO TEST=TRUE 77 80
Forwarded Clock					
H009	GDDR_B0_WCK0	GDDR_WCK_PHY	GDDR_B_0_WCK	FB_B0_WCK_P<0>	NO TEST=TRUE 77 80
H009	GDDR_B0_WCK0	GDDR_WCK_PHY	GDDR_B_0_WCK	FB_B0_WCK_N<0>	NO TEST=TRUE 77 80
H009	GDDR_B0_WCK1	GDDR_WCK_PHY	GDDR_B_0_WCK	FB_B0_WCK_P<1>	NO TEST=TRUE 77 80
H009	GDDR_B0_WCK1	GDDR_WCK_PHY	GDDR_B_0_WCK	FB_B0_WCK_N<1>	NO TEST=TRUE 77 80
H009	GDDR_B1_WCK0	GDDR_WCK_PHY	GDDR_B_1_WCK	FB_B1_WCK_P<0>	NO TEST=TRUE 7

Frame Buffer Reset

Electrical Constraint Set		Physical	Spacing	
Reset				
H445	GDNR_A0_RESET	GDNR_S6S	GDNR_CTR1	FB_A0_RESET_L
H455	GDNR_A1_RESET	GDNR_S6S	GDNR_CTR1	FB_A1_RESET_L
H460	GDNR_B0_RESET	GDNR_S6S	GDNR_CTR1	FB_B0_RESET_L
H475	GDNR_B1_RESET	GDNR_S6S	GDNR_CTR1	FB_B1_RESET_L
H485	GDNR_C0_RESET	GDNR_S6S	GDNR_CTR1	FB_C0_RESET_L
H495	GDNR_C1_RESET	GDNR_S6S	GDNR_CTR1	FB_C1_RESET_L
H765	GDNR_D0_RESET	GDNR_S6S	GDNR_CTR1	FB_D0_RESET_L
H765	GDNR_D1_RESET	GDNR_S6S	GDNR_CTR1	FB_D1_RESET_L

SYNCH MASTER=D8 AARON		SYNCH DATE=03/13/2012	
PAGE TITLE			
GDDR5/GPU Constraints			
 Apple Inc.		DRAWING NUMBER	051-9504
		SIZE	D
		REVISION	5.3.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE			
PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		132 OF 143	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		108 OF 117	

D

C

B

A

Constraints

BLC High Voltage Output

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
BLC_HV	BLC_HV	*	BLC_CTL_ISO
BLC_HV	*	*	BLC_HV_ISO

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
BLC_PHASE	*	*	PHASE_ISO
BLC_PHASE	BLC_PHASE	*	PHASE_SW2SW
BLC_PHASE	POWER	*	PHASE_SW2PWR
BLC_PHASE	GND	*	PHASE_SW2GND

BLC Control			
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
BLC_CTL	*	*	BLC_CTL_ISO

Physical		Spacing		Voltage	DIDT	NO_TEST		
Input	Bus							
H460	POWER_PHY	POWER		12V			PP12V_S0_BLC_VIN2	89 90 91
H777	POWER_PHY	POWER		12V			PP12V_S0_BLC_VINP	89 91
H80D	POWER_PHY	POWER		14V			PRE_REG_OUT	89 90
H80D	POWER_PHY	POWER		3_3V			BLC_P3V3S	89 91
H80D	POWER_PHY	POWER		3_3V			BLC_P3V3_REF	89 91
H80D	POWER_PHY	POWER		3_3V			BLC_P3V3	89 91
H86C	POWER_PHY	POWER		3_3V			PP3V3_S0_BLC_R	89
H84A	POWER_PHY	POWER		8V			SPTX_VIN	89
H81D	POWER_PHY	POWER		8V			PP8V_BLC	89 90
H81A	POWER_PHY	POWER		8V			BLC_VIN2	89 91
H80A	POWER_PHY	POWER		14V			BOOST_FET_DRAIN	89
H80A	POWER_PHY	POWER		12V			BOOST_VDD	89
H88A	POWER_PHY	POWER		5V			PP5V_S0_BLC_R	89 90 91
H88A	POWER_PHY	POWER		12V			PP12V_S0_BLC_F	91
Local Ground								
H79A	BLC_CTL_PHY	BLC_PHASE		8V			BLC_GND_1	90 91
H80A	BLC_CTL_PHY	BLC_PHASE		8V			BLC_GND_2	90 91
H80A	BLC_CTL_PHY	BLC_PHASE		8V			BLC_GND_3	90 91
H81A	GND_PHY	GND		8V			AGND_BLC	90 91
Backlight								
H75A	BLC_CTL_PHY	BLC_PHASE					LED_DRIVER_GATE1	90
H46A	BLC_CTL_PHY	BLC_PHASE					LED_DRIVER_GATE1_R	90
H79A	BLC_CTL_PHY	BLC_PHASE					LED_DRIVER_GATE2	90
H79A	BLC_CTL_PHY	BLC_PHASE					LED_DRIVER_GATE2_R	90
H80A	BLC_CTL_PHY	BLC_PHASE					LED_DRIVER_GATE3	90
H78A	BLC_CTL_PHY	BLC_PHASE					LED_DRIVER_GATE3_R	90
H78A	BLC_CTL_PHY	BLC_CTL					LED_DRVR_CS_RC_1	90
H78A	BLC_CTL_PHY	BLC_CTL					LED_DRVR_CS_RC_2	90
H78A	BLC_CTL_PHY	BLC_CTL					LED_DRVR_CS_RC_3	90
H80A	BLC_CTL_PHY	BLC_CTL					LED_DRIVER_CS1	90
H80A	BLC_CTL_PHY	BLC_CTL					LED_DRIVER_CS2	90
H80A	BLC_CTL_PHY	BLC_CTL					LED_DRIVER_CS3	90
H82A	BLC_CTL_PHY	BLC_CTL					LED_DRVR_CS_C1	90
H82A	BLC_CTL_PHY	BLC_CTL					LED_DRVR_CS_C2	90
H82A	BLC_CTL_PHY	BLC_CTL					LED_DRVR_CS_C3	90
H83A	BLC_CTL_PHY	BLC_HV		80V			LED_DRIVER_FDBK_R_1	90
H83A	BLC_CTL_PHY	BLC_HV		80V			LED_DRIVER_FDBK_R_2	90
H83A	BLC_CTL_PHY	BLC_HV		80V			LED_DRIVER_FDBK_R_3	90
H83A	BLC_CTL_PHY	BLC_CTL		80V			LED_DRIVER_FDBK1	90
H83A	BLC_CTL_PHY	BLC_CTL		80V			LED_DRIVER_FDBK2	90
H82A	BLC_CTL_PHY	BLC_CTL		80V			LED_DRIVER_FDBK3	90
H83A	BLC_CTL_PHY	BLC_CTL					BLC_PWM_1_R	89 90
H83A	BLC_CTL_PHY	BLC_CTL					BLC_PWM_2_R	89 90
H83A	BLC_CTL_PHY	BLC_CTL					BLC_PWM_3_R	89 90
H83A	BLC_CTL_PHY	BLC_CTL					BLC_PWM_1	90 91
H83A	BLC_CTL_PHY	BLC_CTL					BLC_PWM_2	90 91
H83A	BLC_CTL_PHY	BLC_CTL					BLC_PWM_3	90 91
H81A	BLC_CTL_PHY	BLC_CTL					LED_DRIVER_REF1	90 91
H81A	BLC_CTL_PHY	BLC_CTL					LED_DRIVER_REF2	90 91
H81A	BLC_CTL_PHY	BLC_CTL					LED_DRIVER_REF3	90 91
H76A	BLC_CTL_PHY	BLC_CTL					LED_DRIVER_COMP1	90
H46A	BLC_CTL_PHY	BLC_CTL					LED_DRIVER_COMP2	90
H77A	BLC_CTL_PHY	BLC_CTL					LED_DRIVER_COMP3	90
H82A	BLC_CTL_PHY	BLC_CTL					BCOMP1	90
H82A	BLC_CTL_PHY	BLC_CTL					BCOMP2	90
H82A	BLC_CTL_PHY	BLC_CTL					BCOMP3	90
H83A	BLC_CTL_PHY	BLC_CTL					LED_DRIVER_FLT1	90
H83A	BLC_CTL_PHY	BLC_CTL					LED_DRIVER_FLT2	90
H83A	BLC_CTL_PHY	BLC_CTL					LED_DRIVER_FLT3	90
H83A	BLC_CTL_PHY	BLC_CTL					LED_FLT_R_1	90
H83A	BLC_CTL_PHY	BLC_CTL					LED_FLT_R_2	90
H83A	BLC_CTL_PHY	BLC_CTL					LED_FLT_R_3	90
H85A	BLC_CTL_PHY	BLC_CTL					PRE_REG_OUT_R	89
H85A	BLC_CTL_PHY	BLC_CTL					BOOST_FB	89
H85A	BLC_CTL_PHY	BLC_CTL					BOOST_COMP	89
H85A	BLC_CTL_PHY	BLC_CTL					BOOST_COMP_C	89
H85A	BLC_CTL_PHY	BLC_CTL				TRUE	BOOST_GDRV	89
H85A	BLC_CTL_PHY	BLC_CTL				TRUE	BOOST_GDRV_R	89
H85A	BLC_CTL_PHY	BLC_CTL					BOOST_ISNS	89
H85A	BLC_CTL_PHY	BLC_CTL					BOOST_ISNS_R	89
H46A	BLC_CTL_PHY	BLC_HV		80V			LED_DRVR_DRAIN_1	90
H80A	BLC_CTL_PHY	BLC_HV		80V			LED_DRVR_DRAIN_2	90
H85A	BLC_CTL_PHY	BLC_HV		80V			LED_DRVR_DRAIN_3	90
OUTPUT BUS								
H46D	POWER_BLC_RET	BLC_HV		80V			IS1_BLC_F	91
H46D	POWER_BLC_RET	BLC_HV		80V			IS2_BLC_F	91
H46D	POWER_BLC_RET	BLC_HV		80V			IS3_BLC_F	91
H46D	POWER_BLC_RET	BLC_HV		80V			IS1_BLC	90 91
H46D	POWER_BLC_RET	BLC_HV		80V			IS2_BLC	90 91
H46D	POWER_BLC_RET	BLC_HV		80V			IS3_BLC	90 91
H85A	POWER_BLC_RET	BLC_HV		80V			BLC_LED_P_1	91
H46D	POWER_BLC_RET	BLC_HV		80V			BLC_LED_N_1	91
H46D	POWER_BLC_RET	BLC_HV		80V			BLC_LED_P_2	91
H46D	POWER_BLC_RET	BLC_HV		80V			BLC_LED_N_2	91
H46D	POWER_BLC_RET	BLC_HV		80V			BLC_LED_P_3	91
H46D	POWER_BLC_RET	BLC_HV		80V			BLC_LED_N_3	91
H85A	POWER_BLC	BLC_HV		80V			BLC_VOUT1	90 91
H85A	POWER_BLC	BLC_HV		80V			BLC_VOUT2	90 91
H85A	POWER_BLC	BLC_HV		80V			BLC_VOUT3	90 91

D

Caesar IV (Ethernet/SD)

CIV-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
ENET_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
SD_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
ENET_COMP_PHY	*	ENET_50S
ENET_DIFF_PHY	*	ENET_100D
SD_PHY	*	SD_50S

CIV-specific Spacing Definitions
Ethernet

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_DIFF_ISO	*	=6:1_SPACING	?
ENET_DIFF2DIFF	*	=3:1_SPACING	?
ENET_TRANS_ISO	*	1.27 MM	?
COMP_ENET_ISO	*	=4:1_SPACING	?

Constraints
Ethernet

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_DIFF	*	*	ENET_DIFF_ISO
ENET_DIFF	ENET_DIFF	*	ENET_DIFF2DIFF
ENET_TRANS	*	*	ENET_TRANS_ISO
COMP_ENET	*	*	COMP_ENET_ISO
ENET_TRANS	ENET_TRANS	*	ENET_DIFF2DIFF

2 kV isolation

SD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SD_ISO	*	=3:1_SPACING	?

SD

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SD	*	*	SD_ISO

VENI, VIDI, VICI!

Electrical Constraint Set	Physical	Spacing	
ENET_MDI_NORM	ENET_DIFF_PHY	ENET_DIFF	ENETCONN MDI P<3..0>
ENET_MDI_NORM	ENET_DIFF_PHY	ENET_DIFF	ENETCONN MDI N<3..0>
	ENET_DIFF_PHY	ENET_TRANS	ENETCONN MDI T P<3..0>
	ENET_DIFF_PHY	ENET_TRANS	ENETCONN MDI T N<3..0>
		ENET_TRANS	ENETCONN MCT3
		ENET_TRANS	ENETCONN MCT2
		ENET_TRANS	ENETCONN MCT1
		ENET_TRANS	ENETCONN MCT0
ENET_COMP_PHY	ENET_COMP_PHY	COMP_ENET	ENET_RDAC
SD_DATA	SD_PHY	SD	ENET_CR_DATA<7..0> NO_TEST=TRUE
	SD_PHY	SD	SDCONN_DATA<7..0>
	SD_PHY	SD	SDCONN_DATA R<7..0> NO_TEST=TRUE
SD_CMD	SD_PHY	SD	ENET_SD_CMD NO_TEST=TRUE
	SD_PHY	SD	SDCONN_CMD NO_TEST=TRUE
	SD_PHY	SD	SDCONN_CMD R NO_TEST=TRUE
SD_CLK	SD_PHY	SD	ENET_SD_CLK NO_TEST=TRUE
	SD_PHY	SD	SDCONN_CLK NO_TEST=TRUE
	SD_PHY	SD	SDCONN_CLK R NO_TEST=TRUE
	SD_PHY	SD	ENET_MEDIA_SENSE
	SD_PHY	SD	ENET_SD_DETECT L
	SD_PHY	SD	SDCONN_WP
CIV SPI	SPI_50S	SPI	ENET_SCLK
	SPI_50S	SPI	ENET_MISO
	SPI_50S	SPI	ENET_MOSI
	SPI_50S	SPI	ENET_CS_L

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

DCBABA

BOOST_*		
	Spacing	Netname
1608	GENERIC ISO	BOOST_BP
1608	GENERIC ISO	BOOST_BYPASS
1608	GENERIC ISO	BOOST_BYPASS_GATE
1608	PM	BOOST_EN_GATE
1608	PM	BOOST_EN_L
1608	GENERIC ISO	BOOST_RC
1608	GENERIC ISO	BOOST_SS

DP_*			
	Physical	Spacing	Netname
FE80		PM	DP_AUXIO_EN
FE80		PM	DP_GPU_MUX_EN
FE80		GENERIC_ISO	DP_INTPNL_HPD
FE80		GENERIC_ISO	DP_INT_EG_HPD
FE80	TBT_GEN_55S	TBT_GEN	DP_TBTPA_ODC_CLK
FE80	TBT_GEN_55S	TBT_GEN	DP_TBTPA_ODC_DATA
FE80		GENERIC_ISO	DP_TBTPA_HPD
FE80	TBT_GEN_55S	TBT_GEN	DP_TBTPB_ODC_CLK
FE80	TBT_GEN_55S	TBT_GEN	DP_TBTPB_ODC_DATA
FE80		GENERIC_ISO	DP_TBTPB_HPD

[illegible]

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

DCBA

I72

I73

I74

I75

Y82

Y83

I89190I92Y95

I100
I101

I112

Y116

I117

I118

I122
I123

I127

AUTO-CONSTRAINTS PG 6

SMC_*

Physical	Spacing	Netname
16	GENERIC ISO	SMC ROMBOOT 48 49
16	GENERIC ISO	SMC RUNTIME SCI L 15 21 47
16	GENERIC ISO	SMC RX L 47 48 49
16	PM	SMC S4 WAKESRC_EN 35 47 48
16	GENERIC ISO	SMC TCK 47 48 49
16	GENERIC ISO	SMC TDI 47 48 49
17	GENERIC ISO	SMC TDO 47 48 49
16	PM	SMC THRMTRIP 47 48
16	GENERIC ISO	SMC TMS 47 48 49
16	GENERIC ISO	SMC TO BLC_RX_L 48
16	GENERIC ISO	SMC TO BLC_TX_L 48
16	GENERIC ISO	SMC TX L 47 48 49
16	PM	SMC WAKE_L 47
16	GENERIC ISO	SMC WAKE_SCI_L 15 21 47
16	CLK XTAL	SMC XTAL 47 48
16	CLK XTAL	SMC XTAL_R 48

SML_*

Physical	Spacing	Netname
16	SMB_PHY	SMB 18 50
16	SMB_PHY	SMB 18 50
16	SMB_PHY	SMB 18 50
16	SMB_PHY	SMB 18 50

SPI_*

Spacing	Netname
16	GENERIC ISO SPI_DESCRIPTOR_OVERRIDE_L 15 47

SSD_*

Spacing	Netname
16	GENERIC ISO SSD_CLKREQ_L 15 18

SYS_*

Spacing	Netname
16	PM SYS_PWROK_R 65

TBT_*

Physical	Spacing	Voltage	Netname
12	GENERIC ISO	3.3V	TBT A BIAS 66
12	TBT_GEN_55S	TBT_GEN	TBT A_CONFIG1_RC 66
12	PM		TBT A_HV_EN 36 66
12	GENERIC ISO	3.3V	TBT B BIAS 68
12	TBT_GEN_55S	TBT_GEN	TBT B_CONFIG1_RC 68
12	PM		TBT B_HV_EN 36 68
12	GENERIC ISO		TBT_CLKREQ_ISOL_L 38
12	GENERIC ISO		TBT_CLKREQ_L 15 38
12	GENERIC ISO		TBT_DDC_XBAR_EN_L 36 85
12	GENERIC ISO		TBT_EN_CIO_PWR 38
12	PM		TBT_EN_CIO_PWR_L 36 38
12	GENERIC ISO		TBT_EN_LC_ISOL 38
12	GENERIC ISO		TBT_EN_LC_PWR 36 38
12	GENERIC ISO		TBT_PCH_CLKREQ_L 15 21
12	PM		TBT_PWR_EN 15 26 36
12	PM		TBT_PWR_EN_PCH 18 26
12	PM		TBT_PWR_ON_POC_RST_L 36 38
12	PM		TBT_PWR_REQ_L 15 20 36
12	PM		TBT_S0_EN 64
12	PM		TBT_SW_RESET_L 21 38

TSNS_*

Electrical	Physical	Spacing	Netname
12	SNS_TEMP	SNS_DIFF_PHY	SENSE TSNS_1_1_N 53
12	SNS_TEMP	SNS_DIFF_PHY	SENSE TSNS_1_1_P 53
12	SNS_TEMP	SNS_DIFF_PHY	SENSE TSNS_1_2_N 53
12	SNS_TEMP	SNS_DIFF_PHY	SENSE TSNS_1_2_P 53
12	SNS_TEMP	SNS_DIFF_PHY	SENSE TSNS_1_3_N 53
12	SNS_TEMP	SNS_DIFF_PHY	SENSE TSNS_1_3_P 53
12	SNS_TEMP	SNS_DIFF_PHY	SENSE TSNS_2_1_N 53
12	SNS_TEMP	SNS_DIFF_PHY	SENSE TSNS_2_1_P 53
12	SNS_TEMP	SNS_DIFF_PHY	SENSE TSNS_2_2_N 53
12	SNS_TEMP	SNS_DIFF_PHY	SENSE TSNS_2_2_P 53
12	SNS_TEMP	SNS_DIFF_PHY	SENSE TSNS_2_3_N 53
12	SNS_TEMP	SNS_DIFF_PHY	SENSE TSNS_2_3_P 53
12	SNS_TEMP	SNS_DIFF_PHY	SENSE TSNS_2_4_N 53
12	SNS_TEMP	SNS_DIFF_PHY	SENSE TSNS_2_4_P 53
12	SNS_TEMP	SNS_DIFF_PHY	SENSE TSNS_2_5_N 53
12	SNS_TEMP	SNS_DIFF_PHY	SENSE TSNS_2_5_P 53
12	SNS_TEMP	SNS_DIFF_PHY	SENSE TSNS_2_6_N 53
12	SNS_TEMP	SNS_DIFF_PHY	SENSE TSNS_2_6_P 53
12	SNS_TEMP	SNS_DIFF_PHY	SENSE TSNS_2_7_N 53
12	SNS_TEMP	SNS_DIFF_PHY	SENSE TSNS_2_7_P 53
12	SNS_TEMP	SNS_DIFF_PHY	SENSE TSNS_ACDC_N 6 53
12	SNS_TEMP	SNS_DIFF_PHY	SENSE TSNS_ACDC_P 6 53
12	SNS_TEMP	SNS_DIFF_PHY	SENSE TSNS_SKIN_N 53
12	SNS_TEMP	SNS_DIFF_PHY	SENSE TSNS_SKIN_P 53

UVP_*

Spacing	Netname
16	PM UVP_IN_1 91
16	PM UVP_IN_1_REF 91
16	PM UVP_IN_2 91
16	PM UVP_IN_3 91
16	PM UVP_IN_4 91
16	PM UVP_REF 91

VREFMRGN_*

Spacing	Netname
12	GENERIC ISO VREFMRGN_CA_SODIMMA_EN 34
12	GENERIC ISO VREFMRGN_CA_SODIMMB_EN 34

VTTCLAMP_*

Spacing	Netname
12	GENERIC ISO VTTCLAMP_EN 28
12	GENERIC ISO VTTCLAMP_L 28

WOL_*

Spacing	Netname
12	GENERIC ISO WOL_EN 15 21 48