








SYNC MASTER=J13 MLB NON POR		SYNC DATE=11/10/2011	
PAGE TITLE			
System Block Diagram			
 Apple Inc.		DRAWING NUMBER	051-9277
		REVISION	2.8.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	2 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	2 OF 73
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



8

7

6

5

4

3

2

1

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
085-3939	J13 MLB DEVELOPMENT BOM	J13_DEVEL_ENG
607-9090	CMN PTS,PCBA,MLB,J13	J13_COMMON
639-3552	PCBA,MLB,1.7GHZ,SA 4GB,J13	J13_CMNPTS,EEEE:DYRQ,CPU:1.7GHZ,DOR3:SAMSUNG_4GB
639-3553	PCBA,MLB,1.5GHZ,SA 4GB,J13	J13_CMNPTS,EEEE:DYRM,CPU:1.5GHZ,DOR3:SAMSUNG_4GB
639-3554	PCBA,MLB,1.5GHZ,HY 4GB,J13	J13_CMNPTS,EEEE:DYRN,CPU:1.5GHZ,DOR3:HYNIX_4GB
639-3555	PCBA,MLB,1.5GHZ,HY 8GB,J13	J13_CMNPTS,EEEE:DYRL,CPU:1.5GHZ,DOR3:HYNIX_8GB
639-3556	PCBA,MLB,1.7GHZ,HY 8GB,J13	J13_CMNPTS,EEEE:DYRQ,CPU:1.7GHZ,DOR3:HYNIX_8GB
639-3557	PCBA,MLB,1.7GHZ,HY 4GB,J13	J13_CMNPTS,EEEE:DYRP,CPU:1.7GHZ,DOR3:HYNIX_4GB
639-3645	PCBA,MLB,1.5GHZ,EL 8GB,J13	J13_CMNPTS,EEEE:F0TC,CPU:1.5GHZ,DOR3:ELPIDA_8GB
639-3644	PCBA,MLB,1.7GHZ,EL 8GB,J13	J13_CMNPTS,EEEE:F0TD,CPU:1.7GHZ,DOR3:ELPIDA_8GB
639-3760	PCBA,MLB,1.8GHZ,SA 4GB,J13	J13_CMNPTS,EEEE:F25Q,CPU:1.8GHZ,DOR3:SAMSUNG_4GB
639-3761	PCBA,MLB,1.8GHZ,HY 8GB,J13	J13_CMNPTS,EEEE:F25T,CPU:1.8GHZ,DOR3:HYNIX_8GB
639-3762	PCBA,MLB,1.8GHZ,HY 4GB,J13	J13_CMNPTS,EEEE:F25R,CPU:1.8GHZ,DOR3:HYNIX_4GB
639-3763	PCBA,MLB,1.8GHZ,EL 8GB,J13	J13_CMNPTS,EEEE:F25P,CPU:1.8GHZ,DOR3:ELPIDA_8GB
639-3764	PCBA,MLB,2.0GHZ,SA 4GB,J13	J13_CMNPTS,EEEE:F25V,CPU:2.0GHZ,DOR3:SAMSUNG_4GB
639-3765	PCBA,MLB,2.0GHZ,HY 8GB,J13	J13_CMNPTS,EEEE:F25W,CPU:2.0GHZ,DOR3:HYNIX_8GB
639-3766	PCBA,MLB,2.0GHZ,HY 4GB,J13	J13_CMNPTS,EEEE:F25U,CPU:2.0GHZ,DOR3:HYNIX_4GB
639-3767	PCBA,MLB,2.0GHZ,EL 8GB,J13	J13_CMNPTS,EEEE:F25V,CPU:2.0GHZ,DOR3:ELPIDA_8GB
639-3790	PCBA,MLB,1.7GHZ,SA 8GB,J13	J13_CMNPTS,EEEE:F27V,CPU:1.7GHZ,DOR3:SAMSUNG_8GB
639-3791	PCBA,MLB,1.8GHZ,SA 8GB,J13	J13_CMNPTS,EEEE:F27Q,CPU:1.8GHZ,DOR3:SAMSUNG_8GB
639-3792	PCBA,MLB,2.0GHZ,SA 8GB,J13	J13_CMNPTS,EEEE:F27R,CPU:2.0GHZ,DOR3:SAMSUNG_8GB
639-3793	PCBA,MLB,1.7GHZ,EL 4GB,J13	J13_CMNPTS,EEEE:F27W,CPU:1.7GHZ,DOR3:ELPIDA_4GB
639-3794	PCBA,MLB,1.8GHZ,EL 4GB,J13	J13_CMNPTS,EEEE:F27Y,CPU:1.8GHZ,DOR3:ELPIDA_4GB
639-3795	PCBA,MLB,2.0GHZ,EL 4GB,J13	J13_CMNPTS,EEEE:F27Y,CPU:2.0GHZ,DOR3:ELPIDA_4GB

Bar Code Labels / EEEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DYRK]	CRITICAL	EEEE:DYRK
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DYRL]	CRITICAL	EEEE:DYRL
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DYRM]	CRITICAL	EEEE:DYRM
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DYRN]	CRITICAL	EEEE:DYRN
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DYRP]	CRITICAL	EEEE:DYRP
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DYRQ]	CRITICAL	EEEE:DYRQ
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F0TC]	CRITICAL	EEEE:F0TC
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F0TD]	CRITICAL	EEEE:F0TD
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F25N]	CRITICAL	EEEE:F25N
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F25P]	CRITICAL	EEEE:F25P
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F25Q]	CRITICAL	EEEE:F25Q
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F25R]	CRITICAL	EEEE:F25R
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F25T]	CRITICAL	EEEE:F25T
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F25V]	CRITICAL	EEEE:F25V
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F25W]	CRITICAL	EEEE:F25W
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F25Y]	CRITICAL	EEEE:F25Y
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F27Q]	CRITICAL	EEEE:F27Q
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F27R]	CRITICAL	EEEE:F27R
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F27T]	CRITICAL	EEEE:F27T
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F27V]	CRITICAL	EEEE:F27V
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F27W]	CRITICAL	EEEE:F27W
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F27Y]	CRITICAL	EEEE:F27Y

Sub BOM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
085-3939	1	J13 MLB DEVELOPMENT	DEVEL	CRITICAL	DEVEL_BOM
607-9090	1	CMN PTS,PCBA,MLB,J13	CMNPTS	CRITICAL	J13_CMNPTS

Revision History

Revision History	
051-9277	D
2.8.0	
4 OF 109	
4 OF 73	

8

7

6

5

4

3

2

1

D

C

B

A



J13 BOM GROUPS

BOM GROUP	BOM OPTIONS
J13_COMMON	ALTERNATE,COMMON,J13_MISC,J13_DEBUG:ENG,J13_PROGPARTS,USBHUB2514B,EDP:YES,PCH_C1
J13_MISC	CPUMEM_SIG:NO,HUB_NONREM,TBT,NPMS:YES,P2SV5_DCIN:NO,TPAD_PCH:NO,SKIP_SV3V3:INAUDIBLE,BTWPB:S4,TBTHT:P15V,LVDDR3_BH:YES,ASQ_ACOUSTIC:NO
J13_PROGPARTS	BOOTFROM_PROG,SMC_PROG,TBTFROM:PROG
J13_DEVEL:ENG	ALTERNATE,BKLT:ENG,XDP_CONN,XDP_CPU:8PM,XDP_PCH,LPCPLUS,DORVREF_DAC,VREFDQ:M1_M3,VREFCA:LDO,LDO,LPCPLUS,VCCIOISNS_PROD,AIRPORTISNS_PROD,HDDISNS_PROD,LCDKBLTISNS_PROD
J13_DEVEL:PVT	LPCPLUS,XDP_CONN
J13_DEBUG:ENG	DEVEL_BOM,M0J0:YES,XDP
J13_DEBUG:PVT	DEVEL_BOM,BKLT:PROD,M0J0:YES,XDP,XDP_CPU:8PM,VREFDQ:LDO,VREFCA:LDO,VCCIOISNS_PROD,AIRPORTISNS_PROD,HDDISNS_PROD,LCDKBLTISNS_PROD
J13_DEBUG:PROD	BKLT:PROD,M0J0:YES,XDP,XDP_CPU:8PM,VREFDQ:LDO,VREFCA:LDO,LPCPLUS,VCCIOISNS_PROD,AIRPORTISNS_PROD,HDDISNS_PROD,LCDKBLTISNS_PROD
DDR3:HYNIX_4GB	RAMCFG0:L,RAMCFG1:L,RAMCFG2:L,RAMCFG3:L,DRAM_TYPE:HYNIX_4GB
DDR3:HYNIX_8GB	RAMCFG0:L,RAMCFG1:L,RAMCFG2:H,RAMCFG3:L,DRAM_TYPE:HYNIX_8GB
DDR3:SAMSUNG_4GB	RAMCFG0:L,RAMCFG1:H,RAMCFG2:L,RAMCFG3:L,DRAM_TYPE:SAMSUNG_4GB
DDR3:SAMSUNG_8GB	RAMCFG0:L,RAMCFG1:H,RAMCFG2:H,RAMCFG3:L,DRAM_TYPE:SAMSUNG_8GB
DDR3:ELPIDA_8GB	RAMCFG0:H,RAMCFG1:H,RAMCFG2:H,RAMCFG3:L,DRAM_TYPE:ELPIDA_8GB
DDR3:ELPIDA_4GB	RAMCFG0:H,RAMCFG1:H,RAMCFG2:L,RAMCFG3:L,DRAM_TYPE:ELPIDA_4GB

Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
335S0865	1	IC,SERIAL SPI EEPROM,256KBIT,20MHZ,MLP8	U3690	CRITICAL	TBTROM:BLANK
341S3475	1	IC,EEPROM,CR,V24-1,J11/J13	U3690	CRITICAL	TBTROM:PROD
338S1098	1	IC,SMC12-A3,40MHZ/50MKIPS MCU,9X9,157BGA	U4900	CRITICAL	SMC_BLANK
338S1065	1	IC,SMC12-40MHZ/50MKIPS MCU, 9X9,157BGA	U4900	CRITICAL	SMC_BLANK
341S3433	1	IC,SMC_V2-1A43,Proto18,J13	U4900	CRITICAL	SMC_PROD
335S0809	1	64 MBIT SPI SERIAL DUAL I/O FLASH,Micron14	U6100	CRITICAL	BOOTROM:BLANK
335S0803	1	64 MBIT SPI SERIAL DUAL I/O FLASH,Noronyx	U6100	CRITICAL	BOOTROM:BLANK
341S3482	1	IC,EFI ROM,PROTO18,J13 J11	U6100	CRITICAL	BOOTROM_PROD

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S0855	376S0613		ALL	Diodes alt to Toshiba
376S0977	376S0859		ALL	Diodes alt to Toshiba
376S0972	376S0612		ALL	Bohm alt to Toshiba
138S0676	138S0691		ALL	Murata alt to Samsung
371S0709	371S0652		ALL	NXP alt to NXP
138S0671	138S0673		ALL	Taiyo alt to Murata
376S0790	376S0928		ALL	TI alt to Fairchild
152S1462	152S1295		ALL	Toko alt for NMC inductor
152S1085	152S1397		ALL	Toko alt for Cystec
138S0703	138S0648		ALL	Murata alt to Taiyo Yuden
138S0684	138S0660		ALL	Murata alt to Taiyo Yuden
152S1493	152S1300		ALL	Colicraft alt to Murata

353S3238	353S1428		ALL	Intersil alt to OPA2333
372S0186	372S0185		ALL	NXP alt to Diodes
376S1053	376S0664		ALL	Diodes alt to Fairchild
376S0855	376S0613		ALL	Diodes alt to Toshiba
376S0903	376S0796		ALL	Fairchild alt to Siliconix
197S0431	197S0432		ALL	Epson alt to NDK
337S4198	337S4197		ALL	TDP 1.5GHE alt to Nominal
337S4236	337S4196		ALL	TDP 1.7GHE alt to Nominal
371S0713	371S0558		ALL	Diodes alt to ST Micro
128S0333	998-4435		ALL	Sanyo alt to Kemet
128S0357	998-4435		ALL	Sanyo alt to POS caps
998-4715	998-4435		ALL	Kemet_React alt to POS caps
998-4716	998-4435		ALL	Kemet_0045 Plate alt to POS caps

DRAM CFG CHART

VENDOR	CFG 1	CFG 0
HYNIX	0	0
SAMSUNG		
MICRON	0	1
ELPIDA	1	1

SIZE	CFG 2
4GB	0
8GB	1

DIE REV	CFG 3
A	0
B	1

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S4197	1	IVB,QBF8,ES2,K0,1.5,17W,2+2,0.95,4M,ULVB	U1000	CRITICAL	CPU:1.5GHZ
337S4299	1	IVB,QC55,QS,L0,1.7,17W,2+2,1.0,3M,ULVBGA	U1000	CRITICAL	CPU:1.7GHZ
337S4298	1	IVB,QC54,QS,L0,1.8,17W,2+2,1.1,3M,ULVBGA	U1000	CRITICAL	CPU:1.8GHZ
337S4296	1	IVB,QC52,QS,L0,2.0,17W,2+2,1.1,4M,ULVBGA	U1000	CRITICAL	CPU:2.0GHZ
337S4198	1	IVB,QBF8,ES2,K0,1.5,17W,2+2,0.95,4M,ULVB	U1000	CRITICAL	CPU:1.5GHZTDP
337S4236	1	IVB,QBQF,ES2,K0,1.7,17W,2+2,1.0,4M,ULV,TDP	U1000	CRITICAL	CPU:1.7GHZTDP
337S4165	1	IC,PCH,PPT-MB,SFF,ES1	U1800	CRITICAL	PCH_ES1
337S4180	1	IC,PCH,PPT-MB,SFF,ES2,B0	U1800	CRITICAL	PCH_ES2
337S4235	1	IC,PCH,PPT-MB,SFF,P-QS,C0	U1800	CRITICAL	PCH_C0
337S4275	1	IC,PCH,PPT-MB,QS77,C1,QS	U1800	CRITICAL	PCH_C1
338S1047	1	IC,TBT,CR-4C,ES1,288 FCBGA,12X12MM	U3600	CRITICAL	TBT

333S0622	4	IC,SDRAM,2GBIT,256MX8,DOR3-1600,78P FBGA	U2900,U2910,U2920,U2930	CRITICAL	DRAM_TYPE:HYNIX_4GB
333S0622	4	IC,SDRAM,2GBIT,256MX8,DOR3-1600,78P FBGA	U3000,U3010,U3020,U3030	CRITICAL	DRAM_TYPE:HYNIX_4GB
333S0622	4	IC,SDRAM,2GBIT,256MX8,DOR3-1600,78P FBGA	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:HYNIX_4GB
333S0622	4	IC,SDRAM,2GBIT,256MX8,DOR3-1600,78P FBGA	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:HYNIX_4GB
333S0625	4	IC,SDRAM,4GBIT,512MX8,DOR3-1600,82 FBGA	U2900,U2910,U2920,U2930	CRITICAL	DRAM_TYPE:HYNIX_8GB
333S0625	4	IC,SDRAM,4GBIT,512MX8,DOR3-1600,82 FBGA	U3000,U3010,U3020,U3030	CRITICAL	DRAM_TYPE:HYNIX_8GB
333S0625	4	IC,SDRAM,4GBIT,512MX8,DOR3-1600,82 FBGA	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:HYNIX_8GB
333S0625	4	IC,SDRAM,4GBIT,512MX8,DOR3-1600,82 FBGA	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:HYNIX_8GB
333S0623	4	IC,SDRAM,2GBIT,DOR3-1600,78P FBGA,D-DIE	U2900,U2910,U2920,U2930	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
333S0623	4	IC,SDRAM,2GBIT,DOR3-1600,78P FBGA,D-DIE	U3000,U3010,U3020,U3030	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
333S0623	4	IC,SDRAM,2GBIT,DOR3-1600,78P FBGA,D-DIE	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
333S0623	4	IC,SDRAM,2GBIT,DOR3-1600,78P FBGA,D-DIE	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
333S0642	4	IC,SDRAM,4GBIT,DOR3-1600,78P FBGA,C-DIE	U2900,U2910,U2920,U2930	CRITICAL	DRAM_TYPE:SAMSUNG_8GB
333S0642	4	IC,SDRAM,4GBIT,DOR3-1600,78P FBGA,C-DIE	U3000,U3010,U3020,U3030	CRITICAL	DRAM_TYPE:SAMSUNG_8GB
333S0642	4	IC,SDRAM,4GBIT,DOR3-1600,78P FBGA,C-DIE	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:SAMSUNG_8GB
333S0642	4	IC,SDRAM,4GBIT,DOR3-1600,78P FBGA,C-DIE	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:SAMSUNG_8GB
333S0629	4	IC,SDRAM,4GBIT,DOR3L-1600,REV B,78P FBGA	U2900,U2910,U2920,U2930	CRITICAL	DRAM_TYPE:ELPIDA_8GB
333S0629	4	IC,SDRAM,4GBIT,DOR3L-1600,REV B,78P FBGA	U3000,U3010,U3020,U3030	CRITICAL	DRAM_TYPE:ELPIDA_8GB
333S0629	4	IC,SDRAM,4GBIT,DOR3L-1600,REV B,78P FBGA	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:ELPIDA_8GB
333S0629	4	IC,SDRAM,4GBIT,DOR3L-1600,REV B,78P FBGA	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:ELPIDA_8GB
333S0628	4	IC,SDRAM,2GBIT,DOR3L-1600,REV D,78P FBGA	U2900,U2910,U2920,U2930	CRITICAL	DRAM_TYPE:ELPIDA_4GB
333S0628	4	IC,SDRAM,2GBIT,DOR3L-1600,REV D,78P FBGA	U3000,U3010,U3020,U3030	CRITICAL	DRAM_TYPE:ELPIDA_4GB
333S0628	4	IC,SDRAM,2GBIT,DOR3L-1600,REV D,78P FBGA	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:ELPIDA_4GB
333S0628	4	IC,SDRAM,2GBIT,DOR3L-1600,REV D,78P FBGA	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:ELPIDA_4GB


353S2929	1	IC,1S16259,BATCHNUMBER,38,4X4MM,QFN38	U7000	CRITICAL	
946-3115	1	MLB,DYMAX UV EB 0.220GRAM,R21	GLUE	CRITICAL	

PD Module Parts


806-3142	1	CAN,T29,J11/J13	TBTFENCE	CRITICAL	
806-3215	1	CAN,COVER,T29,J11/J13	TBTCOVER	CRITICAL	
806-3214	1	CAN,TOPSIDE,J11/J13	TBTTOPSIDE_1P	CRITICAL	
806-3706	1	CAN,TOPSIDE_2Ppiece_Cover,J11/J13	TBTTOPSIDE_2P_COVER	CRITICAL	
806-3705	1	CAN,TOPSIDE_2Ppiece_Fence,J11/J13	TBTTOPSIDE_2P_FENCE	CRITICAL	
806-3216	1	CAN,MDF,J11/J13	MDFCAN	CRITICAL	
806-3083	1	SRLD,USB,MLB,J11/J13	USBCAN	CRITICAL	
806-2377	1	K78, mCP Spring	MDFSPRING	CRITICAL	NOSTUFF

SYNC MASTER=J30 MLB		SYNC DATE=07/27/2013	
PAGE TITLE			
BOM Configuration			
 Apple Inc.		DRAWING NUMBER	051-9277
		REVISION	2.8.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	5 OF 109
		SHEET	5 OF 73






NOTE: Intel provides an internal pull-up of 5-15k to VCCIO on all CFG signals.





PAGE TITLE		SYNC DATE=10/17/2011	
CPU DMI/PEG/FDI/RSVD		DRAWING NUMBER	
Apple Inc.		051-9277	
REVISION		2.8.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		10 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		9 OF 73	
IV ALL RIGHTS RESERVED			





8	7	6	5	4	3	2	1
OMIT TABLE CRITICAL U1000 BGA (3 OF 9) IVY-BRIDGE 2C-35W MEMORY CHANNEL A SA_DQ_0 AG6 SA_DQ_1 AJ6 SA_DQ_2 AP11 SA_DQ_3 AL6 SA_DQ_4 AJ10 SA_DQ_5 AJ8 SA_DQ_6 AL8 SA_DQ_7 AL7 SA_DQ_8 AR11 SA_DQ_9 AP6 SA_DQ_10 AU6 SA_DQ_11 AV9 SA_DQ_12 AR6 SA_DQ_13 AP8 SA_DQ_14 AT13 SA_DQ_15 AU13 SA_DQ_16 BC7 SA_DQ_17 BB7 SA_DQ_18 BA13 SA_DQ_19 BB11 SA_DQ_20 BA7 SA_DQ_21 BA9 SA_DQ_22 BB9 SA_DQ_23 AY13 SA_DQ_24 AV14 SA_DQ_25 AR14 SA_DQ_26 AY17 SA_DQ_27 AR19 SA_DQ_28 BA14 SA_DQ_29 AU14 SA_DQ_30 BB14 SA_DQ_31 BB17 SA_DQ_32 BA45 SA_DQ_33 AR43 SA_DQ_34 AW48 SA_DQ_35 BC48 SA_DQ_36 BC45 SA_DQ_37 AR45 SA_DQ_38 AT48 SA_DQ_39 AY48 SA_DQ_40 BA49 SA_DQ_41 AV49 SA_DQ_42 BB51 SA_DQ_43 AY53 SA_DQ_44 BB49 SA_DQ_45 AU49 SA_DQ_46 BA53 SA_DQ_47 BB55 SA_DQ_48 BA55 SA_DQ_49 AV56 SA_DQ_50 AP50 SA_DQ_51 AP53 SA_DQ_52 AV54 SA_DQ_53 AT54 SA_DQ_54 AP56 SA_DQ_55 AP52 SA_DQ_56 AN57 SA_DQ_57 AN53 SA_DQ_58 AG56 SA_DQ_59 AG53 SA_DQ_60 AN55 SA_DQ_61 AN52 SA_DQ_62 AG55 SA_DQ_63 AK56 SA_BS_0 BD37 SA_BS_1 BF36 SA_BS_2 BA28 SA_CAS* BE39 SA_RAS* BD39 SA_WE* AT41 SA_MA_0 BG35 SA_MA_1 BB34 SA_MA_2 BE35 SA_MA_3 BD35 SA_MA_4 AT34 SA_MA_5 AU34 SA_MA_6 BB32 SA_MA_7 AT32 SA_MA_8 AY32 SA_MA_9 AV32 SA_MA_10 BE37 SA_MA_11 BA30 SA_MA_12 BC30 SA_MA_13 AW41 SA_MA_14 AY28 SA_MA_15 AU26 MEM A CLK P<0> MEM A CLK N<0> MEM A CKE<0> MEM A CLK P<1> MEM A CLK N<1> MEM A CKE<1> MEM A CS L<0> MEM A CS L<1> MEM A ODT<0> MEM A ODT<1> MEM A DQS N<0> MEM A DQS N<1> MEM A DQS N<2> MEM A DQS N<3> MEM A DQS N<4> MEM A DQS N<5> MEM A DQS N<6> MEM A DQS N<7> MEM A DQS P<0> MEM A DQS P<1> MEM A DQS P<2> MEM A DQS P<3> MEM A DQS P<4> MEM A DQS P<5> MEM A DQS P<6> MEM A DQS P<7> MEM A A<0> MEM A A<1> MEM A A<2> MEM A A<3> MEM A A<4> MEM A A<5> MEM A A<6> MEM A A<7> MEM A A<8> MEM A A<9> MEM A A<10> MEM A A<11> MEM A A<12> MEM A A<13> MEM A A<14> MEM A A<15> SA_MA_0 AL4 SA_MA_1 AL1 SA_MA_2 AN3 SA_MA_3 AR4 SA_MA_4 AK4 SA_MA_5 AN4 SA_MA_6 AR1 SA_MA_7 AU4 SA_MA_8 AT2 SA_MA_9 AV4 SA_MA_10 BA4 SA_MA_11 AU3 SA_MA_12 AR3 SA_MA_13 AY2 SA_MA_14 BA3 SA_MA_15 BE9 SA_MA_16 BD9 SA_MA_17 BD13 SA_MA_18 BF12 SA_MA_19 BF8 SA_MA_20 BD10 SA_MA_21 BD14 SA_MA_22 BE13 SA_MA_23 BF16 SA_MA_24 BE17 SA_MA_25 BE18 SA_MA_26 BE21 SA_MA_27 BE14 SA_MA_28 BG14 SA_MA_29 BG18 SA_MA_30 BF19 SA_MA_31 BD50 SA_MA_32 BF48 SA_MA_33 BD53 SA_MA_34 BF52 SA_MA_35 BD49 SA_MA_36 BE49 SA_MA_37 BD54 SA_MA_38 BE53 SA_MA_39 BF56 SA_MA_40 BC59 SA_MA_41 BE57 SA_MA_42 BC59 SA_MA_43 AV60 SA_MA_44 BE54 SA_MA_45 BG54 SA_MA_46 BA58 SA_MA_47 AW59 SA_MA_48 AW58 SA_MA_49 AU58 SA_MA_50 AN61 SA_MA_51 AN59 SA_MA_52 AU59 SA_MA_53 AU61 SA_MA_54 AN58 SA_MA_55 AR58 SA_MA_56 AK58 SA_MA_57 AL58 SA_MA_58 AG58 SA_MA_59 AG59 SA_MA_60 AM60 SA_MA_61 AL59 SA_MA_62 AF61 SA_MA_63 AH60 MEM B BA<0> MEM B BA<1> MEM B BA<2> MEM B CAS L MEM B RAS L MEM B WE L SB_DQ_0 AL4 SB_DQ_1 AL1 SB_DQ_2 AN3 SB_DQ_3 AR4 SB_DQ_4 AK4 SB_DQ_5 AN4 SB_DQ_6 AR1 SB_DQ_7 AU4 SB_DQ_8 AT2 SB_DQ_9 AV4 SB_DQ_10 BA4 SB_DQ_11 AU3 SB_DQ_12 AR3 SB_DQ_13 AY2 SB_DQ_14 BA3 SB_DQ_15 BE9 SB_DQ_16 BD9 SB_DQ_17 BD13 SB_DQ_18 BF12 SB_DQ_19 BF8 SB_DQ_20 BD10 SB_DQ_21 BD14 SB_DQ_22 BE13 SB_DQ_23 BF16 SB_DQ_24 BE17 SB_DQ_25 BE18 SB_DQ_26 BE21 SB_DQ_27 BE14 SB_DQ_28 BG14 SB_DQ_29 BG18 SB_DQ_30 BF19 SB_DQ_31 BD50 SB_DQ_32 BF48 SB_DQ_33 BD53 SB_DQ_34 BF52 SB_DQ_35 BD49 SB_DQ_36 BE49 SB_DQ_37 BD54 SB_DQ_38 BE53 SB_DQ_39 BF56 SB_DQ_40 BC59 SB_DQ_41 BE57 SB_DQ_42 BC59 SB_DQ_43 AV60 SB_DQ_44 BE54 SB_DQ_45 BG54 SB_DQ_46 BA58 SB_DQ_47 AW59 SB_DQ_48 AW58 SB_DQ_49 AU58 SB_DQ_50 AN61 SB_DQ_51 AN59 SB_DQ_52 AU59 SB_DQ_53 AU61 SB_DQ_54 AN58 SB_DQ_55 AR58 SB_DQ_56 AK58 SB_DQ_57 AL58 SB_DQ_58 AG58 SB_DQ_59 AG59 SB_DQ_60 AM60 SB_DQ_61 AL59 SB_DQ_62 AF61 SB_DQ_63 AH60 MEM B CLK P<0> MEM B CLK N<0> MEM B CKE<0> MEM B CLK P<1> MEM B CLK N<1> MEM B CKE<1> MEM B CS L<0> MEM B CS L<1> MEM B ODT<0> MEM B ODT<1> MEM B DQS N<0> MEM B DQS N<1> MEM B DQS N<2> MEM B DQS N<3> MEM B DQS N<4> MEM B DQS N<5> MEM B DQS N<6> MEM B DQS N<7> MEM B DQS P<0> MEM B DQS P<1> MEM B DQS P<2> MEM B DQS P<3> MEM B DQS P<4> MEM B DQS P<5> MEM B DQS P<6> MEM B DQS P<7> MEM B A<0> MEM B A<1> MEM B A<2> MEM B A<3> MEM B A<4> MEM B A<5> MEM B A<6> MEM B A<7> MEM B A<8> MEM B A<9> MEM B A<10> MEM B A<11> MEM B A<12> MEM B A<13> MEM B A<14> MEM B A<15> SB_MA_0 BF32 SB_MA_1 BE33 SB_MA_2 BD33 SB_MA_3 AU30 SB_MA_4 BD30 SB_MA_5 AV30 SB_MA_6 BG30 SB_MA_7 BD29 SB_MA_8 BE30 SB_MA_9 BE28 SB_MA_10 BD43 SB_MA_11 AT28 SB_MA_12 AV28 SB_MA_13 BD46 SB_MA_14 AT26 SB_MA_15 AU22 OMIT TABLE CRITICAL U1000 BGA (4 OF 9) IVY-BRIDGE 2C-35W MEMORY CHANNEL B SB_DQ_0 AL4 SB_DQ_1 AL1 SB_DQ_2 AN3 SB_DQ_3 AR4 SB_DQ_4 AK4 SB_DQ_5 AN4 SB_DQ_6 AR1 SB_DQ_7 AU4 SB_DQ_8 AT2 SB_DQ_9 AV4 SB_DQ_10 BA4 SB_DQ_11 AU3 SB_DQ_12 AR3 SB_DQ_13 AY2 SB_DQ_14 BA3 SB_DQ_15 BE9 SB_DQ_16 BD9 SB_DQ_17 BD13 SB_DQ_18 BF12 SB_DQ_19 BF8 SB_DQ_20 BD10 SB_DQ_21 BD14 SB_DQ_22 BE13 SB_DQ_23 BF16 SB_DQ_24 BE17 SB_DQ_25 BE18 SB_DQ_26 BE21 SB_DQ_27 BE14 SB_DQ_28 BG14 SB_DQ_29 BG18 SB_DQ_30 BF19 SB_DQ_31 BD50 SB_DQ_32 BF48 SB_DQ_33 BD53 SB_DQ_34 BF52 SB_DQ_35 BD49 SB_DQ_36 BE49 SB_DQ_37 BD54 SB_DQ_38 BE53 SB_DQ_39 BF56 SB_DQ_40 BC59 SB_DQ_41 BE57 SB_DQ_42 BC59 SB_DQ_43 AV60 SB_DQ_44 BE54 SB_DQ_45 BG54 SB_DQ_46 BA58 SB_DQ_47 AW59 SB_DQ_48 AW58 SB_DQ_49 AU58 SB_DQ_50 AN61 SB_DQ_51 AN59 SB_DQ_52 AU59 SB_DQ_53 AU61 SB_DQ_54 AN58 SB_DQ_55 AR58 SB_DQ_56 AK58 SB_DQ_57 AL58 SB_DQ_58 AG58 SB_DQ_59 AG59 SB_DQ_60 AM60 SB_DQ_61 AL59 SB_DQ_62 AF61 SB_DQ_63 AH60 MEM B BA<0> MEM B BA<1> MEM B BA<2> MEM B CAS L MEM B RAS L MEM B WE L SB_MA_0 BF32 SB_MA_1 BE33 SB_MA_2 BD33 SB_MA_3 AU30 SB_MA_4 BD30 SB_MA_5 AV30 SB_MA_6 BG30 SB_MA_7 BD29 SB_MA_8 BE30 SB_MA_9 BE28 SB_MA_10 BD43 SB_MA_11 AT28 SB_MA_12 AV28 SB_MA_13 BD46 SB_MA_14 AT26 SB_MA_15 AU22 OMIT TABLE CRITICAL U1000 BGA (4 OF 9) IVY-BRIDGE 2C-35W MEMORY CHANNEL B SB_DQ_0 AL4 SB_DQ_1 AL1 SB_DQ_2 AN3 SB_DQ_3 AR4 SB_DQ_4 AK4 SB_DQ_5 AN4 SB_DQ_6 AR1 SB_DQ_7 AU4 SB_DQ_8 AT2 SB_DQ_9 AV4 SB_DQ_10 BA4 SB_DQ_11 AU3 SB_DQ_12 AR3 SB_DQ_13 AY2 SB_DQ_14 BA3 SB_DQ_15 BE9 SB_DQ_16 BD9 SB_DQ_17 BD13 SB_DQ_18 BF12 SB_DQ_19 BF8 SB_DQ_20 BD10 SB_DQ_21 BD14 SB_DQ_22 BE13 SB_DQ_23 BF16 SB_DQ_24 BE17 SB_DQ_25 BE18 SB_DQ_26 BE21 SB_DQ_27 BE14 SB_DQ_28 BG14 SB_DQ_29 BG18 SB_DQ_30 BF19 SB_DQ_31 BD50 SB_DQ_32 BF48 SB_DQ_33 BD53 SB_DQ_34 BF52 SB_DQ_35 BD49 SB_DQ_36 BE49 SB_DQ_37 BD54 SB_DQ_38 BE53 SB_DQ_39 BF56 SB_DQ_40 BC59 SB_DQ_41 BE57 SB_DQ_42 BC59 SB_DQ_43 AV60 SB_DQ_44 BE54 SB_DQ_45 BG54 SB_DQ_46 BA58 SB_DQ_47 AW59 SB_DQ_48 AW58 SB_DQ_49 AU58 SB_DQ_50 AN61 SB_DQ_51 AN59 SB_DQ_52 AU59 SB_DQ_53 AU61 SB_DQ_54 AN58 SB_DQ_55 AR58 SB_DQ_56 AK58 SB_DQ_57 AL58 SB_DQ_58 AG58 SB_DQ_59 AG59 SB_DQ_60 AM60 SB_DQ_61 AL59 SB_DQ_62 AF61 SB_DQ_63 AH60 MEM B BA<0> MEM B BA<1> MEM B BA<2> MEM B CAS L MEM B RAS L MEM B WE L SB_MA_0 BF32 SB_MA_1 BE33 SB_MA_2 BD33 SB_MA_3 AU30 SB_MA_4 BD30 SB_MA_5 AV30 SB_MA_6 BG30 SB_MA_7 BD29 SB_MA_8 BE30 SB_MA_9 BE28 SB_MA_10 BD43 SB_MA_11 AT28 SB_MA_12 AV28 SB_MA_13 BD46 SB_MA_14 AT26 SB_MA_15 AU22 SYNC MASTER=J30 MLB PAGE TITLE CPU DDR3 INTERFACES Apple Inc. NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED 051-9277 2.8.0 12 OF 109 11 OF 73 SYNC MASTER=J30 MLB PAGE TITLE CPU DDR3 INTERFACES Apple Inc. NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED 051-9277 2.8.0 12 OF 109 11 OF 73							









All INTEL recommendations from Intel doc #4439028 Huron River Platform Power Design Guide

CPU VCORE DECOUPLING

Processor Load Line : -2.9 mOhms


Intel recommendation (Table 7-1): 16x 2.2uF, 12x 22uF, 3x 330uF

12 9 7 =PPVCORE_S0_CPU




PLACEMENT_NOTE (C1655-C1666):

Place close to U1000 on top side.



PLACEMENT_NOTE (C1667-C1679):

PLACEMENT_NOTE (C1640-C1645):




CPU VCCIO/VCCPQ DECOUPLING

Intel recommendation (Section 6.5): 26x 1uF, 10x 10uF, 2x 330uF



PLACEMENT_NOTE (C1684-C167F):

Place on bottom side of U1000




PLACEMENT_NOTE (C1672-C1681):

Place near U1000 on bottom side



Intel recommendation: 1x 10mOhm resistor, 1x 1uF 0402




Note: The smallest 10mOhm available in the library are 0805s

CPU VCCPLL DECOUPLING

Intel recommendation (section 6.4): 2x 1uF, 1x 330uF

PLACEMENT_NOTE (C1646-C1671):



CPU DECOUPLING-I		
	DRAWING NUMBER	051-9277
	REVISION	2.8.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	16 OF 109
		SHEET
		14 OF 73




VAXG DECOUPLING

Graphics Load Line : -3.9 mOhms

Intel recommendation (section 6.3): 18x 1uF(9 no-stuff), 10x 104F(2 no-stuff), 8x 22uF(2 no stuff), 4x 470uF(2 no-stuff)


PLACEMENT_NOTE (C1700-C1710):



CPU VDDQ/VCCDQ DECOUPLING

Intel recommendation (Section 6.13): 10x 1uF, 8x 10uF, 1x 330uF


PLACEMENT_NOTE (C1738-C1747):




CPU VCCSA DECOUPLING


Intel recommendation (Section 6.6): 3x 1uF, 3x 10uF, 1x 330uF


PLACEMENT_NOTE (C1758-C1762):



PAGE TITLE		DRAWING NUMBER		SIZE	
CPU DECOUPLING-II		051-9277		D	
Apple Inc.		REVISION		2.8.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		17 OF 109	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		15 OF 73	
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					













BOM GROUP	BOM OPTIONS
RAMCFG_SLOT	RAMCFG3:H, RAMCFG2:H, RAMCFG1:H, RAMCFG0:H


Systems with no chip-down memory should pull all 4 RAMCFG GPIOs high.
Systems with chip-down memory should add pull-downs on another page and set straps per software.




SYNC MASTER=J11 MLB	SYNC DATE=09/16/2011
PCH GPIO/MISC/NCTF	
Apple Inc.	DRAWING NUMBER 051-9277
REVISION 2.8.0	SIZE D
NOTICE OF PROPRIETARY PROPERTY:	BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	PAGE 21 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	SHEET 19 OF 73
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	












BOM GROUP	BOM OPTIONS	
HUB_ALLREM	HUB_NONREM1_0,HUB_NONREM0_0	
HUB_1NONREM	HUB_NONREM1_0,HUB_NONREM0_1	
HUB_2NONREM	HUB_NONREM1_1,HUB_NONREM0_0	
HUB_3NONREM	HUB_NONREM1_1,HUB_NONREM0_1	

NON_REM1	NON_REM0	DESCRIPTION
0	0	All ports are removable
0	1	Port 1 is non removable
1	0	Port 1 and 2 are non removable
1	1	Port 1, 2, and 3 are non removable



BOM TABLE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0983	1	IC,USB2512B,USB 2.0 HUB CNTRL,36-QFN	U2600	CRITICAL	USBHUB2512B
338S0923	1	IC,USB2513B,USB 2.0,HUB CNTRL,3PRT,46QFN	U2600	CRITICAL	USBHUB2513B
338S0824	1	IC,USB2514B,USB 2.0,HUB CNTRL,4PRT	U2600	CRITICAL	USBHUB2514B

TO CONNECT TP/KB TO PCH XHCI
NOSTUFF R2611 & R2615, STUFF R2621 & R2622,R2616 & R2617



USB XHCI/EHCI2 PORT MUX FOR EXT B



PAGE TITLE		SYNC MASTER=J13 MLB NON POR		SYNC DATE=11/10/2011	
USB HUB & MUX		DRAWING NUMBER		SIZE	
Apple Inc.		051-9277		D	
NOTICE OF PROPRIETARY PROPERTY:		REVISION		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		2.8.0		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE		26 OF 109	
II NOT TO REPRODUCE OR COPY IT		PAGE		26 OF 109	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		PAGE		26 OF 109	
IV ALL RIGHTS RESERVED		PAGE		26 OF 109	

System RTC Power Source & 32kHz / 25MHz Clock Generator

Platform Reset Connections

Unbuffered

Buffered

scrub for layout optimization

PCH ME Disable Strap

PCH Reset Button

PCH uses HDA_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. Q2620 & 5V pull-up allows circuit to work regardless of HDA voltage.

GPIO Glitch Prevention

DP_AUXIO_EN Inversion

PCH S0 PWRGD

D

D

C

C

B

B

A


A

Doc: 007229-1.0-2		Doc: 007229-1.0-2	
PAGE TITLE		DRAWING NUMBER	
Clock (CK505) and Chipset Support		051-9277	
Apple Inc.		REVISION	
		2.8.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		27 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		25 OF 73	
IV ALL RIGHTS RESERVED			


The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the S0-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3->S0 transitions determines behavior of signals.
WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.
WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.

P1V5CPU_EN = (ISOLATE_CPU_MEM_L + PM_SLP_S3_L) * PM_SLP_S4_L
MEMVTT_EN = (ISOLATE_CPU_MEM_L + PLT_RST_L) * PM_SLP_S3_L
MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L




1V5 S0 "PGOOD" for CPU



MEMVTT Clamp

Ensures CKE signals are held low in S3





Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	PM_SLP_S4_L	CPUMEM_RESET_L	MEM_RESET_L	MEMVTT_EN	P1V5CPU_EN
S0	0	1	1	1	1	CPUMEM_RESET_L	1	1
to	1	0	1	1	1	1	1	1
2	0	0	0	1	1	0	0	1
3	0	0	0	1	X	0	0	0
S3	4	0	0	1	X	0	0	1
to	5	0	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
S0	7	1	1	1	1	CPUMEM_RESET_L	1	1


(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.


CPU Memory S3 Support		DRAWING NUMBER		SIZE	
Apple Inc.		051-9277		D	
REVISION		2.8.0		BRANCH	
PAGE		28 OF 109		SHEET	
26 OF 73					








SYNCS MASTER=K21 MLB		SYNCS DATE=07/28/2013									
PAGE TITLE											
DDR3 DRAM CHANNEL B (0-31)											
		<table border="1"> <tr> <td>DRAWING NUMBER</td> <td>8126</td> </tr> <tr> <td>051-9277</td> <td>D</td> </tr> <tr> <td>REVISION</td> <td></td> </tr> <tr> <td>2.8.0</td> <td></td> </tr> </table>		DRAWING NUMBER	8126	051-9277	D	REVISION		2.8.0	
DRAWING NUMBER	8126										
051-9277	D										
REVISION											
2.8.0											
Apple Inc.											
NOTICE OF PROPRIETARY PROPERTY:											
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED											
BRANCH		PAGE									
		31 OF 109									
SHEET											
		29 OF 73									





SYNCHARTER=311 MEM


SYNCHARTER=311 MEM

FSB/DDR3/FRAMESBUF Vref Margining


Apple Inc.

DRAWING NUMBER
051-9277
REVISION
2.8.0
BRANCH
PAGE
33 OF 109
SHEET
31 OF 73


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED




MEM CLOCK TERMINATION
Place RC end termination after last DRAM
Place Source Cterm at neckdown at first DRAM




SYNC MASTER=F21 MEB		SYNC DATE=07/28/2011	
PAGE TITLE			
DDR3 Bypassing/Termination			
 Apple Inc.		DRAWING NUMBER	051-9277
		REVISION	2.8.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	34 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	32 OF 73
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=J13 MLB NON POR		SYNC DATE=11/10/2011	
PAGE TITLE			
SecureDigital Card Reader			
 Apple Inc.		DRAWING NUMBER	051-9277
		REVISION	2.8.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	35 OF 109
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	33 OF 73
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





Page Notes

Power aliases required by this page:

- =PPVIN_SW_TBTBST (8-13V Boost Input)
- =PP18V_TBT_REG (18V Boost Output)
- =PP3V3_TBT_FET (3.3V FET Input)
- =PP3V3_TBT_FET (3.3V FET Output)
- =PP3V3_S0_TBTFWCTRL
- =PP1V05_TBT_P1V05TBTFFET (1.05V FET Input)
- =PP1V05_TBT_FET (1.05V FET Output)


Signal aliases required by this page:

- =TBT_CLKREQ_L
- =TBT_RESET_L


BOM options provided by this page:

TBTBST:Y - Stuffs 18V boost circuitry.


TBT 15V Boost Regulator




Supervisor & CLKREQ# Isolation



3.3V TBT "LC" Switch




1.05V TBT "LC" Switch




TBT "POC" Power-up Reset


Intel investigating whether RC is sufficient.




1.05V TBT "CIO" Switch



PAGE TITLE		PAGE NUMBER	
TBT Power Support		051-9277	
Apple Inc.		2.8.0	
NOTICE OF PROPRIETARY PROPERTY:		38 OF 109	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		36 OF 73	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=J11 MLB		SYNC DATE=10/11/2011	
PAGE TITLE			
X21 WIRELESS CONNECTOR			
	DRAWING NUMBER		D
	051-9277		
	REVISION		
Apple Inc.		2.8.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.		PAGE	
THE POSSESSOR AGREES TO THE FOLLOWING:		40 OF 109	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT		37 OF 73	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





SYNC MASTER=J13 MLB NON POR		SYNC DATE=10/17/2013	
PAGE TITLE			
SSD CONNECTOR			
 Apple Inc.	DRAWING NUMBER	051-9277	SIZE D
	REVISION	2.8.0	
	BRANCH		
NOTICE OF PROPRIETARY PROPERTY:		PAGE	45 OF 109
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	38 OF 73
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


Right USB Port A


USB Port Power Switch



Mojo SMC Debug Mux








NOTE:
Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

SYNC MASTER-J13 MIB NON POR		SYNC DATE=10/17/2011	
PAGE TITLE			
 Apple Inc.		DRAWING NUMBER 051-9277	
		SIZE A	
		REVISION 2.8.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH PAGE 49 OF 109 SHEET 41 OF 73	




SMC Reset "Button", Supervisor & AVREF Supply




MR1* and MR2* must both be low to cause manual reset.
Used on mobiles to support SMC reset via keyboard.
NOTE: Internal pull-ups are to VIN, not V+.

Debug Power "Buttons"





SMC Crystal Circuit

SMC USB Clock require these crystal values:5,6,8,10,12,16,18,20,24,25 MHz	Note: ADC10 and ADC11 are shared
---	-------------------------------------






SMC USB Clock require these crystal values:5,6,8,10,12,16,18,20,24,25 MHz	Note: ADC10 and ADC11 are shared with comparators on Stack Board.
---	--




SMC12 SPI Support

Series resistors are not stuffed until the topology of 2 SPI Masters are verified.




SMC12 Eng Pkg Support



Eng Package requires 1.2V ON SMC_ADC23 pin.



BATLOW# Isolation




SMC12 PEGI Support





SYNC MASTER=J13 MLB NON POR		SYNC DATE=11/10/2011	
PAGE TITLE			
SMC Support			
 Apple Inc.		DRAWING NUMBER	
		051-9277	
		SIZE	
		D	
		REVISION	
		2.8.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		BRANCH	
		PAGE	
		50 OF 109	
		SHEET	
		42 OF 73	


LPC+SPI Connector




SPI Bus Series Termination








SYNC MASTER=J11 MLB		SYNC DATE=12/02/2011	
PAGE TITLE		DRAWING NUMBER	
Voltage & Load Side Current Sensing		051-9277	
Apple Inc.		REVISION	
		2.8.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		53 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		45 OF 73	
IV ALL RIGHTS RESERVED			




PAGE TITLE		DRAWING NUMBER		SIZE	
High Side Current Sensing		051-9277		D	
Apple Inc.		REVISION		2.8.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		PAGE	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		54 OF 109	
II NOT TO REPRODUCE OR COPY IT		III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED				46 OF 73	



CPU Proximity Sensor




TBT Die




Replacing caps with 100K PD on ISENSE SMC inputs

TBT, MLB Bottom & Inlet Proximity Sensors




SYNC MASTER=J11 MLB		SYNC DATE=08/03/2011	
PAGE TITLE			
Thermal Sensors			
 Apple Inc.		DRAWING NUMBER	051-9277
		REVISION	2.8.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	55 OF 109
		SHEET	47 OF 73




SYNC MASTER-K21 MLB		SYNC DATE=07/28/2011	
PAGE TITLE			
Fan			
	Apple Inc.	DRAWING NUMBER	051-9277
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I WILL NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		REVISION	2.8.0
		BRANCH	
		PAGE	56 OF 109
		SHEET	48 OF 73


IPD Flex Connector




Keyboard Backlight Driver & Detection



Keyboard Backlight Connector



SYNC MASTER=J13 MLB NON POR		SYNC DATE=11/10/2011	
PAGE TITLE			
IPD / KBD Backlight			
 Apple Inc.		DRAWING NUMBER	051-9277
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	2.8.0
		BRANCH	
		PAGE	57 OF 109
		SHEET	49 OF 73




SYNC MASTER=K21 MLB		SYNC DATE=07/28/2011	
PAGE TITLE			
SPI ROM			
	DRAWING NUMBER		DRAWING
	051-9277		D
Apple Inc.		REVISION	
		2.8.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		61 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		50 OF 73	
IV ALL RIGHTS RESERVED			



SPEAKER AMPLIFIERS


APN:353S2888

SPEAKER LOWPASS 80 HZ < FC < 132 HZ
GAIN 6DB




SYNC MASTER=J11 MLB		SYNC DATE=09/30/2013	
PAGE TITLE			
AUDIO0: SPEAKER AMP			
 Apple Inc.	DRAWING NUMBER	051-9277	SIZE D
	REVISION	2.8.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	62 OF 109
		SHEET	51 OF 73

MLB to LIO Power Cable Connector




Debug LEDs

(For development only)




Right Speaker Connector




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0560	1	RES, 1/20W, 10K, 5%, 0.2mm, SMD	R6912		MPM5: YES
117S0008	1	RES, 1/20W, 100K, 5%, 0.2mm, SMD	R6911		MPM5: YES


3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC Vref generator




K16-Specific Battery Connector






A


SYNC MASTER=J13 MLB NON POR		SYNC DATE=11/10/2011	
PAGE TITLE			
PBus Supply & Battery Charger			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-9277		D
	REVISION		
2.8.0			
BRANCH			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		70 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		53 OF 73	
IV ALL RIGHTS RESERVED			



INTEL TABLE:

VID1	VID0	Voltage
0	0	0.9V
1	0	0.8V
0	1	0.725V
1	1	0.675V






Vout = 1.5V
14.1A max output
(Q7335 limit)
f = 400 kHz


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0460	1	RES, MF, 60.4KOHM, 1, 1/20W, 0201	R7316		LVDDR3_HW:YES

If LVDDR3_HW:NO is turned ON, switch R2821 & R7971 back to the original value for 1.5V DDR unless 1V5R1V35_SW is turned ON

1.5V DDR3 Supply			
Apple Inc.		DRAWING NUMBER	051-9277
		REVISION	2.8.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	73 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	56 OF 73
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



CPU=IV Bridge ULV, AXG=GT2



PAGE TITLE		
CPU IMVP7 & AXG VCore Output		
Apple Inc.	DRAWING NUMBER	051-9277
	REVISION	2.8.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	75 OF 109
SHEET		58 OF 73




D |



B |


Δ

1.8V S0 Regulator




1.05V SUS LDO


Cougar Point requires JTAG pull-ups to be powered at 1.05V when SUS suspend well is active. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.



1.5V S0 LDO



1.05V S0 LDO



SYNC MASTER=K21 MLB		SYNC DATE=07/28/2011	
PAGE TITLE			
Misc Power Supplies		DRAWING NUMBER	
	Apple Inc.	051-9277	D
		REVISION	
NOTICE OF PROPRIETARY PROPERTY:		2.8.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		77 OF 109	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		60 OF 73	



8

7

6

5

4

3

2









1

D

C

B

A



SYNC MASTER=K21 MLB		SYNC DATE=07/28/2011	
PAGE TITLE			
Power FETs			
 Apple Inc.	DRAWING NUMBER		SHEET
	051-9277		D
	REVISION		
	2.8.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		78 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		61 OF 73	
IV ALL RIGHTS RESERVED			

8

7

6

5

4

3

2


1


D

C


B


A





SYNC MASTER=K21 MLB		SYNC DATE=07/28/2013	
PAGE TITLE			
Internal DisplayPort Connector			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-9277		D
REVISION		2.8.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	
		90 OF 109	
		SHEET	
		63 OF 73	







CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	0.100 MM	0.100 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_AGTL	*	=STANDARD	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_8MIL	*	*	CPU_8MIL_2ANY

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_ITP	*	*	CPU_ITP_2ANY

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	CPU_COMP	*	CPU_COMP_2SELF
CPU_COMP	*	*	CPU_COMP_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_COMP_2SELF	TOP,BOTTOM	=6x_DIELECTRIC	?
CPU_COMP_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_VCCSENSE	CPU_VCCSENSE	*	CPU_VCCSENSE_2SELF
CPU_VCCSENSE	*	*	CPU_VCCSENSE_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_VCCSENSE_2SELF	*	=4x_DIELECTRIC	?
CPU_VCCSENSE_2OTHER	*	=6x_DIELECTRIC	?

PCI-Express Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
CLK_PCIE_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

PCIe Clock Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	CLK_PCIE	*	CLK_PCIE_2SELF
CLK_PCIE	*	*	CLK_PCIE_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCIE_2SELF	*	=4x_DIELECTRIC	?
CLK_PCIE_2OTHER	*	=6x_DIELECTRIC	?

CPU PCIe Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_CPU_TX	PCIE_CPU_TX	*	PCIE_TX2TX
PCIE_CPU_RX	PCIE_CPU_RX	*	PCIE_RX2RX
PCIE_CPU_TX	*_CPU_TX	*	PCIE_TX2OTHERTX
PCIE_CPU_RX	*_CPU_RX	*	PCIE_RX2OTHERRX
PCIE_CPU_TX	*_CPU_TX	*	PCIE_TX2RX
PCIE_CPU_RX	*_CPU_TX	*	PCIE_RX2TX
PCIE_CPU_TX	*_TX	*	PCIE_2OTHERHS
PCIE_CPU_RX	*_TX	*	PCIE_2OTHERHS
PCIE_CPU_TX	*_RX	*	PCIE_2OTHERHS
PCIE_CPU_RX	*_RX	*	PCIE_2OTHERHS
PCIE_CPU_TX	*	*	PCIE_2OTHER
PCIE_CPU_RX	*	*	PCIE_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_TX2TX	*	=2.5x_DIELECTRIC	?
PCIE_RX2RX	*	=2.5x_DIELECTRIC	?
PCIE_TX2OTHERTX	*	=4x_DIELECTRIC	?
PCIE_RX2OTHERRX	*	=4x_DIELECTRIC	?
PCIE_TX2TX	*	=6x_DIELECTRIC	?
PCIE_RX2TX	*	=6x_DIELECTRIC	?
PCIE_2OTHERHS	*	=4x_DIELECTRIC	?
PCIE_2OTHER	*	=3x_DIELECTRIC	?

PCH PCIe Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_PCH_TX	PCIE_PCH_TX	*	PCIE_TX2TX
PCIE_PCH_RX	PCIE_PCH_RX	*	PCIE_RX2RX
PCIE_PCH_TX	*_PCH_TX	*	PCIE_TX2OTHERTX
PCIE_PCH_RX	*_PCH_RX	*	PCIE_RX2OTHERRX
PCIE_PCH_TX	*_PCH_RX	*	PCIE_TX2RX
PCIE_PCH_RX	*_PCH_TX	*	PCIE_RX2TX
PCIE_PCH_TX	*_TX	*	PCIE_2OTHERHS
PCIE_PCH_RX	*_TX	*	PCIE_2OTHERHS
PCIE_PCH_TX	*_RX	*	PCIE_2OTHERHS
PCIE_PCH_RX	*_RX	*	PCIE_2OTHERHS
PCIE_PCH_TX	*	*	PCIE_2OTHER
PCIE_PCH_RX	*	*	PCIE_2OTHER

Note: DisplayPort tables are on Page 103

SOURCE: 471984_Chief_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

CPU Net Properties

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
DMI_S2N	PCIE_80D	PCIE_PCH_TX	DMI_S2N_P<3:0>
DMI_S2N	PCIE_80D	PCIE_PCH_TX	DMI_S2N_N<3:0>
DMI_N2S	PCIE_80D	PCIE_PCH_RX	DMI_N2S_P<3:0>
DMI_N2S	PCIE_80D	PCIE_PCH_RX	DMI_N2S_N<3:0>
FDI_DATA	PCIE_80D	PCIE_PCH_RX	FDI_DATA_P<7:0>
FDI_DATA	PCIE_80D	PCIE_PCH_RX	FDI_DATA_N<7:0>
CPU_45S	CPU_45S	CPU_AGTL	FDI_FSYNC<1..0>
CPU_45S	CPU_AGTL	CPU_AGTL	FDI_LSYNC<1..0>
CPU_45S	CPU_AGTL	CPU_AGTL	FDI_INT
CPU_PECT	CPU_45S	CPU_COMP	CPU_PECT
PM_SYNC	CPU_45S	CPU_AGTL	PM_SYNC
PM_MEM_PWRGD	CPU_45S	CPU_AGTL	PM_MEM_PWRGD
CPU_45S	CPU_ITP	CPU_ITP	XDP_DBRESET_L
CPU_45S	CPU_ITP	CPU_ITP	XDP_CPU_RDY_L
CPU_45S	CPU_ITP	CPU_ITP	XDP_CPU_PREQ_L
CPU_27P4S	CPU_COMP	CPU_COMP	EDP_COMP
CPU_27P4S	CPU_COMP	CPU_COMP	CPU_PEG_COMP
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP<0>
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP<1>
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP<2>
CPU_45S	CPU_ITP	CPU_ITP	CPU_CFG<11..0>
CPU_CATERR_L	CPU_45S	CPU_AGTL	CPU_CATERR_L
CPU_45S	CPU_AGTL	CPU_AGTL	CPU_VCCIO_SEL
CPU_PROCHOT_L	CPU_45S	CPU_AGTL	CPU_PROCHOT_L
CPU_PWRGD	CPU_45S	CPU_AGTL	CPU_PWRGD
PM_THRMTRIP_L	CPU_45S	CPU_8MIL	PM_THRMTRIP_L
DMI_CLK100M	CLK_PCIE_80D	CLK_PCIE	DMI_CLK100M_CPU_P
DMI_CLK100M	CLK_PCIE_80D	CLK_PCIE	DMI_CLK100M_CPU_N
DPLL_REF_CLK120M	CLK_PCIE_80D	CLK_PCIE	DPLL_REF_CLKP
DPLL_REF_CLK120M	CLK_PCIE_80D	CLK_PCIE	DPLL_REF_CLKN
ITPCPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	ITPCPU_CLK100M_P
ITPCPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	ITPCPU_CLK100M_N
ITPCPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	ITPXDP_CLK100M_P
ITPCPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	ITPXDP_CLK100M_N
ITPCPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	XDP_CPU_CLK100M_P
ITPCPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	XDP_CPU_CLK100M_N
XDP_TDI	CPU_45S	CPU_ITP	XDP_CPU_TDI
XDP_TDO	CPU_45S	CPU_ITP	XDP_CPU_TDO
XDP_TMS	CPU_45S	CPU_ITP	XDP_CPU_TMS
XDP_TCK	CPU_45S	CPU_ITP	XDP_CPU_TCK
XDP_TRST_L	CPU_45S	CPU_ITP	XDP_CPU_TRST_L
XDP_BPM_L	CPU_45S	CPU_ITP	XDP_BPM_L<3..0>
(XDP_BPM_L_R_CFG)	CPU_45S	CPU_ITP	XDP_BPM_L<7..4>
(XDP_BPM_L_R_CFG)	CPU_45S	CPU_ITP	XDP_OBSDATA_B<3..0>
(FSB_CPURST_L)	CPU_45S	CPU_ITP	CPU_CFG<15..12>
CPU_VCCSENSE	SENSE_1TO1_P2MM	CPU_VCCSENSE	CPU_VCCSENSE_P
CPU_VCCSENSE	SENSE_1TO1_P2MM	CPU_VCCSENSE	CPU_VCCSENSE_N
CPU_VCCIOSENSE	SENSE_1TO1_P2MM	CPU_VCCSENSE	CPU_VCCIOSENSE_P
CPU_VCCIOSENSE	SENSE_1TO1_P2MM	CPU_VCCSENSE	CPU_VCCIOSENSE_N
CPU_AXG_SENSE	SENSE_1TO1_P2MM	CPU_VCCSENSE	CPU_AXG_SENSE_P
CPU_AXG_SENSE	SENSE_1TO1_P2MM	CPU_VCCSENSE	CPU_AXG_SENSE_N
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VDDQ_SENSE_P
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VDDQ_SENSE_N
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_VALSENSE_P
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_VALSENSE_N
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCC_VALSENSE_P
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCC_VALSENSE_N
CPU_SVIDALERT_L	CPU_45S	CPU_COMP	CPU_VIDALERT_L
CPU_SVIDSClk	CPU_45S	CPU_COMP	CPU_VIDSClk
CPU_SVIDSOUT	CPU_45S	CPU_COMP	CPU_VIDSOUT
PCIE_CPU_MUX_R2D	PCIE_80D	PCIE_CPU_TX	PCIE_SSD_R2D_C_P<0>
PCIE_CPU_MUX_R2D	PCIE_80D	PCIE_CPU_TX	PCIE_SSD_R2D_C_N<0>
PCIE_CPU_MUX_R2D	PCIE_80D	PCIE_CPU_TX	PCIE_SSD_R2D_MUX_IN_P
PCIE_CPU_MUX_R2D	PCIE_80D	PCIE_CPU_TX	PCIE_SSD_R2D_MUX_IN_N
PCIE_CPU_MUX_D2R	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_D2R_P<0>
PCIE_CPU_MUX_D2R	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_D2R_N<0>
PCIE_CPU_MUX_D2R	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_D2R_MUX_OUT_P
PCIE_CPU_MUX_D2R	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_D2R_MUX_OUT_N
PCIE_CPU_SSD_R2D	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_R2D_C_P<1>
PCIE_CPU_SSD_R2D	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_R2D_C_N<1>
PCIE_CPU_SSD_R2D	PCIE_80D	PCIE_CPU_TX	PCIE_SSD_R2D_P<1>
PCIE_CPU_SSD_R2D	PCIE_80D	PCIE_CPU_TX	PCIE_SSD_R2D_N<1>
PCIE_CPU_SSD_D2R	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_D2R_P<1>
PCIE_CPU_SSD_D2R	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_D2R_N<1>
PCIE_CPU_SSD_D2R	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_D2R_C_P<1>
PCIE_CPU_SSD_D2R	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_D2R_C_N<1>
PCIE_CLK100M_SSD	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_SSD_P
PCIE_CLK100M_SSD	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_SSD_N
DP_INT_ML	DP_80D	DP_TX	DP_INT_ML_P<3..0>
DP_INT_ML	DP_80D	DP_TX	DP_INT_ML_N<3..0>
DP_80D	DP_80D	DP_TX	DP_INT_ML_F_P<3..0>
DP_80D	DP_80D	DP_TX	DP_INT_ML_F_N<3..0>
DP_INT_AUXCH	DP_80D	DP_AUX	DP_INT_AUX_CH_C_P
DP_INT_AUXCH	DP_80D	DP_AUX	DP_INT_AUX_CH_C_N
DP_80D	DP_80D	DP_AUX	DP_INT_AUX_CH_P
DP_80D	DP_80D	DP_AUX	DP_INT_AUX_CH_N

DMI/FDI

PCIe SSD

DP

SYNC MASTER=J13 CONSTRAINTS		SYNC DATE=01/11/2012	
PAGE TITLE		CPU Constraints	
		DRAWING NUMBER	051-9277
		REVISION	2.8.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	100 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	66 OF 73
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE
MEM_72D	*	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF
MEM_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
MEM_DATA2SELF	*	=2x_DIELECTRIC	?
MEM_DQS2OWNDATA	*	=3x_DIELECTRIC	?
MEM_CMD2CMD	*	=3x_DIELECTRIC	?
MEM_CMD2CTRL	*	=3x_DIELECTRIC	?
MEM_CTRL2CTRL	*	=3x_DIELECTRIC	?
MEM_CLK2CLK	*	=6x_DIELECTRIC	?
MEM_2OTHERMEM	*	=4x_DIELECTRIC	?
MEM_2PWR	*	=PWR_P2MM	?
MEM_2GND	*	=GND_P2MM	?
MEM_2OTHER	*	=6x_DIELECTRIC	?

PalPilot Spacing

=2x_DIELECTRIC
=5.7x_DIELECTRIC
=4x_DIELECTRIC
=4x_DIELECTRIC
=4x_DIELECTRIC
=8.6x_DIELECTRIC
=5.7x_DIELECTRIC
=PWR_P2MM
=GND_P2MM
=8.6x_DIELECTRIC

"Real" Spacing

=2x_DIELECTRIC
=3x_DIELECTRIC
=3x_DIELECTRIC
=3x_DIELECTRIC
=3x_DIELECTRIC
=6x_DIELECTRIC
=4x_DIELECTRIC
=PWR_P2MM
=GND_P2MM
=6x_DIELECTRIC

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_PWR	MEM_*	*	MEM_2PWR
MEM_PWR	*	*	DEFAULT

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	MEM_*	*	MEM_2GND

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DQS_0	MEM_A_DATA_0	*	MEM_DQS2OWNDATA
MEM_A_DQS_1	MEM_A_DATA_1	*	MEM_DQS2OWNDATA
MEM_A_DQS_2	MEM_A_DATA_2	*	MEM_DQS2OWNDATA
MEM_A_DQS_3	MEM_A_DATA_3	*	MEM_DQS2OWNDATA
MEM_A_DQS_4	MEM_A_DATA_4	*	MEM_DQS2OWNDATA
MEM_A_DQS_5	MEM_A_DATA_5	*	MEM_DQS2OWNDATA
MEM_A_DQS_6	MEM_A_DATA_6	*	MEM_DQS2OWNDATA
MEM_A_DQS_7	MEM_A_DATA_7	*	MEM_DQS2OWNDATA
MEM_B_DQS_0	MEM_B_DATA_0	*	MEM_DQS2OWNDATA
MEM_B_DQS_1	MEM_B_DATA_1	*	MEM_DQS2OWNDATA
MEM_B_DQS_2	MEM_B_DATA_2	*	MEM_DQS2OWNDATA
MEM_B_DQS_3	MEM_B_DATA_3	*	MEM_DQS2OWNDATA
MEM_B_DQS_4	MEM_B_DATA_4	*	MEM_DQS2OWNDATA
MEM_B_DQS_5	MEM_B_DATA_5	*	MEM_DQS2OWNDATA
MEM_B_DQS_6	MEM_B_DATA_6	*	MEM_DQS2OWNDATA
MEM_B_DQS_7	MEM_B_DATA_7	*	MEM_DQS2OWNDATA

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	=SAME	*	MEM_DATA2SELF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_CTRL	*	MEM_CMD2CTRL
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2CLK

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*	MEM_*	*	MEM_2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DQS_0	*	*	MEM_2OTHER
MEM_A_DQS_1	*	*	MEM_2OTHER
MEM_A_DQS_2	*	*	MEM_2OTHER
MEM_A_DQS_3	*	*	MEM_2OTHER
MEM_A_DQS_4	*	*	MEM_2OTHER
MEM_A_DQS_5	*	*	MEM_2OTHER
MEM_A_DQS_6	*	*	MEM_2OTHER
MEM_A_DQS_7	*	*	MEM_2OTHER
MEM_B_DQS_0	*	*	MEM_2OTHER
MEM_B_DQS_1	*	*	MEM_2OTHER
MEM_B_DQS_2	*	*	MEM_2OTHER
MEM_B_DQS_3	*	*	MEM_2OTHER
MEM_B_DQS_4	*	*	MEM_2OTHER
MEM_B_DQS_5	*	*	MEM_2OTHER
MEM_B_DQS_6	*	*	MEM_2OTHER
MEM_B_DQS_7	*	*	MEM_2OTHER

MEM_A_DATA_0	*	*	MEM_2OTHER
MEM_A_DATA_1	*	*	MEM_2OTHER
MEM_A_DATA_2	*	*	MEM_2OTHER

MEM_A_DATA_3	*	*	MEM_2OTHER
MEM_A_DATA_4	*	*	MEM_2OTHER
MEM_A_DATA_5	*	*	MEM_2OTHER
MEM_A_DATA_6	*	*	MEM_2OTHER
MEM_A_DATA_7	*	*	MEM_2OTHER

MEM_B_DATA_0	*	*	MEM_2OTHER
MEM_B_DATA_1	*	*	MEM_2OTHER
MEM_B_DATA_2	*	*	MEM_2OTHER

MEM_B_DATA_3	*	*	MEM_2OTHER
MEM_B_DATA_4	*	*	MEM_2OTHER
MEM_B_DATA_5	*	*	MEM_2OTHER

MEM_B_DATA_6	*	*	MEM_2OTHER
MEM_B_DATA_7	*	*	MEM_2OTHER

MEM_CMD	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CLK	*	*	MEM_2OTHER

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MEM_A_CLK	MEM_72D	MEM_CLK	MEM A CLK P<5..0>	6 11 27 28 32
MEM_A_CLK	MEM_72D	MEM_CLK	MEM A CLK N<5..0>	6 11 27 28 32
MEM_A_CTRL	MEM_45S	MEM_CTRL	MEM A CKE<3..0>	11 27 28 32
MEM_A_CTRL	MEM_45S	MEM_CTRL	MEM A CS L<3..0>	11 27 28 32
MEM_A_CTRL	MEM_45S	MEM_CTRL	MEM A ODT<3..0>	11 27 28 32
MEM_A_CMD	MEM_45S	MEM_CMD	MEM A A<15..0>	11 27 28 32
MEM_A_CMD	MEM_45S	MEM_CMD	MEM A BA<2..0>	11 27 28 32
MEM_A_CMD	MEM_45S	MEM_CMD	MEM A RAS L	11 27 28 32
MEM_A_CMD	MEM_45S	MEM_CMD	MEM A CAS L	11 27 28 32
MEM_A_CMD	MEM_45S	MEM_CMD	MEM A WE L	11 27 28 32
MEM_A_DO_BYTE0	MEM_45S	MEM_A_DATA_0	MEM A DO<7..0>	11 27
MEM_A_DO_BYTE1	MEM_45S	MEM_A_DATA_1	MEM A DO<15..8>	11 27
MEM_A_DO_BYTE2	MEM_45S	MEM_A_DATA_2	MEM A DO<23..16>	11 27
MEM_A_DO_BYTE3	MEM_45S	MEM_A_DATA_3	MEM A DO<31..24>	11 27
MEM_A_DO_BYTE4	MEM_45S	MEM_A_DATA_4	MEM A DO<39..32>	11 28
MEM_A_DO_BYTE5	MEM_45S	MEM_A_DATA_5	MEM A DO<47..40>	11 28
MEM_A_DO_BYTE6	MEM_45S	MEM_A_DATA_6	MEM A DO<55..48>	11 28
MEM_A_DO_BYTE7	MEM_45S	MEM_A_DATA_7	MEM A DO<63..56>	11 28
MEM_A_DQS0	MEM_80D	MEM_A_DQS_0	MEM A DQS P<0>	11 27
MEM_A_DQS0	MEM_80D	MEM_A_DQS_0	MEM A DQS N<0>	11 27
MEM_A_DQS1	MEM_80D	MEM_A_DQS_1	MEM A DQS P<1>	11 27
MEM_A_DQS1	MEM_80D	MEM_A_DQS_1	MEM A DQS N<1>	11 27
MEM_A_DQS2	MEM_80D	MEM_A_DQS_2	MEM A DQS P<2>	11 27
MEM_A_DQS2	MEM_80D	MEM_A_DQS_2	MEM A DQS N<2>	11 27
MEM_A_DQS3	MEM_80D	MEM_A_DQS_3	MEM A DQS P<3>	11 27
MEM_A_DQS3	MEM_80D	MEM_A_DQS_3	MEM A DQS N<3>	11 27
MEM_A_DQS4	MEM_80D	MEM_A_DQS_4	MEM A DQS P<4>	11 28
MEM_A_DQS4	MEM_80D	MEM_A_DQS_4	MEM A DQS N<4>	11 28
MEM_A_DQS5	MEM_80D	MEM_A_DQS_5	MEM A DQS P<5>	11 28
MEM_A_DQS5	MEM_80D	MEM_A_DQS_5	MEM A DQS N<5>	11 28
MEM_A_DQS6	MEM_80D	MEM_A_DQS_6	MEM A DQS P<6>	11 28
MEM_A_DQS6	MEM_80D	MEM_A_DQS_6	MEM A DQS N<6>	11 28
MEM_A_DQS7	MEM_80D	MEM_A_DQS_7	MEM A DQS P<7>	11 28
MEM_A_DQS7	MEM_80D	MEM_A_DQS_7	MEM A DQS N<7>	11 28
MEM_B_CLK	MEM_72D	MEM_CLK	MEM B CLK P<5..0>	6 11 29 30 32
MEM_B_CLK	MEM_72D	MEM_CLK	MEM B CLK N<5..0>	6 11 29 30 32
MEM_B_CTRL	MEM_45S	MEM_CTRL	MEM B CKE<3..0>	11 29 30 32
MEM_B_CTRL	MEM_45S	MEM_CTRL	MEM B CS L<3..0>	11 29 30 32
MEM_B_CTRL	MEM_45S	MEM_CTRL	MEM B ODT<3..0>	11 29 30 32
MEM_B_CMD	MEM_45S	MEM_CMD	MEM B A<15..0>	11 29 30 32
MEM_B_CMD	MEM_45S	MEM_CMD	MEM B BA<2..0>	11 29 30 32
MEM_B_CMD	MEM_45S	MEM_CMD	MEM B RAS L	11 29 30 32
MEM_B_CMD	MEM_45S	MEM_CMD	MEM B CAS L	11 29 30 32
MEM_B_CMD	MEM_45S	MEM_CMD	MEM B WE L	11 29 30 32
MEM_B_DO_BYTE0	MEM_45S	MEM_B_DATA_0	MEM B DO<7..0>	11 29
MEM_B_DO_BYTE1	MEM_45S	MEM_B_DATA_1	MEM B DO<15..8>	11 29
MEM_B_DO_BYTE2	MEM_45S	MEM_B_DATA_2	MEM B DO<23..16>	11 29
MEM_B_DO_BYTE3	MEM_45S	MEM_B_DATA_3	MEM B DO<31..24>	11 29
MEM_B_DO_BYTE4	MEM_45S	MEM_B_DATA_4	MEM B DO<39..32>	11 30
MEM_B_DO_BYTE5	MEM_45S	MEM_B_DATA_5	MEM B DO<47..40>	11 30
MEM_B_DO_BYTE6	MEM_45S	MEM_B_DATA_6	MEM B DO<55..48>	11 30
MEM_B_DO_BYTE7	MEM_45S	MEM_B_DATA_7	MEM B DO<63..56>	11 30
MEM_B_DQS0	MEM_80D	MEM_B_DQS_0	MEM B DQS P<0>	11 29
MEM_B_DQS0	MEM_80D	MEM_B_DQS_0	MEM B DQS N<0>	11 29
MEM_B_DQS1	MEM_80D	MEM_B_DQS_1	MEM B DQS P<1>	11 29
MEM_B_DQS1	MEM_80D	MEM_B_DQS_1	MEM B DQS N<1>	11 29
MEM_B_DQS2	MEM_80D	MEM_B_DQS_2	MEM B DQS P<2>	11 29
MEM_B_DQS2	MEM_80D	MEM_B_DQS_2	MEM B DQS N<2>	11 29
MEM_B_DQS3	MEM_80D	MEM_B_DQS_3	MEM B DQS P<3>	11 29
MEM_B_DQS3	MEM_80D	MEM_B_DQS_3	MEM B DQS N<3>	11 29
MEM_B_DQS4	MEM_80D	MEM_B_DQS_4	MEM B DQS P<4>	11 30
MEM_B_DQS4	MEM_80D	MEM_B_DQS_4	MEM B DQS N<4>	11 30
MEM_B_DQS5	MEM_80D	MEM_B_DQS_5	MEM B DQS P<5>	11 30
MEM_B_DQS5	MEM_80D	MEM_B_DQS_5	MEM B DQS N<5>	11 30
MEM_B_DQS6	MEM_80D	MEM_B_DQS_6	MEM B DQS P<6>	11 30
MEM_B_DQS6	MEM_80D	MEM_B_DQS_6	MEM B DQS N<6>	11 30
MEM_B_DQS7	MEM_80D	MEM_B_DQS_7	MEM B DQS P<7>	11 30
MEM_B_DQS7	MEM_80D	MEM_B_DQS_7	MEM B DQS N<7>	11 30
		MEM_PWR	PP1V5 S3RS0	6 7
		MEM_PWR	PP1V5 S3	6 7
		MEM_PWR	PP0V75 S3 MEM_VREFCA_A	27 28 31
		MEM_PWR	PP0V75 S3 MEM_VREFDO_A	27 28 31

SYNC MASTER=J13 CONSTRAINTS		SYNC DATE=01/11/2012	
PAGE TITLE			
Memory Constraints			
 Apple Inc.	DRAWING NUMBER	051-9277	SIZE D
	REVISION	2.8.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	101 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	67 OF 73
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=J13 CONSTRAINTS		SYNC DATE=01/11/2012	
PAGE TITLE			
PCH Constraints 1			
	Apple Inc.		
	DRAWING NUMBER		051-9277
	SIZE		D
REVISION		2.8.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I I NOT TO REPRODUCE OR COPY IT I I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I I ALL RIGHTS RESERVED		PAGE 102 OF 109	
		SHEET 68 OF 73	



SOURCE: Calpella Platform Design Guide for Ibex Peak M (DG-398905-398905_v1.5), Section 3.15

SOURCE: Calpella Platform Design Guide for Ibex Peak M (DG-398905-398905_v1.5), Section 3.15

NOTE: 25MHz system clocks very sensitive to noise.

ELECTRICAL_CONSTRAINT_SET		NET TYPE		
		PHYSICAL	SPACING	
	<u>SYSCLK_CLK32K_RTC</u>	<u>CLK_SLOW_45S</u>	<u>CLK_SLOW</u>	<u>SYSCLK_CLK32K_RTC</u> 16 25
	<u>SYSCLK_CLK25M_SB</u>	<u>CLK_25M_45S</u>	<u>CLK_25M</u>	<u>SYSCLK_CLK25M_SB</u> 16 25
		<u>CLK_25M_45S</u>	<u>CLK_25M</u>	<u>SYSCLK_CLK25M_SB_R</u> 16
	<u>SYSCLK_CLK25M_TBT</u>	<u>CLK_25M_45S</u>	<u>CLK_25M</u>	<u>SYSCLK_CLK25M_TBT</u> 25 34
		<u>CLK_25M_45S</u>	<u>CLK_25M</u>	<u>SYSCLK_CLK25M_TBT_R</u> 34
	<u>SYSCLK_CLK25M_XPAT</u>	<u>CLK_25M_45S</u>	<u>CLK_25M</u>	<u>SYSCLK_CLK25M_X1</u> 25
		<u>CLK_25M_45S</u>	<u>CLK_25M</u>	<u>SYSCLK_CLK25M_X2</u> 25
		<u>CLK_25M_45S</u>	<u>CLK_25M</u>	<u>SYSCLK_CLK25M_X2_R</u> 25



DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

Thunderbolt SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
TBT_SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
TBT_SPI	*	=2x_DIELECTRIC	?

Thunderbolt/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
TBTDP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
TBTDP_TX	TBTDP_TX	*	TBTDP_TX2TX
TBTDP_RX	TBTDP_RX	*	TBTDP_RX2RX
TBTDP_TX	TBTDP_RX	*	TBTDP_TX2RX
TBTDP_RX	TBTDP_TX	*	TBTDP_TX2RX
TBTDP_TX	*_TX	*	TBTDP_2OTHERHS
TBTDP_RX	*_TX	*	TBTDP_2OTHERHS
TBTDP_TX	*_RX	*	TBTDP_2OTHERHS
TBTDP_RX	*_RX	*	TBTDP_2OTHERHS
TBTDP_TX	*	*	TBTDP_2OTHER
TBTDP_RX	*	*	TBTDP_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
TBTDP_TX2TX	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX2RX	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_TX2RX	TOP,BOTTOM	=10x_DIELECTRIC	?
TBTDP_2OTHERHS	TOP,BOTTOM	=10x_DIELECTRIC	?
TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
TBTDP_TX2TX	*	=4x_DIELECTRIC	?
TBTDP_RX2RX	*	=4x_DIELECTRIC	?
TBTDP_TX2RX	*	=6x_DIELECTRIC	?
TBTDP_2OTHERHS	*	=6x_DIELECTRIC	?
TBTDP_2OTHER	*	=4x_DIELECTRIC	?

Thunderbolt/DP Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
TBT_A_R2D	TBTDP_80D	TBTDP_TX	TBT_A_R2D_C_P<1..0> 34 64
TBT_A_R2D	TBTDP_80D	TBTDP_TX	TBT_A_R2D_C_N<1..0> 34 64
	TBTDP_80D	TBTDP_TX	TBT_A_R2D_P<1..0> 64
	TBTDP_80D	TBTDP_TX	TBT_A_R2D_N<1..0> 64
DP_TBTPA_ML1	DP_80D	DP_TX	DP_TBTPA_ML_C_P<1> 34 64
DP_TBTPA_ML1	DP_80D	DP_TX	DP_TBTPA_ML_C_N<1> 34 64
DP_TBTPA_ML3	DP_80D	DP_TX	DP_TBTPA_ML_C_P<3> 34 64
DP_TBTPA_ML3	DP_80D	DP_TX	DP_TBTPA_ML_C_N<3> 34 64
	DP_80D	DP_TX	DP_TBTPA_ML_P<3..1:2> 64
	DP_80D	DP_TX	DP_TBTPA_ML_N<3..1:2> 64
	DP_80D	DP_TX	DP_A_LSX_ML_P<1> 64
	DP_80D	DP_TX	DP_A_LSX_ML_N<1> 64
	TBTDP_80D	TBTDP_RX	TBT_A_D2R_C_P<1..0> 64
	TBTDP_80D	TBTDP_RX	TBT_A_D2R_C_N<1..0> 64
TBT_A_D2R1	TBTDP_80D	TBTDP_RX	TBT_A_D2R_P<1> 34 64
TBT_A_D2R1	TBTDP_80D	TBTDP_RX	TBT_A_D2R_N<1> 34 64
TBT_A_D2R0	TBTDP_80D	TBTDP_RX	TBT_A_D2R_P<0> 34 64
TBT_A_D2R0	TBTDP_80D	TBTDP_RX	TBT_A_D2R_N<0> 34 64
TBT_A_AUXCH	DP_80D	DP_AUX	DP_TBTPA_AUXCH_C_P 34 64
TBT_A_AUXCH	DP_80D	DP_AUX	DP_TBTPA_AUXCH_C_N 34 64
	DP_80D	DP_AUX	DP_TBTPA_AUXCH_P 64
	DP_80D	DP_AUX	DP_TBTPA_AUXCH_N 64
	DP_80D	DP_AUX	DP_A_AUXCH_DDC_P 64
	DP_80D	DP_AUX	DP_A_AUXCH_DDC_N 64
	TBTDP_80D	TBTDP_RX	TBT_A_D2R1_AUXDDC_P 64
	TBTDP_80D	TBTDP_RX	TBT_A_D2R1_AUXDDC_N 64
TBT_B_R2D	TBTDP_80D	TBTDP_TX	TBT_B_R2D_C_P<1..0> 8 34
TBT_B_R2D	TBTDP_80D	TBTDP_TX	TBT_B_R2D_C_N<1..0> 8 34
	TBTDP_80D	TBTDP_TX	TBT_B_R2D_P<1..0> 64
	TBTDP_80D	TBTDP_TX	TBT_B_R2D_N<1..0> 64
DP_TBTPB_ML	DP_80D	DP_TX	DP_TBTPB_ML_C_P<3..1:2> 8 34
DP_TBTPB_ML	DP_80D	DP_TX	DP_TBTPB_ML_C_N<3..1:2> 8 34
	DP_80D	DP_TX	DP_TBTPB_ML_P<3..1:2> 64
	DP_80D	DP_TX	DP_TBTPB_ML_N<3..1:2> 64
	DP_80D	DP_TX	DP_B_LSX_ML_P<1> 64
	DP_80D	DP_TX	DP_B_LSX_ML_N<1> 64
	TBTDP_80D	TBTDP_RX	TBT_B_D2R_C_P<1..0> 64
	TBTDP_80D	TBTDP_RX	TBT_B_D2R_C_N<1..0> 64
TBT_B_D2R	TBTDP_80D	TBTDP_RX	TBT_B_D2R_P<1..0> 8 34
TBT_B_D2R	TBTDP_80D	TBTDP_RX	TBT_B_D2R_N<1..0> 8 34
TBT_B_AUXCH	DP_80D	DP_AUX	DP_TBTPB_AUXCH_C_P 8 34
TBT_B_AUXCH	DP_80D	DP_AUX	DP_TBTPB_AUXCH_C_N 8 34
	DP_80D	DP_AUX	DP_TBTPB_AUXCH_P 64
	DP_80D	DP_AUX	DP_TBTPB_AUXCH_N 64
	DP_80D	DP_AUX	DP_B_AUXCH_DDC_P 64
	DP_80D	DP_AUX	DP_B_AUXCH_DDC_N 64
	TBTDP_80D	TBTDP_RX	TBT_B_D2R1_AUXDDC_P 64
	TBTDP_80D	TBTDP_RX	TBT_B_D2R1_AUXDDC_N 64

Only used on dual-port hosts.

Thunderbolt IC Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
	DP_80D	DP_TX	DP_TBTSRC_ML_C_P<3..0> 34
	DP_80D	DP_TX	DP_TBTSRC_ML_C_N<3..0> 34
	DP_80D	DP_AUX	DP_TBTSRC_AUXCH_C_P 34
	DP_80D	DP_AUX	DP_TBTSRC_AUXCH_C_N 34
TBT_SPI_CLK	TBT_SPI_45S	TBT_SPI	TBT_SPI_CLK 34
TBT_SPI_MOSI	TBT_SPI_45S	TBT_SPI	TBT_SPI_MOSI 34
TBT_SPI_MISO	TBT_SPI_45S	TBT_SPI	TBT_SPI_MISO 34
TBT_SPI_CS_L	TBT_SPI_45S	TBT_SPI	TBT_SPI_CS_L 34

Only used on hosts supporting Thunderbolt video-in

SYNC MASTER=J13 CONSTRAINTS

SYNC DATE=01/11/2012

Thunderbolt Constraints

Apple Inc.

DRAWING NUMBER
051-9277

REVISION
2.8.0

BRANCH

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE
105 OF 109

SIZE
D

SHEET
70 OF 73



8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
	SMBUS_SMC_0_S0_SCL	SMB_45S_B_50S	SMB	SMBUS_SMC_0_S0_SCL
	SMBUS_SMC_0_S0_SDA	SMB_45S_B_50S	SMB	SMBUS_SMC_0_S0_SDA
	SMBUS_SMC_1_S0_SCL	SMB_45S_B_50S	SMB	SMBUS_SMC_1_S0_SCL
	SMBUS_SMC_1_S0_SDA	SMB_45S_B_50S	SMB	SMBUS_SMC_1_S0_SDA
	SMBUS_SMC_2_G3_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_2_G3_SCL
	SMBUS_SMC_2_G3_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_2_G3_SDA
	SMBUS_SMC_3_SCL	SMB_45S_B_50S	SMB	SMBUS_SMC_3_SCL
	SMBUS_SMC_3_SDA	SMB_45S_B_50S	SMB	SMBUS_SMC_3_SDA
	SMBUS_SMC_5_G3_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_5_G3_SCL
	SMBUS_SMC_5_G3_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_5_G3_SDA

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
	SENSE_DIFFPAIR	1:1_DIFFPAIR	CHGR_CSI_P	53
	SENSE_DIFFPAIR	1:1_DIFFPAIR	CHGR_CSI_N	53
		1:1_DIFFPAIR	CHGR_CSI_R_P	53
		1:1_DIFFPAIR	CHGR_CSI_R_N	53
	SENSE_DIFFPAIR	1:1_DIFFPAIR	CHGR_CSO_P	53
	SENSE_DIFFPAIR	1:1_DIFFPAIR	CHGR_CSO_N	53
		1:1_DIFFPAIR	CHGR_CSO_R_P	53
		1:1_DIFFPAIR	CHGR_CSO_R_N	53

SYMC MASTER=J13 CONSTRAINTS		SYMC DATE=01/11/2012	
PAGE TITLE			
SMC Constraints			
 Apple Inc.		DRAWING NUMBER 051-9277	SIZE D
		REVISION 2.8.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART ALL RIGHTS RESERVED		PAGE 106 OF 109	
		SHEET 71 OF 73	



8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
SENSE_1TO1_45S	*	=1:1_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
SENSE_1TO1_P2MM	*	=1:1_DIFFPAIR	0.200 MM	0.100 MM	=1:1_DIFFPAIR	=1:1_DIFFPAIR	=1:1_DIFFPAIR
THERM_1TO1_45S	*	=1:1_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
SPKR_DIFFPAIR	*	=1:1_DIFFPAIR	0.300 MM	0.100 MM	=1:1_DIFFPAIR	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
SENSE	*	=2:1_SPACING	?
THERM	*	=2:1_SPACING	?
AUDIO	*	=2:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
GND	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	CLK_PCIE	*	GND_P2MM
GND	PCIE*	*	GND_P2MM
GND	SATA*	*	GND_P2MM
GND	USB*	*	GND_P2MM
GND	LVDS*	*	GND_P2MM
SB_POWER	CLK_PCIE	*	PWR_P2MM
SB_POWER	SATA*	*	PWR_P2MM
SB_POWER	SATA*	*	PWR_P2MM

J11/J13 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
 SENSE_DIFFPAIR	THERM_1TO1_45S	THERM	INLET_THMSNS_D1_P	46 47
 SENSE_DIFFPAIR	THERM_1TO1_45S	THERM	INLET_THMSNS_D1_N	46 47
 SENSE_DIFFPAIR	THERM_1TO1_45S	THERM	TBT_THERMD_P	47
 SENSE_DIFFPAIR	THERM_1TO1_45S	THERM	TBT_THERMD_N	47
 SENSE_DIFFPAIR	THERM_1TO1_45S	THERM	TBT_MLBBOT_THMSNS_P	47
 SENSE_DIFFPAIR	THERM_1TO1_45S	THERM	TBT_MLBBOT_THMSNS_N	47
 SENSE_DIFFPAIR	THERM_1TO1_45S	THERM	TBTTTHMSNS_D2_R_P	47
 SENSE_DIFFPAIR	THERM_1TO1_45S	THERM	TBTTTHMSNS_D2_R_N	47
 SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	CPU_THERMD_P	9 47
 SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	CPU_THERMD_N	9 47
 SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	CPUTHMSNS_D2_P	47
 SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	CPUTHMSNS_D2_N	47
 SENSE_DIFFPAIR	SENSE_1TO1_P2MM	SENSE	CPUVCCIOS0_CS_N	45 59
 SENSE_DIFFPAIR	SENSE_1TO1_P2MM	SENSE	CPUVCCIOS0_CS_P	45 59
 SENSE_DIFFPAIR	SENSE_1TO1_P2MM	SENSE	CPUIMVP_ISNS1_P	45 57 58
 SENSE_DIFFPAIR	SENSE_1TO1_P2MM	SENSE	CPUIMVP_ISNS1_N	45 58
 SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	CPUIMVP_ISUM_R_P	45
 SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	CPUIMVP_ISUM_R_N	45
 SENSE_DIFFPAIR	SENSE_1TO1_P2MM	SENSE	CPUIMVP_ISNS1G_P	45 58
 SENSE_DIFFPAIR	SENSE_1TO1_P2MM	SENSE	CPUIMVP_ISNS1G_N	45 58
 SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	CPUIMVP_ISUMG_R_P	45
 SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	CPUIMVP_ISUMG_R_N	45
 SENSE_DIFFPAIR	SENSE_1TO1_P2MM	SENSE	VCCSAS0_CS_P	45 54
 SENSE_DIFFPAIR	SENSE_1TO1_P2MM	SENSE	VCCSAS0_CS_N	45 54
 SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	VCCSAISNS_R_P	45
 SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	VCCSAISNS_R_N	45
 SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	ISNS_3V3S0_P	45 61
 SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	ISNS_3V3S0_N	45 61
 SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	ISNS_3V3S0_R_P	45
 SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	ISNS_3V3S0_R_N	45
 SENSE_DIFFPAIR	SENSE_1TO1_P2MM	SENSE	CPUIMVP_ISUMG_P	57 58
 SENSE_DIFFPAIR	SENSE_1TO1_P2MM	SENSE	CPUIMVP_ISUMG_N	57 58
 SENSE_DIFFPAIR	SENSE_1TO1_P2MM	SENSE	CPUIMVP_ISUM_P	57 58
 SENSE_DIFFPAIR	SENSE_1TO1_P2MM	SENSE	CPUIMVP_ISUM_N	57 58
 SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	ISNS_HS_COMPUTING_N	8 46
 SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	ISNS_HS_COMPUTING_P	8 46
 SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	ISNS_HS_OTHER_N	46
 SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	ISNS_HS_OTHER_P	46
 SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	ISNS_1V5_S3_N	46 56
 SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	ISNS_1V5_S3_P	46 56
 SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	ISNS_AIRPORT_N	37 46
 SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	ISNS_AIRPORT_P	37 46
 SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	ISNS_SSD_N	38 46
 SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	ISNS_SSD_P	38 46
 SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	ISNS_LCDBKLT_N	8 46
 SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	ISNS_LCDBKLT_P	8 46
 AUD_DIFF	1:1_DIFFPAIR	AUDIO	SPKRAMP_INR_P	6 40 51
 AUD_DIFF	1:1_DIFFPAIR	AUDIO	SPKRAMP_INR_N	6 40 51
 SENSE_DIFFPAIR	1:1_DIFFPAIR	AUDIO	MAX98300_R_P	51
 SENSE_DIFFPAIR	1:1_DIFFPAIR	AUDIO	MAX98300_R_N	51
 SPKR_OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP_ROUT_P	6 51 52
 SPKR_OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP_ROUT_N	6 51 52
 SB_POWER		SB_POWER	PP3V3_S5	6 7
 SB_POWER		SB_POWER	PP3V3_S0	6 7
		GND	GND	

SYNC MASTER=J13 CONSTRAINTS		SYNC DATE=01/11/2012		
PAGE TITLE				
Project Specific Constraints				
	Apple Inc.	DRAWING NUMBER	051-9277	
		SIZE	D	
		REVISION	2.8.0	
		BRANCH		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	108 OF 109	
		SHEET	72 OF 73	

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---



J11/J13 Board-Specific Spacing & Physical Constraints

BOARD LAYERS				BOARD AREAS		BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA		MM	16.2

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	TOP, BOTTOM	Y	=50_OHM_SE	=50_OHM_SE			
DEFAULT	ISL2, ISL11	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	ISL3, ISL10	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	ISL4, ISL9	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	*	N	100 MM	100 MM	10 MM	0 MM	0 MM
STANDARD	*	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT

Single-ended Physical Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.310 MM			
27P4_OHM_SE	ISL2, ISL11	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	ISL3, ISL10	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	ISL4, ISL9	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
35_OHM_SE	TOP, BOTTOM	Y	0.195 MM	0.195 MM			
35_OHM_SE	ISL2, ISL11	Y	0.125 MM	0.125 MM			
35_OHM_SE	ISL3, ISL10	Y	0.125 MM	0.125 MM			
35_OHM_SE	ISL4, ISL9	Y	0.125 MM	0.125 MM			
35_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.170 MM	0.170 MM			
40_OHM_SE	ISL2, ISL11	Y	0.096 MM	0.096 MM			
40_OHM_SE	ISL3, ISL10	Y	0.096 MM	0.096 MM			
40_OHM_SE	ISL4, ISL9	Y	0.099 MM	0.099 MM			
40_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.135 MM	0.135 MM			
45_OHM_SE	ISL2, ISL11	Y	0.075 MM	0.075 MM			
45_OHM_SE	ISL3, ISL10	Y	0.075 MM	0.075 MM			
45_OHM_SE	ISL4, ISL9	Y	0.080 MM	0.080 MM			
45_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.110 MM			
50_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

Differential Pair Physical Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	TOP, BOTTOM	Y	0.165 MM	0.165 MM		0.130 MM	0.130 MM
72_OHM_DIFF	ISL2, ISL11	Y	0.109 MM	0.109 MM		0.150 MM	0.150 MM
72_OHM_DIFF	ISL3, ISL10	Y	0.109 MM	0.109 MM		0.150 MM	0.150 MM
72_OHM_DIFF	ISL4, ISL9	Y	0.114 MM	0.114 MM		0.150 MM	0.150 MM
72_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	TOP, BOTTOM	Y	0.132 MM	0.132 MM		0.130 MM	0.130 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.081 MM	0.081 MM		0.115 MM	0.115 MM
80_OHM_DIFF	ISL3, ISL10	Y	0.081 MM	0.081 MM		0.115 MM	0.115 MM
80_OHM_DIFF	ISL4, ISL9	Y	0.088 MM	0.088 MM		0.110 MM	0.110 MM
80_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

Spacing Constraints

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.100 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1x_DIELECTRIC	TOP, BOTTOM	0.071 MM	?
1x_DIELECTRIC	ISL3, ISL10	0.053 MM	?
1x_DIELECTRIC	ISL4, ISL9	0.050 MM	?
1x_DIELECTRIC	*	0.090 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_SLOW	*	BGA	BGA_P2MM

SYNC MASTER=J13 CONSTRAINTS		SYNC DATE=01/11/2012	
PAGE TITLE			
PCB Rule Definitions			
 Apple Inc.		DRAWING NUMBER	051-9277
		REVISION	2.8.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	109 OF 109
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	73 OF 73
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			