

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

K60 MLB

LAST_MODIFIED= Tue Feb 8 14:39:56 2011


Page	Contents	Sync	Date
1	Table of Contents	K68	06/21/2009
2	System Block Diagram	K68_S1J1	01/06/2011
3	Power Block Diagram	K68_JERRY	01/06/2011
4	BOM Configuration	K68_AARON	N/A
5	DEBUG LEDS	K62	01/06/2011
6	Power Conn / Alias	K68_MARK	12/30/2010
7	Holes	K74_MASTER	N/A
8	UNUSED SIGNAL ALIAS	K62	01/06/2011
9	Signal Aliases	K62	01/06/2011
10	CPU DMI/PEG/FDI/RSVD	K62	01/06/2011
11	CPU CLOCK/MISC/JTAG	K62	01/06/2011
12	CPU DDR3 INTERFACES	K62	01/06/2011
13	CPU POWER	K62	01/06/2011
14	CPU GROUNDS	K62	01/06/2011
15	STRAPS,PULL UPS,PULL DOWNS FOR PCH AND CPU	K62	01/06/2011
16	CPU NON-GFX DECOUPLING	K62	01/06/2011
17	GFX DECOUPLING & PCH PWR ALIAS	K62	01/06/2011
18	PCH SATA/PCIE/CLK/LPC/SPI	K62	01/06/2011
19	PCH DMI/FDI/GRAPHICS	K62	01/06/2011
20	PCH PCI/FLASHCACHE/USB	K62	01/06/2011
21	PCH MISC	K62	01/06/2011
22	PCH POWER	K62	01/06/2011
23	PCH GROUNDS	K62	01/06/2011
24	PCH DECOUPLING	K62	01/06/2011
25	CPU & PCH XDP	K62	01/06/2011
26	CLOCK (CK505)	K62	01/06/2011
27	CHIPSET SUPPORT	K62	01/06/2011
28	DDR3 VREF MARGINING	K62	01/06/2011
29	MEMORY CAPS	K62	01/06/2011
30	DDR3 SO-DIMM 0 & 2	K62	01/06/2011
31	DDR3 SO-DIMM 1 & 3	K62	01/06/2011
32	DDR3 SUPPORT AND BITSWAPS	K62	01/06/2011
33	PCI-E Wireless Connector	K62	01/06/2011
34	USB HUB 1	K62	01/06/2011
35	USB HUB 2	K62	01/06/2011
36	CAESAR IV SUPPORT	K62	01/06/2011
37	ETHERNET PHY (CAESAR IV)	K62	01/06/2011
38	Ethernet Connector	K68_MARK	01/06/2011
39	FireWire LLC/PHY (FW643)	K68_ROSITA	01/06/2011
40	FireWire: 1394B MISC	K62	01/06/2011
41	FIREWIRE CONNECTOR	K62	01/06/2011
42	SATA Connectors	K68_JERRY	01/06/2011
43	EXTERNAL USB CONNECTORS	K62	01/06/2011
44	Internal USB Connections	K62	01/06/2011
45	SD READER CONNECTOR	K62	01/06/2011
46	SMC	K62	01/06/2011
47	SMC Support	K62	01/06/2011
48	LPC+SPI Debug Connector	K62	01/06/2011

Page	Contents	Sync	Date
49	SMBUS CONNECTIONS	K60_MARK	01/06/2011
50	CPU/PCH/GPU POWER SENSE	K62	01/06/2011
51	HDD OOB SENSE	K62	01/06/2011
52	TEMP SENSORS	K60_MARK	01/06/2011
53	HD AND OD FAN	K62	01/06/2011
54	CPU FAN	K60_JERRY	01/06/2011
55	SPI ROM	K62	01/06/2011
56	AUDIO: CODEC/REGULATOR	K60_DAVID	01/06/2011
57	AUDIO: FILTER/BUFFER	K60_DAVID	01/06/2011
58	AUDIO: SPEAKER AMP_1	K60_DAVID	01/06/2011
59	AUDIO: SPEAKER AMP	K60_DAVID	01/06/2011
60	Audio: MLB to I/O Conn.	K60_DAVID	01/06/2011
61	AUDIO: Detects/Grounding	K60_DAVID	11/24/2010
62	AUDIO: Mikey	K60_DAVID	01/06/2011
63	POWER SEQUENCING ENABLES	K62	01/06/2011
64	POWER SEQUENCING PGOOD	K62	01/06/2011
65	VREG: PPVCORE_S0_CPU	K60_AARON	N/A
66	VREG: CPU CORE - PHASES 1-3	K62	01/06/2011
67	VREG:AXG PHASE/CORE - CAPS	K60_AARON	N/A
68	1V05 REGULATOR	K62	01/06/2011
69	CPU VCCSA REGULATOR	K62	11/15/2010
70	5V_S3 / 3V3_S5 VREGS	K62	01/06/2011
71	1.5V / 1.8V VREGS	K62	01/06/2011
72	3.42 G3HOT SUPPLY	K62	01/06/2011
73	S3+S0 FETS	K62	01/06/2011
74	12V_S0 & 12V_S5 switch	K60_JERRY	01/06/2011
75	MXM PCIE, DP & Power	K62	01/06/2011
76	MXM I/O	K60_MASTER	N/A
77	MXM PCIE CAPS	K62	01/06/2011
78	DP ALIAS AND CONTROL	K60_AARON	07/18/2010
79	GREEN CLOCK	K62	01/06/2011
80	T29 POWER	K62	01/06/2011
81	Display: Int DP Connector	K62	01/06/2011
82	2V9/3V3/12V POWER SWITCH	K62	11/14/2010
83	Internal DP MUXing	K62	01/06/2011
84	DisplayPort/T29 A MUXing	K62	11/14/2010
85	DisplayPort/T29 A Connector	K62	01/06/2011
86	T29 Host (1 of 2)	K62	01/06/2011
87	T29 Host (2 of 2)	K62	01/06/2011
88	K60/K62 RULE DEFINITIONS	K62	01/06/2011
89	Memory Constraints	K60_ROSITA	01/06/2011
90	PCIE/DMI/FDI/SATA CONSTRAINTS	K62	01/06/2011
91	IBEX PEAK CONSTRAINTS	K62	01/06/2011
92	USB/ENET/SD/FW/AUD CONSTRAINTS	K62	01/06/2011
93	GRAPHICS CONSTRAINTS	K62	01/06/2011
94	SMC Constraints	K62	01/06/2011
95	POWER CONSTRAINTS	K62	01/06/2011
96	T29 CONSTRAINTS	K62	01/06/2011
97	PM RESETS ENABLES PGOOD CONST	K62	01/06/2011
98	K60/K62 ICT/FCT	K62	01/06/2011


REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
			2011-02-08

Page	Contents	Sync	Date
1	Table of Contents	K68	06/21/2009
2	System Block Diagram	K68_S1J1	01/06/2011
3	Power Block Diagram	K68_JERRY	01/06/2011
4	BOM Configuration	K68_AARON	N/A
5	DEBUG LEDS	K62	01/06/2011
6	Power Conn / Alias	K68_MARK	12/30/2010
7	Holes	K74_MASTER	N/A
8	UNUSED SIGNAL ALIAS	K62	01/06/2011
9	Signal Aliases	K62	01/06/2011
10	CPU DMI/PEG/FDI/RSVD	K62	01/06/2011
11	CPU CLOCK/MISC/JTAG	K62	01/06/2011
12	CPU DDR3 INTERFACES	K62	01/06/2011
13	CPU POWER	K62	01/06/2011
14	CPU GROUNDS	K62	01/06/2011
15	STRAPS,PULL UPS,PULL DOWNS FOR PCH AND CPU	K62	01/06/2011
16	CPU NON-GFX DECOUPLING	K62	01/06/2011
17	GFX DECOUPLING & PCH PWR ALIAS	K62	01/06/2011
18	PCH SATA/PCIE/CLK/LPC/SPI	K62	01/06/2011
19	PCH DMI/FDI/GRAPHICS	K62	01/06/2011
20	PCH PCI/FLASHCACHE/USB	K62	01/06/2011
21	PCH MISC	K62	01/06/2011
22	PCH POWER	K62	01/06/2011
23	PCH GROUNDS	K62	01/06/2011
24	PCH DECOUPLING	K62	01/06/2011
25	CPU & PCH XDP	K62	01/06/2011
26	CLOCK (CK505)	K62	01/06/2011
27	CHIPSET SUPPORT	K62	01/06/2011
28	DDR3 VREF MARGINING	K62	01/06/2011
29	MEMORY CAPS	K62	01/06/2011
30	DDR3 SO-DIMM 0 & 2	K62	01/06/2011
31	DDR3 SO-DIMM 1 & 3	K62	01/06/2011
32	DDR3 SUPPORT AND BITSWAPS	K62	01/06/2011
33	PCI-E Wireless Connector	K62	01/06/2011
34	USB HUB 1	K62	01/06/2011
35	USB HUB 2	K62	01/06/2011
36	CAESAR IV SUPPORT	K62	01/06/2011
37	ETHERNET PHY (CAESAR IV)	K62	01/06/2011
38	Ethernet Connector	K68_MARK	01/06/2011
39	FireWire LLC/PHY (FW643)	K68_ROSITA	01/06/2011
40	FireWire: 1394B MISC	K62	01/06/2011
41	FIREWIRE CONNECTOR	K62	01/06/2011
42	SATA Connectors	K68_JERRY	01/06/2011
43	EXTERNAL USB CONNECTORS	K62	01/06/2011
44	Internal USB Connections	K62	01/06/2011
45	SD READER CONNECTOR	K62	01/06/2011
46	SMC	K62	01/06/2011
47	SMC Support	K62	01/06/2011
48	LPC+SPI Debug Connector	K62	01/06/2011

Page	Contents	Sync	Date
49	SMBUS CONNECTIONS	K60_MARK	01/06/2011
50	CPU/PCH/GPU POWER SENSE	K62	01/06/2011
51	HDD OOB SENSE	K62	01/06/2011
52	TEMP SENSORS	K60_MARK	01/06/2011
53	HD AND OD FAN	K62	01/06/2011
54	CPU FAN	K60_JERRY	01/06/2011
55	SPI ROM	K62	01/06/2011
56	AUDIO: CODEC/REGULATOR	K60_DAVID	01/06/2011
57	AUDIO: FILTER/BUFFER	K60_DAVID	01/06/2011
58	AUDIO: SPEAKER AMP_1	K60_DAVID	01/06/2011
59	AUDIO: SPEAKER AMP	K60_DAVID	01/06/2011
60	Audio: MLB to I/O Conn.	K60_DAVID	01/06/2011
61	AUDIO: Detects/Grounding	K60_DAVID	11/24/2010
62	AUDIO: Mikey	K60_DAVID	01/06/2011
63	POWER SEQUENCING ENABLES	K62	01/06/2011
64	POWER SEQUENCING PGOOD	K62	01/06/2011
65	VREG: PPVCORE_S0_CPU	K60_AARON	N/A
66	VREG: CPU CORE - PHASES 1-3	K62	01/06/2011
67	VREG:AXG PHASE/CORE - CAPS	K60_AARON	N/A
68	1V05 REGULATOR	K62	01/06/2011
69	CPU VCCSA REGULATOR	K62	11/15/2010
70	5V_S3 / 3V3_S5 VREGS	K62	01/06/2011
71	1.5V / 1.8V VREGS	K62	01/06/2011
72	3.42 G3HOT SUPPLY	K62	01/06/2011
73	S3+S0 FETS	K62	01/06/2011
74	12V_S0 & 12V_S5 switch	K60_JERRY	01/06/2011
75	MXM PCIe, DP & Power	K62	01/06/2011
76	MXM I/O	K60_MASTER	N/A
77	MXM PCIE CAPS	K62	01/06/2011
78	DP ALIAS AND CONTROL	K60_AARON	07/18/2010
79	GREEN CLOCK	K62	01/06/2011
80	T29 POWER	K62	01/06/2011
81	Display: Int DP Connector	K62	01/06/2011
82	2V9/3V3/12V POWER SWITCH	K62	11/14/2010
83	Internal DP MUXing	K62	01/06/2011
84	DisplayPort/T29 A MUXing	K62	11/14/2010
85	DisplayPort/T29 A Connector	K62	01/06/2011
86	T29 Host (1 of 2)	K62	01/06/2011
87	T29 Host (2 of 2)	K62	01/06/2011
88	K60/K62 RULE DEFINITIONS	K62	01/06/2011
89	Memory Constraints	K60_ROSITA	01/06/2011
90	PCIE/DMI/FDI/SATA CONSTRAINTS	K62	01/06/2011
91	IBEX PEAK CONSTRAINTS	K62	01/06/2011
92	USB/ENET/SD/FW/AUD CONSTRAINTS	K62	01/06/2011
93	GRAPHICS CONSTRAINTS	K62	01/06/2011
94	SMC Constraints	K62	01/06/2011
95	POWER CONSTRAINTS	K62	01/06/2011
96	T29 CONSTRAINTS	K62	01/06/2011
97	PM RESETS ENABLES PGOOD CONST	K62	01/06/2011
98	K60/K62 ICT/FCT	K62	01/06/2011



AC/DC POWER SUPPLY (Spec:215W)



SYNC MASTER=K60 JERRY		SYNC DATE=01/06/2011	
PAGE TITLE			
Power Block Diagram			
 Apple Inc.		DRAWING NUMBER	051-8115
		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	3 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	3 OF 98
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
085-0801	PCBA, MLB, DEV, K60	DEVELOPMENT, DEV_GROUP
639-1767	PCBA, MLB, K60, 2.5G, 4C, PRQ, P2_ODD	K60, 2P5GHZ_SNB_CPU_PRQ, BASIC1, BASIC2, CPUVCORE-3PH, ODD_SATA:P2, YES_DBG
639-1820	PCBA, MLB, K60, 2.7G, 4C, PRQ, P2_ODD	K60, 2P7GHZ_SNB_CPU_PRQ, BASIC1, BASIC2, CPUVCORE-3PH, ODD_SATA:P2, YES_DBG
639-1821	PCBA, MLB, K60, 2.8G, 4C, PRQ, P2_ODD	K60, 2P8GHZ_SNB_CPU_PRQ, BASIC1, BASIC2, CPUVCORE-3PH, ODD_SATA:P2, YES_DBG
639-2160	PCBA, MLB, K60, 2.5G, 4C, PRQ, P2_ODD, NO_DBG	K60, 2P5GHZ_SNB_CPU_PRQ, BASIC1, BASIC2, CPUVCORE-3PH, ODD_SATA:P2, NO_DBG
639-2159	PCBA, MLB, K60, 2.7G, 4C, PRQ, P2_ODD, NO_DBG	K60, 2P7GHZ_SNB_CPU_PRQ, BASIC1, BASIC2, CPUVCORE-3PH, ODD_SATA:P2, NO_DBG
639-2161	PCBA, MLB, K60, 2.8G, 4C, PRQ, P2_ODD, NO_DBG	K60, 2P8GHZ_SNB_CPU_PRQ, BASIC1, BASIC2, CPUVCORE-3PH, ODD_SATA:P2, NO_DBG
639-2118	PCBA, MLB, K60, 2.5G, 4C, PRQ, P1_ODD	K60, 2P5GHZ_SNB_CPU_PRQ, BASIC1, BASIC2, CPUVCORE-3PH, ODD_SATA:P1, YES_DBG
639-2122	PCBA, MLB, K60, 2.7G, 4C, PRQ, P1_ODD	K60, 2P7GHZ_SNB_CPU_PRQ, BASIC1, BASIC2, CPUVCORE-3PH, ODD_SATA:P1, YES_DBG
639-2119	PCBA, MLB, K60, 2.8G, 4C, PRQ, P1_ODD	K60, 2P8GHZ_SNB_CPU_PRQ, BASIC1, BASIC2, CPUVCORE-3PH, ODD_SATA:P1, YES_DBG
639-2132	PCBA, MLB, K60, 2.5G, 4C, PRQ, P1_ODD, NO_DBG	K60, 2P5GHZ_SNB_CPU_PRQ, BASIC1, BASIC2, CPUVCORE-3PH, ODD_SATA:P1, NO_DBG
639-2133	PCBA, MLB, K60, 2.7G, 4C, PRQ, P1_ODD, NO_DBG	K60, 2P7GHZ_SNB_CPU_PRQ, BASIC1, BASIC2, CPUVCORE-3PH, ODD_SATA:P1, NO_DBG
639-2134	PCBA, MLB, K60, 2.8G, 4C, PRQ, P1_ODD, NO_DBG	K60, 2P8GHZ_SNB_CPU_PRQ, BASIC1, BASIC2, CPUVCORE-3PH, ODD_SATA:P1, NO_DBG

BOM GROUPS

BOM GROUP	BOM OPTIONS
BASIC1	COMMON, ALTERNATE, MXM, FCIM, CPU_1V5_SENSE, CPU_VCCSA_SENSE, 1V05_PCH_SENSE, HUB_USX2061, PRODUCTION, VAXG, SSD
BASIC2	AP, BT, IR, T29
DEV_GROUP	VREFMRGN_A, VREFMRGN_B, DIMM_1V5_SENSE
YES_DBG	XDP, XDP_CONN, XDP_CPU_BPM, MOJOMUX: YES, LPCPLUS: YES
NO_DBG	MOJOMUX: NO, LPCPLUS: NO

CPU SOCKET & ILM SUB-BOMS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
511S0071	1	SOCKET, LGA1155, CPU- LF	U1000	CRITICAL	TYC0_SOCKET
604-1474	1	ASSY, PURCHASED, ILM, TYC0	ILM	CRITICAL	TYC0_SOCKET
511S0073	1	SOCKET, LGA1155, CPU- LF	U1000	CRITICAL	MOLEX_SOCKET
604-1161	1	ASSY, PURCHASED, ILM, MOLEX		CRITICAL	MOLEX_SOCKET

BOM NUMBER	BOM NAME	BOM OPTIONS
085-2452	SUB ASSY,CPU SOCKET,K60,TYCO	TYCO_SOCKET
085-2453	SUB ASSY,CPU SOCKET,K60,MOLEX	MOLEX_SOCKET

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
085-2452	1	TYCO CPU SOCKET AND ILM	SKT_ILM	CRITICAL	

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
085-2453	085-2452		SKT_ILM	MOLEX ALTERNATE

BOARD STACK-UP

TOP	SIGNAL
2	GROUND
3	SIGNAL
4	POWER
5	POWER
6	SIGNAL
7	GROUND
BOTTOM	SIGNAL

COMMON

	PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
	337S4088	1	IC, COUGAR POINT, SL34F, DB82Z68, PRQ, B3	U1800	CRITICAL	
	353S3055	1	IC, F13VEDP212, X2 DP MUX, QFN	U9390	CRITICAL	
	338S0753	1	IC, FW643, 1394B_PCIE, PHY/LINK	U4100	CRITICAL	
	825-7122	1	MLB LABEL, 48.6X4.8	X14	CRITICAL	
	343S0534	1	IC, BCM57765, ENET&SD, 8X8	U3900	CRITICAL	
RAW: 335S0807	341T0184	1	FLASH, EFI BOOTROM, K60/K62	U6100	CRITICAL	
RAW: 335S0539	341T0328	1	SFLASH ENET 2MBIT, CIV	U3900	CRITICAL	
	338S0945	1	T29 ROUTER, IC ASSP	U9700	CRITICAL	T29
RAW: 335S0550	341T0257	1	IC, T29, SERIAL EEPROM	U9790	CRITICAL	T29
RAW: 337S3997	341T0326	1	IC, MCU, 32B, LPC1112A, 16KB/2KB, HVQFN25	U9330	CRITICAL	T29
RAW: 335S0709	341T0330	1	IC, MXM SYS ROM, 24C02	U8570	CRITICAL	
RAW: 338S0878	341T0185	1	IC, SMC, K60	U4900	CRITICAL	K60

CPUS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S4043	1	SNB, SR00S, PRQ, D2, 2.5, 65W, 4+2, 6M, LGA	CPU	CRITICAL	2P5GHZ_SNB_CPU_PRQ
337S4062	1	SNB, SR009, PRQ, D2, 2.7, 65W, 4+2, 6M, LGA	CPU	CRITICAL	2P7GHZ_SNB_CPU_PRQ
337S4061	1	SNB, SR00E, PRQ, D2, 2.8, 65W, 4+2, 8M, LGA	CPU	CRITICAL	2P8GHZ_SNB_CPU_PRQ

K60 PARTS


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-8115	1	SCH, MLB, K60	SCH1		K60
820-2641	1	PCBF, MLB, K60	MLB1		K60

K60 ALTERNATE PARTS


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
12850298	12850293			330UF
37150679	37150652			1N DIODE
377S0107	377S0066			USB DIODE
376S0972	376S0612			ROHM TRA-BJT

SYNC MASTER-K60 AARON		SYNC DATE=N/A	
PAGE TITLE			
BOM Configuration			
	Apple Inc.	DRAWING NUMBER	051-8115
		SIZE	D
		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		4 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		4 OF 98	
IV ALL RIGHTS RESERVED			


S5 Led




ALL_SYS_PWRGD Led











MXM PWR GOOD Led




VIDEO ON Led




PROTO DEBUG LEDS ARE SHOWN BELOW



PAGE TITLE		SYNC MASTER=K62		SYNC DATE=01/06/2011	
DEBUG LEDS		DRAWING NUMBER		SIZE	
Apple Inc.		051-8115		D	
NOTICE OF PROPRIETARY PROPERTY:		REVISION		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		11.1.0			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE		5 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET		5 OF 98	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					





SYNC MASTER=K74 MASTER

SYNC DATE=N/A

PAGE TITLE

Holes

 Apple Inc.

DRAWING NUMBER

051-8115

SIZE

D

REVISION

11.1.0

BRANCH

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE


7 OF 110


SHEET


7 OF 98


8	7	6	5	4	3	2	1
UNUSED CPU SIGNALS		NC ON UNUSED PCIE ALIASES		NC ON UNUSED DISPLAY ALIASES		NC ON UNUSED FDI ALIASES	
19 TP_CPU_RSVD<16..1> == NC_CPU_RSVD<16..1> MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_CPU_RSVD<46..19> == NC_CPU_RSVD<46..19> MAKE_BASE=TRUE NO_TEST=TRUE		18 TP_PCIE_CLK100M_PE5P == NC_PCIE_CLK100M_PE5P MAKE_BASE=TRUE NO_TEST=TRUE 18 TP_PCIE_CLK100M_PE5N == NC_PCIE_CLK100M_PE5N MAKE_BASE=TRUE NO_TEST=TRUE 21 TP_PCIE_CLK100M_PE6P == NC_PCIE_CLK100M_PE6P MAKE_BASE=TRUE NO_TEST=TRUE 21 TP_PCIE_CLK100M_PE6N == NC_PCIE_CLK100M_PE6N MAKE_BASE=TRUE NO_TEST=TRUE 21 TP_PCIE_CLK100M_PE7P == NC_PCIE_CLK100M_PE7P MAKE_BASE=TRUE NO_TEST=TRUE 21 TP_PCIE_CLK100M_PE7N == NC_PCIE_CLK100M_PE7N MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PE_RX_N<3..0> == NC_PE_RXN<3..0> MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PE_RX_P<3..0> == NC_PE_RXP<3..0> MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PE_TX_N<3..0> == NC_PE_TXN<3..0> MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PE_TX_P<3..0> == NC_PE_TXP<3..0> MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PCIE_D2R_PERN4 == NC_PCIE_D2R_PERN4 MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PCIE_D2R_PERP4 == NC_PCIE_D2R_PERP4 MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PCIE_R2D_PETN4 == NC_PCIE_R2D_PETN4 MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PCIE_R2D_PETP4 == NC_PCIE_R2D_PETP4 MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PCIE_CLK100M_PE4P == NC_PCIE_CLK100M_PE4P MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PCIE_CLK100M_PE4N == NC_PCIE_CLK100M_PE4N MAKE_BASE=TRUE NO_TEST=TRUE		19 TP_CRT_IG_DDC_CLK == NC_CRT_IG_DDC_CLK MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_CRT_IG_DDC_DATA == NC_CRT_IG_DDC_DATA MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_CRT_IG_RED == NC_CRT_IG_RED MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_CRT_IG_GREEN == NC_CRT_IG_GREEN MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_CRT_IG_BLUE == NC_CRT_IG_BLUE MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_CRT_IG_HSYNC == NC_CRT_IG_HSYNC MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_CRT_IG_VSYNC == NC_CRT_IG_VSYNC MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_DP_IG_B_MLN<3..0> == NC_DP_IG_B_MLN<3..0> MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_DP_IG_B_MLP<3..0> == NC_DP_IG_B_MLP<3..0> MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_DP_IG_B_AUX_N == NC_DP_IG_B_AUXN MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_DP_IG_B_AUX_P == NC_DP_IG_B_AUXP MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_DP_IG_B_HPD == NC_DP_IG_B_HPD MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_DP_IG_B_DDC_CLK == NC_DP_IG_B_CTRL_CLK MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_DP_IG_B_DDC_DATA == NC_DP_IG_B_CTRL_DATA MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_DP_IG_C_MLN<3..0> == NC_DP_IG_C_MLN<3..0> MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_DP_IG_C_MLP<3..0> == NC_DP_IG_C_MLP<3..0> MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_DP_IG_C_AUX_N == NC_DP_IG_C_AUXN MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_DP_IG_C_AUX_P == NC_DP_IG_C_AUXP MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_DP_IG_C_HPD == NC_DP_IG_C_HPD MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_DP_IG_C_CTRL_CLK == NC_DP_IG_C_CTRL_CLK MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_DP_IG_C_CTRL_DATA == NC_DP_IG_C_CTRL_DATA MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_DP_IG_D_MLN<3..0> == NC_DP_IG_D_MLN<3..0> MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_DP_IG_D_MLP<3..0> == NC_DP_IG_D_MLP<3..0> MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_DP_IG_D_AUXN == NC_DP_IG_D_AUXN MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_DP_IG_D_AUXP == NC_DP_IG_D_AUXP MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_DP_IG_D_HPD == NC_DP_IG_D_HPD MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_DP_IG_D_CTRL_CLK == NC_DP_IG_D_CTRL_CLK MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_DP_IG_D_CTRL_DATA == NC_DP_IG_D_CTRL_DATA MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_SDVO_TVCLKINN == NC_SDVO_TVCLKINN MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_SDVO_TVCLKINP == NC_SDVO_TVCLKINP MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_SDVO_STALLN == NC_SDVO_STALLN MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_SDVO_STALLP == NC_SDVO_STALLP MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_SDVO_INTN == NC_SDVO_INTN MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_SDVO_INTP == NC_SDVO_INTP MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PCH_L_BKLTCTL == NC_PCH_L_BKLTCTL MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PCH_L_BKLTEN == NC_PCH_L_BKLTEN MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PCH_L_VDD_EN == NC_PCH_L_VDD_EN MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PCH_CLKOUT_DPN == NC_PCH_CLKOUT_DPN MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PCH_CLKOUT_DPP == NC_PCH_CLKOUT_DPP MAKE_BASE=TRUE NO_TEST=TRUE		19 TP_CPU_FDI_TX_N<7..0> == NC_CPU_FDI_TXN<7..0> MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_CPU_FDI_TX_P<7..0> == NC_CPU_FDI_TXP<7..0> MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PCH_FDI_RX_N<7..0> == NC_PCH_FDI_RXN<7..0> MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PCH_FDI_RX_P<7..0> == NC_PCH_FDI_RXP<7..0> MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_SATA_D_D2RN == NC_SATA_D_D2RN MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_SATA_D_D2RP == NC_SATA_D_D2RP MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_SATA_D_R2D_CN == NC_SATA_D_R2D_CN MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_SATA_D_R2D_CP == NC_SATA_D_R2D_CP MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_SATA_E_D2RN == NC_SATA_E_D2RN MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_SATA_E_D2RP == NC_SATA_E_D2RP MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_SATA_E_R2D_CN == NC_SATA_E_R2D_CN MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_SATA_E_R2D_CP == NC_SATA_E_R2D_CP MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_SATA_F_D2RN == NC_SATA_F_D2RN MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_SATA_F_D2RP == NC_SATA_F_D2RP MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_SATA_F_R2D_CN == NC_SATA_F_R2D_CN MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_SATA_F_R2D_CP == NC_SATA_F_R2D_CP MAKE_BASE=TRUE NO_TEST=TRUE	
NC ON UNUSED PCI ALIASES		NC ON UNUSED USB ALIASES					
20 TP_PCI_AD<31..0> == NC_PCI_AD<31..0> MAKE_BASE=TRUE NO_TEST=TRUE 20 TP_PCI_C_BE_L<3..0> == NC_PCI_C_BE_L<3..0> MAKE_BASE=TRUE NO_TEST=TRUE 20 TP_PCI_PAR == NC_PCI_PAR MAKE_BASE=TRUE NO_TEST=TRUE 20 TP_PCI_RESET_L == NC_PCI_RESET_L MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_LPC_DREQ0_L == NC_LPC_DREQ0_L MAKE_BASE=TRUE NO_TEST=TRUE		20 TP_USB_1N == NC_USB_1N MAKE_BASE=TRUE NO_TEST=TRUE 20 TP_USB_1P == NC_USB_1P MAKE_BASE=TRUE NO_TEST=TRUE 20 TP_USB_2N == NC_USB_2N MAKE_BASE=TRUE NO_TEST=TRUE 20 TP_USB_2P == NC_USB_2P MAKE_BASE=TRUE NO_TEST=TRUE 20 TP_USB_3N == NC_USB_3N MAKE_BASE=TRUE NO_TEST=TRUE 20 TP_USB_3P == NC_USB_3P MAKE_BASE=TRUE NO_TEST=TRUE 20 TP_USB_4N == NC_USB_4N MAKE_BASE=TRUE NO_TEST=TRUE 20 TP_USB_4P == NC_USB_4P MAKE_BASE=TRUE NO_TEST=TRUE 20 TP_USB_5N == NC_USB_5N MAKE_BASE=TRUE NO_TEST=TRUE 20 TP_USB_5P == NC_USB_5P MAKE_BASE=TRUE NO_TEST=TRUE 20 TP_USB_6N == NC_USB_6N MAKE_BASE=TRUE NO_TEST=TRUE 20 TP_USB_6P == NC_USB_6P MAKE_BASE=TRUE NO_TEST=TRUE 20 TP_USB_7N == NC_USB_7N MAKE_BASE=TRUE NO_TEST=TRUE 20 TP_USB_7P == NC_USB_7P MAKE_BASE=TRUE NO_TEST=TRUE 20 TP_USB_10N == NC_USB_10N MAKE_BASE=TRUE NO_TEST=TRUE 20 TP_USB_10P == NC_USB_10P MAKE_BASE=TRUE NO_TEST=TRUE 20 TP_USB_11N == NC_USB_11N MAKE_BASE=TRUE NO_TEST=TRUE 20 TP_USB_11P == NC_USB_11P MAKE_BASE=TRUE NO_TEST=TRUE 20 TP_USB_12N == NC_USB_12N MAKE_BASE=TRUE NO_TEST=TRUE 20 TP_USB_12P == NC_USB_12P MAKE_BASE=TRUE NO_TEST=TRUE 20 TP_USB_13N == NC_USB_13N MAKE_BASE=TRUE NO_TEST=TRUE 20 TP_USB_13P == NC_USB_13P MAKE_BASE=TRUE NO_TEST=TRUE					
NC ON UNUSED MEM ALIASES							
12 TP_MEM_A_DQ_CB<7..0> == NC_MEM_A_DQ_CB<7..0> MAKE_BASE=TRUE NO_TEST=TRUE 12 TP_MEM_A_DQS_N<8> == NC_MEM_A_DQSN<8> MAKE_BASE=TRUE NO_TEST=TRUE 12 TP_MEM_A_DQS_P<8> == NC_MEM_A_DQSP<8> MAKE_BASE=TRUE NO_TEST=TRUE 12 TP_MEM_B_DQ_CB<7..0> == NC_MEM_B_DQ_CB<7..0> MAKE_BASE=TRUE NO_TEST=TRUE 12 TP_MEM_B_DQS_N<8> == NC_MEM_B_DQSN<8> MAKE_BASE=TRUE NO_TEST=TRUE 12 TP_MEM_B_DQS_P<8> == NC_MEM_B_DQSP<8> MAKE_BASE=TRUE NO_TEST=TRUE							
NC ON UNUSED MISC ALIASES							
18 TP_HDA_SDIN1 == NC_HDA_SDIN1 MAKE_BASE=TRUE NO_TEST=TRUE 18 TP_HDA_SDIN2 == NC_HDA_SDIN2 MAKE_BASE=TRUE NO_TEST=TRUE 18 TP_HDA_SDIN3 == NC_HDA_SDIN3 MAKE_BASE=TRUE NO_TEST=TRUE 21 TP_PCH_PWM0 == NC_PCH_PWM0 MAKE_BASE=TRUE NO_TEST=TRUE 21 TP_PCH_PWM1 == NC_PCH_PWM1 MAKE_BASE=TRUE NO_TEST=TRUE 21 TP_PCH_PWM2 == NC_PCH_PWM2 MAKE_BASE=TRUE NO_TEST=TRUE 21 TP_PCH_PWM3 == NC_PCH_PWM3 MAKE_BASE=TRUE NO_TEST=TRUE 21 TP_PCH_SST == NC_PCH_SST MAKE_BASE=TRUE NO_TEST=TRUE 18 TP_PCH_CL_CLK1 == NC_PCH_CL_CLK1 MAKE_BASE=TRUE NO_TEST=TRUE 18 TP_PCH_CL_DATA1 == NC_PCH_CL_DATA1 MAKE_BASE=TRUE NO_TEST=TRUE 18 TP_PCH_CL_RST1 == NC_PCH_CL_RST1 MAKE_BASE=TRUE NO_TEST=TRUE							
8	7	6	5	4	3	2	1


SYNC_MASTER=K62		SYNC_DATE=01/06/2011	
PAGE TITLE			
UNUSED SIGNAL ALIAS			
 Apple Inc.		DRAWING NUMBER	051-8115
		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	8 OF 110
		SHEET	8 OF 98












PAGE TITLE		CPU GROUND	
Apple Inc.		DRAWING NUMBER	051-8115
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	11.1.0
		PAGE	14 OF 110
		SHEET	14 OF 98



Note: VCCSA decoupling is on regulator page

SYNC MASTER=K62

SYNC DATE=01/06/2011


CPU NON-GFX DECOUPLING		
 Apple Inc.	DRAWING NUMBER	051-8115
	REVISION	11.1.0
	BRANCH	
	PAGE	16 OF 110
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET 16 OF 98

VAXG DECOUPLING

INTEL RECOMMENDATION 6X22UF 0805,3X 4.7UF


PLACEMENT_NOTE (C1704-C1709):

Place inside socket cavity



BULK CAPS ON CPU VREG PAGE 73


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
138S0586	1	CAP, 4.7UF, 10%, 6.3V, 0603	C1710	VAXG
113S0022	1	RES, 0 OHM, 5%, 0603	C1710	NO_VAXG





SYNC MASTER=K62


SYNC DATE=01/06/2011


PAGE TITLE		GFX DECOUPLING & PCH PWR ALIAS	
Apple Inc.		DRAWING NUMBER	051-8115
		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	17 OF 110
		SHEET	17 OF 98















SYNC MASTER=K62

SYNC DATE=01/06/2011

PAGE TITLE		PCH GROUNDS	
 Apple Inc.		DRAWING NUMBER	051-8115
		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	23 OF 110
		SHEET	23 OF 98



D

C

B


A

D

C

B


A




R2605 OR R2606 CAN BE CHANGED TO "BUF_CLK" OPTION LATER WHEN FCIM IS FULLY VALIDATED ->

STUFF THIS TO POWER DOWN CK505 ->

UNUSED clock terminations for FCIM MODE




SYNC MASTER=K62		SYNC DATE=01/06/2011	
PAGE TITLE		CLOCK (CK505)	
Apple Inc.		DRAWING NUMBER	051-8115
		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	26 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	26 OF 98
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SMC PROVIDES RSMRST_L DE-ASSERTION DELAY UPON ENTRY TO S5
SMC PROVIDES RSMRST_L ASSERTION TIMING REQUIREMENTS UPON EXPECTED EXIT FROM S5
SMC MAY FORCE A RSMRST_L ASSERTION WITHOUT AN S5 POWER TRANSITION IN SOME ERROR CASES
PGOOD PROVIDES RSMRST_L ASSERTION TIMING REQUIREMENTS UPON AN UN-EXPECTED EXIT FROM S5 (POWER LOSS)


SYNC MASTER=K62		SYNC DATE=01/06/2011	
PAGE TITLE		CHIPSET SUPPORT	
		DRAWING NUMBER	051-8115
		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	28 OF 110
		SHEET	27 OF 98



SYNC MASTER=K62		SYNC DATE=01/06/2011	
PAGE TITLE		DDR3 VREF MARGINING	
 Apple Inc.		DRAWING NUMBER	051-8115
		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	29 OF 110
		SHEET	28 OF 98



SYNC MASTER=K62		SYNC DATE=01/06/2011	
PAGE TITLE		MEMORY CAPS	
 Apple Inc.		DRAWING NUMBER	051-8115
		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	30 OF 110
		SHEET	29 OF 98



Page Notes

Power aliases required by this page:

- =PP1V5_S0_MEM_A
- =PP1V5_S3_MEM_A
- =PP0V75_S0_MEM_VTT_A
- =PPSPD_S0_MEM_A (2.5 - 3.3V)


Signal aliases required by this page:

- =I2C_S0DIMM_SCL - ALL DQ, DQS, DM SIGNALS: TO FACILITATE BITMAPS WITH ALIASES
- =I2C_S0DIMM_SDA

BOM options provided by this page:

(NONE)


SYNC MASTER=K62		SYNC DATE=01/06/2011	
PAGE TITLE			
DDR3 SO-DIMM 0 & 2		DRAWING NUMBER	051-8115
Apple Inc.		SIZE	D
REVISION		11.1.0	
BRANCH		PAGE	
NOTICE OF PROPRIETARY PROPERTY:		31 OF 110	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		30 OF 98	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





Page Notes

- Power aliases required by this page:
- =PP1V5_S0_MEM_B
 - =PP1V5_S3_MEM_B
 - =PP0V75_S0_MEM_VTT_B
 - =PPSPD_S0_MEM_B (2.5 - 3.3V)
- Signal aliases required by this page:
- =I2C_S0DIMMB_SCL - ALL DQ, DQS, DM SIGNALS: TO FACILITATE BITSMAPS WITH ALIASES
 - =I2C_S0DIMMB_SDA
- BOM options provided by this page:
- (NONE)


SYNC MASTER=K62		SYNC DATE=01/06/2011	
PAGE TITLE		SIZE	
DDR3 SO-DIMM 1 & 3		051-8115	
Apple Inc.		REVISION	
		11.1.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		32 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		31 OF 98	
IV ALL RIGHTS RESERVED			








SYNC MASTER=K62		SYNC DATE=01/06/2011	
PAGE TITLE			
CAESAR IV SUPPORT			
 Apple Inc.	DRAWING NUMBER	051-8115	SIZE D
	REVISION	11.1.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	38 OF 110
		SHEET	36 OF 98





SYNC MASTER=K62		SYNC DATE=01/06/2011	
PAGE TITLE		PAGE 1110	
ETHERNET PHY (CAESAR IV)		DRAWING NUMBER 051-8115	
Apple Inc.		REVISION 11.1.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE 39 OF 110	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET 37 OF 98	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

THIS PAGE DIFFERENT BETWEEN K60 and K62.



NO PAIR AND PIN POLARITY SWAPS





SYNC MASTER=K60 ROSITA

SYNC DATE=01/06/2011

FireWire LLC/PHY (FW643)

Apple Inc.

051-8115

11.1.0

41 OF 110

39 OF 98

NOTICE OF PROPRIETARY PROPERTY:


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED




Termination


Place close to FireWire PHY



2ND & 3RD TPA/TPB PAIR UNUSED



SYNC MASTER=K62		SYNC DATE=01/06/2011	
PAGE TITLE			
FireWire: 1394B MISC			
 Apple Inc.		DRAWING NUMBER	051-8115
		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	42 OF 110
		SHEET	40 OF 98



D

C

B

A

D


C

B

A


SILKSCREEN:SATA0

SATA PORT A0 FOR HDD




SILKSCREEN:SATA1

SATA PORT A1 FOR SSD/ODD







SILKSCREEN:SATA2

SATA PORT A2 FOR ODD



SATA Activity LED



PAGE TITLE		SYNC MASTER=K60 JERRY		SYNC DATE=01/06/2011	
SATA Connectors		DRAWING NUMBER		SIZE	
Apple Inc.		051-8115		D	
REVISION		11.1.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY:		PAGE		45 OF 110	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET		42 OF 98	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE					
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					

D

C

B

A

D


C

B

A

USB/SMC DEBUG MUX

ADDED AT EVT & SWITCH TO S5 RAIL





USB PORT POWER:

EACH PORT IS HARDWARE Capable of :
STATE MAX MIN (WITHIN THE TOLERANCE)
S0, S3 2.7A 2.1A -- PER PORT
WHEN CURRENT HITS LIMIT, TPS2561 BECOME CONSTANT CURRENT MODE
AND STAY AT THE LIMIT LEVEL UNTIL THERMAL SHUTDOWN WHEN JUNCTION REACH 130C
SOFTWARE WILL ALLOW 500MA/PORT, PLUS 2700MA EXTRA POWER TO BE
distributed to approved devices on a 1st-come, 1st-served basis.

EXAMPLE: Port 1 - iPad fast charging = 2100mA
Port 2 - Wired Keyboard = 1100mA
Port 3 - iPhone fast charging = 1000mA
PORT 4 - USB 2.0 500MA = 500MA
TOTAL: 4700MA

SYNC MASTER=K62		SYNC DATE=01/06/2011	
PAGE TITLE		EXTERNAL USB CONNECTORS	
Apple Inc.		DRAWING NUMBER	051-8115
		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	46 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	43 OF 98
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			











NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

338S0878

U4900
H8S2117
(1 OF 4)
OMIT



SMC PB3: SMC_IG_THROTTLE_L for MG systems.
Otherwise, TP/NC okay (was ISENSE_CAL_EN)
SMC PG1: SMS Interrupt can be active high or low, rename net accordingly.
If SMS interrupt is not used, pull up to SMC rail.

SYNC MASTER=K62		SYNC DATE=01/06/2011	
PAGE TITLE			
SMC		DRAWING NUMBER	
Apple Inc.		051-8115	
REVISION		SIZE	
11.1.0		D	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
49 OF 110		46 OF 98	


D

C


B

A


SMC Reset "Button", Supervisor & AVREF Supply




MISC. SIGNAL ALIASES




UNUSED PORT 7 ANALOG SENSORS




UNUSED TP/NC ALIASES




SMC Crystal Circuit




POWER BUTTON




MEM_EVENT



SMC & MXM THERMTRIP LEVEL SHIFTING



SMC PROCHOT 3.3V LEVEL SHIFTING



SYNC MASTER=K62

SYNC DATE=01/06/2011

SMC Support

Apple Inc.

051-8115

11.1.0

50 OF 110

47 OF 98

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART


IV ALL RIGHTS RESERVED


D

C

B

A





PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
104S0018	1	RES, 2 MILLIOHM, 1206	R5300	CPU_1V5_SENSE
101S0414	1	RES, 0 OHM, 1206, 20 MILLIOHM MAX	R5300	NO_CPU_1V5_SENSE
132S0000	2	CAP, 0.22UF, 402	C5301, C5302	CPU_1V5_SENSE
116S0004	2	RES, 0 OHM, 402	C5301, C5302	NO_CPU_1V5_SENSE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S0312	1	RES, MTL FILM, 1/16W, 9.31K, 0402	R5331	CPUVCORE-3PH
114S0345	1	RES, MTL FILM, 1/16W, 21K, 0402	R5331	CPUVCORE-4PH

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
104S0018	1	RES, 2 MILLIOHM, 1206	R5310	CPU_VCCSA_SENSE
101S0414	1	RES, 0 OHM, 1206, 20 MILLIOHM MAX	R5310	NO_CPU_VCCSA_SENSE
132S0000	2	CAP, 0.22UF, 402	C5311, C5312	CPU_VCCSA_SENSE
116S0004	2	RES, 0 OHM, 402	C5311, C5312	NO_CPU_VCCSA_SENSE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
132S0000	2	CAP, 0.22UF, 402	C5340, C5342	VAXG
116S0004	2	RES, 0 OHM, 402	C5340, C5342	NO_VAXG

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
104S0018	1	RES, 2 MILLIOHM, 1206	R5320	1V05_PCH_SENSE
101S0414	1	RES, 0 OHM, 1206, 20 MILLIOHM MAX	R5320	NO_1V05_PCH_SENSE
132S0000	2	CAP, 0.22UF, 402	C5321, C5322	1V05_PCH_SENSE
116S0004	2	RES, 0 OHM, 402	C5321, C5322	NO_1V05_PCH_SENSE

SYNC MASTER=K62

SYNC DATE=01/06/2011

CPU/PCH/GPU POWER SENSE

Apple Inc.

051-8115


11.1.0

NOTICE OF PROPRIETARY PROPERTY:


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

53 OF 110

50 OF 98




SNS T1: PRODUCTION TEMP SENSOR IC




EMC1428-7: 6.8K PULL UP: I2C ADDRESS: WRITE: 0x92, READ: 0x93


AMBIENT TEMP SENSOR




ODD TEMP SENSOR



RIGHT SKIN TEMP SENSOR




LEFT SKIN TEMP SENSOR




THIS PAGE DIFFERENT BETWEEN K60 AND K62.

MXM HTSK TEMP SENSOR




Place Hsk sensor conn top side next MXM or CPU

CPU PROXIMITY TEMP SENSOR




Place Q5500 (CPU Proximity Sensor) at the solder side at edge near backer plate of CPU to replace Heatsink Temp Sensor

CPU HTSK TEMP SENSOR



SNS T2: DEVELOPMENT TEMP SENSOR IC



EMC1414-A-AIZL: 33K PULL UP: I2C ADDRESS: WRITE: 0x78, READ: 0x79

SYNC MASTER=K60 MARK		SYNC DATE=01/06/2011	
PAGE TITLE		TEMP SENSORS	
Apple Inc.		DRAWING NUMBER	051-8115
		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	55 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	52 OF 98
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

D

C

B


A

D


C

B


A




SYNC MASTER=K62		SYNC DATE=01/06/2011	
PAGE TITLE		HD AND OD FAN	
 Apple Inc.		DRAWING NUMBER	051-8115
		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	56 OF 110
		SHEET	53 OF 98



SYNC MASTER=K60 JERRY		SYNC DATE=01/06/2011	
PAGE TITLE			
CPU FAN			
 Apple Inc.		DRAWING NUMBER	051-8115
		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	57 OF 110
		SHEET	54 OF 98



SYNC MASTER=K62		SYNC DATE=01/06/2011	
PAGE TITLE		SPI ROM	
 Apple Inc.		DRAWING NUMBER	051-8115
		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	61 OF 110
		SHEET	55 OF 98



D

C

B

A

D

C

B

A

AUDIO CODEC
APPLE P/N 353S2592
PLACE C6200 AS CLOSE TO PIN 9 AS POSSIBLE
VD MUST BE LESS THAN OR EQUAL TO VL_HD

PP5V_AUDIO_HPAMP
=PP3V3_S0_AUDIO
PP4V5_AUDIO_ANALOG

GND_AUDIO_HPAMP

GND_AUDIO_HPAMP

GND_AUDIO_HPAMP


GND_AUDIO_CODEC

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S2592	353S3199		U6201	CS4206A


DIFF FSINPUT= 2.45VRMS
SE FSINPUT= 1.22VRMS
DAC1 FSOUTPUT= 1.34VRMS
DAC2/3 FSOUTPUTDIFF= 2.67VRMS
DAC2/3 FSOUTPUTSE= 1.34VRMS

APN 152S1314


CRITICAL
T6250
1.8UH-1.6A-243MOHM
LPD3015-SM



APPLE P/N 353S2456
4.5V POWER SUPPLY FOR CODEC



ISOLATED 5 V POWER SUPPLY FOR HP AMP



SYNC MASTER=K60 DAVID

SYNC DATE=01/06/2011

AUDIO: CODEC/REGULATOR

Apple Inc.


DRAWING NUMBER
051-8115

REVISION
11.1.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE
62 OF 110


SHEET
56 OF 98



```

R6402 = HIGH = 400 KHZ
SPEAKER AMP GAIN = +15.2 DB
SPEAKER AMP RIN = 104K NOMINAL W/ +15.2 DB GAIN
FC_HPF, TWEETERS = ~850 HZ (0.0018 UF)
FC_HPF, WOOFERS = ~22.5 HZ (0.068 UF)

```



D

C

B

A

D


C

B


A

LEFT CH SPEAKER AMP
APPLE P/N 353S3069

R6502 = LOW = 300 KHZ
SPEAKER AMP GAIN = +15.2 DB
SPEAKER AMP RIN = 104K NOMINAL W/ +15.2 DB GAIN
FC HPF, TWEETERS = ~850 HZ (0.0018 UF)
FC HPF, WOOFERS = ~22.5 HZ (0.068 UF)



SYNC MASTER=K60 DAVID		SYNC DATE=01/06/2011	
PAGE TITLE			
AUDIO: SPEAKER AMP			
 Apple Inc.		DRAWING NUMBER	051-8115
		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	65 OF 110
		SHEET	59 OF 98



INTERNAL MIC CON
APPLE P/N 518S0677

SPEAKER CABLE CONNECTORS

APPLE P/N 518S0748
APPLE P/N 518S0656

PROPERTIES FOR ALL SPKR NETS

CRITICAL

PROPERTIES FOR ALL SPKR NETS

CRITICAL


WOOFER (BR)
TWEETER (FR)

WOOFER (BL)
TWEETER (FL)


REMOTE I/O CONNECTOR

APPLE P/N 518S0723


SYNC MASTER=K60 DAVID		SYNC DATE=01/06/2011	
PAGE TITLE		Audio: MLB to I/O Conn.	
Apple Inc.		DRAWING NUMBER	051-8115
		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	66 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	60 OF 98
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SLP_S4 ENABLES




SLP_S3 ENABLES




SYNC MASTER=K62		SYNC DATE=01/06/2011	
PAGE TITLE			
POWER SEQUENCING ENABLES			
 Apple Inc.		DRAWING NUMBER	051-8115
		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	69 OF 110
		SHEET	63 OF 98





SYNC MASTER=K60 AARON		SYNC DATE=N/A	
PAGE TITLE		VREG: PPVCORE_S0_CPU	
Apple Inc.		DRAWING NUMBER	051-8115
		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	71 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	65 OF 98
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=K62		SYNC DATE=01/06/2011	
PAGE TITLE			
VREG: CPU CORE		- PHASES 1-3	
	Apple Inc.		DRAWING NUMBER
			051-8115
			SIZE
		REVISION	D
		11.1.0	
BRANCH			
PAGE			
72 OF 110			
SHEET			
66 OF 98			

[illegible]

AXG PHASE (MAX 15A)

COMPONENT VALUES


REF	VALUE	UNIT	TYPE
R7301	0.1	Ω	RES
R7304	100	Ω	RES
R7305	100	Ω	RES
R7306	0.1	Ω	RES
R7308	0.0005	Ω	RES
C7301	100	μF	CAP
C7303	0.22	μF	CAP
C7307	100	μF	CAP
C7310	100	μF	CAP
C7320	330	μF	CAP
C7321	330	μF	CAP
C7322	100	μF	CAP
C7323	100	μF	CAP

TITLE BLOCK

DRAWING NUMBER		051-8115
REVISION		11.1.0
PAGE		73 OF 110
SHEET		67 OF 98

1V05 REGULATOR for CPU & PCH VCCIO


O/P= PP1V05_S0_REG



1.05V DEFAULT, OTHER VALUES TBD

SYNC MASTER=K62		SYNC DATE=01/06/2011	
PAGE TITLE		1V05 REGULATOR	
Apple Inc.		DRAWING NUMBER	051-8115
		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	74 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	68 OF 98
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

CPU VCCSA 0.925V (8.8A MAX)



NOTE: THIS POWER RAIL IS BEFORE THE SENSE RES R5310

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
128S0330	2	POLYTANT, 6V, 220UF, 25MOHM	C7509, C7510	

SYNC MASTER-K62		SYNC DATE=11/15/2010	
PAGE TITLE			
CPU VCCSA REGULATOR			
	Apple Inc.		DRAWING NUMBER 051-8115
			SIZE D
		REVISION 11.1.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I I NOT TO REPRODUCE OR COPY IT I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I V ALL RIGHTS RESERVED			
		PAGE 75 OF 110	
		SHEET 69 OF 98	

3V3 S5 REGULATOR

5V S3 REGULATOR

Power Rating ?

5V OUTPUT


3V3 OUTPUT

OUTPUT BULK DECOUPLING:

$$V_{out} = 0.6V * (1 + R_a / R_b)$$

SYNC MASTER=K62		SYNC DATE=01/06/2011	
PAGE TITLE			
5V_S3 / 3V3_S5 VREGS			
 Apple Inc.		DRAWING NUMBER	051-8115
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	11.1.0
		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	77 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	70 OF 98
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

1.5 V DDR SUPPLY




1.8 V SUPPLY


1A Average current


$$Vo = 0.8 * (1 + Ra/Rb)$$


$$Vo = 0.8 * (1 + 59/47) = 1.804V$$



SYNC MASTER=K62		SYNC DATE=01/06/2011	
PAGE TITLE		1.5V / 1.8V VREGS	
Apple Inc.		DRAWING NUMBER	051-8115
		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	78 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	71 OF 98
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			







SYNC MASTER=K60_JERRY		SYNC DATE=01/06/2011	
PAGE TITLE			
12V_S0 & 12V_S5 switch			
 Apple Inc.		DRAWING NUMBER	051-8115
		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	81 OF 110
		SHEET	74 OF 98

Page Notes


Power aliases required by this page:

- =PP3V3_S0_MXM
- =PP5V_S0_MXM
- =PPV_S0_MXM_PWRSRC

Signal aliases required by this page:
(NONE)

BOM options provided by this page:

- MXM



SYNC MASTER=K62		SYNC DATE=01/06/2011	
PAGE TITLE			
MXM PCIe, DP & Power			
Apple Inc.		DRAWING NUMBER	051-8115
		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		84 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		75 OF 98	
IV ALL RIGHTS RESERVED			


Page Notes

Power aliases required by this page:
- =PP3V3_S0_MXM

Signal aliases required by this page:
- =SMB_MXM_THRM_DATA - =PM_MXM_PG00D_PULLUP
- =SMB_MXM_THRM_CLK


BOM options provided by this page:

PULLUPS & PULLDOWNS AT MXM CONNECTOR



MXM SYSTEM INFORMATION ROM

PLACE CLOSE TO J8400



PAGE TITLE		SYNC MASTER=K60 MASTER		SYNC DATE=N/A	
MXM I/O		DRAWING NUMBER		SIZE	
Apple Inc.		051-8115		D	
NOTICE OF PROPRIETARY PROPERTY:		REVISION		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		11.1.0			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE		SHEET	
II NOT TO REPRODUCE OR COPY IT		85 OF 110		76 OF 98	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					

GreenCLK Implementation Notes:


VBAT: Alias as appropriate (see note below & Desktop Example)
+V3.3A: Alias as appropriate (see note below)
VDD_25M: 3.3V matching 'highest' VDDIO power state (ENET)

VDDIO_25M_A: S8 power rail for XTAL circuit.
VDDIO_25M_B: Ethernet power rail for XTAL circuit.
VDDIO_25M_C: T29 power rail for XTAL circuit.

NOTE: VDD_25M must be powered if any VDDIO_25M_x is powered.

For Cougar Point Desktop: VDDIO = VCCVRM (1.8V), Vclk = 1.1V Max, Divider: 694 / 1099
For Cougar Point Mobile: VDDIO = VCCVRM (1.5V), Vclk = 1.1V Max, Divider: 332 / 1099
For Caesar-IV (BCM57765): VDDIO = XTALVDDH (3.3V), Vclk = 3.3V Max. No Divider Necessary

System RTC Power Source & 32kHz / 25MHz Clock Generator



SYNC MASTER=K62		SYNC DATE=01/06/2011	
PAGE TITLE			
GREEN CLOCK			
 Apple Inc.		DRAWING NUMBER	051-8115
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SIZE	D
		REVISION	11.1.0
		BRANCH	
		PAGE	88 OF 110
		SHEET	79 OF 98

Page Notes

Power aliases required by this page:

- =PP3V3_T29_P3V3T29FET (3.3V FET Input)
- =PP3V3_T29_FET (3.3V FET Output)
- =PP3V3_S0_T29PWRCTL
- =PP1V05_T29_P1V05T29FET (1.05V FET Input)
- =PP1V05_T29_FET (1.05V FET Output)


Signal aliases required by this page:

- =T29_CLKREQ_L
- T29_RESET_L


BOM options provided by this page:

(NONE)


T29 CLKREQ# ISOLATION




Supervisor & CLKREQ# Isolation



3.3V T29 Switch



1.05V T29 Switch



Page Notes


Power aliases required by this page:

- =PP12V_S0_LCD
- =PP3V3_S0_VIDEO


Signal aliases required by this page:
(NONE)

BOM options provided by this page:
IG, MXM, MLB_PNL_PWR, LCD_PNL_PWR

INTERNAL DP INTERFACE




INTERNAL DP POWER



BACKLIGHT CONTROL SUPPORT


guarantee backlight is
only on when Panel has valid video




PAGE 1/TITLE		SYNC DATE=01/06/2011	
Display: Int DP Connector		DRAWING NUMBER	SIZE
Apple Inc.		051-8115	D
REVISION		11.1.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		90 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		81 OF 98	
IV ALL RIGHTS RESERVED			

3V3(DP)/2V9(T29) PORTA SUPPLY

12V T29 PORTA SUPPLY





SYNC MASTER=K62 AARON

SYNC DATE=N/A

Internal DP MUXing

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-8115

SIZE

D

REVISION

11.1.0

BRANCH


PAGE

92 OF 110

SHEET

83 OF 98


DisplayPort/T29 A Connector




T29 BIAS RC

DP BIAS CAPS

SYNC MASTER=(MASTER)		SYNC DATE=(MASTER)	
PAGE TITLE		DisplayPort/T29 A Connector	
Apple Inc.		DRAWING NUMBER	051-8115
		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	94 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	85 OF 98
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





Current numbers from Vendor slide (<REDACTED> power measure 1.ppt), emailed 6/21/2010, TDP @ 90C.

SYNC MASTER=K62		SYNC DATE=01/06/2011	
PAGE TITLE			
T29 Host (2 of 2)			
DRAWING NUMBER		SIZE	
051-8115		D	
REVISION		11.1.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		98 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		87 OF 98	
IV ALL RIGHTS RESERVED			

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
MEM_42S	*	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	=STANDARD	=STANDARD
MEM_39S	*	=39_OHM_SE	=39_OHM_SE	=39_OHM_SE	=39_OHM_SE	=STANDARD	=STANDARD
MEM_34S	*	=34_OHM_SE	=34_OHM_SE	=34_OHM_SE	=34_OHM_SE	=STANDARD	=STANDARD
MEM_68D	*	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF
MEM_42S_D	*	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	0.1016 MM	0.1016 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2.5:1_SPACING	?
MEM_CTRL2MEM	*	=3:1_SPACING	?
MEM_CMD2CMD	*	=2:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DQ_SAMEBYTE	*	=3:1_SPACING	?
MEM_DQ_DIFFBYTE	*	=5:1_SPACING	?
MEM_DATA2MEM	*	=4:1_SPACING	?
MEM_DQS2MEM	*	=4:1_SPACING	?
MEM_20THER	*	=5:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	*	*	MEM_20THER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	*	*	MEM_20THER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	*	*	MEM_20THER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DQ_BYTE0	*	MEM_DQS2MEM
MEM_DQS	MEM_DQ_BYTE1	*	MEM_DQS2MEM
MEM_DQS	MEM_DQ_BYTE2	*	MEM_DQS2MEM
MEM_DQS	MEM_DQ_BYTE3	*	MEM_DQS2MEM
MEM_DQS	MEM_DQ_BYTE4	*	MEM_DQS2MEM
MEM_DQS	MEM_DQ_BYTE5	*	MEM_DQS2MEM
MEM_DQS	MEM_DQ_BYTE6	*	MEM_DQS2MEM
MEM_DQS	MEM_DQ_BYTE7	*	MEM_DQS2MEM
MEM_DQS	*	*	MEM_20THER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQ_BYTE5	MEM_CTRL	*	MEM_DATA2MEM
MEM_DQ_BYTE5	MEM_CMD	*	MEM_DATA2MEM
MEM_DQ_BYTE5	MEM_DQ_BYTE5	*	MEM_DQ_SAMEBYTE
MEM_DQ_BYTE5	MEM_DQ_BYTE6	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE5	MEM_DQ_BYTE7	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE5	*	*	MEM_20OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQ_BYTE6	MEM_CTRL	*	MEM_DATA2MEM
MEM_DQ_BYTE6	MEM_CMD	*	MEM_DATA2MEM
MEM_DQ_BYTE6	MEM_DQ_BYTE6	*	MEM_DQ_SAMEBYTE
MEM_DQ_BYTE6	MEM_DQ_BYTE7	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE6	*	*	MEM_ZOTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQ_BYTE7	MEM_CTRL	*	MEM_DATA2MEM
MEM_DQ_BYTE7	MEM_CMD	*	MEM_DATA2MEM
MEM_DQ_BYTE7	MEM_DQ_BYTE7	*	MEM_DQ_SAMEBYTE
MEM_DQ_BYTE7	*	*	MEM_20THOR

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQ_BYTE0	MEM_CTRL	*	MEM_DATA2MEM
MEM_DQ_BYTE0	MEM_CMD	*	MEM_DATA2MEM
MEM_DQ_BYTE0	MEM_DQ_BYTE0	*	MEM_DQ_SAMEBYTE
MEM_DQ_BYTE0	MEM_DQ_BYTE1	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE0	MEM_DQ_BYTE2	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE0	MEM_DQ_BYTE3	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE0	MEM_DQ_BYTE4	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE0	MEM_DQ_BYTE5	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE0	MEM_DQ_BYTE6	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE0	MEM_DQ_BYTE7	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE0	*	*	MEM_Z0THOR

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQ_BYTE1	MEM_CTRL	*	MEM_DATA2MEM
MEM_DQ_BYTE1	MEM_CMD	*	MEM_DATA2MEM
MEM_DQ_BYTE1	MEM_DQ_BYTE1	*	MEM_DQ_SAMEBYTE
MEM_DQ_BYTE1	MEM_DQ_BYTE2	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE1	MEM_DQ_BYTE3	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE1	MEM_DQ_BYTE4	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE1	MEM_DQ_BYTE5	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE1	MEM_DQ_BYTE6	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE1	MEM_DQ_BYTE7	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE1	*	*	MEM_20THOR

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQ_BYTE2	MEM_CTRL	*	MEM_DATA2MEM
MEM_DQ_BYTE2	MEM_CMD	*	MEM_DATA2MEM
MEM_DQ_BYTE2	MEM_DQ_BYTE2	*	MEM_DQ_SAMEBYTE
MEM_DQ_BYTE2	MEM_DQ_BYTE3	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE2	MEM_DQ_BYTE4	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE2	MEM_DQ_BYTE5	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE2	MEM_DQ_BYTE6	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE2	MEM_DQ_BYTE7	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE2	*	*	MEM_20THOR

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQ_BYTE3	MEM_CTRL	*	MEM_DATA2MEM
MEM_DQ_BYTE3	MEM_CMD	*	MEM_DATA2MEM
MEM_DQ_BYTE3	MEM_DQ_BYTE3	*	MEM_DQ_SAMEBYTE
MEM_DQ_BYTE3	MEM_DQ_BYTE4	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE3	MEM_DQ_BYTE5	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE3	MEM_DQ_BYTE6	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE3	MEM_DQ_BYTE7	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE3	*	*	MEM_ZOTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQ_BYTE4	MEM_CTRL	*	MEM_DATA2MEM
MEM_DQ_BYTE4	MEM_CMD	*	MEM_DATA2MEM
MEM_DQ_BYTE4	MEM_DQ_BYTE4	*	MEM_DQ_SAMEBYTE
MEM_DQ_BYTE4	MEM_DQ_BYTE5	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE4	MEM_DQ_BYTE6	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE4	MEM_DQ_BYTE7	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE4	*	*	MEM_20THOR

Memory Net Properties

ELECTRICAL_PAC3_SETUP		NET_TYPE		
		PHYSICAL	SPACING	
		MEM_68D	MEM_CLK	MEM A CLK P<3..0>
		MEM_68D	MEM_CLK	MEM A CLK N<3..0>
		MEM_39S	MEM_CTRL	MEM A CKE<3..0>
		MEM_39S	MEM_CTRL	MEM A CS L<3..0>
		MEM_39S	MEM_CTRL	MEM A ODT<3..0>
		MEM_34S	MEM_CMD	MEM A A<15..0>
		MEM_34S	MEM_CMD	MEM A BA<2..0>
		MEM_34S	MEM_CMD	MEM A RAS L
		MEM_34S	MEM_CMD	MEM A CAS L
		MEM_34S	MEM_CMD	MEM A WE L
		MEM_42S	MEM_DQ_BYTE0	MEM A DQ<7..0>
		MEM_42S	MEM_DQ_BYTE1	MEM A DQ<15..8>
		MEM_42S	MEM_DQ_BYTE2	MEM A DQ<23..16>
		MEM_42S	MEM_DQ_BYTE3	MEM A DQ<31..24>
		MEM_42S	MEM_DQ_BYTE4	MEM A DQ<39..32>
		MEM_42S	MEM_DQ_BYTE5	MEM A DQ<47..40>
		MEM_42S	MEM_DQ_BYTE6	MEM A DQ<55..48>
		MEM_42S	MEM_DQ_BYTE7	MEM A DQ<63..56>
		MEM_42S_D	MEM_DQS	MEM A DQS P<0>
		MEM_42S_D	MEM_DQS	MEM A DQS N<0>
		MEM_42S_D	MEM_DQS	MEM A DQS P<1>
		MEM_42S_D	MEM_DQS	MEM A DQS N<1>
		MEM_42S_D	MEM_DQS	MEM A DQS P<2>
		MEM_42S_D	MEM_DQS	MEM A DQS N<2>
		MEM_42S_D	MEM_DQS	MEM A DQS P<3>
		MEM_42S_D	MEM_DQS	MEM A DQS N<3>
		MEM_42S_D	MEM_DQS	MEM A DQS P<4>
		MEM_42S_D	MEM_DQS	MEM A DQS N<4>
		MEM_42S_D	MEM_DQS	MEM A DQS P<5>
		MEM_42S_D	MEM_DQS	MEM A DQS N<5>
		MEM_42S_D	MEM_DQS	MEM A DQS P<6>
		MEM_42S_D	MEM_DQS	MEM A DQS N<6>
		MEM_42S_D	MEM_DQS	MEM A DQS P<7>
		MEM_42S_D	MEM_DQS	MEM A DQS N<7>
LEV0		MEM_50S	PM	MEM RESET L

MEMORY MISC PROPERTIES

		NET_TYPE		
VOLTAGE	PHYSICAL	SPACING	VOLTAGE	
	MEM_POWER_PHY	MEM_POWER	CPU_DIMM_VREF_A	
	MEM_POWER_PHY	MEM_POWER	CPU_DIMM_VREF_B	
MEM0P	MEM_POWER_PHY	MEM_POWER	CPU_DDR_VREF	11 28
MEM0D	MEM_POWER_PHY	MEM_POWER	VREFMARGIN_DIMMA_DACOUT	28
MEM0B	MEM_POWER_PHY	MEM_POWER	VREFMARGIN_DIMMA_OPFB	28
MEM0Q	MEM_POWER_PHY	MEM_POWER	VREFMARGIN_DIMMA_DQ	28
MEM0Z	MEM_POWER_PHY	MEM_POWER	CPU_DIMM_VREF_A_SW	
MEM1A	MEM_POWER_PHY	MEM_POWER	VREFMARGIN_DIMMB_DACOUT	28
MEM1B	MEM_POWER_PHY	MEM_POWER	VREFMARGIN_DIMMB_OPFB	28
MEM1Q	MEM_POWER_PHY	MEM_POWER	VREFMARGIN_DIMMB_DQ	28
MEM1Z	MEM_POWER_PHY	MEM_POWER	CPU_DIMM_VREF_B_SW	

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_POWER_WIDTH	*	Y	0.500 MM	0.250 MM	=STANDARD	=STANDARD	=STANDARD

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_POWER_PHY	*	MEM_POWER_WIDTH	MEM_POWER	*	=3:1_SPACING	?

		NET_TYPE		
ELECTRICAL_CONSTRAINT_SET		PHYSICAL	SPACING	
		MEM_680	MEM_CLK	MEM B CLK P<3..0>
		MEM_680	MEM_CLK	MEM B CLK N<3..0>
		MEM_39S	MEM_CTLB	MEM B CKE<3..0>
		MEM_39S	MEM_CTLB	MEM B CS L<3..0>
		MEM_39S	MEM_CTLB	MEM B ODT<3..0>
		MEM_34S	MEM_CMD	MEM B A<15..0>
		MEM_34S	MEM_CMD	MEM B BA<2..0>
		MEM_34S	MEM_CMD	MEM B RAS_L
		MEM_34S	MEM_CMD	MEM B CAS_L
		MEM_34S	MEM_CMD	MEM B WE_L
		MEM_42S	MEM_DQ_BVTE0	MEM B DQ<7..0>
		MEM_42S	MEM_DQ_BVTE1	MEM B DQ<15..8>
		MEM_42S	MEM_DQ_BVTE2	MEM B DQ<23..16>
		MEM_42S	MEM_DQ_BVTE3	MEM B DQ<31..24>
		MEM_42S	MEM_DQ_BVTE4	MEM B DQ<39..32>
		MEM_42S	MEM_DQ_BVTE5	MEM B DQ<47..40>
		MEM_42S	MEM_DQ_BVTE6	MEM B DQ<55..48>
		MEM_42S	MEM_DQ_BVTE7	MEM B DQ<63..56>
		MEM_42S_D	MEM_DQS	MEM B DQS_P<0>
		MEM_42S_D	MEM_DQS	MEM B DQS_N<0>
		MEM_42S_D	MEM_DQS	MEM B DQS_P<1>
		MEM_42S_D	MEM_DQS	MEM B DQS_N<1>
		MEM_42S_D	MEM_DQS	MEM B DQS_P<2>
		MEM_42S_D	MEM_DQS	MEM B DQS_N<2>
		MEM_42S_D	MEM_DQS	MEM B DQS_P<3>
		MEM_42S_D	MEM_DQS	MEM B DQS_N<3>
		MEM_42S_D	MEM_DQS	MEM B DQS_P<4>
		MEM_42S_D	MEM_DQS	MEM B DQS_N<4>
		MEM_42S_D	MEM_DQS	MEM B DQS_P<5>
		MEM_42S_D	MEM_DQS	MEM B DQS_N<5>
		MEM_42S_D	MEM_DQS	MEM B DQS_P<6>
		MEM_42S_D	MEM_DQS	MEM B DQS_N<6>
		MEM_42S_D	MEM_DQS	MEM B DQS_P<7>
		MEM_42S_D	MEM_DQS	MEM B DQS_N<7>

SYNCH MASTER=K60 ROSITA		SYNCH DATE=01/06/2011	
PAGE TITLE			
Memory Constraints			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-8115	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
			11.1.0
		BRANCH	
		PAGE	101 OF 110
		SHEET	89 OF 98

D

100

C

B

A

[illegible]

11

11

D

D

CB

A

8

765

5

55

5

55

5

55

5

55

100

5DCB

GRAPHICS CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_850	*	=85_OHM_DIFF	=85_OHM_DIFF	0.08MM	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_rule_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3:1_SPACING	?

USE 5X_DIELECTRIC IN K62

PAIRS SHOULD BE WITHIN 100 MILS OF CLOCK LENGTH.
DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.
DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.
Max length of LVDS/DisplayPort/TMDS traces: 12 inches.

ELECTRICAL_CONSTRAINT_SET
ASSIGNED IN CONT. MGR. NET_TYPE

[illegible]

UNUSED VIDEO NET PHYSICAL CONSTRAINTS

DP_85D	DP_85D	DISPLAYPORT	MXM LVDS A CLK P	76 78
	DP_85D	DISPLAYPORT	MXM LVDS A CLK N	76 78
DP_85D	DP_85D	DISPLAYPORT	MXM LVDS B CLK P	76 78
	DP_85D	DISPLAYPORT	MXM LVDS B CLK N	76 78
DP_85D	DP_85D	DISPLAYPORT	MXM LVDS A DATA P<3..0>	76 78
	DP_85D	DISPLAYPORT	MXM LVDS A DATA N<3..0>	76 78
DP_85D	DP_85D	DISPLAYPORT	MXM LVDS B DATA P<3..0>	76 78
	DP_85D	DISPLAYPORT	MXM LVDS B DATA N<3..0>	76 78

D

CB

A

SYNC MASTER=K62		SYNC DATE=01/06/2011	
PAGE TITLE			
SMC Constraints			
 Apple Inc.	DRAWING NUMBER	SIZE	
	051-8115	D	
	REVISION	11.1.0	
	BRANCH		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		106 OF 110	
SHEET		94 OF 98	

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
	THERM_DIFF	THERMAL	SNS I MXM P	50
	THERM_DIFF	THERMAL	SNS I MXM N	50
	THERM_DIFF	THERMAL	SNS DIMM 1V5 P	50
	THERM_DIFF	THERMAL	SNS DIMM 1V5 N	50
	SNS_DIFF	THERMAL	VR ISNS VCORE P	50
	SNS_DIFF	THERMAL	VR ISNS VCORE N	50
	SNS_DIFF	THERMAL	VR ISNS VAXG_P	50
	SNS_DIFF	THERMAL	VR ISNS VAXG_N	50
	SNS_DIFF	THERMAL	VR ISNS 1V05_P	95
	SNS_DIFF	THERMAL	VR ISNS 1V05_N	95
	THERM_DIFF	THERMAL	SNS CPU 1V5_P	50
	THERM_DIFF	THERMAL	SNS CPU 1V5_N	50
	THERM_DIFF	THERMAL	SNS VCCSA_P	50
	THERM_DIFF	THERMAL	SNS VCCSA_N	50
	THERM_DIFF	THERMAL	SNS 1V05_PCH_P	50
	THERM_DIFF	THERMAL	SNS 1V05_PCH_N	50
		THERMAL	GND_SMC_AVSS	46 47
		THERMAL	SMC_CPU_1V5_ISENSE	46 50
		THERMAL	SMC_CPU_1V5_ISENSE_R	50
		THERMAL	SMC_CPU_1V5_VSENSE	46 50
		THERMAL	GND_SMC_AVSS	46 47
		THERMAL	SMC_DIMM_ISENSE	46 50
		THERMAL	SMC_DIMM_1V5_R	50
		THERMAL	SMC_DIMM_VSENSE	46 50
		THERMAL	GND_SMC_AVSS	46 47
		THERMAL	SMC_VCCSA_ISENSE	46 50
		THERMAL	SMC_VCCSA_ISENSE_R	50
		THERMAL	SMC_VCCSA_VSENSE	46 50
		THERMAL	GND_SMC_AVSS	46 47
		THERMAL	SMC_PCH_1V05_ISENSE	46 50
		THERMAL	SMC_VAXG_VSENSE	46 50
		THERMAL	SMC_PCH_1V05_VSENSE	46 50
		THERMAL	GND_SMC_AVSS	46 47
		THERMAL	SMC_1V05_ISENSE	46 50
		THERMAL	SMC_VAXG_ISENSE	46 50
		THERMAL	SMC_1V05_VSENSE	46 50
		THERMAL	SMC_GPU_ISENSE	46 50
		THERMAL	SMC_GPU_VSENSE	46 50
		THERMAL	SMC_VCORE_ISENSE	46 50
		THERMAL	SMC_VCORE_VSENSE	46 50
		THERMAL	SMC_CPU_VSENSE	

D

CB

A

D

C

B

A

PM NET PROPERTIES
(PM, RESET, EN, PGOOD)

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PM	*	*	2:1_SPACING
PM_VTT	PM_VTT	*	2:1_SPACING
PM_VTT	*	*	3:1_SPACING
PM_VTT	GND	*	DEFAULT
PM	GND	*	DEFAULT

NET_TYPE			
PHYSICAL	SPACING		
PM		4V5_REG_EN	56
1E3D	PM	3V42G3H_SHDN_L	72
1E3D	PM		
1E3D	PM	ALL_SYS_PWRGD_R	5 32 64
1E3D	PM	ALL_SYS_PWRGD_SMC	46 64
1E3D	PM	AP_PWR_EN	28 25 33
1E3D	PM	AP_MINI_RESET_L	33
1E3D	PM		
1E3D	PM	AUD_I2C_INT_L	28 62
1E3D	PM	AUD_IP_PERIPHERAL_DET	28 61
1E3D	PM	AUD_IPHS_SWITCH_EN	21 62
1E3D	PM	AUD_SPDIF_IN	68 83 91
1E3D	PM	AUD_SPDIF_IN_CODEC	56 83
1E3D	PM		
1E3D	PM	BDV_BKL_PWM	46 83 97
1E3D	PM	BL_PWM	6 83
1E3D	PM	BL_EN	6 81
1E3D	PM	BDV_BKL_PWM	46 83 97
1E3D	PM		
1E3D	PM	CK505_27MHZ_EN	28
1E3D	PM		
1E3D	PM_VTT	CPUVTT_REG_EN	
1E3D	PM	CPUVTT_REG_PGOOD_R	63
1E3D	PM	CPU_MEM_RESET_L	11 32
1E3D	PM	CPU_PECI_R	46
1E3D	PM_VTT	CPU_PWRGD	11 21 25
1E3D	PM	CPU_RESET_L	11 27
1E3D	PM	CPU_SKTOCC_L	11 63
1E3D	PM	CPU_CATERR_L	11
1E3D	PM	CPU_PECI	11 21 46
1E3D	PM	CPU_PROCHOT_L	11 47 65
1E3D	PM	CPU_THRMTRIP_L	11 47
1E3D	PM	CPU_PROC_SEL	11 19
1E3D	PM		
1E3D	PM	DEBUG_RESET_L	27 48
1E3D	PM	DDRVTT_EN	
1E3D	PM	DP_INT_SPDIF_AUDIO	81 83
1E3D	PM	DP_INTPNL_HPD	81 83
1E3D	PM		
1E3D	PM	3V3R2V9_DPAPWR_ADJ	82 95
1E3D	PM	DP_A_PWRDWN	82
1E3D	PM	DP_A_PWRDWN_FET_R	84
1E3D	PM	DP_A_PWRDWN_INV	82
1E3D	PM	DPBPWRSW_HVEN_L_R	82
1E3D	PM	DPBPWRSW_CT	82
1E3D	PM	DPBPWRSW_ILIM	82
1E3D	PM	DPBPWRSW_IFLT	82
1E3D	PM	T29_A_HV_EN	82 84
1E3D	PM		
1E3D	PM	3V3R2V9_DBPWWR_ADJ	
1E3D	PM	DP_B_PWRDWN	
1E3D	PM	DP_B_PWRDWN_FET_R	
1E3D	PM	DP_B_PWRDWN_INV	
1E3D	PM	DPBPWRSW_HVEN_L_R	
1E3D	PM	DPBPWRSW_CT	
1E3D	PM	DPBPWRSW_ILIM	
1E3D	PM	DPBPWRSW_IFLT	
1E3D	PM	T29_B_HV_EN	
1E3D	PM	T29_PWR_EN	18 88 97
1E3D	PM	T29_RESET_RTR_L	88 86
1E3D	PM		
1E3D	PM		
1E3D	PM	LCD_BL_FILT	83
1E3D	PM	LCD_BLK_ON_DLY	
1E3D	PM	LCD_BL_PWM	83
1E3D	PM		
1E3D	PM	MXM_PNL_BL_PWM	76 83

NET_TYPE			
PHYSICAL	SPACING		
1E3D	PM	ENET_PWR_EN	28 25 36
1E3D	PM	ENET_LOW_PWR	15 21 37
1E3D	PM	FW_RESET_L	27 39
1E3D	PM	ENET_RESET_L	27 36
1E3D	PM		
1E3D	PM	FW_PME_L	15 21 39
1E3D	PM	FW_PWR_EN	15 21
1E3D	PM	FW_CLKREQ_L	15 39
1E3D	PM		
1E3D	PM	ISOLATE_CPU_MEM_L	21 25 32
1E3D	PM		
1E3D	PM	LPC_PWRDWN_L	19 46 48
1E3D	PM		
1E3D	PM	MEM_RESET_L	38 31 32 89
1E3D	PM	MINI_CLKREQ_L	15 33
1E3D	PM	MINI_RESET_L	27 33
1E3D	PM	MXM_CLKREQ_L	9 75
1E3D	PM	MXM_G00D	5 21 25
1E3D	PM		
1E3D	PM	ODD_PWR_EN_L	15 21 42
1E3D	PM		
1E3D	PM	RTC_RESET_L	18 27 97
1E3D	PM	RSMRST_PWRGD	46 64
1E3D	PM	RTC_RESET_L	18 27 97
1E3D	PM		
1E3D	PM	S4_ENABLES	63
1E3D	PM	SDCONN_STATE_RST_L	
1E3D	PM	SDCONN_DETECT_BUF_L	92
1E3D	PM	SDCONN_STATE_CHANGE	28 25 48
1E3D	PM	SDCARD_RESET	15 21 44 98
1E3D	PM	SDCARD_RESET_L	44
1E3D	PM	SDCARD_PLT_RST_L	27 44
1E3D	PM	SDCARD_PLT_RST_L_R	
1E3D	PM		
1E3D	PM	SMC_PM_G2_EN	46 74
1E3D	PM	SMC_PM_G2_EN_R	74
1E3D	PM	SMC_PM_G2_EN_L	74
1E3D	PM	SS_DG_1	74
1E3D	PM	SS_MSFT_G1	74
1E3D	PM		
1E3D	PM	USE_HDD_O0B_L	28 51
1E3D	PM	HDD_O0B_1V00_REF	51
1E3D	PM	SMC_ADAPTER_EN	19 46 47
1E3D	PM	SMC_RUNTIME_SCI_L	21 46 47
1E3D	PM	SMC_WAKE_SCI_L	15 18 21 46
1E3D	PM	SMC_DELAYED_PWRGD	47 64
1E3D	PM	SMC_LRESET_L	27 46
1E3D	PM	SMC_RESET_L	46 47 48
1E3D	PM	SMC_PROCHOT	46 47
1E3D	PM	SMC_PROCHOT_3_3_L	46 47
1E3D	PM	SMC_ONOFF_L	46 47
1E3D	PM	SMC_MANUAL_RST_L	47
1E3D	PM		
1E3D	PM	SPI_DESCRIPTOR_OVERRIDE_L	18 46
1E3D	PM		
1E3D	PM	T29_PWR_EN	18 88 97
1E3D	PM	T29_RESET_L	27 88
1E3D	PM	T29_DP_PORTA_PWR_EN	28 25 82 91
1E3D	PM	T29_DP_PORTA_PWR_EN_REG	82
1E3D	PM		
1E3D	PM_VTT	XDP_CPUPWRGD	
1E3D	PM_VTT	XDP_DBRESET_L	11 25
1E3D	PM_VTT	XDP_PWRGD	
1E3D	PM	XDPPCH_PLTRST_L	25 27
1E3D	PM	USB_HUB_SOFT_RESET_L	28 25 34
1E3D	PM		
1E3D	PM	VSYNC_DP_CONN	6 81
1E3D	PM	VSYNC_DP	81
1E3D	PM	VIDEO_ON	81
1E3D	PM		
1E3D	PM	VTT_REG_PGOOD_L	63

NET_TYPE			
PHYSICAL	SPACING		
1E3D	PM	PLT_RESET_L	28 27
1E3D	PM_VTT	PLT_RESET_LS1V05_L	11
1E3D	PM		
1E3D	PM	PM_BATLOW_L	15 19 48
1E3D	PM	PM_CLK32K_SUSCLK	9 46 91
1E3D	PM	PM_CLK32K_SUSCLK_R	9 19 91
1E3D	PM	PM_CLKRUN_L	15 19 46 48
1E3D	PM	PM_PWRBTN_L	19 25 46
1E3D	PM	PM_RSMRST_L	27 46
1E3D	PM	PM_RSMRST_PCH_L	19 27
1E3D	PM		
1E3D	PM	PCH_SRTCST_L	18
1E3D	PM	PCH_INTVRMEN_L	18
1E3D	PM	PCH_DSWVRMEN	19
1E3D	PM	PCH_DF_TVS	19
1E3D	PM	PCH_PROCPWRGD	21
1E3D	PM	PCIE_WAKE_L	19 33 36 78
1E3D	PM	PM_DSW_PWRGD	19
1E3D	PM	PM_ASW_PWRGD	19 64
1E3D	PM	PM_MEM_PWRGD_R	11
1E3D	PM	PM_EN_DDR1V5_S3_REG	63 71
1E3D	PM	PM_EN_DDRVTT_S0_REG	32 63 71
1E3D	PM	PM_EN_P12V_S0_FET	6 63
1E3D	PM	PM_EN_P1V05_S0_REG	63 68
1E3D	PM	PM_EN_P1V05_S3_REG	
1E3D	PM	PM_EN_P1V5_S0_FET	63 73
1E3D	PM	PM_EN_P1V8_S0_REG	63 71
1E3D	PM	PM_EN_P3V3_S0_FET	63 73
1E3D	PM	PM_EN_P3V3_S3_FET	63 73
1E3D	PM	PM_EN_P3V3_S5_REG	78
1E3D	PM	PM_EN_P5V_S0_FET	63 73
1E3D	PM	PM_EN_P5V_S3_REG	63 78
1E3D	PM	PM_EN_PVCCSA_S0_REG_L	64
1E3D	PM	PM_EN_VCCSA_S0_CPU	
1E3D	PM	PM_EN_PVCORE_CPU	63 65
1E3D	PM_VTT	PM_MEM_PWRGD	11 19 97
1E3D	PM	PM_MXM_EN	64 76
1E3D	PM	PM_PCH_PWRGD_R	64
1E3D	PM	PM_PECI_PWRGD	46 64
1E3D	PM	PM_PECI_PWRGD_R	46
1E3D	PM		
1E3D	PM	PM_PGOOD_DDR1V5_S3_REG	5 63 71
1E3D	PM	PM_PGOOD_P1V05_S0_REG	63 64 68
1E3D	PM	PM_PGOOD_P1V5_S0_FET	11 64 73
1E3D	PM	PM_PGOOD_P1V8_S0_REG	64 71
1E3D	PM	PM_PGOOD_P3V3_S0_FET	63 64 73
1E3D	PM	PM_PGOOD_P3V3_S3_FET	34 73
1E3D	PM	PM_PGOOD_P3V3_S5_REG	27 64 78
1E3D	PM	PM_PGOOD_P5V_S0_FET	63 64 73
1E3D	PM	PM_PGOOD_MINI	33
1E3D	PM	PM_PGOOD_PVCORE_CPU	
1E3D	PM	PM_PGOOD_PVCCSA_S0_REG	5 25 64 65
1E3D	PM	PM_PGOOD_P5V_S3_REG	63 64
1E3D	PM	PM_PGOOD_PVAXG	63 78 82
1E3D	PM		5 65
1E3D	PM_VTT	PM_MEM_PWRGD	11 19 97
1E3D	PM	PM_MEM_PWRGD_L	11
1E3D	PM		
1E3D	PM	PM_MXM_PGOOD	64 76
1E3D	PM	PM_PCH_PWRGD	19 21 64
1E3D	PM		
1E3D	PM	PM_SLP_S3_5V	32
1E3D	PM	PM_SLP_S3_5V_L	32
1E3D	PM	PM_SLP_S3_5V_R2	32
1E3D	PM	PM_SLP_S3_L	5 19 26 32 36 46 47 63 82
1E3D	PM	PM_SLP_S4_L	5 19 32 46 47 63 97
1E3D	PM	PM_SLP_S5_L	5 19 46 47 63
1E3D	PM_VTT	PM_SYNC	11 19
1E3D	PM	PM_SYSRST_L	19 25 27 46
1E3D	PM	PM_SYS_PWRGD	19 32 64
1E3D	PM_VTT	PM_THRMTRIP_L	21 47
1E3D	PM	PM_SLP_S3_BUF_L	63
1E3D	PM	PM_SLP_S4_1_L_R	63
1E3D	PM	PM_SLP_S4_D_L	32
1E3D	PM	PM_SLP_S4_L	5 19 32 46 47 63 97
1E3D	PM		
1E3D	PM	PGOOD_P1V5_S0_DLY	11
1E3D	PM	PGOOD_1V8_S0_G1	64
1E3D	PM	PGOOD_1V8_S0_G2	64
1E3D	PM	PGOOD_P12V_S0	63 64
1E3D	PM	PGOOD_P1V8_S0	64
1E3D	PM	PGOOD_PCH_S0	5 64
1E3D	PM	PGOOD_PCH_S0_R	64 91
1E3D	PM	PGOOD_SYSPWR0K	64
1E3D	PM	PGOOD_SYSPWR0K_R	64
1E3D	PM	POWER_BUTTON_L	47
1E3D	PM	PEG_RESET_L	9 27
1E3D	PM	PGOOD_CPU_S0	64
1E3D	PM	PGOOD_CPU_UNCORE	64 91
1E3D	PM	PGOOD_5V_1V05_3V3	64 91
1E3D	PM	PGOOD_3V3_1V05	64 91
1E3D	PM	PGOOD_12V_S0_G1	64
1E3D	PM	PGOOD_12V_S0_G2	64
1E3D	PM		
1E3D	PM	9V_COMP_REF	64
1E3D	PM	12V_COMP_REF	64
1E3D	PM	ALL_SYS_PWRGD	64 91

SYNC MASTER=K62		SYNC DATE=01/06/2011	
PAGE TITLE			
PM RESETS ENABLES PGOOD CONST			
 Apple Inc.		DRAWING NUMBER	051-8115
		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	109 OF 110
		SHEET	97 OF 98

