




BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
085-1609	PCBA, MLB, DEV, K75F	DEVELOPMENT, DEV_GROUP
639-1103	PCBA, MLB, K75F, 3.20GHZ, CKD	K75F, 3P20GHZ_CKD_CPU, BASIC, CPUPOC_IMAX_100_120
639-1105	PCBA, MLB, K75F, 3.60GHZ, CKD	K75F, 3P60GHZ_CKD_CPU, BASIC, CPUPOC_IMAX_100_120
639-1104	PCBA, MLB, K75F, 2.66GHZ, LFD	K75F, 2P66GHZ_LFD_CPU, BASIC, CPUPOC_IMAX_100_120
639-1106	PCBA, MLB, K75F, 2.93GHZ, LFD	K75F, 2P93GHZ_LFD_CPU, BASIC, CPUPOC_IMAX_100_120

BOM GROUPS

BOM_GROUP	BOM_OPTIONS
BASIC	COMMON, ALTERNATE, XDP, BETTER, MXM, XDP_CPU_BPM, INT_VREF, PCH_VRM, BUF_CLK, PRODUCTION
DEV_GROUP	XDP_CONN, LPCPLUS, MOJOMUX, CPU_TDIODE

CPU SOCKET & ILM SUB-BOMS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
511S0963	1	SOCKET, LGA1156, CPU- LF	U1000	CRITICAL	MOLEX_SOCKET
604-0942	1	ASSY, PURCHASED, ILM, MOLEX, K75	ILM	CRITICAL	MOLEX_SOCKET
511S0969	1	SOCKET, LGA1156, CPU- LF	U1000	CRITICAL	FOXCONN_SOCKET
604-0988	1	ASSY, PURCHASED, ILM, FOXCONN, K75	ILM	CRITICAL	FOXCONN_SOCKET

ALTERNATE SOCKET VENDORS MUST USE MATCHING ILM

BOM NUMBER	BOM NAME	BOM OPTIONS
607-6876	SUB ASSY,CPU SOCKET,K75F,MOLEX	MOLEX_SOCKET
607-6877	SUB ASSY,CPU SOCKET,K75F,FOXCONN	FOXCONN_SOCKET

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
607-6876	1	MOLEX CPU SOCKET AND ILM	SKT_ILM	CRITICAL	

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
607-6877	607-6876		SKT_ILM	FOXCONN ALTERNATIVE

BOARD STACK-UP

TOP	SIGNAL
2	GROUND
3	SIGNAL
4	POWER
5	POWER
6	SIGNAL
7	GROUND
BOTTOM	SIGNAL

COMMON

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33753828	1	IC, IBEX PEAK B3 PRQ, DESKTOP, FCBGA, P425	U1800	CRITICAL	
359S0157	1	IC, S62AP108, CLK GEN, CK585, QFN3	U2600	CRITICAL	BUF_CLK
341T0238	1	IC, EFI BOOTROM, K74/K75	U6100	CRITICAL	
338S0765	1	IC, XI02211ZAY, 1394B_PCIE, PHY/LINK	U4100	CRITICAL	
343S0485	1	IC, BCM5764M, 68PIN QFN	U3700	CRITICAL	
341T0269	1	ENET 1MBIT FLASH, CII, K74/K75F	U3701	CRITICAL	
825-7122	1	MLB LABEL, 48.0X4.8	X14	CRITICAL	

RAW: 335S0663

CPUS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S3911	1	CKD, SLBUD, PRQ, 3.26, 73W, 1333, K8, 4M, LGA	CPU	CRITICAL	3P26GHZ_CKD_CPU
337S3918	1	CKD, SLBTH, PRQ, 3.60, 73W, 1333, K8, 4M, LGA	CPU	CRITICAL	3P60GHZ_CKD_CPU
337S3816	1	LFD, SLBLC, PRQ, 2.96, 95W, 1333, B1, 8M, LGA	CPU	CRITICAL	2P66GHZ_LFD_CPU
337S3861	1	LFD, SLBJG, PRQ, 2.93, 95W, 1333, B1, 8M, LGA	CPU	CRITICAL	2P93GHZ_LFD_CPU

ALTERNATES

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
128S0298	128S0293		C7460, C7461, C7462, C7463	
518S0811	518S0685		J9902	







K75F PARTS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-8600	1	SCH, K75F, MLB_MEMSWAP	SCH1		K75F
820-2901	1	PCBF, K75F, MLB_MEMSWAP	MLB1		K75F
341T0273	1	IC, SMC, K75F	U4900	CRITICAL	K75F

(338S0489 - BLNK)

SYNC MASTER=MASTER		SYNC DATE=N/A	
PAGE TITLE			
BOM Configuration			
 Apple Inc.	DRAWING NUMBER	SIZE	
	051-8600	D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION	A.0.0	
	BRANCH		
	PAGE	4 OF 110	
	SHEET	4 OF 92	

CAN DELETE THESE FOR PROTO1 AND BEYOND






State	Manageability	SMC_PM_G2_ENABLE	PM_S4_STATE_L	PM_SLP_S3_L	PM_SLP_S4_L	PM_SLP_M_L
Run (S0/M0)	N/A	1	1	1	1	1
Sleep (S3/M1)	On	1	1	0	1	1
Soft-Off (S5/M1)	On	1	0	0	1	1
Sleep (S3/M-Off)	Off	1	1	0	1	0
Soft-Off (S5/M-Off)	Off	1	0	0	0	0
Battery Off (G3Hot)	N/A	0	0	0	0	0

PAGE TITLE SYNC MASTER=K75F_MLB SYNC DATE=04/14/2016





PROTO 0 DEBUG LEADS	
Apple Inc.	DRAWING NUMBER 051-8600 SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION A.0.0 BRANCH PAGE 5 OF 110 SHEET 5 OF 92

ILS






"S3" RAILS

ON IN RUN AND SLEEP



"S5" RAILS



ALWAYS ON WHEN UNIT HAS AC POWER AND IN S5




"G3H" RAILS

ALWAYS ON WHEN UNIT HAS AC POWER AND IN G3HOT PER SMC



G3H: ALIASES



GND RAILS



SYNC MASTER=K75F_MLB		SYNC DATE=04/14/2016	
PAGE TITLE			
Power Conn / Alias		DRAWING NUMBER	SIZE
Apple Inc.		051-8600	D
REVISION		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		6 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		6 OF 92	
IV ALL RIGHTS RESERVED			



D

UNUSED CPU SIGNALS

10	TP_CPU_RSVD<41..29>	==	NC_CPU_RSVD<41..29>	MAKE_BASE=TRUE	NO_TEST=TRUE
10	TP_CPU_RSVD<26..1>	==	NC_CPU_RSVD<26..1>	MAKE_BASE=TRUE	NO_TEST=TRUE
13	TP_CPU_FC_AE38	==	NC_CPU_FC_AE38	MAKE_BASE=TRUE	NO_TEST=TRUE
13	TP_CPU_FC_AG40	==	NC_CPU_FC_AG40	MAKE_BASE=TRUE	NO_TEST=TRUE

NC ON UNUSED PCI ALIASES

20	TP_PCI_AD<31..0>	==	NC_PCI_AD<31..0>	MAKE_BASE=TRUE	NO_TEST=TRUE
20	TP_PCI_C_BE_L<3..0>	==	NC_PCI_C_BE_L<3..0>	MAKE_BASE=TRUE	NO_TEST=TRUE

C

20	TP_PCI_PAR	==	NC_PCI_PAR	MAKE_BASE=TRUE	NO_TEST=TRUE
20	TP_PCI_RESET_L	==	NC_PCI_RESET_L	MAKE_BASE=TRUE	NO_TEST=TRUE
21	TP_PCIE_CLK100M_XDPP	==	NC_PCIE_CLK100M_XDPP	MAKE_BASE=TRUE	NO_TEST=TRUE
21	TP_PCIE_CLK100M_XDPN	==	NC_PCIE_CLK100M_XDPN	MAKE_BASE=TRUE	NO_TEST=TRUE
21	TP_DMI_CLK100M_LAP	==	NC_DMI_CLK100M_LAP	MAKE_BASE=TRUE	NO_TEST=TRUE
21	TP_DMI_CLK100M_LAN	==	NC_DMI_CLK100M_LAN	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_LPC_DREQ1_L	==	NC_LPC_DREQ1_L	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_LPC_DREQ0_L	==	NC_LPC_DREQ0_L	MAKE_BASE=TRUE	NO_TEST=TRUE

NC ON UNUSED NAND ALIASES

20	TP_NV_CE_L<3..0>	==	NC_NV_CE_L<3..0>	MAKE_BASE=TRUE	NO_TEST=TRUE
20	TP_NV_DQS<1..0>	==	NC_NV_DQS<1..0>	MAKE_BASE=TRUE	NO_TEST=TRUE
20	TP_NV_DQ<15..0>	==	NC_NV_DQ<15..0>	MAKE_BASE=TRUE	NO_TEST=TRUE

20	TP_NV_RB_L	==	NC_NV_RB_L	MAKE_BASE=TRUE	NO_TEST=TRUE
20	TP_NV_WR_RE_L<1..0>	==	NC_NV_WR_RE_L<1..0>	MAKE_BASE=TRUE	NO_TEST=TRUE
20	TP_NV_WE_CK_L<1..0>	==	NC_NV_WE_CK_L<1..0>	MAKE_BASE=TRUE	NO_TEST=TRUE

NC ON UNUSED MISC ALIASES

25	TP_JTAG_XDP_TRST_L	==	NC_JTAG_XDP_TRST_L	MAKE_BASE=TRUE	NO_TEST=TRUE
21	TP_PCH_PWM0	==	NC_PCH_PWM0	MAKE_BASE=TRUE	NO_TEST=TRUE
21	TP_PCH_PWM1	==	NC_PCH_PWM1	MAKE_BASE=TRUE	NO_TEST=TRUE
21	TP_PCH_PWM2	==	NC_PCH_PWM2	MAKE_BASE=TRUE	NO_TEST=TRUE
21	TP_PCH_PWM3	==	NC_PCH_PWM3	MAKE_BASE=TRUE	NO_TEST=TRUE
21	TP_PCH_SST	==	NC_PCH_SST	MAKE_BASE=TRUE	NO_TEST=TRUE

NC ON UNUSED MEM ALIASES

12	TP_MEM_A_CS_L<7..4>	==	NC_MEM_A_CS_L<7..4>	MAKE_BASE=TRUE	NO_TEST=TRUE
12	TP_MEM_A_DQ_CB<7..0>	==	NC_MEM_A_DQ_CB<7..0>	MAKE_BASE=TRUE	NO_TEST=TRUE

83	12	TP MEM A DQS N<8>	=	NC MEM A DQS N<8>	MAKE_BASE=TRUE	NO_TEST=TRUE
83	12	TP MEM A DQS P<8>	=	NC MEM A DQS P<8>	MAKE_BASE=TRUE	NO_TEST=TRUE
12	12	TP MEM B CS L<7..4>	=	NC MEM B CS L<7..4>	MAKE_BASE=TRUE	NO_TEST=TRUE
12	12	TP MEM B DQ CB<7..0>	=	NC MEM B DQ CB<7..0>	MAKE_BASE=TRUE	NO_TEST=TRUE

83	12	TP_MEM_B_DQS_N<8>	==	NC_MEM_B_DQS_N<8>	MAKE_BASE=TRUE	NO_TEST=TRUE
83	12	TP_MEM_B_DQS_P<8>	==	NC_MEM_B_DQS_P<8>	MAKE_BASE=TRUE	NO_TEST=TRUE



	TP_PCI_T28_D2R_N<3..0>	==	NC_PCI_T28_D2R_N<3..0>	MAKE_BASE=TRUE	NO_TEST=TRUE
	TP_PCI_T28_D2R_P<3..0>	==	NC_PCI_T28_D2R_P<3..0>	MAKE_BASE=TRUE	NO_TEST=TRUE
	TP_PCI_T28_R2D_C_N<3..0>	==	NC_PCI_T28_R2D_C_N<3..0>	MAKE_BASE=TRUE	NO_TEST=TRUE
	TP_PCI_T28_R2D_C_P<3..0>	==	NC_PCI_T28_R2D_C_P<3..0>	MAKE_BASE=TRUE	NO_TEST=TRUE

10	TP_HDA_SDIN1	==	NC_HDA_SDIN1	MAKE_BASE=TRUE	NO_TEST=TRUE
	TP_HDA_SDIN2	==	NC_HDA_SDIN2	MAKE_BASE=TRUE	NO_TEST=TRUE
	TP_HDA_SDIN3	==	NC_HDA_SDIN3	MAKE_BASE=TRUE	NO_TEST=TRUE

	TP_PCIE_CLK100M_PE5P	==	NC_PCIE_CLK100M_PE5P	MAKE_BASE=TRUE	NO_TEST=TRUE
	TP_PCIE_CLK100M_PE5N	==	NC_PCIE_CLK100M_PE5N	MAKE_BASE=TRUE	NO_TEST=TRUE

20	TP_NV_RCOMP	==	NC_NV_RCOMP	MAKE_BASE=TRUE	NO_TEST=TRUE
----	-------------	----	-------------	----------------	--------------

	PCIE_CLK100M_EXCARD_P	==	NC_PCIE_CLK100M_EXCARD_P	MAKE_BASE=TRUE	NO_TEST=TRUE
	PCIE_CLK100M_EXCARD_N	==	NC_PCIE_CLK100M_EXCARD_N	MAKE_BASE=TRUE	NO_TEST=TRUE

20	TP_USB_7N	==	NC_USB_7N	MAKE_BASE=TRUE	NO_TEST=TRUE
20	TP_USB_7P	==	NC_USB_7P	MAKE_BASE=TRUE	NO_TEST=TRUE

20	TP_USB_6N	==	NC_USB_6N	MAKE_BASE=TRUE	NO_TEST=TRUE
20	TP_USB_6P	==	NC_USB_6P	MAKE_BASE=TRUE	NO_TEST=TRUE

20	TP_USB_1N	==	NC_USB_1N	MAKE_BASE=TRUE	NO_TEST=TRUE
20	TP_USB_1P	==	NC_USB_1P	MAKE_BASE=TRUE	NO_TEST=TRUE

20	TP_USB_3N	==	NC_USB_3N	MAKE_BASE=TRUE	NO_TEST=TRUE
----	-----------	----	-----------	----------------	--------------

20	TP_USB_3P	==	NC_USB_3P	MAKE_BASE=TRUE	NO_TEST=TRUE
----	-----------	----	-----------	----------------	--------------

20	TP_USB_5N	==	NC_USB_5N	MAKE_BASE=TRUE	NO_TEST=TRUE
20	TP_USB_5P	==	NC_USB_5P	MAKE_BASE=TRUE	NO_TEST=TRUE

20	TP_USB_9N	==	NC_USB_9N	MAKE_BASE=TRUE	NO_TEST=TRUE
20	TP_USB_9P	==	NC_USB_9P	MAKE_BASE=TRUE	NO_TEST=TRUE

20	TP_USB_10N	==	NC_USB_10N	MAKE_BASE=TRUE	NO_TEST=TRUE
----	------------	----	------------	----------------	--------------

20	TP_USB_10P	==	NC_USB_10P	MAKE_BASE=TRUE	NO_TEST=TRUE
----	------------	----	------------	----------------	--------------

20	TP_USB_11N	==	NC_USB_11N	MAKE_BASE=TRUE	NO_TEST=TRUE
----	------------	----	------------	----------------	--------------

20	TP_USB_11P	==	NC_USB_11P	MAKE_BASE=TRUE	NO_TEST=TRUE
----	------------	----	------------	----------------	--------------

20	TP_USB_12N	==	NC_USB_12N	MAKE_BASE=TRUE	NO_TEST=TRUE
----	------------	----	------------	----------------	--------------

20	TP_USB_12P	==	NC_USB_12P	MAKE_BASE=TRUE	NO_TEST=TRUE
----	------------	----	------------	----------------	--------------

20	TP_USB_13N	==	NC_USB_13N	MAKE_BASE=TRUE	NO_TEST=TRUE
----	------------	----	------------	----------------	--------------

20	TP_USB_13P	==	NC_USB_13P	MAKE_BASE=TRUE	NO_TEST=TRUE
----	------------	----	------------	----------------	--------------

	PCIE_EXCARD_D2R_P	==	NC_PCIE_EXCARD_D2R_P	MAKE_BASE=TRUE	NO_TEST=TRUE
--	-------------------	----	----------------------	----------------	--------------

	PCIE_EXCARD_D2R_N	==	NC_PCIE_EXCARD_D2R_N	MAKE_BASE=TRUE	NO_TEST=TRUE
--	-------------------	----	----------------------	----------------	--------------

	PCIE_EXCARD_R2D_C_P	==	NC_PCIE_EXCARD_R2D_C_P	MAKE_BASE=TRUE	NO_TEST=TRUE
--	---------------------	----	------------------------	----------------	--------------

	PCIE_EXCARD_R2D_C_N	==	NC_PCIE_EXCARD_R2D_C_N	MAKE_BASE=TRUE	NO_TEST=TRUE
--	---------------------	----	------------------------	----------------	--------------

10	TP_SDVO_TVCLKINN	==	NC_SDVO_TVCLKINN	MAKE_BASE=TRUE	NO_TEST=TRUE
----	------------------	----	------------------	----------------	--------------

10	TP_SDVO_TVCLKINP	==	NC_SDVO_TVCLKINP	MAKE_BASE=TRUE	NO_TEST=TRUE
----	------------------	----	------------------	----------------	--------------

10	TP_SDVO_STALLN	==	NC_SDVO_STALLN	MAKE_BASE=TRUE	NO_TEST=TRUE
----	----------------	----	----------------	----------------	--------------

10	TP_SDVO_STALLP	==	NC_SDVO_STALLP	MAKE_BASE=TRUE	NO_TEST=TRUE
----	----------------	----	----------------	----------------	--------------

10	TP_SDVO_INTN	==	NC_SDVO_INTN	MAKE_BASE=TRUE	NO_TEST=TRUE
----	--------------	----	--------------	----------------	--------------

10	TP_SDVO_INTP	==	NC_SDVO_INTP	MAKE_BASE=TRUE	NO_TEST=TRUE
----	--------------	----	--------------	----------------	--------------

NC ON UNUSED SATA ALIASES

10	TP_SATA_D_D2RN	==	NC_SATA_D_D2RN	MAKE_BASE=TRUE	NO_TEST=TRUE
----	----------------	----	----------------	----------------	--------------

10	TP_SATA_D_D2RP	==	NC_SATA_D_D2RP	MAKE_BASE=TRUE	NO_TEST=TRUE
----	----------------	----	----------------	----------------	--------------

10	TP_SATA_D_R2D_CN	==	NC_SATA_D_R2D_CN	MAKE_BASE=TRUE	NO_TEST=TRUE
----	------------------	----	------------------	----------------	--------------

10	TP_SATA_D_R2D_CP	==	NC_SATA_D_R2D_CP	MAKE_BASE=TRUE	NO_TEST=TRUE
----	------------------	----	------------------	----------------	--------------

10	TP_SATA_E_D2RN	==	NC_SATA_E_D2RN	MAKE_BASE=TRUE	NO_TEST=TRUE
----	----------------	----	----------------	----------------	--------------

10	TP_SATA_E_D2RP	==	NC_SATA_E_D2RP	MAKE_BASE=TRUE	NO_TEST=TRUE
----	----------------	----	----------------	----------------	--------------

10	TP_SATA_E_R2D_CN	==	NC_SATA_E_R2D_CN	MAKE_BASE=TRUE	NO_TEST=TRUE
----	------------------	----	------------------	----------------	--------------

10	TP_SATA_E_R2D_CP	==	NC_SATA_E_R2D_CP	MAKE_BASE=TRUE	NO_TEST=TRUE
----	------------------	----	------------------	----------------	--------------

10	TP_SATA_F_D2RN	==	NC_SATA_F_D2RN	MAKE_BASE=TRUE	NO_TEST=TRUE
----	----------------	----	----------------	----------------	--------------

10	TP_SATA_F_D2RP	==	NC_SATA_F_D2RP	MAKE_BASE=TRUE	NO_TEST=TRUE
----	----------------	----	----------------	----------------	--------------

10	TP_SATA_F_R2D_CN	==	NC_SATA_F_R2D_CN	MAKE_BASE=TRUE	NO_TEST=TRUE
----	------------------	----	------------------	----------------	--------------

10	TP_SATA_F_R2D_CP	==	NC_SATA_F_R2D_CP	MAKE_BASE=TRUE	NO_TEST=TRUE
----	------------------	----	------------------	----------------	--------------

NC ON UNUSED DISPLAY ALIASES

10	TP_CRT_IG_DDC_CLK	==	NC_CRT_IG_DDC_CLK	MAKE_BASE=TRUE	NO_TEST=TRUE
----	-------------------	----	-------------------	----------------	--------------

10	TP_CRT_IG_DDC_DATA	==	NC_CRT_IG_DDC_DATA	MAKE_BASE=TRUE	NO_TEST=TRUE
----	--------------------	----	--------------------	----------------	--------------

10	TP_CRT_IG_RED	==	NC_CRT_IG_RED	MAKE_BASE=TRUE	NO_TEST=TRUE
----	---------------	----	---------------	----------------	--------------

10	TP_CRT_IG_GREEN	==	NC_CRT_IG_GREEN	MAKE_BASE=TRUE	NO_TEST=TRUE
----	-----------------	----	-----------------	----------------	--------------

10	TP_CRT_IG_BLUE	==	NC_CRT_IG_BLUE	MAKE_BASE=TRUE	NO_TEST=TRUE
----	----------------	----	----------------	----------------	--------------

10	TP_CRT_IG_HSYNC	==	NC_CRT_IG_HSYNC	MAKE_BASE=TRUE	NO_TEST=TRUE
----	-----------------	----	-----------------	----------------	--------------

10	TP_CRT_IG_VSYNC	==	NC_CRT_IG_VSYNC	MAKE_BASE=TRUE	NO_TEST=TRUE
----	-----------------	----	-----------------	----------------	--------------

10	TP_DP_IG_B_MLN<3..0>	==	NC_DP_IG_B_MLN<3..0>	MAKE_BASE=TRUE	NO_TEST=TRUE
----	----------------------	----	----------------------	----------------	--------------

10	TP_DP_IG_B_MLP<3..0>	==	NC_DP_IG_B_MLP<3..0>	MAKE_BASE=TRUE	NO_TEST=TRUE
----	----------------------	----	----------------------	----------------	--------------

10	TP_DP_IG_B_AUX_N	==	NC_DP_IG_B_AUXN	MAKE_BASE=TRUE	NO_TEST=TRUE
----	------------------	----	-----------------	----------------	--------------

10	TP_DP_IG_B_AUX_P	==	NC_DP_IG_B_AUXP	MAKE_BASE=TRUE	NO_TEST=TRUE
----	------------------	----	-----------------	----------------	--------------

10	TP_DP_IG_B_HPD	==	NC_DP_IG_B_HPD	MAKE_BASE=TRUE	NO_TEST=TRUE
----	----------------	----	----------------	----------------	--------------

10	TP_DP_IG_B_DDC_CLK	==	NC_DP_IG_B_CTRL_CLK	MAKE_BASE=TRUE	NO_TEST=TRUE
----	--------------------	----	---------------------	----------------	--------------

10	TP_DP_IG_B_DDC_DATA	==	NC_DP_IG_B_CTRL_DATA	MAKE_BASE=TRUE	NO_TEST=TRUE
----	---------------------	----	----------------------	----------------	--------------

10	TP_DP_IG_C_MLN<3..0>	==	NC_DP_IG_C_MLN<3..0>	MAKE_BASE=TRUE	NO_TEST=TRUE
----	----------------------	----	----------------------	----------------	--------------

10	TP_DP_IG_C_MLP<3..0>	==	NC_DP_IG_C_MLP<3..0>	MAKE_BASE=TRUE	NO_TEST=TRUE
----	----------------------	----	----------------------	----------------	--------------

10	TP_DP_IG_C_AUX_N	==	NC_DP_IG_C_AUXN	MAKE_BASE=TRUE	NO_TEST=TRUE
----	------------------	----	-----------------	----------------	--------------

10	TP_DP_IG_C_AUX_P	==	NC_DP_IG_C_AUXP	MAKE_BASE=TRUE	NO_TEST=TRUE
----	------------------	----	-----------------	----------------	--------------

10	TP_DP_IG_C_HPD	==	NC_DP_IG_C_HPD	MAKE_BASE=TRUE	NO_TEST=TRUE
----	----------------	----	----------------	----------------	--------------

10	TP_DP_IG_C_CTRL_CLK	==	NC_DP_IG_C_CTRL_CLK	MAKE_BASE=TRUE	NO_TEST=TRUE
----	---------------------	----	---------------------	----------------	--------------

10	TP_DP_IG_C_CTRL_DATA	==	NC_DP_IG_C_CTRL_DATA	MAKE_BASE=TRUE	NO_TEST=TRUE
----	----------------------	----	----------------------	----------------	--------------

10	TP_DP_IG_D_MLN<3..0>	==	NC_DP_IG_D_MLN<3..0>	MAKE_BASE=TRUE	NO_TEST=TRUE
----	----------------------	----	----------------------	----------------	--------------

10	TP_DP_IG_D_MLP<3..0>	==	NC_DP_IG_D_MLP<3..0>	MAKE_BASE=TRUE	NO_TEST=TRUE
----	----------------------	----	----------------------	----------------	--------------

10	TP_DP_IG_D_AUXN	==	NC_DP_IG_D_AUXN	MAKE_BASE=TRUE	NO_TEST=TRUE
----	-----------------	----	-----------------	----------------	--------------

10	TP_DP_IG_D_AUXP	==	NC_DP_IG_D_AUXP	MAKE_BASE=TRUE	NO_TEST=TRUE
----	-----------------	----	-----------------	----------------	--------------

10	TP_DP_IG_D_HPD	==	NC_DP_IG_D_HPD	MAKE_BASE=TRUE	NO_TEST=TRUE
----	----------------	----	----------------	----------------	--------------

10	TP_DP_IG_D_CTRL_CLK	==	NC_DP_IG_D_CTRL_CLK	MAKE_BASE=TRUE	NO_TEST=TRUE
----	---------------------	----	---------------------	----------------	--------------

10	TP_DP_IG_D_CTRL_DATA	==	NC_DP_IG_D_CTRL_DATA	MAKE_BASE=TRUE	NO_TEST=TRUE
----	----------------------	----	----------------------	----------------	--------------

13	TP_GFX_VID<0..6>	==	NC_GFX_VID<0..6>	MAKE_BASE=TRUE	NO_TEST=TRUE
----	------------------	----	------------------	----------------	--------------

13	TP_GFX_VSENSE_N	==	NC_GFX_VSENSE_N	MAKE_BASE=TRUE	NO_TEST=TRUE
----	-----------------	----	-----------------	----------------	--------------

13	TP_GFX_VSENSE_P	==	NC_GFX_VSENSE_P	MAKE_BASE=TRUE	NO_TEST=TRUE
----	-----------------	----	-----------------	----------------	--------------

SYNC_MASTER=K75F_MLB

SYNC_DATE=04/14/2016

PAGE TITLE		UNUSED SIGNAL ALIAS	
 Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	8 OF 110
		SHEET	8 OF 92



D

C


B


A


PEG Slot Support







SYNC_MASTER=K75F_MLB		SYNC_DATE=04/14/2016	
PAGE TITLE		Signal Aliases	
 Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	9 OF 110
		SHEET	9 OF 92












CPU VCore DECOUPLING


INTEL RECOMMENDATION 17X 22UF 0805



BULK CAPS ON CPU VREG PAGE 74

VTT (CPU Uncore) DECOUPLING


8X 22UF 0805, 7X 10UF 0805 INTEL RECOMMENDATION 9X22UF 0805



BULK CAPS ON CPU VREG PAGE 72


Memory (CPU VCCDDR) DECOUPLING

2x 22uF 0805, 5x 1uF 0402




PLL (CPU VCCSFR) DECOUPLING

1x 22uF 0805, 1x 4.7uF 0603, 1x 2.2uF 0402, 2x 1uF 0402



CPU Power On Configuration (POC) Straps

Intel recommends all option straps should be provided in layout



MSI - MARKET SEGMENT IDENTIFICATION
PREVENTS THE PLATFORM BOOTING USING A HIGHER POWERED CPU

BOM GROUP	IMAX @ 900mV	CPU Gain Setting	BOM OPTIONS	Equivalent Gain
CPUPOC_IMAX_DIS		000	CPUPOC3D, CPUPOC4D, CPUPOC5D	
CPUPOC_IMAX_0_40	40A	001	CPUPOC3D, CPUPOC4D, CPUPOC5U	45
CPUPOC_IMAX_40_60	60A	010	CPUPOC3D, CPUPOC4U, CPUPOC5D	30
CPUPOC_IMAX_60_80	80A	011	CPUPOC3D, CPUPOC4U, CPUPOC5U	22.5
CPUPOC_IMAX_80_100	100A	100	CPUPOC3U, CPUPOC4D, CPUPOC5D	18
CPUPOC_IMAX_100_120	120A	101	CPUPOC3U, CPUPOC4D, CPUPOC5U	15
CPUPOC_IMAX_120_140	140A	110	CPUPOC3U, CPUPOC4U, CPUPOC5D	12.857
CPUPOC_IMAX_140_180	180A	111	CPUPOC3U, CPUPOC4U, CPUPOC5U	10

NOTE: BOM Configurations should not call out CPUPOCnU/D BOMOPTIONS directly.
Instead call out appropriate BOM GROUP defined in tables above.

D

C

B


A

D

C

B


A






SYNC MASTER=K75F_MLB


SYNC DATE=04/14/2016


PAGE TITLE		CPU/PCH GFX DECOUPLING	
 Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	17 OF 110
		SHEET	17 OF 92
















SYNC MASTER=K75F MLB

SYNC DATE=04/14/2016



PAGE TITLE		PCH GROUNDS	
 Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	23 OF 110
		SHEET	23 OF 92




PAGE TITLE		SYNC DATE=04/14/2016	
PCH DECOUPLING			
Apple Inc.	DRAWING NUMBER	051-8600	SIZE
	REVISION	A.0.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		24 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		24 OF 92	
IV ALL RIGHTS RESERVED			





PAGE TITLE		SYNC MASTER=K75F MLB		SYNC DATE=04/14/2016	
CLOCK (CK505)		DRAWING NUMBER		SIZE	
Apple Inc.		051-8600		D	
NOTICE OF PROPRIETARY PROPERTY:		REVISION		A.0.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE		26 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET		26 OF 92	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					

[illegible][illegible][illegible][illegible][illegible][illegible][illegible]



SYNC MASTER=K75F_MLB		SYNC DATE=04/14/2016	
PAGE TITLE			
DDR3 VREF MARGINING		DRAWING NUMBER	051-8600
 Apple Inc.		REVISION	A.0.0
		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	29 OF 110
		SHEET	28 OF 92







Page Notes

- Power aliases required by this page:
- =PP1V5_S0_MEM_A
 - =PP1V5_S3_MEM_A
 - =PP0V75_S0_MEM_VTT_A
 - =PPSPD_S0_MEM_A (2.5 - 3.3V)
- Signal aliases required by this page:
- =I2C_S0DIMMA_SCL - ALL DQ, DQS, DM SIGNALS;
 - =I2C_S0DIMMA_SDA TO FACILITATE BITMAPS WITH ALIASES
- BOM options provided by this page:
- (NONE)

SYNC MASTER=MASTER		SYNC DATE=N/A	
PAGE TITLE			
DDR3 S0-DIMMs 0 & 2		DRAWING NUMBER	051-8600
Apple Inc.		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		31 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		30 OF 92	
IV ALL RIGHTS RESERVED			





SYNC MASTER=K75F_MLB		SYNC DATE=04/14/2016	
PAGE TITLE		PCI-E Wireless Connector	
DRAWING NUMBER		051-8600	SIZE D
REVISION		A.0.0	BRANCH
PAGE		34 OF 110	SHEET
SHEET		33 OF 92	

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

D

C

B

A


D

C

B

A

USB HUB - 1



BOM TABLE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33850721	2	SMSC USX2061-AEZG	U3500, U3600	CRITICAL	

SYNC MASTER=K75F_MLB

SYNC DATE=04/14/2016

USB HUB 1

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-8600

REVISION

A.0.0


BRANCH

PAGE


35 OF 110

SHEET


34 OF 92





```
Power aliases required by this page:
- PP3V3_ENET (CAESAR II)
- ==PP1V2_ENET
```




SYNCH MASTER-K75F MLB		SYNCH DATE=04/14/2016	
PAGE TITLE			
ETHERNET (CAESAR II)			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-8600	
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		37	OF 110
		SHEET	
		36	OF 92



SYNC MASTER=K75F_MLB		SYNC DATE=04/14/2016	
PAGE TITLE		CAESAR II SUPPORT	
 Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	38 OF 110
		SHEET	37 OF 92




NOTE: DELTA RECOMMENDS CENTER-TAP BE FLOATING



NOTE: BOB SMITH TERMINATION FOR EMC INVESTIGATION.

SYNC_MASTER=K75F_MLB		SYNC_DATE=04/14/2016	
PAGE TITLE			
ETHERNET CONNECTOR			
DRAWING NUMBER		SIZE	
051-8600		D	
REVISION		A.0.0	
BRANCH		PAGE	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		39 OF 110	
SHEET		38 OF 92	



Power Aliases:

FW_FWPHY nets are PHY power, and for multi-port systems must come from bus power.

FWRS0_FWXIO nets are OHCI/PCIE power, and can be S0.

For single-port systems, all FW power should be tied together and powered by S0 or by the 5K pull-down device detect circuit.

Single-port:
PC[0:2] = '000'

Multiple-ports:
PC[0:2] = '100'

Alias =FWPHY_PC0
as appropriate

DS2 hard-strapped to 1,
page assumes no more than
2 FW000 connectors

Strap DSx high on unused ports.

Unused Ports:

TP/NC TPBIASx
TP/NC TPAX_P/TPAX_N
Ground TPBX_P/TPBX_N

PAGE TITLE		PAGE 11111	
SYNC MASTER=K75F MLB		SYNC DATE=04/14/2016	
FireWire LLC/PHY (XIO2213B)		DRAWING NUMBER	
Apple Inc.		051-8600	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		A.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		41 OF 110	
IV ALL RIGHTS RESERVED		SHEET	
		39 OF 92	

D

C

B

A


D

C


B

A


1394 PHY 1.95V SUPPLY



FireWire Aliases For Connectivity




1394 PHY STRAPPING OPTIONS




THERE ARE THREE FIREWIRE PORTS, BUT ONLY ONE IS USED.NO STUFF MEANS THAT IT IS IN BILINGUL MODE PULL-UPS ASSERT/ENABLE DATA STROBE ONLY MODE.

iMacs are now one port only and have Power Code "000"


Termination
Place close to FireWire PHY




2ND & 3RD TPA/TPB PAIR UNUSED




SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
PAGE TITLE		FW: 1394B MISC	
DRAWING NUMBER		051-8600	SIZE D
REVISION		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		42 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		40 OF 92	
IV ALL RIGHTS RESERVED			






SYNC MASTER=K75F MLB		SYNC DATE=04/14/2016	
PAGE TITLE		EXTERNAL USB CONNECTORS	
Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	46 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	43 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


BLURAY DECRYPTOR CONN & FLTR




IR RECEIVER CONNECTOR




SD Card Reader Board Connector




CAMERA CONNECTOR & FILTER




K37L (BLUETOOTH) CONNECTOR



WM CONNECTOR



PAGE TITLE		SYNC DATE=04/14/2016	
Internal USB Connections		DRAWING NUMBER	
Apple Inc.		051-8600	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		A.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		47 OF 110	
IV ALL RIGHTS RESERVED		SHEET	
		44 OF 92	



NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

U4900
H8S2117
TQFP
(1 OF 3)
OMIT

NOTE: P94 and P95 are shorted, P95 could be spare.

U4900
H8S2117
TQFP
(2 OF 3)
OMIT



(DEBUG_SW_1)
(DEBUG_SW_2)


SMC_PB3:
SMC_IG_THROTTLE_L for MG systems.
Otherwise, TP/NC okay (was ISENSE_CAL_EN)


REMOVE R4953/4/5 AFTER PROTO-1







NOTE: SMS interrupt can be active high or low, rename net accordingly.
If SMS interrupt is not used, pull up to SMC rail.

SYNC MASTER=K75F_MLB		SYNC DATE=04/14/2016	
PAGE TITLE			
SMC		DRAWING NUMBER	
Apple Inc.		051-8600	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		A.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		49 OF 110	
IV ALL RIGHTS RESERVED		SHEET	
		45 OF 92	










SYNC MASTER=K75F_MLB		SYNC DATE=04/14/2016	
PAGE TITLE			
CPU POWER SENSE			
 Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
		BRANCH	
		PAGE	53 OF 110
		SHEET	49 OF 92



D



B




D




B




SHEET
51 OF 92




SYNC MASTER=K75F MLB		SYNC DATE=04/14/2016	
PAGE TITLE			
HD AND OD FAN			
 Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	56 OF 110
		SHEET	52 OF 92




SYNC_MASTER=K75F_MLB		SYNC_DATE=04/14/2016	
PAGE TITLE			
CPU FAN			
 Apple Inc.		DRAWING NUMBER	051-8600
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.0.0
		BRANCH	
		PAGE	57 OF 110
		SHEET	53 OF 92




SYNC_MASTER=K75F_MLB		SYNC_DATE=04/14/2016	
PAGE TITLE			
SPI ROM			
 Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	61 OF 110
		SHEET	54 OF 92




SYNC MASTER=K75F_MLB		SYNC DATE=04/14/2016	
PAGE TITLE		AUDIO: CODEC/REGULATOR	
Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	62 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	55 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



```
GAIN = -4.8(20K/17.4K)    TURN ON TIME: 110MS
CODEC_OUT = 1.335VRMS    TURN ON DELAY: 150MS
AMP_VOUT = 7.355VRMS    RIN = 17.4 OHMS
                        FC = 19.5 HZ
POUT = 6.76 W INTO 8 OHMS @ 1% THD+N
```






WOOFER SPEAKER AMPLIFIER

MAX9736B APN:353S2042

GAIN = -4.8(20K/17.4K)
CODEC OUT = 1.335VRMS
AMP VOUT = 7.355VRMS
POUT = 6.76 W INTO 8 OHMS @ 1% THD+N

TURN ON TIME: 110MS
TURN ON DELAY: 150MS
RIN = 17.4 OHMS
FC = 19.5 HZ



INTERNAL MIC CON
APPLE P/N 518S0677

SPEAKER CABLE CONNECTORS
APPLE P/N 518S0748
APPLE P/N 518S0656

PROPERTIES FOR ALL SPKR NETS
MIN LINE WIDTH=0.5MM
MIN NECK WIDTH=0.2MM
CRITICAL
J6603
53780-8603
M-RT-SM


PROPERTIES FOR ALL SPKR NETS
MIN LINE WIDTH=0.5MM
MIN NECK WIDTH=0.2MM
CRITICAL
J6602
78048-0473
M-RT-SM

PROPERTIES FOR ALL SPKR NETS
MIN LINE WIDTH=0.5MM
MIN NECK WIDTH=0.2MM
CRITICAL
J6603
78048-0573
M-RT-SM

REMOTE I/O CONNECTOR
APPLE P/N 518S0723

CRITICAL
J6600
20143-020E-20F
F-RT-SM

SYNC MASTER=K75F MLB		SYNC DATE=04/14/2016	
PAGE TITLE Audio: MLB to I/O Conn.			
Apple Inc.		DRAWING NUMBER 051-8600	SIZE D
REVISION A.0.0		BRANCH	
PAGE 66 OF 110		SHEET 59 OF 92	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			




SYNC MASTER=K75F_MLB		SYNC DATE=04/14/2016	
PAGE TITLE			
AUDIO: Detects/Grounding			
 Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
		BRANCH	
		PAGE	67 OF 110
		SHEET	60 OF 92
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			


FUNCTION	PIN	CONVERTER	VOLUME	ENABLE/ CNTRL TYPE	DETECT/INTERRUPT
PRIMARY	0X0B	0X04	0X04	GPIO 3	N/A
SECONDARY	0X0A	0X03	0X03	GPIO 3	N/A
HEADPHONES	0X09	0X02	0X02	N/A	0X09 (A)
LINE INPUT	0X0C	0X05	0X05	N/A	LINE IN
BUILT-IN MICROPHONE	0X0D(13,B,RIGHT)	0X06	0X06	MICBIAS 80%	N/A
HEADSET MICROPHONE	0X0D (13,V22,B,LEFT)	0X06	0X06	MIKEY	MIKEY
SPDIF OUT	0X10	0X08	N/A	N/A	0X0C (B)
SPDIF IN	0X0F	0X07	N/A	N/A	N/A
MIKEY	N/A	N/A	N/A	MCP GPIO_38	MCP GPIO_5

MIKEY RECEIVER CKT


WRITE: 0X72 READ: 0X73 APN 353S2256



FLP = 8.82 KHZ
FHP = 80 HZ




PAGE TITLE		SYNC DATE=04/14/2016	
AUDIO: Mikey		DRAWING NUMBER	
Apple Inc.		051-8600	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		A.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		68 OF 110	
IV ALL RIGHTS RESERVED		SHEET	
		61 OF 92	




ALL_SYS_PWRGD CIRCUIT

PAGE TITLE		SYNC DATE=04/14/2016	
POWER SEQUENCING PGOOD		DRAWING NUMBER	
Apple Inc.		051-8600	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		A.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		70 OF 110	
IV ALL RIGHTS RESERVED		SHEET	
		63 OF 92	




SYNC MASTER=K75F MLB		SYNC DATE=04/14/2016	
PAGE TITLE			
VREG: CPU CORE - PHASES 1-3			
 Apple Inc.		DRAWING NUMBER	051-8600
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.0.0
		BRANCH	
		PAGE	72 OF 110
		SHEET	65 OF 92



O/P= PPVTT_S0_CPU_REG

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
113S0127	1	RES,68k,0603,5%	TH7401	

SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
PAGE TITLE			
CPU VTT REGULATOR			
	Apple Inc.		DRAWING NUMBER 051-8600
			SIZE D
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		74 OF 110	
		SHEET 67 OF 92	

[illegible][illegible]

IBEX PEAK CORE REG 1.05V OUTPUT = PP1V05_S0_REG

PP1V05_S0_REG
VOUT = 1.05V
PEAK = 7.5A
AVG = 3A

Vout = 0.75 * (1 + R7615/R7616) = 1.05

PAGE TITLE	
IBEX PEAK CORE	
Apple Inc.	DRAWING NUMBER 051-8600
REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
PAGE 76 OF 110	SHEET 68 OF 92

[illegible]


3V3 S5 REGULATOR

5V S3 REGULATOR

Power Rating ?

5V OUTPUT

3V3 OUTPUT



PAGE TITLE		PAGE 1	
5V_S3 / 3V3_S5 VREGS		051-8600	
Apple Inc.		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		77 OF 110	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		69 OF 92	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

D

B

A


$$V_0 = 0.8 * (1 + 59/47) = 1.804V$$

D

C


B

Δ




3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC VRef generator




1.05V S5 SUPPLY

REMOVE for K60/K61



SYNC MASTER=K75F_MLB		SYNC DATE=04/14/2016	
PAGE TITLE		1.05 S5 SUPPLY	
 Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	79 OF 110
		SHEET	71 OF 92



Page Notes


Power aliases required by this page:

- =PP3V3_S0_MXM
- =PP5V_S0_MXM
- =PPV_S0_MXM_PWRSRC

Signal aliases required by this page:
(NONE)

BOM options provided by this page:

- MXM






SYNC MASTER=K75F_MLB		SYNC DATE=04/14/2016	
PAGE TITLE			
MXM PCIe, DP & Power		DRAWING NUMBER	
 Apple Inc.		051-8600	SIZE D
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH		PAGE	
		84 OF 110	
SHEET		73 OF 92	


```
Power aliases required by this page:
- =PP3V3_S0_MXM

Signal aliases required by this page:
- =SMB_MXM_THRM_DATA      - =PM_MXM_PG00D_PULLUP
- =SMB_MXM_THRM_CLK

BOM options provided by this page:
```

[illegible]



Page Notes

Power aliases required by this page:
- =PP3V3_S0_DP

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

Unused MXM Interfaces

87 74	<u>MXM LVDS A CLK N</u>	==	NC MXM LVDS A CLK N	==	MAKE BASE=TRUE NO_TEST=TRUE
87 74	<u>MXM LVDS A CLK P</u>	==	NC MXM LVDS A CLK P	==	MAKE BASE=TRUE NO_TEST=TRUE
87 74	<u>MXM LVDS A DATA N<0></u>	==	NC MXM LVDS A DATA N<0>	==	MAKE BASE=TRUE NO_TEST=TRUE
87 74	<u>MXM LVDS A DATA P<0></u>	==	NC MXM LVDS A DATA P<0>	==	MAKE BASE=TRUE NO_TEST=TRUE
87 74	<u>MXM LVDS A DATA N<1></u>	==	NC MXM LVDS A DATA N<1>	==	MAKE BASE=TRUE NO_TEST=TRUE
87 74	<u>MXM LVDS A DATA P<1></u>	==	NC MXM LVDS A DATA P<1>	==	MAKE BASE=TRUE NO_TEST=TRUE
87 74	<u>MXM LVDS A DATA N<2></u>	==	NC MXM LVDS A DATA N<2>	==	MAKE BASE=TRUE NO_TEST=TRUE
87 74	<u>MXM LVDS A DATA P<2></u>	==	NC MXM LVDS A DATA P<2>	==	MAKE BASE=TRUE NO_TEST=TRUE
87 74	<u>MXM LVDS A DATA N<3></u>	==	NC MXM LVDS A DATA N<3>	==	MAKE BASE=TRUE NO_TEST=TRUE
87 74	<u>MXM LVDS A DATA P<3></u>	==	NC MXM LVDS A DATA P<3>	==	MAKE BASE=TRUE NO_TEST=TRUE
87 74	<u>MXM LVDS B CLK N</u>	==	NC MXM LVDS B CLK N	==	MAKE BASE=TRUE NO_TEST=TRUE
87 74	<u>MXM LVDS B CLK P</u>	==	NC MXM LVDS B CLK P	==	MAKE BASE=TRUE NO_TEST=TRUE
87 74	<u>MXM LVDS B DATA N<0></u>	==	NC MXM LVDS B DATA N<0>	==	MAKE BASE=TRUE NO_TEST=TRUE
87 74	<u>MXM LVDS B DATA P<0></u>	==	NC MXM LVDS B DATA P<0>	==	MAKE BASE=TRUE NO_TEST=TRUE
87 74	<u>MXM LVDS B DATA N<1></u>	==	NC MXM LVDS B DATA N<1>	==	MAKE BASE=TRUE NO_TEST=TRUE
87 74	<u>MXM LVDS B DATA P<1></u>	==	NC MXM LVDS B DATA P<1>	==	MAKE BASE=TRUE NO_TEST=TRUE
87 74	<u>MXM LVDS B DATA N<2></u>	==	NC MXM LVDS B DATA N<2>	==	MAKE BASE=TRUE NO_TEST=TRUE
87 74	<u>MXM LVDS B DATA P<2></u>	==	NC MXM LVDS B DATA P<2>	==	MAKE BASE=TRUE NO_TEST=TRUE
87 74	<u>MXM LVDS B DATA N<3></u>	==	NC MXM LVDS B DATA N<3>	==	MAKE BASE=TRUE NO_TEST=TRUE
87 74	<u>MXM LVDS B DATA P<3></u>	==	NC MXM LVDS B DATA P<3>	==	MAKE BASE=TRUE NO_TEST=TRUE

Unused MXM DP Interfaces

87	73	MXM DP B MP<0, >	==	NC MXM DP B MI P<0, >	MAKE_BASE=TRUE	NO_TEST=TRUE
87	73	MXM DP B MI N<0, >	==	NC MXM DP B MI N<0, >	MAKE_BASE=TRUE	NO_TEST=TRUE
87	73	MXM DP B AUX P	==	NC MXM DP B AUX P	MAKE_BASE=TRUE	NO_TEST=TRUE
87	73	MXM DP B AUX N	==	NC MXM DP B AUX N	MAKE_BASE=TRUE	NO_TEST=TRUE
73		MXM DP B HPD	==	NC MXM DP B HPD	MAKE_BASE=TRUE	NO_TEST=TRUE
87	73	MXM DP D MI P<0, >	==	NC MXM DP D MI P<0, >	MAKE_BASE=TRUE	NO_TEST=TRUE
87	73	MXM DP D MI N<0, >	==	NC MXM DP D MI N<0, >	MAKE_BASE=TRUE	NO_TEST=TRUE
87	73	MXM DP D AUX P	==	NC MXM DP D AUX P	MAKE_BASE=TRUE	NO_TEST=TRUE
87	73	MXM DP D AUX N	==	NC MXM DP D AUX N	MAKE_BASE=TRUE	NO_TEST=TRUE
73		MXM DP D HPD	==	NC MXM DP D HPD	MAKE_BASE=TRUE	NO_TEST=TRUE

Display: Aliases

SYNC_MASTER=K75F_MLB

SYNC_DATE=04/14/2010

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC

SIZE	DRAWING NUMBER
------	----------------

1

051 8600

REVE

306

SCALE

NON

SHT

0

1

2

Power aliases required by this page:

- =PP12V_S0_LCD
- =PP3V3_S0_VIDEO

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

IG, MXM, MLB_PNL_PWR, LCD_PNL_PWR

J9002
20389-Y30E-01
F-RT-SM

518S0685

NOSTUFF
R9050
1 2
1/10W
HF-LF
402

NOSTUFF
R9051
1 2
1/10W
HF-LF
402

I2C MASTER ON TCON
I2C TCON SCL
I2C TCON SDA

87 79 DP_INT_AUXCH_N
87 79 DP_INT_AUXCH_P

87 79 DP_INT_LINK_P<0>
87 79 DP_INT_LINK_N<0>
87 79 DP_INT_LINK_P<1>
87 79 DP_INT_LINK_N<1>
87 79 DP_INT_LINK_P<2>
87 79 DP_INT_LINK_N<2>
87 79 DP_INT_LINK_P<3>
87 79 DP_INT_LINK_N<3>

C9040
1 2
16% 16V
X5R 402
0.1uF

C9041
1 2
16% 16V
X5R 402
0.1uF

C9042
1 2
16% 16V
X5R 402
0.1uF

C9043
1 2
16% 16V
X5R 402
0.1uF

C9044
1 2
16% 16V
X5R 402
0.1uF

C9045
1 2
16% 16V
X5R 402
0.1uF


C9046
1 2
16% 16V
X5R 402
0.1uF

C9047
1 2
16% 16V
X5R 402
0.1uF


87 79 DP_INT_LINK_CONN_P<0>
87 79 DP_INT_LINK_CONN_N<0>
87 79 DP_INT_LINK_CONN_P<1>
87 79 DP_INT_LINK_CONN_N<1>
87 79 DP_INT_LINK_CONN_P<2>
87 79 DP_INT_LINK_CONN_N<2>
87 79 DP_INT_LINK_CONN_P<3>
87 79 DP_INT_LINK_CONN_N<3>

NO_TEST
NO_TEST
NO_TEST
NO_TEST
NO_TEST
NO_TEST
NO_TEST
NO_TEST


81 SPDIF_DP_AUDIO_OUT
81 77 VIDEO_ON
79 DP_HPD_INT



SYNC MASTER=K75F MLB		SYNC DATE=04/14/2013	
PAGE 1/111			
Display: Int DP Connector			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-8600	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT IIT NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		A.0.0	
		BRANCH	
		PAGE	
		90	OF 110
		SHEET	
		77	OF 92



SYNC MASTER=K75F_MLB		SYNC DATE=04/14/2016	
PAGE TITLE			
Display: BiDiVi Mux1			
 Apple Inc.		DRAWING NUMBER	051-8600
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.0.0
		BRANCH	
		PAGE	91 OF 110
		SHEET	78 OF 92





DisplayPort
Equalizer & MUX 2

Note: INT_PD = Internal Pulldown
on this pin of >=100 kOhms

AC caps for EQ AUX interception

SYNC MASTER=K75F_MLB		SYNC DATE=04/14/2016	
PAGE TITLE			
BIDIVI DP MUX2			
 Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	92 OF 110
		SHEET	79 OF 92





*Some inputs listed below come up as outputs driven low under the SMC flasher
Series R should prevent any issues on the inputs
Outputs are OK as low by default

SMC Signals for BiDiVi

Inputs		SMC		Outputs		Default Values	
77	VIDEO ON	R9510	3.3K	45	SMC VIDEO_ON	P21*	P27
81	AUXCH_P_STATE	81	45			P22*	PF3
81	AUXCH_N_STATE	81	45			P23*	PF4
81	SMC_DP_HPDP					P25*	PF6
81	SMC_PNL_BL_PWM	R9540	3.3K	45	SMC_PNL_BL_PWM	PG0	PF7
81	SMC_PNL_BL_PWM						P26

SYNC MASTER=K75F MLB

SYNC DATE=04/14/2016

Display: BiDiVi Support

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER	051-8600	SIZE	D
REVISION	A.0.0	BRANCH	
PAGE	95 OF 110	SHEET	81 OF 92

PCI-Express

[illegible]

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=4X_DIELECTRIC	?
CLK_PCIE	*	0.5 MM	?

CPU

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_5G5	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?
CPU_ITP	*	0.2 MM	?
CPU_RCOMP	*	0.2 MM	?

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=5X_DIELECTRIC	?

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	
FDI_MISC				
	CPU_50S	CPU_AGT1	FDI_FSYNC<1..0>	
	CPU_50S	CPU_AGT1	FDI_LSYNC<1..0>	
	CPU_50S	CPU_AGT1	FDI_INT	
SATA_SSD				
	SATA_850	SATA	SATA_SSD_R2D_C_P	18 42
	SATA_850	SATA	SATA_SSD_R2D_C_N	18 42
	SATA_850	SATA	SATA_SSD_R2D_P	42
	SATA_850	SATA	SATA_SSD_R2D_N	42
	SATA_850	SATA	SATA_SSD_D2R_P	18 42
	SATA_850	SATA	SATA_SSD_D2R_N	18 42
	SATA_850	SATA	SATA_SSD_D2R_C_P	42
	SATA_850	SATA	SATA_SSD_D2R_C_N	42
CLOCKS				
	CLK_PCIE1000	CLK_PCIE	DMI_MIDBUS_CLK100M_P	10 18
	CLK_PCIE1000	CLK_PCIE	DMI_MIDBUS_CLK100M_N	10 18
CPU_I7P				
	CPU_50S	CPU_I7P	XDP_BPM_L<7..0>	11 25
	CPU_50S	CPU_I7P	CPU_CFG<17..0>	10 15 25
	CPU_50S	CPU_I7P	XDP_OBSDATA_A<3..0>	25
CPU_MISC				
	CPU_50S	CPU_RC0MP	CPU_PEG_COMP	10
	CPU_50S	CPU_RC0MP	CPU_PEG_RBIA5	10
	CPU_50S	CPU_RC0MP	CPU_COMP3	11
	CPU_50S	CPU_RC0MP	CPU_COMP2	11
	CPU_50S	CPU_RC0MP	CPU_COMP1	11
	CPU_50S	CPU_RC0MP	CPU_COMP0	11

ANY OTHER LYNNFIELD CONSTRAINTS NOT COVERED ON PAGES 101 AND 107 SHOULD GO ON THIS PAGE TOO

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
PHYSICAL		SPACING			
PCIE GRAPHICS					
	PCIE_R5D	PCIE	PEG_R2D_C_P<15..0>	9	75
	PCIE_R5D	PCIE	PEG_R2D_C_N<15..0>	9	75
	PCIE_R5D	PCIE	PEG_D2R_P<15..0>	9	75
	PCIE_R5D	PCIE	PEG_D2R_N<15..0>	9	75
	PCIE_R5D	PCIE	MXM_PCIE_R2D_P<15..0>	73	75
	PCIE_R5D	PCIE	MXM_PCIE_R2D_N<15..0>	73	75
	PCIE_R5D	PCIE	MXM_PCIE_D2R_P<15..0>	73	75
	PCIE_R5D	PCIE	MXM_PCIE_D2R_N<15..0>	73	75
PCIE I/O					
	PCIE_R5D	PCIE	PCIE_MINI_R2D_P	33	
	PCIE_R5D	PCIE	PCIE_MINI_R2D_N	33	
	PCIE_R5D	PCIE	PCIE_MINI_R2D_C_P	18	
	PCIE_R5D	PCIE	PCIE_MINI_R2D_C_N	18	33
	PCIE_R5D	PCIE	PCIE_MINI_D2R_P	18	33
	PCIE_R5D	PCIE	PCIE_MINI_D2R_N	18	33
	PCIE_R5D	PCIE	PCIE_MINI_R2D_L_P	33	
	PCIE_R5D	PCIE	PCIE_MINI_R2D_L_N	33	
	PCIE_R5D	PCIE	PCIE_FW_R2D_P	30	
	PCIE_R5D	PCIE	PCIE_FW_R2D_N	30	
	PCIE_R5D	PCIE	PCIE_FW_R2D_C_P	18	30
	PCIE_R5D	PCIE	PCIE_FW_R2D_C_N	18	30
	PCIE_R5D	PCIE	PCIE_FW_D2R_P	18	30
	PCIE_R5D	PCIE	PCIE_FW_D2R_N	18	30
	PCIE_R5D	PCIE	PCIE_FW_D2R_C_P	30	
	PCIE_R5D	PCIE	PCIE_FW_D2R_C_N	30	
DMI					
	PCIE_R5D	PCIE	DMI_S2N_P<3..0>	10	
	PCIE_R5D	PCIE	DMI_S2N_N<3..0>	10	
	PCIE_R5D	PCIE	DMI_N2S_P<3..0>	10	
	PCIE_R5D	PCIE	DMI_N2S_N<3..0>	10	
FDI					
	PCIE_R5D	PCIE	FDI_DATA_N<7..0>		
	PCIE_R5D	PCIE	FDI_DATA_P<15..0>		
PCIE REF CLOCKS					
	CLK_PCIE_1000	CLK_PCIE	GPU_CLK100M_PCIE_P	9	
	CLK_PCIE_1000	CLK_PCIE	GPU_CLK100M_PCIE_N	9	
	CLK_PCIE_1000	CLK_PCIE	PCIE_CLK100M_MINI_CON_P	33	
	CLK_PCIE_1000	CLK_PCIE	PCIE_CLK100M_MINI_CON_N	33	
	CLK_PCIE_1000	CLK_PCIE	PCIE_CLK100M_MINI_P	18	
	CLK_PCIE_1000	CLK_PCIE	PCIE_CLK100M_MINI_N	18	
	CLK_PCIE_1000	CLK_PCIE	PCIE_CLK100M_FW_P	18	
	CLK_PCIE_1000	CLK_PCIE	PCIE_CLK100M_FW_N	18	
	ENET_1000	ENET_MII	PCIE_CLK100M_ENET_P	18	
	ENET_1000	ENET_MII	PCIE_CLK100M_ENET_N	18	
SATA					
	SATA_R5D	SATA	SATA_HDD_R2D_C_P	18	
	SATA_R5D	SATA	SATA_HDD_R2D_C_N	18	
	SATA_R5D	SATA	SATA_HDD_R2D_P	42	
	SATA_R5D	SATA	SATA_HDD_R2D_N	42	
	SATA_R5D	SATA	SATA_HDD_D2R_P	18	
	SATA_R5D	SATA	SATA_HDD_D2R_N	18	
	SATA_R5D	SATA	SATA_HDD_D2R_C_P	42	
	SATA_R5D	SATA	SATA_HDD_D2R_C_N	42	
	SATA_R5D	SATA	SATA_ODD_R2D_C_P	18	
	SATA_R5D	SATA	SATA_ODD_R2D_C_N	18	
	SATA_R5D	SATA	SATA_ODD_R2D_P	42	
	SATA_R5D	SATA	SATA_ODD_R2D_N	42	
	SATA_R5D	SATA	SATA_ODD_D2R_P	18	
	SATA_R5D	SATA	SATA_ODD_D2R_N	18	
	SATA_R5D	SATA	SATA_ODD_D2R_C_P	42	
	SATA_R5D	SATA	SATA_ODD_D2R_C_N	42	
CLOCKS					
	CLK_PCIE_1000	CLK_PCIE	FSB_CLK133M_CPU_P	11	
	CLK_PCIE_1000	CLK_PCIE	FSB_CLK133M_CPU_N	11	
	CLK_PCIE_1000	CLK_PCIE	GFX_CLK120M_DPLLSS_P	11	
	CLK_PCIE_1000	CLK_PCIE	GFX_CLK120M_DPLLSS_N	11	
	CLK_PCIE_1000	CLK_PCIE	FSB_CLK133M_ITP_P	11	
	CLK_PCIE_1000	CLK_PCIE	FSB_CLK133M_ITP_N	11	
	CLK_PCIE_1000	CLK_PCIE	PCIE_CLK100M_CPU_P	11	
	CLK_PCIE_1000	CLK_PCIE	PCIE_CLK100M_CPU_N	11	
	CLK_PCIE_1000	CLK_PCIE	PCIE_CLK100M_PCH_P	18	
	CLK_PCIE_1000	CLK_PCIE	PCIE_CLK100M_PCH_N	18	
	CLK_PCIE_1000	CLK_PCIE	FSB_CLK133M_PCH_P	18	
	CLK_PCIE_1000	CLK_PCIE	FSB_CLK133M_PCH_N	18	
	CLK_PCIE_1000	CLK_PCIE	PCH_CLK96M_DOT_P	18	
	CLK_PCIE_1000	CLK_PCIE	PCH_CLK96M_DOT_N	18	
	CLK_PCIE_1000	CLK_PCIE	PCH_CLK100M_SATA_P	18	
	CLK_PCIE_1000	CLK_PCIE	PCH_CLK100M_SATA_N	18	

SYNC MASTER=K75F MLB		SYNC DATE=04/14/2016	
PAGE TITLE			
PCIE/DMI/FDI/SATA CONSTRAINTS			
 Apple Inc.		DRAWING NUMBER 051-8600	
		SIZE D	
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
BRANCH		PAGE	
		102 OF 110	
SHEET		84 OF 92	

PCH CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCH_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCH	*	0.2 MM	?
COMP_PCH	*	0.2 MM	?

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=STANDARD	?
CLK_PCI	*	0.2 MM	?

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	0.15 MM	?
CLK_LPC	*	0.2 MM	?

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	TOP,BOTTOM	=4x_DIELECTRIC	?

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2X_DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	0.2 MM	?

XTAL Constraints

[illegible]

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
XTAL	*	=4X_DIELECTRIC	?

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
	PCI_55S	PCI	PCI REQ0 L	20
	PCI_55S	PCI	PCI REQ1 L	20
	CLK_PCI_55S	CLK_PCI	PCH CLK33M PCIOUT	20 27
	CLK_PCI_55S	CLK_PCI	PCH CLK33M PCIIN	18 27
	LPC_55S	LPC	LPC AD<3...0>	18 45 47
	LPC_55S	LPC	LPC FRAME L	18 45 47
	CLK_LPC_55S	CLK_LPC	LPC CLK33M SMC R	20 27
	CLK_LPC_55S	CLK_LPC	LPC CLK33M SMC	27 45
	CLK_LPC_55S	CLK_LPC	LPC CLK33M LPCPLUS	27 47
	CLK_LPC_55S	PM	PM CLK32K SUSCLK_R	9 19 91
	CLK_LPC_55S	PM	PM CLK32K SUSCLK	9 45 91
	CLK_LPC_55S	CLK_LPC	LPC CLK33M LPCPLUS_R	20 27
	USB_900	USB	USB EXTA_P	34 43
	USB_900	USB	USB EXTA_N	34 43
	USB_900	USB	USB PORT0_P	43
	USB_900	USB	USB PORT0_N	43
	USB_900	USB	USB EXTB_P	35 43
	USB_900	USB	USB EXTB_N	35 43
	USB_900	USB	USB PORT1_P	43
	USB_900	USB	USB PORT1_N	43
	USB_900	USB	USB EXTC_P	34 43
	USB_900	USB	USB EXTC_N	34 43
	USB_900	USB	USB PORT2_P	43
	USB_900	USB	USB PORT2_N	43
	USB_900	USB	USB EXTD_P	35 43
	USB_900	USB	USB EXTD_N	35 43
	USB_900	USB	USB D_MUXED_P	43
	USB_900	USB	USB D_MUXED_N	43
	USB_900	USB	USB PORT3_P	43
	USB_900	USB	USB PORT3_N	43
	USB_900	USB	USB CAMERA_P	34 44
	USB_900	USB	USB CAMERA_N	34 44
	USB_900	USB	USB CAMERA_L_P	44 92
	USB_900	USB	USB CAMERA_L_N	44 92
	USB_900	USB	USB_BT_P	35 44
	USB_900	USB	USB_BT_N	35 44
	USB_900	USB	USB_BT_L_P	44 92
	USB_900	USB	USB_BT_L_N	44 92
	USB_900	USB	USB_IR_P	34 44
	USB_900	USB	USB_IR_N	34 44
	USB_900	USB	USB_IR_L_P	44 92
	USB_900	USB	USB_IR_L_N	44 92
	USB_900	USB	USB_SDCARD_P	35 44
	USB_900	USB	USB_SDCARD_N	35 44
	USB_900	USB	USB_SDCARD_L_P	44 92
	USB_900	USB	USB_SDCARD_L_N	44 92
	USB_900	USB	USB_WM_P	20 44
	USB_900	USB	USB_WM_N	20 44
	USB_900	USB	USB_WM_L_P	44
	USB_900	USB	USB_WM_L_N	44
	USB_900	USB	USB_MINI_P	
	USB_900	USB	USB_MINI_N	
	USB_900	USB	USB_BRCRYPT_P	20 44
	USB_900	USB	USB_BRCRYPT_N	20 44
	CLK_XTAL	XTAL	PCH CLK32K RTCX1	18 27
	CLK_XTAL	XTAL	PCH CLK32K RTCX2	18 27
	CLK_XTAL	XTAL	CK505_XTAL_IN	26
	CLK_XTAL	XTAL	CK505_XTAL_OUT	26
	CLK_PCH_55S	CLK_PCH	PCH CLK14P3M_REFCLK	18 26
	USB_900	USB	USB_BRCRYPT_L_P	44
	USB_900	USB	USB_BRCRYPT_L_N	44
	USB_900	USB	USB_HUB1_UP_P	20 34
	USB_900	USB	USB_HUB1_UP_N	20 34
	USB_900	USB	USB_HUB2_UP_P	20 35
	USB_900	USB	USB_HUB2_UP_N	20 35

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
	SPT_55S	SPT	SPT_CLK_R	18 47 54
	SPT_55S	SPT	SPT_CLK	54
	SPT_55S	SPT	SPT_MOSI_R	18 47 54
	SPT_55S	SPT	SPT_MOSI	54
	SPT_55S	SPT	SPT_MISO	18 47 54
	SPT_55S	SPT	SPT_MISO_R	54
	SPT_55S	SPT	SPT_CS0_R_L	18 47
	SPT_55S	SPT	SPT_CS0_L	47
	SPT_55S	SPT	SPT_MLB_CS_L	47 54
	SPT_55S	SPT	SPT_ALT_CS_L	47
	SPT_55S	SPT	SPIROM_USE_MLB	21 47
	SPT_55S	SPT	SPT_ALT_MOSI	47
	SPT_55S	SPT	SPT_ALT_MISO	47
	SPT_55S	SPT	SPT_ALT_CLK	47
	HDA_55S	HDA	HDA_BIT_CLK	18 55
	HDA_55S	HDA	HDA_BIT_CLK_R	18
	HDA_55S	HDA	HDA_RST_L	18 55
	HDA_55S	HDA	HDA_RST_R_L	18
	HDA_55S	HDA	HDA_SDOOUT	18 55
	HDA_55S	HDA	HDA_SDOOUT_R	18
	HDA_55S	HDA	HDA_SYNC	18 55
	HDA_55S	HDA	HDA_SYNC_R	18
	HDA_55S	HDA	HDA_SDIN0	18 55
	HDA_55S	HDA	AUD_SDI_R	55
		HDA	AUD_SPDIF_IN	59 81
		HDA	AUD_SPDIF_OUT	55 59
		HDA	AUD_SPDIF_CHIP	55
	HDA_55S	HDA	AUD_SPKR_OUTL01L_NOUT	57 59 92
	HDA_55S	HDA	AUD_SPKR_OUTL01L_POUT	57 59 92
	HDA_55S	HDA	AUD_SPKR_OUTL01R_NOUT	57 59 92
	HDA_55S	HDA	AUD_SPKR_OUTL01R_POUT	57 59 92
	HDA_55S	HDA	AUD_SPKR_OUTL02L_NOUT	58 59 92
	HDA_55S	HDA	AUD_SPKR_OUTL02L_POUT	58 59 92
	HDA_55S	HDA	AUD_SPKR_OUTL02R_NOUT	58 59 92
	HDA_55S	HDA	AUD_SPKR_OUTL02R_POUT	58 59 92
	CLK_XTAL	XTAL	PCH_CLK25M_XTALOUT	18 27
	CLK_XTAL	XTAL	PCH_CLK25M_XTALIN	18 27
	PCH_55S	COMP_PCH	PCH_USB_RBIAS	28
	PCH_55S	COMP_PCH	PCH_SATAICOMP	18
	PCH_55S	COMP_PCH	PCH_XCLK_RCOMP	18
	PCH_55S	COMP_PCH	PCH_DMI_COMP	19
	CLK_XTAL	XTAL	USB_HUB1_XTAL1	34
	CLK_XTAL	XTAL	USB_HUB1_XTAL2	34
	PCH_55S	COMP_PCH	USB_HUB1_RBIAS	34
	CLK_XTAL	XTAL	USB_HUB2_XTAL1	35
	CLK_XTAL	XTAL	USB_HUB2_XTAL2	35
	PCH_55S	COMP_PCH	USB_HUB2_RBIAS	35

SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
PAGE TITLE			
IBEX PEAK CONSTRAINTS			
 Apple Inc.		DRAWING NUMBER	051-8600
		SIZE	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		103 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		85 OF 92	
IV ALL RIGHTS RESERVED			



D

100

CB

A

5

5

5

5

4

4

D

CB

A

D

CB

