

CSE 261: Digital Logic Design  
COURSE CALENDAR: SPRING 2013

**Note: Subject to Change**

Week	Date	Topic
1	14 January	<b>Chapter 1</b> <ul style="list-style-type: none"> <li>• Introduction to Course</li> <li>• Number-base systems</li> </ul> <i>HW1 Given Out</i>
	16 January	<b>Chapter 1</b> <ul style="list-style-type: none"> <li>• Number-base systems</li> </ul>
	18 January	<b>Chapter 1</b> <ul style="list-style-type: none"> <li>• Number Base systems</li> </ul>
2	21 January	<b>No class: Martin Luther King Day</b> <i>HW2 Given Out</i>
	23 January	<b>Chapter 1</b> <ul style="list-style-type: none"> <li>• Complements and Signed Binary numbers</li> <li>• Binary codes</li> </ul> <i>HW1 Due</i>
	25 January	<b>Chapter 2 – Boolean Algebra and Logic gates</b> <ul style="list-style-type: none"> <li>• Basic Definitions</li> <li>• Theorems and properties</li> </ul>
3	28 January	<b>Chapter 2 – Boolean Algebra and Logic gates</b> <ul style="list-style-type: none"> <li>• Basic Definitions</li> <li>• Theorems and properties</li> </ul> <i>HW3 Given Out</i>
	30 January	<b>Chapter 2 – Boolean Algebra and Logic gates</b> <ul style="list-style-type: none"> <li>• Boolean functions</li> <li>• SOP and POS forms</li> </ul> <i>HW2 Due</i>
	1 February	<b>Chapter 2 – Boolean Algebra and Logic gates</b> <ul style="list-style-type: none"> <li>• Other Logic operations</li> <li>• Logic Gates</li> </ul>
4	4 February	<b>Chapter 3 – Gate-level Minimization</b> <ul style="list-style-type: none"> <li>• Map method</li> <li>• Two, three variable K-Maps</li> </ul> <i>HW4 Given Out</i>
	6 February	<b>Chapter 3 – Gate-level Minimization</b> <ul style="list-style-type: none"> <li>• Three, Four variable K-Maps</li> <li>• POS form</li> </ul>

		<b>HW3 Due</b>
	8 February	<b>Chapter 3 – Gate-level Minimization</b> <ul style="list-style-type: none"> <li>• Five variable K-Maps</li> <li>• Handling Don't Care</li> </ul>
5	11 February	<b><u>Exam 1: Chapters 1 and 2</u></b> <b>HW5 Given Out</b>
	13 February	<b>Chapter 3 – Gate-level Minimization</b> <ul style="list-style-type: none"> <li>• NAND, NOR Implementations</li> <li>• Exclusive-OR Functions</li> </ul> <b>HW4 Due</b>
	15 February	<b>Chapter 3 – Gate-level Minimization</b> <ul style="list-style-type: none"> <li>• Review</li> </ul>
6	18 February	<b>Chapter 4 – Combinational Logic Analysis and Design</b> <ul style="list-style-type: none"> <li>• Introduction</li> <li>• Analysis procedure</li> <li>• Example</li> </ul> <b>HW6 Given Out</b>
	20 February	<b>Chapter 4 – Combinational Logic Analysis and Design</b> <ul style="list-style-type: none"> <li>• Design Procedure</li> <li>• Example</li> </ul> <b>HW5 Due</b>
	22 February	<b>Chapter 4 – Combinational Logic Analysis and Design</b> <ul style="list-style-type: none"> <li>• Binary Adder</li> <li>• Subtractor</li> </ul>
7	25 February	<b>Chapter 4 – Combinational Logic Analysis and Design</b> <ul style="list-style-type: none"> <li>• Decimal Adder</li> </ul> <b>HW7 Given Out</b>
	27 February	<b>Chapter 4 – Combinational Logic Analysis and Design</b> <ul style="list-style-type: none"> <li>• Comparators</li> </ul> <b>HW6 Due</b>
	1 March	<b>Chapter 4 – Combinational Logic Analysis and Design</b> <ul style="list-style-type: none"> <li>• Decoders</li> <li>• Encoders</li> </ul>
8	4 March	<b>Chapter 4 – Combinational Logic Analysis and Design</b> <ul style="list-style-type: none"> <li>• Multiplexers</li> <li>• Multiplexer based Design</li> </ul> <b>HW8 Given Out</b>
	6 March	<b>Chapter 4 – Combinational Logic Analysis and Design</b> <ul style="list-style-type: none"> <li>• Multiplexers</li> <li>• Multiplexer based Design</li> </ul> <b>HW7 Due</b>

	8 March	<b><u>Exam 2 – Chapters 3 and 4</u></b>
		<b>SPRING BREAK, NO CLASSES</b>
9	18 March	<b>Chapter 5 – Sequential Logic Analysis and Design</b> <ul style="list-style-type: none"> <li>• Introduction</li> <li>• Storage Elements</li> </ul> <b>HW9 Given out</b>
	20 March	<b>Chapter 5 – Sequential Logic Analysis and Design</b> <ul style="list-style-type: none"> <li>• Introduction</li> <li>• Storage Elements</li> </ul> <b>HW8 Due</b>
	22 March	<b>Chapter 5 – Sequential Logic Analysis and Design</b> <ul style="list-style-type: none"> <li>• Analysis of Clocked Sequential Circuits</li> </ul>
10	25 March	<b>Chapter 5 – Sequential Logic Analysis and Design</b> <ul style="list-style-type: none"> <li>• Analysis of Clocked Sequential circuits</li> </ul> <b>HW10 Given Out</b>
	27 March	<b>Chapter 5 – Sequential Logic Analysis and Design</b> <ul style="list-style-type: none"> <li>• Analysis of Clocked Sequential circuits</li> </ul> <b>HW9 Due</b>
	29 March	<b>Chapter 5 – Sequential Logic Analysis and Design</b> <ul style="list-style-type: none"> <li>• Sequential System Design</li> </ul>
11	1 April	<b>Chapter 5 – Sequential Logic Analysis and Design</b> <ul style="list-style-type: none"> <li>• Sequential System Design</li> </ul> <b>HW11 Given Out</b>
	3 April	<b>Chapter 5 – Sequential Logic Analysis and Design</b> <ul style="list-style-type: none"> <li>• Sequential System Design</li> </ul> <b>HW10 Due</b>
	5 April	<b>Design of a Central Processing Unit: Data path &amp; control path</b> <ul style="list-style-type: none"> <li>• Excerpts from Chapters 6, 7, and 8</li> </ul>
12	8 April	<b>Design of a Central Processing Unit: Data path &amp; control path</b> <ul style="list-style-type: none"> <li>• Excerpts from Chapters 6, 7, and 8</li> </ul> <b>HW12 Given Out</b>
	10 April	<b>Design of a Central Processing Unit: Data path &amp; control path</b> <ul style="list-style-type: none"> <li>• Excerpts from Chapters 6, 7, and 8</li> </ul> <b>HW11 Due</b>
	12 April	<b>Design of a Central Processing Unit: Data path &amp; control path</b> <ul style="list-style-type: none"> <li>• Excerpts from Chapters 6, 7, and 8</li> </ul>
13	15 April	<b><u>Exam 3 – Sequential Logic Analysis and Design</u></b> <b>HW13 Given Out</b>
	17 April	<b>Design of a Central Processing Unit: Data path &amp; control path</b>

		<ul style="list-style-type: none"> <li>Excerpts from Chapters 6, 7, and 8</li> </ul> <b>HW12 Due</b>
	19 April	<b>Design of a Central Processing Unit: Data path &amp; control path</b> <ul style="list-style-type: none"> <li>Excerpts from Chapters 6, 7, and 8</li> </ul>
14	22 April	<b>Design of a Central Processing Unit: Data path &amp; control path</b> <ul style="list-style-type: none"> <li>Excerpts from Chapters 6, 7, and 8</li> </ul>
	24 April	<b>Design of a Central Processing Unit: Data path &amp; control path</b> <ul style="list-style-type: none"> <li>Excerpts from Chapters 6, 7, and 8</li> </ul> <b>HW13 Due</b>
	26 April	<b>Design of a Central Processing Unit: Data path &amp; control path</b> <ul style="list-style-type: none"> <li>Excerpts from Chapters 6, 7, and 8</li> </ul>
15	29 April	<b><u>Last Class: Course Review</u></b>
	3 May	<b>Final Exam: 12:45-2:45 pm 111 Bowne Hall</b>