



# CacheQuery: Learning Replacement Policies from Hardware Caches

Pepe Vila IMDEA Software Institute Universidad Politécnica de Madrid Spain

> Marco Guarnieri IMDEA Software Institute Spain

Pierre Ganty IMDEA Software Institute Spain

> Boris Köpf Microsoft Research United Kingdom

#### **Abstract**

We show how to infer deterministic cache replacement policies using off-the-shelf automata learning and program synthesis techniques. For this, we construct and chain two abstractions that expose the cache replacement policy of any set in the cache hierarchy as a membership oracle to the learning algorithm, based on timing measurements on a silicon CPU. Our experiments demonstrate an advantage in scope and scalability over prior art and uncover two previously undocumented cache replacement policies.

# *CCS Concepts:* • Security and privacy $\rightarrow$ Hardware reverse engineering.

**Keywords:** Cache Replacement Policies, Automata Learning, Program Synthesis, Reverse Engineering

#### **ACM Reference Format:**

Pepe Vila, Pierre Ganty, Marco Guarnieri, and Boris Köpf. 2020. CacheQuery: Learning Replacement Policies from Hardware Caches. In *Proceedings of the 41st ACM SIGPLAN International Conference on Programming Language Design and Implementation (PLDI '20), June 15–20, 2020, London, UK.* ACM, New York, NY, USA, 14 pages. https://doi.org/10.1145/3385412.3386008

#### 1 Introduction

Understanding the timing behavior of modern CPUs is crucial for optimizing code and for ensuring timing-related security and safety properties. Examples of such properties are bounds on programs' worst-case execution time [42] or on

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from permissions@acm.org. PLDI '20, June 15–20, 2020, London, UK

© 2020 Copyright held by the owner/author(s). Publication rights licensed to ACM.

ACM ISBN 978-1-4503-7613-6/20/06...\$15.00 https://doi.org/10.1145/3385412.3386008

the amount of information leaked via timing [9, 13]. Unfortunately, the timing behavior of today's high-performance processors depends on subtle and poorly documented details of their microarchitecture, which has triggered laborious efforts to build models of different components [5, 19, 27, 30].

Cache replacement policies have received specific attention [1–3, 33, 43], because they control the content of the memory hierarchy and hence heavily influence execution time. Detailed policy models are used in worst-case execution time analyzers [6], CPU simulators [8], and for improving microarchitectural attacks and defenses [1, 9, 13].


However, only few authors have approached the problem of inferring replacement policies in a principled way.


- Rueda [33] uses off-the-shelf techniques for learning register automata to infer cache replacement policies. The approach learns replacement policies with small state-spaces from noiseless simulator traces, but it has not been successfully applied to actual hardware.
- Abel and Reineke [2] present an approach that infers so-called permutation-based replacement policies, which include LRU, FIFO, and PLRU [15]. The approach has been used to infer policies from hardware performance counter measurements on hardware. However, permutation-based policies are restrictive in that they do not include important examples such as MRU [26], SRRIP [21], or the policies implemented in the lower-level caches of recent Intel CPUs.

Furthermore, both approaches share a drawback: the inferred policies are not easily interpretable by humans.

*Approach.* In this paper we propose an approach for learning cache replacement policies that goes beyond the state-of-the-art in that it (1) can learn arbitrary deterministic policies (2) from real-time (or performance counter) measurements on silicon CPUs. Moreover, we show how to (3) apply program synthesis to yield human-readable interpretations of the inferred policies.

Our approach relies on two contributions that enable us to leverage off-the-shelf automata learning tools [20, 35] for attacking the problem:






learning.



**(b)** POLCA translates a sequence of requests for cache lines Ln(i) or evictions Evct into sequences of abstract memory blocks. For this, the algorithm keeps track of the current cache state (here: blocks A/B in lines 0/1). Evct spawns multiple sequences that first produce a cache miss (here: C), followed by accesses to all previously contained blocks to infer which line was evicted (here: 0).



(c) CACHEQUERY receives as input sequences of abstract blocks (e.g., A B C A) and translates them into distinct concrete memory blocks (e.g., A maps to address f30) that all map into the same cache set. It loads the corresponding memory blocks, counts the corresponding clock cycles, and returns for each load whether it was a cache hit (e.g., the 4c measurement maps to Hit) or a miss.

Figure 1. Leveraging Polca and CacheQuery to learn a toy replacement policy of a 2-way set associative CPU cache.

- A tool, called CacheQuery, that provides an abstract interface to any *individual cache set* within the cache hierarchy¹ of a silicon CPU. With CacheQuery, users can specify a cache set (say: set 63 in the L2 cache) and a pattern of memory accesses (say: A B C A B C), and they receive as output a sequence (say: Miss Miss Miss Hit Hit) representing the hits and misses produced when performing a sequence of memory loads to addresses that are mapped into the specified cache set and that follow the specified pattern. CacheQuery liberates the user from dealing with intricate details such as the virtual-to-physical memory mapping, cache slicing, set indexing, interferences from other levels of the cache hierarchy, and measurement noise, and thus enables civilized interactions with an individual cache set. See Figure 1c.
- An algorithm, called Polca, that provides an abstract interface to the *cache replacement policy* based on an interface to a cache set, such as CacheQuery. Polca translates inputs to the replacement policy (which refer to the cache *lines*) into inputs to the cache set (which refer to the *memory blocks* that are stored in it). To achieve this, Polca itself keeps track of the current cache content, e.g., by issuing queries to the cache interface to determine which block has been evicted in a miss. Polca exploits the data-independence symmetry of the replacement policy that would otherwise have to be inferred by the learning algorithm, and it is key to making automata learning work in this domain. See Figure 1b.

We use Polca as a so-called *membership oracle* for the replacement policy to be learned from an abstract cache set (which can be implemented by CacheQuery or by a software-simulated cache). The oracle provides an interface to libraries such LearnLib [35], which enables us to leverage the state-of-the-art in automata learning for inferring replacement policies of silicon CPUs. We give formal relative

completeness guarantees for the learned policies, based on the correctness of Polca and LearnLib. The full learning pipeline is depicted in Figure 1.

Finally, we show how to use program synthesis to automatically derive a higher-level representation of the learned replacement policy. The main component of our synthesis step is a *program template* for replacement policies, which we base on concepts used to describe replacement policies in the microarchitecture community [21]. By combining the policy template with a set of constraints derived from the learned automaton, we can rely on off-the-shelf synthesis solvers to synthesize high-level policy representations [34].

**Evaluation.** We evaluate our approach in 3 case studies:

- 1. We evaluate the scalability of learning replacement policies with Polca. To this end, we learn a comprehensive set of deterministic policies (including FIFO, LRU, PLRU [15], MRU [26], LIP [31], and different variants of SRRIP [21]) from the noiseless hit-miss traces produced by a software-simulated cache. Our experiments demonstrate that Polca enables LearnLib to infer policies with state-spaces of more than 2 orders of magnitude larger than what was reported for direct applications of LearnLib to simulator traces [33].
- 2. We evaluate the effectiveness of learning with Polca and CacheQuery on the L1, L2, and L3 caches of three recent Intel CPUs. Our experiments show that we can effectively learn cache replacement policies up to associativity 8 from timing measurements on modern CPUs. While some of the policies were known, we do uncover 2 policies that have not yet been documented in the literature.
- 3. We evaluate our template-based synthesis approach by synthesizing programs for 8 out of 9 different policies (obtained from both the simulators and silicon CPUs), for a fixed associativity 4. This allows us to provide high-level descriptions for the 2 previously undocumented policies.

 $<sup>^1\</sup>mathrm{For}$  a primer on hardware caches, see § 2.1.

**Summary of Contributions.** In summary, we present a practical end-to-end solution for inferring deterministic cache replacement policies using off-the-shelf techniques for automata learning and program synthesis. The enabling contribution is a chain of two abstractions that exposes a membership oracle to the cache replacement policy, based on timing measurements on a silicon CPU.

Our tools, CACHEQUERY and POLCA, are available, together with the learned models and synthesized programs, at https://github.com/cgvwzq/cachequery/ and https://github.com/cgvwzq/polca/ respectively. Persistently archived full repositories for our tools are available at [38, 39]. An extended version of this paper is available at [40].

# 2 Modeling Caches and Policies

In this section we present our model of hardware caches. A key feature, inspired by [10], is that we distinguish between the replacement policy (§ 2.2), which determines the cache lines to be replaced, and the cache itself (§ 2.3), which stores and retrieves memory blocks (according to the replacement policy). We start by introducing necessary background.

#### 2.1 A Primer on Hardware Caches

Caches are fast but small memories that bridge the latency gap between the CPU and the main memory. To profit from spatial locality and to reduce management overhead, the main memory is logically partitioned into a set of *blocks*.

Each block is cached as a whole in a cache *line* of the same size. When accessing a block, the cache logic determines whether the block is stored in the cache (a cache hit) or not (a cache miss). For this purpose, caches are partitioned into equally sized cache *sets*. The capacity of a set-associative cache set is called *associativity* (or *ways*) and represents the number of lines per set. Because the cache is smaller than the main memory, upon a cache miss, a *replacement policy* must decide which memory block to *evict* in order to make room for the more recent block.

In this work, we consider n-way set associative caches, i.e., caches where all cache sets consist of n lines, and we focus on individual cache sets. For brevity's sake, in the following we refer to a set of an n-way cache simply as an n-way cache.

#### 2.2 Replacement Policy Model

We model the replacement policy of a cache set as a deterministic, finite-state Mealy machine that accepts inputs of the form  $\operatorname{Ln}(i)$ , for accessing the *i*-th cache line, and  $\operatorname{Evct}$ , for requesting a cache line to be freed (cf. Table 1). Given an input, the policy updates its control state and outputs the index of the line to be freed (or  $\bot$  otherwise).

**Definition 2.1.** A *replacement policy* of associativity  $n \in \mathbb{N}$  is a Mealy machine  $\langle CS, cs_0, IP, OP, \delta, \lambda \rangle$  consisting of:

- a finite set of *control states* CS;
- an *initial* control state  $cs_0 \in CS$ ;

**Table 1.** Policy and cache alphabets (associativity *n*)

|        | Policy                                 | Cache      |
|--------|--|------------|
| Input  | $\{Ln(0),\ldots,Ln(n-1)\}\cup\{Evct\}$ | Blocks     |
| Output | $\{\bot\} \cup \{0,\ldots,n-1\}$       | {Hit,Miss} |


- the set of inputs  $IP = \{Ln(0), \ldots, Ln(n-1)\} \cup \{Evct\};$
- the set of outputs  $OP = \{\bot\} \cup \{0, ..., n-1\};$
- a transition function  $\delta : \mathbb{CS} \times \mathbb{IP} \to \mathbb{CS}$ ; and
- an output function  $\lambda : CS \times IP \rightarrow OP$ .

We require that, (a)  $\lambda$  returns a value in  $\{0, \ldots, n-1\}$  when given the input Evct; and (b)  $\lambda$  returns  $\perp$  when given an input in  $\{Ln(0), \ldots, Ln(n-1)\}$ .

We write 
$$cs \xrightarrow{\langle i,o \rangle} cs'$$
 when  $\delta(cs,i) = cs'$  and  $\lambda(cs,i) = o$ .

We now introduce the trace semantics of policies, where traces are sequences of input/output pairs. We use standard sequence notation:  $S^*$  is the set of finite sequences over S,  $\varepsilon$  is the empty sequence, and  $s_1 \cdot s_2$  denotes sequence concatenation. The *trace semantics of a policy* P (short: *policy semantics*) is the set  $[P] \subseteq (IP \times OP)^*$  of all sequences  $\langle i_1, o_1 \rangle \cdot \langle i_2, o_2 \rangle \cdot \ldots \cdot \langle i_m, o_m \rangle$  for which there are control states  $\operatorname{cs}_1, \ldots, \operatorname{cs}_m$  such that  $\operatorname{cs}_0 \xrightarrow{\langle i_1, o_1 \rangle} \operatorname{cs}_1 \xrightarrow{\langle i_2, o_2 \rangle} \ldots \xrightarrow{\langle i_m, o_m \rangle} \operatorname{cs}_m$ .

**Example 2.2.** Consider a *Least Recently Used* (LRU) replacement policy, where the least recently used cache line is the one to be evicted. The LRU policy with associativity 2 can be formalized with the following Mealy Machine:



There are two control states  $cs_0$  and  $cs_1$ , where  $cs_i$  indicates that line i is next to be evicted (i.e., i is the line storing the least recently used memory block).

#### 2.3 Cache Model

We model a cache of associativity *n* as a Labeled Transition System (LTS) that accepts as input elements b from a potentially infinite set of memory blocks Blocks, and that produces as output a Hit when block b is in the cache, and a Miss otherwise (cf. Table 1).

Each state of the cache is a pair  $\langle cc, cs \rangle$  consisting of the cache content  $cc \in CC^n$ , which is an n-tuple of memory blocks without repetitions, and the control state cs of a replacement policy P. Formally:

**Definition 2.3.** An *n*-way cache induced by a policy  $P = \langle CS, cs_0, IP, OP, \delta, \lambda \rangle$  is an LTS  $C(P, cc_0, n) = \langle S, s_0, IC, OC, \Longrightarrow \rangle$  consisting of:

- a set of *cache states*  $S = CC^n \times CS$ ;
- an *initial* cache state  $s_0 = \langle cc_0, cs_0 \rangle \in S$ ;
- a set of inputs IC = Blocks;

- a set of outputs OC = {Hit, Miss};
- a transition relation  $\Longrightarrow$   $\subseteq$  S×IC×OC×S that is induced by the policy **P** following Figure 2.

$$\frac{\operatorname{cc}[i] = b \qquad \operatorname{cs} \xrightarrow{\langle \operatorname{Ln}(i), \perp \rangle} \operatorname{cs}'}{\langle \operatorname{cc}, \operatorname{cs} \rangle} \operatorname{Hirt}$$

$$\frac{\forall i. \ \operatorname{cc}[i] \neq b \qquad \operatorname{cs} \xrightarrow{\langle \operatorname{Evct}, i \rangle} \operatorname{cs}'}{\langle \operatorname{cc}, \operatorname{cs} \rangle} \operatorname{Mis}$$

$$\frac{\langle \operatorname{cc}, \operatorname{cs} \rangle \xrightarrow{\langle \operatorname{b}, \operatorname{Miss} \rangle} \langle \operatorname{cc}[i \mapsto b], \operatorname{cs}' \rangle}{\langle \operatorname{cc}, \operatorname{cs} \rangle \xrightarrow{\langle \operatorname{b}, \operatorname{Miss} \rangle} \langle \operatorname{cc}[i \mapsto b], \operatorname{cs}' \rangle}$$

**Figure 2.** Transition relation for a cache  $\Longrightarrow$  given that of a replacement policy  $\rightarrow$ . Here, cc[i] denotes the block stored in cc's i-th line and  $cc[i \mapsto b]$  the cache content obtained by replacing the block in the i-th line with b.

The cache's transition relation relies on two rules, see Fig. 2:


The rule HIT captures what happens upon access to a block that is cached: The rule (1) determines that b is stored in cc's i-th line, and (2) updates the control state by executing the policy with input Ln(i).

The rule Miss captures what happens upon access to a block that is not cached: The rule (1) checks that the block b is not in the cache, (2) determines the line i of the block to evict by executing the policy with input Evct, and (3) inserts b in the i-th line and updates the cache state.

Note that the cache's transition relation directly updates only the cache content cc. Changes to the control state cs are mediated by the replacement policy, which takes as input only accesses to cache lines Ln(i) or eviction requests Evct. Hence, updates to the control state are agnostic to the accessed memory blocks.

Similarly to a policy's semantics, we introduce a cache's semantics. The *trace semantics of a cache* C (short: *cache semantics*) is the set  $[\![C]\!] \subseteq (IC \times OC)^*$  of all sequences  $\langle i_1, o_1 \rangle \cdot \langle i_2, o_2 \rangle \cdot \ldots \cdot \langle i_m, o_m \rangle$  for which there are cache states  $s_1, \ldots, s_m$  such that  $s_0 \xrightarrow{\langle i_1, o_1 \rangle} s_1 \xrightarrow{\langle i_2, o_2 \rangle} \ldots \xrightarrow{\langle i_m, o_m \rangle} s_m$ .

**Example 2.4.** The LTS of the cache induced by the LRU policy from Example 2.2 is as follows (we depict only part of the infinite LTS for 3 abstract blocks A, B, and C):



Consider the cache state  $\langle\langle A,B\rangle, cs_0\rangle$ . Accessing the block B produces a Hit since B is stored in line 1. Hence, we modify neither the cache content nor the control state because  $cs_0 \xrightarrow{\langle Ln(1), \bot \rangle} cs_0$  according to the policy. Accessing the block A, which is stored in line 0, also produces a Hit. This time, however, we update the control state since the least recently used cache line is now 1, i.e.,  $cs_0 \xrightarrow{\langle Ln(0), \bot \rangle} cs_1$ . In contrast, accessing the block C, which is not in the cache, leads to a Miss. The replacement policy determines that the block C has to be stored in line 0, i.e.,  $cs_0 \xrightarrow{\langle Evct, 0 \rangle} cs_1$ , and the new cache state is  $\langle\langle C,B\rangle, cs_1\rangle$ .

# 3 Polca: Learning Replacement Policies

In this section, we present our policy learning approach. We begin by introducing background on automata learning (§ 3.1). Next, we describe the two main components of our learning approach, namely oracles for membership (§ 3.2) and equivalence queries (§ 3.3) for replacement policies. Finally, we describe our prototype implementation of Polca on top of LearnLib (§ 3.4).

#### 3.1 A Primer on Automata Learning

The prevalent approach to learning automata follows the student-teacher paradigm established by Angluin [7] and extended to Mealy machines by Niese [29]. There, the student's goal is to learn an unknown Mealy machine M by asking queries to the teacher. There are two types of queries:

- 1. *membership queries*, where the student asks whether a given trace belongs to the machine *M*, and
- 2. *equivalence queries*, where the student asks whether a hypothesized Mealy machine *H* is (trace) equivalent to *M*.

Initially, the student knows only the input and output alphabets. By making a finite number of queries to the teacher as prescribed by the learning algorithm, the student eventually learns M.

We next show how to build oracles to answer membership and equivalence queries for a replacement policy, based on interactions with a hardware cache, which enables us to leverage automata learning algorithms for inferring replacement policies.

# 3.2 Membership Queries

We now present Polca, an algorithm that provides a membership oracle for a replacement policy, given a cache that implements that policy. That is, Polca takes as input a trace t of policy inputs and outputs, a cache C induced by a policy P, and it determines whether  $t \in [P]$ . For that, Polca translates t into a series of input traces (i.e., sequences of memory blocks) to the underlying cache C, by internally keeping track of the blocks stored in the cache. From the outputs of C, Polca then deduces whether  $t \in [P]$ .

By extracting the policy semantics  $[\![P]\!]$  from the cache semantics  $[\![C]\!]$ , Polca effectively inverts the transition rules in Figure 2. This enables learning *only* the policy P, rather than learning also the data storage logic of the cache C, and is key for scaling automata learning to hardware caches.

#### Algorithm 1 Polca: A membership oracle for policies

```
1: function Polca(cc₀, t, [C])
2:
      cc \leftarrow cc_0
      for all i = 1, \ldots, |\mathbf{t}| do
3:
        let \langle ip, op \rangle be t[i]
4:
         ic[i] \leftarrow mapInput(ip, cc)
5:
6:
         oc \leftarrow probeCache(ic[1...i], [C])
         op' \leftarrow mapOutput(oc, ic[1...i], cc, [C])
7:
        if op' \neq \bot then
                                          ▶ Update cache content
8:
           cc \leftarrow cc[op' \mapsto ic[i]]
9:
        if op \neq op' then
10:
           return false
11:
      return true
12:
   function probeCache(q, [C])
13:
14:
      let o be such that \langle q[1], o[1] \rangle \cdot \ldots \cdot \langle q[k], o[k] \rangle \in [C]
15:
      return o[k]
17: function mapInput(ip, cc)
      if ip \in \{Ln(0), \ldots, Ln(n-1)\} then
18:
        let i be such that ip = Ln(i)
19:
        return cc[i]
20:
21:
      else
                                                          \rightarrow ip = Evct
22:
        let b \in Blocks be such that cc[i] = b for no i
         return b
23:
    function mapOutput(oc, q, cc, [C])
24:
      if oc = Hit then
25:
         return 丄
26:
      else
                                                         ⊳ oc = Miss
27:
         return findEvicted(q, cc, [C])
28:
    function findEvicted(q, cc, [C])
29:
      for all i = 1, ..., n do
30:
         if probeCache(q \cdot cc[i], [C]) = Miss then
31:
           return i
32:
```

**Algorithm.** The pseudocode of Polca is given as Algorithm 1. It receives as input an initial cache content  $cc_0$ , a policy trace  $t \in (IP \times OP)^*$ , and the cache semantics  $[\![C]\!]$ ; and it outputs *true* if t belongs to the policy semantics  $[\![P]\!]$ , and *false* otherwise.

Polca relies on the following helper functions:

• *probeCache* which, given a trace of blocks q and the cache semantics [C], accesses all blocks in q and returns

whether the last block produces Hit or Miss according to the cache semantics  $[\![C]\!]$ .

- mapInput which, given a policy input ip and a cache content cc, maps ip to a memory block b. If ip is Ln(i), the function returns cc[i]. Otherwise (i.e., ip is Evct), it returns a block b not in cc.
- mapOutput which, given a cache output oc, a trace of blocks q, a cache content cc, and the cache semantics  $[\![C]\!]$ , maps oc to the line containing the block that is evicted. If oc is Hit, the function returns  $\bot$ . Otherwise (i.e., oc is Miss), it returns the line i where the evicted block was stored.
- findEvicted which, given a trace of blocks q, a cache content cc, and the cache semantics  $[\![\![c]\!]\!]$ , determines which line has been evicted by the last block in q. For that, the function probes the cache with block traces  $q \cdot cc[1], \ldots, q \cdot cc[n]$  and determines which block resulted in Miss, i.e., the line that has been evicted by the last block in q.

We are now ready to describe Polca in detail: For each pair  $\langle \mathbf{ip}, \mathbf{op} \rangle \in \mathbf{t}$ , the algorithm maps the input policy symbol ip to a memory block b (*mapInput* call at line 5). Then, the algorithm probes the cache to determine the result oc of accessing b. Next, the cache output oc is mapped to an output policy symbol op' (*mapOutput* call at line 7). If op does not match the computed op', the algorithm returns *false*; else, the algorithm moves to the next pair of input/output policy symbols, and returns *true* when the sequence is entirely processed.

For this, Polca keeps track of the sequence of blocks processed so far (through the ic variable, which is updated after every cache miss in line 9) and the sequence of blocks processed so far (through the ic variable, which is updated with every call to mapInput). ic is used to set the cache C into the correct state before accessing the new block ic[i] (line 6), and for identifying the cache line that was last evicted (findEvicted function).

**Correctness.** Theorem 3.1 states that, given a cache C with unknown policy **P**, Polca provides a sound, complete and terminating oracle for **P**'s trace semantics.

**Theorem 3.1.** Let C be a cache of associativity n with initial content  $cc_0 \in CC^n$  and policy P. Then,  $[\![P]\!] = \{t \in (IP \times OP)^* \mid POLCA(cc_0, t, [\![C]\!]) = true\}.$ 

As a corollary to Theorem 3.1, we obtain a language-theoretic relationship between policies and caches. Proposition 3.2 states that, once we fix the initial cache content  $cc_0$  and associativity n, a replacement policy P uniquely determines the corresponding cache  $C(P, cc_0, n)$ .

**Proposition 3.2.** Given two policies P and P' of associativity  $n \in \mathbb{N}$  and an initial cache content  $cc_0 \in CC^n$ , then  $[\![P]\!] = [\![P']\!]$  iff  $[\![C(P, cc_0, n)]\!] = [\![C(P', cc_0, n)]\!]$ .

Concretely, Proposition 3.2 provides a theoretical justification for learning only the policy, since knowing the policy is equivalent to knowing the cache behavior.

#### 3.3 Equivalence Queries

Equivalence queries between two Mealy machines M and M' are commonly implemented using *conformance testing*, which relies on a test suite (TS) of membership queries: If there is a membership query in TS on which M and M' disagree, the machines are clearly not equivalent. However, there are Mealy machines M for which there is no finite test suite that demonstrates non-equivalence for all machines M' with  $[\![M]\!] \neq [\![M']\!]$ . That is, the approximation of equivalence queries using finite membership tests is not complete [28].

In our approach, we hence aim for a weaker notion of completeness due to [28]. Namely, for a parameter m we say that a test suite TS is m-complete for a hypothesized policy  $\mathbf{H}$ , if there is no policy  $\mathbf{P}$  with less than m control states and  $[\![\mathbf{H}]\!] \neq [\![\mathbf{P}]\!]$ , such that both  $\mathbf{H}$  and  $\mathbf{P}$  agree on the TS. With this, one can obtain the following guarantees for the equivalence test.

**Theorem 3.3.** Let P be an unknown replacement policy, H a hypothesized policy, and TS an m-complete test suite for H for some  $m \in \mathbb{N}$ . If P and H agree on all queries of TS then either  $[\![H]\!] = [\![P]\!]$  or P has more than m states.

We use existing algorithms, e.g. the Wp-Method [23], to compute *m*-complete suites for our hypothesized policy H.

#### 3.4 Tool Implementation

We implement Polca in a Java prototype on top of the Learn-Lib automata framework v0.14.0 [35]. This allows us to leverage state-of-the-art automata learning algorithms.

To access the cache semantics  $[\![ C ]\!]$ , our tool interacts either with a software-simulated cache or with CacheQuery when targeting real hardware.

Concretely:

- for the membership oracle, we implement Polca, as described in § 3.2.
- for the equivalence oracle, we rely on the Wp-Method [23] for computing test suites for conformance testing, as described in § 3.3. Ideally, one would use a m-complete TS for  $\mathbf{H}$ , for m as large as possible. Unfortunately the cost of computing m-complete test suite grows exponentially with m. To achieve a good trade-off between completeness guarantees and complexity, we rely on  $(|\mathbf{H}| + k)$ -complete TS, for a small constant k which we call the depth of the suite.

Our main learning loop uses the k-deep conformance test for finding counterexamples. If the test fails, i.e., a counterexample for the current hypothesis is found, we refine the hypothesis and learning continues. Otherwise, the learning terminates and we output the current hypothesis. At the end, we get the following overall guarantees.

**Corollary 3.4.** If our learning approach with Polca, applied to a cache  $C(P, cc_0, n)$ , returns a policy P', then [P] = [P'], or P has more than |P'| + k states.

To avoid cumbersome notation, from this point on we use Polca to refer to both our algorithm and to our prototype tool integrating the algorithm with the learning loop.

# 4 CACHEQUERY: An Interface to Hardware Memory Caches

In this section we present CacheQuery, a tool for querying silicon CPU caches. CacheQuery exposes an abstract interface to individual cache sets, and it frees the user from low-level details like slicing, mapping, virtual-to-physical translation, and profiling. Concretely, CacheQuery provides direct access to the trace semantics of hardware caches.

We first describe MemBlockLang, the domain-specific language for specifying inputs to CacheQuery; then we describe CacheQuery's architecture and discuss some of its implementation challenges.

# 4.1 Domain Specific Language

We design *MemBlockLang* (MBL), a language that facilitates the writing of queries to caches.

A *query* is a sequence of one or more *memory operations*. Each memory operation is specified as a block from a finite, ordered set of blocks Blocks, and it is decorated with an optional *tag* from {?,!}. The tag '?' indicates that the access to the block should be profiled [16] to determine whether it results in a cache hit or miss; the tag '!' indicates that the block should be invalidated (e.g., via clflush); and no tag means that the block should just be accessed.

MBL features several macros that facilitate writing common query sequences:

- An *expansion* macro '@' that produces a sequence of associativity many different blocks in increasing order, starting from the first element. For example, for associativity 8, @ expands to the sequence of blocks A B C D E F G H.
- A wildcard macro '\_' produces associativity many different queries, each one consisting of a different block. As for '@', blocks are chosen in alphabetical order. For example, for associativity 8, \_ expands to the set of queries {A, B, C, D, E, F, G, H}.
- A concatenation macro  $q_1 \circ q_2$  that concatenates each query in  $q_1$ 's expansion with each query in  $q_2$ 's expansion. For instance, (A B C D)  $\circ$  (E F) expands to the query A B C D E F.
- An extension macro  $q_1[q_2]$  that takes as input queries  $q_1$  and  $q_2$  and then creates  $|q_2|$  many copies of  $q_1$  and extends each of them with a different element of  $q_2$ . For example, (A B C D)[E F] expands to the set of queries {A B C D E, A B C D F}.
- A power operator (q)n that repeats a query macro q for n times. For example, (A B C)3 expands to the query A B C A B C A B C.
- A tag over (q) or [q] applies to every block in q. For example, (A B)? expands to A? B?.

MBL expressions can be given a formal semantics in terms of sets of queries (cf. [40]). For the purpose of presentation we omit such a formalization and focus on examples.

**Example 4.1.** For associativity 4, the query '@ X \_?' expands to '(A B C D)  $\circ$  X  $\circ$  [A B C D]?' or, equivalently, to the set of queries {A B C D X A?, A B C D X B?, A B C D X C?, A B C D X D?}. This query performs an initial insertion (i.e., fills the cache with blocks A B C D), accesses a block X not in the cache, and probes all blocks A, B, C, and D to determine which one has been replaced after the cache miss caused by X. This query implements the function *findEvicted* in Algorithm 1.

#### 4.2 Architecture

CACHEQUERY is split into two parts, described next. The backend is implemented in C as a Linux Kernel Module, while the frontend is implemented in Python 3.

**Frontend.** CacheQuery's frontend expands MBL expressions into sets of queries. The frontend provides two different execution modes: interactive and batch.

- The *interactive* mode provides a REPL shell for executing queries, modifying configuration options, and dynamically choosing the target cache level and set. We use this mode as an interface for the learning algorithm
- The *batch* mode allows to run groups of predefined queries against different cache sets. This becomes useful for running batteries of tests, which, for instance, allows us to identify fixed leader sets (cf. [40]).

Furthermore, the frontend uses LevelDB<sup>2</sup> to cache query responses. This improves performance by avoiding repeatedly issuing the same queries to the backend.

**Backend.** CacheQuery's backend translates arbitrary queries into sequences of memory accesses, generates the appropriate machine code with the corresponding profiling, executes the code in a low-noise environment, and finally returns traces of hits and misses. We remark that profiling happens at the granularity of individual memory accesses, and it supports performance counters, time stamp counter, and counting core cycles, as demanded by the user.

The backend is implemented as a Loadable Kernel Module (LKM). This allows us to use APIs that provide fine-grained control over operating system details like virtual to physical address translation, interrupts, and preemption.

On load, the LKM allocates several pools of memory (one per cache level) and maps each memory block into its corresponding cache sets, one per cache level. This facilitates the address selection during code generation.

The backend provides a virtual file system interface, depicted in Figure 3, and all the communication is handled



Figure 3. LKM's virtual file system used by CACHEQUERY

through read and write operations over virtual files. Specifically, writing query sequences into the cache set virtual file triggers the address selection and code generation, whereas reading from the cache set virtual file executes the generated code, and returns the sequence of hits and misses.

### 4.3 Implementation Challenges

In the following we discuss some of the challenges in implementing CacheQuery.

**Set Mapping.** The first challenge is identifying which memory addresses are mapped into which cache sets, i.e. which addresses are *congruent*. For this, we need to know the number of cache sets, if these sets are virtually or physically indexed, and how the mapping is performed, i.e., which bits of the address are used for the mapping. For most architectures, this information is publicly available [19, 27]. Otherwise, it is possible to infer it [2] or to dynamically find congruent addresses [41]. CacheQuery is completely parametric on the set mapping details, which need only to be determined once per microarchitecture.

Cache Filtering. When running queries against a low-level cache, say L3, one needs to make sure that the corresponding memory accesses do not hit higher-level caches such as L1. To this end, CacheQuery automatically evicts every accessed block from higher-level caches. For instance, after accessing a block b in L3, CacheQuery automatically accesses non-interfering eviction sets (i.e. addresses that are congruent with b in L2 and L1, but *not* congruent in L3) to ensure b's eviction from L2 and L1.

**Code Generation.** MBL expressions are first expanded into sets of queries, which are then dynamically translated into native code for execution. Each query is implemented as a function returning a 64-bit mask with the hit/miss pattern of the profiled memory blocks.

The generated code includes the necessary profiling instructions (e.g., rdtsc), the conditional moves to update the output bit mask, and the additional memory loads to evict higher cache levels. To support arbitrary queries, we use immediate load operations<sup>3</sup> serialized with memory

 $<sup>^2\</sup>mathrm{LevelDB}$  is a fast string key-value storage library: https://github.com/google/leveldb.

<sup>&</sup>lt;sup>3</sup>That is, movabs rax, gword [address] (or in binary 0x48 0xa1 <imm>).

fences, rather than the more common pointer chasing technique [36].

**Interferences.** To minimize noise during memory interactions, CacheQuery temporarily disables hardware prefetchers, hyper-threading, frequency scaling, and other cores. To minimize cache interferences, we repeatedly allocate the generated code until it does not conflict with the target cache set. Furthermore, the generated code is executed multiple times to reduce measurement noise.

#### 4.4 Limitations

Currently, CacheQuery only supports data caches (not instruction caches) in Intel CPUs. While several parts of our implementation are architecture-agnostic, adding support for other architectures, such as AMD and ARM, will require manual effort. Specifically, one would have to identify the (possibly undocumented) microarchitectural components whose state might affect the interaction with the cache, and manually disable or reset them between queries.

Likewise, CACHEQUERY currently runs on top of a fully-fledged Linux kernel. While facilitating development, this adds unnecessary complexity and non-determinism. Using a custom unikernel could provide a better suited environment for our experiments.

# 5 Explaining Policies

In this section, we present our approach for synthesizing explanations of replacement policies in the form of high-level programs, starting from our automata models..

**Policy explanations.** We explain replacement policies in terms of four simpler rules: (a) a *promotion rule* describing how the control state is updated whenever there is a cache hit, (b) an *eviction rule* describing how to select the cache line to evict, (c) an *insertion rule* describing how the control state is updated whenever there is a cache miss, and (d) a *normalization rule* describing how to normalize the control state before or after a hit or a miss<sup>4</sup>. We borrow these terms from policy proposals from the hardware community [21].

**Explanation template.** The main component of our synthesis approach is a program-level template for explanations, which is defined in terms of promotion, eviction, insertion, and normalization rules:

```
hit(state,line)::States×Lines→States
    state = promote(state,line)
    state = normalize(state,line)
    return state

miss(state)::States→States×Lines
    Lines idx = -1
    state = normalize(state,idx)
```

```
idx = evict(state)
state[idx] = insert(state,idx)
state = normalize(state,idx)
return \( \state, idx \rangle \)
```

The template models control states as arrays mapping cache lines to their so-called ages. The concrete age values (of type Nat) are left as holes to be instantiated during the synthesis. Additionally, the template consists of two functions:

The function hit describes how the control state is updated whenever there is a cache hit. The function takes as input a control state state and a cache line line, updates the control state using the promotion rule, normalizes it, and returns the new state.

In contrast, the function miss modifies the control state in case of a cache miss. The function takes as input a control state state, normalizes it, detects the cache line idx to evict using the eviction rule, updates the age of the evicted line using the insertion rule, and finally normalizes again the ages.

We remark that our templates—with promotion, eviction, insertion, and normalization rules—formalize well-known concepts and building blocks used by cache designers [21].

*Generators.* Our template specifies several *generators* for the rules. Generators are programs with holes that can be instantiated during synthesis. Each of the holes can be instantiated with expressions generated from specific grammars, which constraint the synthesis' search space. To illustrate, this is a generator for the promotion rule:

```
promote(state,pos)::States×Lines→States
   States final = state
   if(??{boolExpr(state[pos])}) // Update line
      final[pos] = ??{natExpr(state[pos])}
   for(i in Lines) // Update rest
      if(i ≠ pos ∧
            ??{boolExpr(state[pos],state[i])})
      final[i] = ??{natExpr(state[i])}
   return final
```

The generator takes as input a control state and a cache line and returns the updated control state. The updated state is derived by first conditionally modifying the age of the accessed line and later iterating over the remaining cache line and conditionally updating them.

All conditions and update expressions are encoded as holes that refer to template variables. For instance, the hole ??{boolExpr(state[pos], state[i])} can be instantiated with a conjunction of equalities and inequalities that refer to natural numbers and to state[pos] and state[i], whereas ??{natExpr(state[i])} can be instantiated with an arbitrary sequence of additions and subtractions that refer to natural numbers and to state[i].

In general, our grammar generators can refer to constants, line indices (like pos and i in the promote example), and

<sup>&</sup>lt;sup>4</sup>Normalization is used in some policies to preserve control state invariants. For example, MRU updates the control state after a hit if all lines have age 0.

ages (like state[pos] in the promote example). We also implement a simplified version of our generators that (1) fix the normalize rule to the identity function, and (2) restrict the grammar to only refer to constants and ages.

**Constraints.** Given a policy P, we construct a formula  $\varphi_P$  encoding P's transition relation  $\rightarrow$  in terms of our template's hit and miss functions. In our encoding, we associate P's control states with logical variables. Concretely, we map each control state  $cs_i$  in P to a corresponding variable  $cs_i$ . The constraint  $\varphi_P$  is defined as follows, where  $cs_1, \ldots, cs_m$  are all P's control states:

$$\exists \mathsf{cs}_1, \dots, \mathsf{cs}_m. \bigwedge_{1 \leq i,j \leq |P| \land i \neq j} \mathsf{cs}_i \neq \mathsf{cs}_j \land$$

$$\bigwedge_{1 \leq i,j \leq |P| \land i \neq j} \mathsf{hit}(\mathsf{cs}_k, i) = \mathsf{cs}_l \land$$

$$\delta(\mathsf{cs}_k, \mathsf{Ln}(i)) = \mathsf{cs}_l$$

$$\bigwedge_{\delta(\mathsf{cs}_k, \mathsf{Evct}) = \mathsf{cs}_l \land} \mathsf{miss}(\mathsf{cs}_k) = \langle \mathsf{cs}_l, i \rangle$$

$$\delta(\mathsf{cs}_k, \mathsf{Evct}) = \mathsf{cs}_l \land$$

$$\delta(\mathsf{cs}_k, \mathsf{Evct}) = \mathsf{cs}_l \land$$

The existential quantification and the first conjunct ensure that there are *m* concrete control states (one per control state in P). The second and third conjuncts ensure that the hit and miss functions behave as specified by P.

**Synthesis.** To synthesize an explanation for a learned policy P, we query a syntax-guided synthesis solver for an instance of our template that satisfies the constraint  $\varphi_P$ . The solver, then, either returns a program Prg that instantiates the holes in the template in a way that satisfy  $\varphi_P$ , or terminates without finding a model (in case our template cannot represent P).

**Example 5.1.** Let  $\mathbb{P}$  be the LRU policy with associativity 2 given in Example 2.2. The constraint  $\varphi_{\mathbb{P}}$  is as follows:

$$\begin{split} \exists \ \mathsf{cs}_0, \mathsf{cs}_1. \ \mathsf{cs}_0 \neq \mathsf{cs}_1 \land \mathsf{hit}(\mathsf{cs}_0, 1) = \mathsf{cs}_0 \land \\ \mathsf{hit}(\mathsf{cs}_0, 0) = \mathsf{cs}_1 \land \mathsf{hit}(\mathsf{cs}_1, 0) = \mathsf{cs}_1 \land \mathsf{hit}(\mathsf{cs}_1, 1) = \mathsf{cs}_0 \land \\ \mathsf{miss}(\mathsf{cs}_0) = \langle \mathsf{cs}_1, 0 \rangle \land \mathsf{miss}(\mathsf{cs}_1) = \langle \mathsf{cs}_0, 1 \rangle \ . \end{split}$$

Whenever the solver synthesizes a program that satisfy the given constraints, we can lift the correctness guarantee of our approach also to the synthesized program Prg. Indeed, the solver's soundness, the template's determinism, and the constraint  $\varphi_P$  ensure that Prg behaves exactly as the learned policy P on the concrete control states.

Limitations. Although our templates support a large class of policies (see § 8), they cannot explain arbitrary policies. For instance, we model control states by associating an age to each cache line. Hence, policies with a global control state, such as PLRU, are not supported. Similarly, policies that do not follow the structure of the promotion, eviction, insertion, and normalization rules are not supported.

# 6 Case Study: Learning from Software-Simulated Caches

This section reports on a case study where we use Polca to learn well-known replacement policies from software-simulated caches implementing such policies.

This case study's goals is to evaluate Polca's efficiency and scalability across different classes of replacement policies, without the overhead introduced by interacting with real hardware. This case study also provides a basis for comparing Polca with prior approaches [2, 33].

**Setup.** We implemented software-simulated caches (parametric in the cache's associativity) for 7 commonly used replacement policies: First In First Out (FIFO), Least Recently Used (LRU), Pseudo-LRU (PLRU) [15], Most Recently Used (MRU) [26], LRU Insertion Policy (LIP) [31], and HP and FP variants of Static Re-reference Interval Prediction (SR-RIP) [21] with 4 ages. We simulate the policies with associativity ranging from 2 to  $16.^5$  For each policy and associativity, we use Polca to learn the policy with a timeout of 36 hours. We record the time needed to learn the automaton and the learned automaton's number of states. In our experiments, we set the test suite depth k to 1 (§ 3.4), which proves sufficient for discovering counterexamples.

**Results.** Table 2 reports the time taken by Polca to learn the policies and the number of states of the resulting automata. We highlight the following:

- Except for FIFO, the learning time grows roughly exponentially with associativity. Polca learns FIFO and PLRU up to associativity 16.
- Prior approaches for permutation-based policies [2] can learn only FIFO, LRU, and PLRU from our experimental setup. In contrast, POLCA learns policies such like MRU, LIP, SRRIP-HP, and SRRIP-FP (up to associativities 12, 6, 6, and 6 respectively).
- Prior general purpose approaches [33] learn MRU only up to associativity 5 and timeout after 72 hours for larger associativities. In contrast, Polca learns MRU up to associativity 12 and takes 600 milliseconds for associativity 6.

Alternative approaches exist that leverage different heuristics, like random walks, for a deeper counterexample exploration. These approaches generally enable faster hypothesis refinement, and hence better performance. However, we opted for a default and deterministic setup, and leave a more thorough performance evaluation for future work.

**Platform.** We run all experiments on a Linux virtual machine (kernel 4.9.0-8-amd64) with Debian 9.0, Java OpenJDK v1.8.0\_222, running on a Xeon Gold 6154 CPU (with 72 virtual cores), and 64 GB of RAM. We execute the experiments in parallel using a single virtual core for each policy.

<sup>&</sup>lt;sup>5</sup>Some policies constraint the possible associativities. For instance, PLRU policies are well-defined only for associativities that are powers of 2.

**Table 2.** Learning policies from software-simulated caches (with 36 hours timeout). We omit FIFO's intermediate results.

| Policy   | Assoc. | # States | Time            |
|----------|--------|----------|-----------------|
|          | 2      | 2        | 0 h 0 m 0.14 s  |
| FIFO     |        |          |                 |
|          | 16     | 16       | 0 h 0 m 0.38 s  |
|          | 2      | 2        | 0 h 0 m 0.10 s  |
| LRU      | 4      | 24       | 0 h 0 m 0.22 s  |
| LKU      | 6      | 720      | 0 h 0 m 32.70 s |
|          | 2      | 2        | 0.10 s          |
| PLRU     | 4      | 8        | 0.22 s          |
| TLKO     | 8      | 128      | 1.46 s          |
|          | 16     | 32768    | 34 h 18 m 25 s  |
|          | 2      | 2        | 0 h 0 m 0.10 s  |
|          | 4      | 14       | 0 h 0 m 0.16 s  |
| MRU      | 6      | 62       | 0 h 0 m 0.61 s  |
| WIKU     | 8      | 254      | 0 h 0 m 8.82 s  |
|          | 10     | 1022     | 0 h 5 m 58 s    |
|          | 12     | 4094     | 3 h 59 m 20 s   |
|          | 2      | 2        | 0 h 0 m 0.10 s  |
| LIP      | 4      | 24       | 0 h 0 m 0.26 s  |
|          | 6      | 720      | 0 h 0 m 31.97 s |
|          | 2      | 12       | 0 h 0 m 0.16 s  |
| SRRIP-HP | 4      | 178      | 0 h 0 m 1.46 s  |
|          | 6      | 2762     | 0 h 9 m 38 s    |
|          | 2      | 16       | 0 h 0 m 0.19 s  |
| SRRIP-FP | 4      | 256      | 0 h 0 m 7.27 s  |
|          | 6      | 4096     | 2 h 30 m 51 s   |

# 7 Case Study: Learning from Hardware

In this section we report on a case study where we use Polca and CacheQuery to learn policies from real hardware. The case study's goals are (1) to determine whether Polca can learn policies directly from hardware using CacheQuery as an interface, and (2) to understand the additional challenges involved with learning policies from hardware.

**Table 3.** Processors' specifications [18, 19, 27].

| CPU                     | Cache level | Assoc. | Slices | Sets per slice |
|-------------------------|-------------|--------|--------|----------------|
| i7-4790                 | L1          | 8      | 1      | 64             |
| (Haswell)               | L2          | 8      | 1      | 512            |
| (11d3 Well)             | L3          | 16     | 4      | 2048           |
| i5-6500                 | L1          | 8      | 1      | 64             |
| (Skylake)               | L2          | 4      | 1      | 1024           |
| (Sitylane)              | L3          | 12     | 8      | 1024           |
| :7 055011               | L1          | 8      | 1      | 64             |
| i7-8550U<br>(Kaby Lake) | L2          | 4      | 1      | 1024           |
| (Ruby Lunc)             | L3          | 16     | 8      | 1024           |

### 7.1 Setup

We analyze the L1, L2, and L3 caches of the Intel i7-4790 (Haswell), i5-6500 (Skylake), and i7-8550U (Kaby Lake) processors (see Table 3 for the specifications) using POLCA and CACHEQUERY. We encounter the following challenges:

- For some policies, Polca does not scale to the large associativities used in L3 caches. To overcome this, we use Intel's CAT technology [17] to virtually reduce L3 associativity to 4 for the i5-6500 (Skylake) and i7-8550U (Kaby Lake) processors. CAT is not supported by i7-4790 (Haswell).
- Modern L3 caches often implement adaptive replacement policies [21, 31, 32], where separate groups of *leader* cache sets implement distinct replacement policies and the remaining *follower* sets switch between these policies dynamically. We *only* learn leader sets' policies (cf. [40]).
- Our membership oracle Polca (Algorithm 1) relies on the assumption that traces are executed from a fixed initial state. In practice, this leads to a bootstrapping problem: knowing the reset sequence (i.e., a sequence of memory accesses that brings the cache into a fixed initial state) is a prerequisite for learning the policy, but computing the reset sequence requires knowledge about the policy itself. On many CPUs, cache sets can be reset by Flush+Refill, i.e., by invalidating the entire content (with clflush or wbinvd instructions) and accessing associativity-many different blocks (with the '@' MBL macro). For CPUs where this is not the case, we manually identify reset sequences for each cache (see Table 4). This is enabled by the fact that incorrect reset sequences lead to nondeterministic behavior (equal prefixes produce different outputs), which triggers errors in the learning algorithm.

**Platform.** We run CACHEQUERY on three different machines equipped with the three processors. Additionally, we run Polca on the same platform described in § 6. The communication between Polca and CacheQuery happens over SSH in a local network.

#### 7.2 Results

**Learned policies.** Table 4 summarizes the learned policies. We highlight the following findings:

- For all processors' L1 caches and for Haswell's L2 cache, POLCA learns the same policy, that is, a tree-based PLRU policy. We identified this policy by checking its equivalence to a manually implemented PLRU automaton. This result confirms common folklore that Intel processors implement PLRU in their L1 policy.
- For Skylake's and Kaby Lake's L2 caches, Polca learns a previously undocumented policy. This policy is indicated as *New1* in Table 4, and we further discuss it in § 8.
- For Skylake's and Kaby Lake's L3 caches, Polca learns a previously undocumented policy for the leader sets. This policy is indicated as *New2* in Table 4, and we further discuss it in § 8. Additionally, we confirm the mapping of Skylake's

**Table 4.** Results of learning policies from hardware caches. † indicates that the associativity has been virtually reduced using CAT. The 'Sets' column specifies the analyzed cache sets (unless otherwise specified, the findings apply to all slices). F+R denotes the use of Flush+Refill to reset the cache set state.

| CPU                     | Level | Assoc.        | Sets   | States | Policy | Reset Seq. |
|-------------------------|-------|---------------|--|--------|--------|------------|
|                         | L1    | 8             | 0 - 63   | 128    | PLRU   | e e        |
| i7-4790                 | L2    | 8             | 0 – 511  | 128    | PLRU   | F+R        |
| (Haswell)               | L3    | 16            | 512 – 575 (only for slice 0)                                 | _      | _      | _          |
|                         |       |               | 768 – 831 (only for slice 0)                                 | -      | -      | -          |
| i5-6500                 | L1    | 8             | 0 - 63   | 128    | PLRU   | F+R        |
| (Skylake)               | L2    | 4             | 0 - 1023   | 160    | New1   | DCBA@      |
| (Skyluke)               | L3    | $4^{\dagger}$ | 0 33 132 165 264 297 396 429 528 561 660 693 792 825 924 957 | 175    | New2   | F+R        |
| :7 055011               | L1    | 8             | 0 - 63   | 128    | PLRU   | F+R        |
| i7-8550U<br>(Kaby Lake) | L2    | 4             | 0 - 1023   | 160    | New1   | DCBA@      |
| (Ruby Luke)             | L3    | $4^{\dagger}$ | 0 33 132 165 264 297 396 429 528 561 660 693 792 825 924 957 | 175    | New2   | F+R        |

leader sets [41], and we discover that Kaby Lake follows the same mapping.

• For Haswell's L3 cache, POLCA cannot learn the replacement policy. This is due to (1) i7-4790 not supporting CAT, and (2) one of the leader sets showing a non-deterministic behavior.

Cost of learning from hardware. Learning policies from hardware caches comes with a significant overhead when compared with learning from software-simulated caches. This is due to (1) communication overhead between POLCA and CACHEQUERY, and (2) CACHEQUERY overhead for code generation and profiling. We separately analyze the impact of (1) and (2).

For (1), we compare the time needed to learn a PLRU policy with associativity 8 from a software-simulated cache and from CacheQuery where every MBL query hits the LevelDB cache (i.e., the results of the MBL queries on the real hardware have been precomputed). Learning from the software-simulated cache takes 1.46 s (cf. Table 2), while learning from CacheQuery takes 2247 s, resulting in a 1500x overhead.

For (2), we measure the time taken to execute a single MBL query '@ M \_?' across cache levels. The averaged query execution time (across 100 executions on the i5-6500 Skylake processor) is 16 ms on L1, 11 ms on L2, and 20 ms on L3. We remark that learning the PLRU policy with associativity 8 requires more than 50'000 MBL queries.

#### 8 Case Study: Synthesizing Explanations

This section reports on a case study where we use the synthesis approach from § 5 to derive policy explanations for the automata learned in §§ 6-7. This case study's goals are (1) to evaluate if our approach can explain the replacement policies learned in §§ 6-7, and (2) to determine whether the synthesized explanations can help in understanding previously undocumented policies.

# 8.1 Setup

We encoded our template (and all rules generators) from § 5 in Sketch [34]. We use Sketch to synthesize explanations for all the policies from § 6 (i.e., FIFO, LRU, PLRU, MRU, LIP, SRRIP-HP, and SRRIP-IP) and for the undocumented policies New1 and New2 from § 7. In our experiments, we fix the associativity to 4.

For all policies, we synthesize explanations using Sketch<sup>6</sup>, and record the time needed to synthesize an explanation that satisfies our constraints. During synthesis, we bound both the size of natural numbers and the recursion depth of our grammar generators. For associativity 4, we choose a size bound of 4 and recursion depth bound of 2. We explore the synthesis space incrementally until we find a solution or the space is exhausted. For each policy, we first try synthesizing an explanation using the simplified template from § 6 (which we refer to as *Simple* template), and if we cannot synthesize a solution, then we try using the more general template from § 6 (which we refer to as *Extended* template).

*Platform.* We run the experiments on the same platform as in § 6 and use Sketch v1.7.5, with a single thread.

#### 8.2 Results

Table 5 summarizes the results of our synthesis approach. We highlight the following findings:

- 1. Our approach successfully explains the FIFO, LRU, and LIP policies using the *Simple* template in less than 5 s.
- 2. Our approach synthesizes explanations for the MRU, SRRIP-HP, SRRIP-FP, *New1*, and *New2* policies using the *Extended* template. The synthesis time varies (from ~40 s for MRU to ~4.5 days for SRRIP-HP), but it is roughly correlated with the number of states.

<sup>&</sup>lt;sup>6</sup>Sketch uses a random seed to explore the search space. Hence, Sketch might synthesize different explanations that satisfy the constraints. In our experiments, we fix the seed to -slv-seed 1337.

3. Our current templates do not encompass PLRU. The main reason is that PLRU uses a tree-based data structure as global control state, rather than a local, per-line control state as in our templates. Supporting tree-based policies would require modifying our templates to handle a global state and extending our grammars with operators for the traversal of tree-based structures. Synthesis, however, did not successfully terminate in our initial experiments for this enhanced template. Thus, we opted in favor of simpler and more general templates that allow us to explain a broader set of policies in reasonable time, even at the cost of not supporting special tree-based global policies like PLRU.

**Table 5.** Synthesizing explanations for policies (of associativity 4). In the *Simple* template, normalize is fixed to the identity function and the grammar for expressions is simpler. In contrast, the *Extended* template supports the normalize rule and has a more expressive expression grammar.

| Policy   | States | Template | <b>Execution Time</b> |
|----------|--------|----------|-----------------------|
| FIFO     | 4      | Simple   | 0 h 0 m 0.18 s        |
| LRU      | 24     | Simple   | 0 h 0 m 0.81 s        |
| PLRU     | 8      | _        | _                     |
| LIP      | 24     | Simple   | 0 h 0 m 4.36 s        |
| MRU      | 14     | Extended | 0 h 0 m 39.80 s       |
| SRRIP-HP | 178    | Extended | 105 h 28 m 30 s       |
| SRRIP-FP | 256    | Extended | 48 h 30 m 25 s        |
| New1     | 160    | Extended | 9 h 36 m 9 s          |
| New2     | 175    | Extended | 26 h 4 m 22 s         |

**Explaining New1 and New2.** Sketch successfully synthesize explanations for the previously undocumented policies *New1* and *New2* from § 7. Below we provide a high-level description of the policies. We include the complete synthesized programs in [40].

The *New1* policy is defined by:

- The initial control state is  $\{3, 3, 3, 0\}$ .
- **Promote:** Set the accessed line's age to 0.
- Evict: Select the first line, starting from left, whose age is 3.
- **Insert:** Set the evicted line's age to 1.
- Normalize: After a hit or a miss, while there is no line with age 3, increase the age of all lines by 1 except for the just accessed/evicted line.

The New2 policy is defined by:

- The initial control state is  $\{3, 3, 3, 3\}$ .
- **Promote:** If the accessed line has age 1 set it to 0, otherwise set it to 1.
- Evict: Select the first line, starting from left, whose age is 3.
- **Insert:** Set the evicted line's age to 1.
- **Normalize:** After a hit or miss, while there is no line with age 3, increase all lines by 1.

In contrast to the automata models, our high-level representation allow us to compare the previously undocumented policies with known ones. Concretely, both *New1* and *New2* are variants of the SRRIP-HP policy, defined in [21]. The main difference appears in the normalization rule, where SRRIP-HP normalizes the ages (by increasing all ages by 1 while there is no line with age 3) only before a miss.

#### 9 Discussion

# Threats to validity.

- Hardware interface: CacheQuery employs several mechanisms (§ 4.3) to eliminate noise and to provide an interface to a cache whose state is determined by explicit memory loads. However, a replacement policy could take into account hints from hardware prefetchers, different cache levels, or other partitions created by CAT [24]. We suppress these effects by design and thus potentially learn a restricted state machine.
- Automata learning: Our automata learning approach provides precise correctness guarantees (Corollary 3.4). These guarantees rely on two assumptions: (1) the policy under learning is a deterministic finite state machine, and (2) the test suite of depth k is large enough to find counterexamples during the learning. Violating any of these assumptions may result in an incorrect policy.

Scalability. Our approach can successfully learn policies up to associativity 16 (for software simulators, see § 6) and 8 (for hardware caches, see § 7). Polca is key to make automata learning scale to this extent since it exploits data-independence symmetries to significantly reduce the learning state-space. For many policies, however, scalability is still limited by the state-space's exponential growth with respect to associativity. Potential paths forward include identifying and exploiting further symmetries to reduce the state-space, learning abstractions rather than full models, or giving up on the correctness guarantees. Due to its modularity, our approach is well-suited for integrating such variants (and future improvements) in automata learning and program synthesis.

#### 10 Related Work

*Model learning*. For related work on automata learning techniques for black-box systems we refer the interested reader to Vaandrager's survey paper [37].

**Reverse-engineering cache policies.** Abel and Reineke [2] design an efficient algorithm for learning permutation base replacement policies, a class of policies that include LRU, PLRU, and FIFO. They use an adhoc approach to reverse engineer two variants of PLRU that employ randomization [3].

Guillem Rueda's master thesis [33] studies how register automata learning can serve to learn a broader class of replacement policies, in comparison to permutation based policies, including MRU. This is an interesting and novel approach, however, their method does not scale in practice (§ 6).

Wong [43] notices the use of adaptive policies in Intel's Ivy Bridge, and tries to identify the new implemented policies guided by recent papers [21, 32], without complete success.

In concurrent work, Abel and Reineke extend nanoBench [4, 5] to reverse engineer cache replacement policies. In contrast to our approach, they proceed by producing random sequences and comparing the results from hardware against a pool of ~300 software-simulated caches. While this approach is less general and the results lack correctness guarantees, in practice, it proves highly efficient and accurate. In fact, we are able to validate several of their findings.

Security. Rowhammer.js [12] tests thousands of eviction strategies, memory access patterns with high eviction rate, in order to identify efficient strategies to mount a rowhammer attack from a web browser. Recent attacks [13, 24, 44] show how detailed knowledge about the replacement policy state can leak information, in contrast to the common content based leak. Similarly, Briongos et al. [1] exploit a new cache side-channel attack leveraging changes in the policy state to bypass mechanisms based on monitoring of cache misses. For this, they attempt to explain the behavior of the replacement policy on several modern Intel CPUs. While their description is not completely accurate, it is enough to prove their attack.

Detailed policy models, such as the ones we provide, enable one to systematically compute optimal eviction strategies, and to unveil new sophisticated cache attacks.

Custom kernels. Recent research projects have developed custom kernels and hypervisors for specialized tasks that require extremely high performance, precise measurements, or access to privileged modes. These environments provide complete control over the hardware improving testing and reproducibility. Some examples include angryOS [25], which has been used for reverse engineering microcode, or Sushi Roll [14], a highly deterministic kernel, initially designed for fuzzing, converted into a cycle-by-cycle CPU introspection tool.

Implementing interfaces as CacheQuery on a custom kernel can provide a better environment for high performance and predictability, ultimately enabling the use of learning methods for other undocumented microarchitectural components, like prefetchers, branch predictors, or data buffers.

#### 11 Conclusions

We presented a practical end-to-end solution for learning hardware cache replacement policies. In our experiments we were successful in inferring human-readable descriptions of cache replacement policies used in recent Intel processors, including 2 previously undocumented policies.

Our approach relies on two contributions that enable us to tackle the problem using off-the-shelf techniques for automata learning and program synthesis: (1) CACHEQUERY, a tool that provides a clean interface for interacting with

hardware memory caches, and (2) POLCA, an algorithm that provides a direct interface to the replacement policy by abstracting from the cache content.

Both our contributions are independent and ready to use in alternative workflows, such as advanced learning approaches [11, 22] or manual analysis.

# Acknowledgments

We thank the anonymous reviewers and our shepherd Mangpo Phothilimthana for insightful comments. This work was supported by a grant from Intel Corporation, Atracción de Talento Investigador grant 2018-T2/TIC-11732A, Spanish projects RTI2018-102043-B-I00 SCUM and PGC2018-102210-B-I00 BOSCO, Madrid regional project S2018/TCS-4339 BLO-QUES, and a Ramón y Cajal fellowship RYC-2016-20281.

#### References

- [1] 2020. RELOAD+REFRESH: Abusing Cache Replacement Policies to Perform Stealthy Cache Attacks. In 29th USENIX Security Symposium (USENIX Security 20). USENIX Association, Boston, MA. https://www.usenix.org/conference/usenixsecurity20/presentation/briongos
- [2] Andreas Abel and Jan Reineke. 2013. Measurement-based modeling of the cache replacement policy. In 19th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS'13). IEEE Computer Society, 65–74. https://publications.cispa.saarland/596/
- [3] Andreas Abel and Jan Reineke. 2014. Reverse engineering of cache replacement policies in Intel microprocessors and their evaluation. In Proceedings International Symposium on Performance Analysis of Systems and Software (ISPASS'14). IEEE, 141–142. https://doi.org/10. 1109/ISPASS.2014.6844475
- [4] Andreas Abel and Jan Reineke. 2019. nanoBench: A Low-Overhead Tool for Running Microbenchmarks on x86 Systems.
- [5] Andreas Abel and Jan Reineke. 2019. uops.info: Characterizing Latency, Throughput, and Port Usage of Instructions on Intel Microarchitectures. In Proceedings of the Twenty-Fourth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS '19). ACM, 673–686. https://doi.org/10.1145/3297858. 3304062
- [6] AbsInt. [n.d.]. AbsInt aiT Worst-Case Execution Time Analyzers. http://www.absint.com/a3
- [7] Dana Angluin. 1987. Learning Regular Sets from Queries and Counterexamples. *Inf. Comput.* 75, 2 (1987), 87–106. https://doi.org/10.1016/0890-5401(87)90052-6
- [8] Nathan Binkert, Bradford Beckmann, Gabriel Black, Steven K Reinhardt, Ali Saidi, Arkaprava Basu, Joel Hestness, Derek R Hower, Tushar Krishna, Somayeh Sardashti, et al. 2011. The gem5 simulator. ACM SIGARCH computer architecture news 39, 2 (2011), 1–7.
- [9] Robert Brotzman, Shen Liu, Danfeng Zhang, Gang Tan, and Mahmut Kandemir. 2019. CaSym: Cache aware symbolic execution for side channel detection and mitigation. In 40th IEEE Symposium on Security and Privacy (S&P '19). IEEE. https://doi.org/10.1109/SP.2019.00022
- [10] Pablo Cañones, Boris Köpf, and Jan Reineke. 2019. On the Incomparability of Cache Algorithms in Terms of Timing Leakage. Logical Methods in Computer Science Volume 15, Issue 1 (2019). https://doi.org/10.23638/LMCS-15(1:21)2019
- [11] Sofia Cassel, Falk Howar, Bengt Jonsson, and Bernhard Steffen. 2018. Extending Automata Learning to Extended Finite State Machines. Springer, 149–177. https://doi.org/10.1007/978-3-319-96562-8\_6
- [12] Daniel Gruss and Clémentine Maurice and Stefan Mangard. 2016. Rowhammer.js: A Remote Software-Induced Fault Attack in JavaScript.

- In Detection of Intrusions and Malware, and Vulnerability Assessment (DIMVA'16). Springer, 300–321. https://doi.org/10.1007/978-3-319-40667-1\_15
- [13] Goran Doychev, Boris Köpf, Laurent Mauborgne, and Jan Reineke. 2015. CacheAudit: A Tool for the Static Analysis of Cache Side Channels. ACM Trans. Inf. Syst. Secur. 18, 1 (2015), 4:1–4:32.
- [14] Brandom Falk. 2019. Sushi Roll: A CPU research kernel with minimal noise for cycle-by-cycle micro-architectural introspection. https://gamozolabs.github.io/metrology/2019/08/19/sushi\_roll.html
- [15] Jim Handy. 1993. The Cache Memory Book. Academic Press Professional, Inc.
- [16] Intel. 2010. How to Benchmark Code Execution Times on Intel IA-32 and IA-64 Instruction Set Architectures. https://www.intel.com/content/dam/www/public/us/en/documents/ white-papers/ia-32-ia-64-benchmark-code-execution-paper.pdf
- [17] Intel. 2017. Are Noisy Neighbors in Your Data Center Keeping You Up at Night. https://www.intel.com/content/dam/www/public/us/en/ documents/white-papers/intel-rdt-infrastructure-paper.pdf
- [18] Intel. 2018. Intel 64 and IA-32 Architectures Optimization Reference Manual. Intel. https://software.intel.com/sites/default/files/managed/ 9e/bc/64-ia-32-architectures-optimization-manual.pdf
- [19] Gorka Irazoqui, Thomas Eisenbarth, and Berk Sunar. 2015. Systematic Reverse Engineering of Cache Slice Selection in Intel Processors. In Proceedings of the 18th Conference on Digital System Design (EUROMI-CRO'15).
- [20] Malte Isberner, Falk Howar, and Bernhard Steffen. 2015. The Open-Source LearnLib. In Proceedings of the International Conference on Computer Aided Verification (CAV'15). Springer.
- [21] Aamer Jaleel, Kevin B. Theobald, Simon C. Steely, Jr., and Joel Emer. 2010. High Performance Cache Replacement Using Re-reference Interval Prediction (RRIP). SIGARCH Comput. Archit. News 38, 3 (2010), 60–71. https://doi.org/10.1145/1816038.1815971
- [22] Ali Khalili and Armando Tacchella. 2014. Learning Nondeterministic Mealy Machines. In Proceedings of the 12th International Conference on Grammatical Inference, Vol. 34. PMLR, Kyoto, Japan, 109–123.
- [23] Fujiwara Bochmann Khendek, S. Fujiwara, G. V. Bochmann, F. Khendek, M. Amalou, and A. Ghedamsi. 1991. Test Selection Based on Finite State Models. *IEEE Transactions on Software Engineering* 17 (1991), 591–603.
- [24] Vladimir Kiriansky, Ilia A. Lebedev, Saman P. Amarasinghe, Srinivas Devadas, and Joel S. Emer. 2018. DAWG: A Defense Against Cache Timing Attacks in Speculative Execution Processors. In 51st Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'18). 974–987. https://doi.org/10.1109/MICRO.2018.00083
- [25] Philipp Koppe, Benjamin Kollenda, Marc Fyrbiak, Christian Kison, Robert Gawlik, Christof Paar, and Thorsten Holz. 2017. Reverse Engineering x86 Processor Microcode. In *Proceedings of the 26th USENIX Conference on Security Symposium*, (SEC'17). USENIX Association, 1163–1180. http://dl.acm.org/citation.cfm?id=3241189.3241280
- [26] Adam Malamy, Rajiv Patel N., and Norma M. Hayes. 1992. Methods and apparatus for implementing a pseudo-LRU cache memory replacement scheme with a locking feature. https://patents.google.com/patent/ US5353425A/en US5353425A.
- [27] Clémentine Maurice, Nicolas Le Scouarnec, Christoph Neumann, Olivier Heen, and Aurélien Francillon. 2015. Reverse Engineering Intel Last-Level Cache Complex Addressing Using Performance Counters.

- In Proceedings of the 18th International Symposium Research in Attacks, Intrusions, and Defenses (RAID'15). 48–65. https://doi.org/10.1007/978-3-319-26362-5\_3
- [28] Joshua Moerman. 2019. Nominal Techniques and Black Box Testing for Automata Learning. Ph.D. Dissertation. Radboud University.
- [29] Oliver Niese. 2003. An Integrated Approach to Testing Complex Systems. Ph.D. Dissertation. Universität Dortmund.
- [30] Peter Pessl, Daniel Gruss, Clémentine Maurice, Michael Schwarz, and Stefan Mangard. 2016. DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks. In 25th USENIX Security Symposium (USENIX Security 16). USENIX Association, 565–581. https://www.usenix.org/ conference/usenixsecurity16/technical-sessions/presentation/pessl
- [31] Moinuddin K. Qureshi, Aamer Jaleel, Yale N. Patt, Simon C. Steely, and Joel Emer. 2007. Adaptive Insertion Policies for High Performance Caching. In Proceedings of the 34th Annual International Symposium on Computer Architecture (ISCA '07). ACM, 381–391. https://doi.org/ 10.1145/1250662.1250709
- [32] Moinuddin K. Qureshi, Daniel N. Lynch, Onur Mutlu, and Yale N. Patt. 2006. A Case for MLP-Aware Cache Replacement. SIGARCH Comput. Archit. News 34, 2 (2006), 167–178. https://doi.org/10.1145/1150019. 1136501
- [33] Guillem Rueda. 2013. Learning Cache Replacement Policies using Register Automata. Master's thesis, Uppsala University, Department of Information Technology.
- [34] Armando Solar-Lezama. 2009. The Sketching Approach to Program Synthesis. In *Programming Languages and Systems*. Springer, 4–13. https://doi.org/10.1007/978-3-642-10672-9\_3
- [35] Bernhard Steffen, Falk Howar, and Maik Merten. 2011. Introduction to Active Automata Learning from a Practical Perspective. Springer, 256–296. https://doi.org/10.1007/978-3-642-21455-4\_8
- [36] Eran Tromer, Dag Arne Osvik, and Adi Shamir. 2010. Efficient Cache Attacks on AES, and Countermeasures. J. Cryptol. 23, 1 (2010), 37–71. https://doi.org/10.1007/s00145-009-9049-y
- [37] Frits Vaandrager. 2017. Model Learning. Commun. ACM 60, 2 (2017), 86–95. https://doi.org/10.1145/2967606
- [38] Pepe Vila. 2019. CacheQuery's Github Repository. https://doi.org/10. 5281/zenodo.3759108
- [39] Pepe Vila. 2019. Polca's Github Repository. https://doi.org/10.5281/ zenodo.3759110
- [40] Pepe Vila, Pierre Ganty, Marco Guarnieri, and Boris Köpf. 2019. Cache-Query: Learning Replacement Policies from Hardware Caches. CoRR abs/1912.09770 (2019). http://arxiv.org/abs/1912.09770
- [41] Pepe Vila, Boris Köpf, and Jose Morales. 2019. Theory and Practice of Finding Eviction Sets. In 40th IEEE Symposium on Security and Privacy (S&P '19). IEEE, 695–710. https://doi.org/10.1109/sp.2019.00042
- [42] Reinhard Wilhelm, Jakob Engblom, Andreas Ermedahl, Niklas Holsti, Stephan Thesing, David B. Whalley, Guillem Bernat, Christian Ferdinand, Reinhold Heckmann, Tulika Mitra, Frank Mueller, Isabelle Puaut, Peter P. Puschner, Jan Staschulat, and Per Stenström. 2008. The worst-case execution-time problem - overview of methods and survey of tools. ACM Trans. Embedded Comput. Syst. 7, 3 (2008), 36:1–36:53.
- [43] Henry Wong. 2013. Intel Ivy Bridge Cache Replacement Policy. http://blog.stuffedcow.net/2013/01/ivb-cache-replacement/
- [44] Wenjie Xiong and Jakub Szefer. 2019. Leaking Information Through Cache LRU States. CoRR abs/1905.08348 (2019). http://arxiv.org/abs/ 1905.08348