UNIVERSITY OF NEVADA LAS VEGAS, DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING LABORATORIES.

CPE-300L		Semester:	Spring 2020	
	Document author:	Brysen Kokubun  Brysenkokubun96@gmail.com		
	Author's email:			
	Document topic:	Postlab 4		
Instructor's comments:				
		Document author:  Author's email:  Document topic:	Document author: Brysen Kokuk Author's email: Brysenkokub  Document topic: Postlab 4	Document author: Brysen Kokubun  Author's email: Brysenkokubun96@gmail.  Document topic: Postlab 4

## 1. Introduction / Theory of Operation

- For this lab experiment we implemented flip-flop, registers, counters, PRNG, and ALU models. These models were implemented synchronously and asynchronously. We verified our models by using the RTL viewer, Waveforms and DE2 board implementations.
  - a) Provide basic info about D and JK flip-flops
- The D flip flop has a single input therefore it is dependent on that input, whatever the input is, will be the output on a given clock cycle. The JK flip flop has 2 inputs, either J or K, 00 means no change, 01 means Reset, 10 means Set, and 11 means toggle.
- b) Write few sentences: explain how waveforms are used to check the correctness of a circuit
- The waveforms are used to check the correctness of a circuit because it allows us to visually see how data is being sent to each component and what the signals are at given times. So if the person testing the circuit knows how about the signals and how they should act for certain outputs then the waveform will help clarify the circuit.

## 2. Prelab Report

- Attached


## 3. Experiment Results

## Experiment #1: Design D flip-flop with asynchronous low clear


## a. Verilog Code

```
1
      module D_flip (D, clk, clearN, Q, Qn);
 2
          input D, clk, clearN;
          output Q, Qn;
 3
         reg Q;
 4
 5
          always @(posedge clk, negedge clearN)
 6
 7
    begin
 8
            if (~clearN)
               Q = 1'b0;
 9
10
             else
                Q = D;
11
12
          end
13
          assign Qn = ~Q;
14
15
      endmodule
```

## b. Waveform



## c. RTL View




## **Experiment #2: 4-bit register of D flip-flops**


## a. Verilog Code

```
module D reg (clk, clearN, D, Q);
 1
 2
         input clk, clearN;
 3
         input [3:0] D;
 4
         output [3:0] Q;
 5
         reg [3:0] Q;
 6
 7
         always @(posedge clk, negedge clearN)
 8
    begin
9
             if (~clearN)
                Q = 4'b00000;
10
11
             else
                Q = D;
12
13
          end
14
15
      endmodule
```

## b. Waveform



## c. RTL View



## **Experiment #3: 4-bit mod-13 counter**

## a. Verilog Code

```
module Counter (clk, clearN, Q, display1, display2, clk_50mhz, clk_lhz);
  input clk, clearN;
    output[3:0] Q;
    reg[3:0] Q;
    reg[3:0] count;
output[6:0] displayl, display2;
    reg[6:0] display1, display2;
    input clk 50mhz;
    output clk_lhz;
    reg clk_lhz;
    reg [24:0] c_meg;
    always @ (posedge clk_50mhz)
    begin
    if(c_meg == 24999999)
    begin
    c_meg <= 0;
     $dumpfile("f.vcd");
     clk_lhz <= ~clk_lhz;
     end
     else begin
     c_meg <= c_meg + 1;</pre>
     end
    always @(posedge clk_lhz, negedge clearN)
    begin
        if (~clearN)
        Q = 4'b0000;
else
          begin
             count = count+1;
              case(count)
               4'bl101: count = 4'b0000;
default: Q = count;
               endcase
             end
    end
    always@(*)
    case (Q)
         4'b00000: begin
                      display1 = 7'b1000000; // 0
                       display2 = 7'b1000000;
         4'b0001: begin
                      display1 = 7'b1111001; // 1
                      display2 = 7'b1000000;
                      end
         4'b0010: begin
                      display1 = 7'b0100100; // 2
                       display2 = 7'b1000000;
                      end
         4'b0011: begin
                      display1 = 7'b0110000; // 3
                      display2 = 7'b1000000;
                      end
         4'b0100: begin
                       displayl = 7'b0011001; // 4
                       display2 = 7'b1000000;
                       end
         4'b0101: begin
                      display1 = 7'b0010010; // 5
                      display2 = 7'b1000000;
                      end
         4'b0110: begin
                      display1 = 7'b0000010; // 6
display2 = 7'b1000000;
                       end
         4'b0111: begin
                      display1 = 7'bll11000; // 7
display2 = 7'bl000000;
                      end
         4'b1000: begin
                      display1 = 7'b0000000; // 8 display2 = 7'b1000000;
                       end
         4'b1001: begin
                      display1 = 7'b0010000; // 9
display2 = 7'b1000000;
                       end
```

```
4'bl010: begin

display1 = 7'bl000000; // 10

display2 = 7'bl111001;
end

4'bl011: begin

display1 = 7'b1111001; // 11

display2 = 7'b1111001; // 12

display2 = 7'b1111001;
end

4'bl100: begin

display1 = 7'b0100100; // 12

display2 = 7'b1111001;
end

4'bl101: begin

display1 = 7'b1000000; // When 13

display2 = 7'b1000000; // Default 0

display1 = 7'b1000000; // Default 0


display2 = 7'b1000000; // Default 0
```


### endmodule

## **b.** Testbench Code

```
module CounterTB;
  reg clk, clearN;
  wire[3:0] Q;
  Counter Cl(clk, clearN, Q);
 initial begin
   clk = 1'b0;
   clearN = 1'b0;
    #5;
   clearN = 1'b1;
    #5;
    end
   always
   begin
     #1;
     clk = ~clk;
    end
endmodule
```

## c. Simulation Waveform & RTL View







# Experiment #4: 4-bit Pseudo Random Number Generator (PRNG) using linear feedback shift register


## a. Verilog Code

```
module Rando (clk, clear,rdm);
          input clk, clear;
3
          output reg [3:0] rdm;
          wire num;
5
6
          assign num = \sim (rdm[3] ^ rdm[0]);
          always @(posedge clk, posedge clear)
    9
            begin
10
               if (clear)
11
                  rdm = 4'b0;
12
                else
13
                  rdm = \{rdm[2:0], num\};
14
            end
          endmodule
```

## **b.** Simulation waveforms



## c. DE2 board



## Experiment #5: Use LFSR from Exp #3, on ALU of Lab#3 Exp #4 a. Verilog Code & RTL View


```
module alu(seed1, seed2, Cin, clk, O, Cout, ctrl, results_tens, results1, tens1, ones1, tens2, ones2);
           input clk;
           inout [3:0] seed1, seed2;
inout [6:0] results_tens, results1, tens1, ones1, tens2, ones2;
           output [3:0] O;
output Cout;
wire [3:0] a, b;
10
11
12
          reg [3:0] O;
reg Cout;
          segDisplay result(0, results_tens, results1);
segDisplay number1(seed1, tens1, ones1);
segDisplay number2(seed2, tens2, ones2);
13
14
15
16
17
18
19
20
          LFSR Rando(seedl, seed2, clk, clear);
          assign a = seedl;
assign b = seed2;
          always @(*)
begin
case (ctrl)
21
22
23
24
25
26
     begin
    0 = a & b;
     þ
                  end
27
28
29
30
31
32
33
34
35
                  3'b001:
     begin
0 = a | b;
                  end
3'b010:
                 begin

O = {a[0], b[3:1]};
     ₽
                 3'b011:
begin
O = a + b + Cin;
36
37
38
     Ė
39
40
41
42
43
44
45
                    Cout = Cin;
                  end
3'b100:
                 begin

O = a - b - Cin;

Cout = Cin;
     ₽
                     3'b101:
46
                    begin
47
      ₽
                         0 = \{a[3:1], b[0]\};
 49
                     end
                     3'b110:
50
      51
                     begin
                         0 = a >> 1;
52
53
                     end
54
                     3'b111:
55
      begin
                        0 = a << 1;
56
58
                 endcase
59
            end
 60
         endmodule
 61
         module LFSR (randol, rando2, clk, clear, tens1, ones1, tens2, ones2);
 63
           output reg [3:0] randol, rando2;
 64
           input clk, clear;
           inout [6:0] tensl, onesl, tens2, ones2;
 65
 66
           wire slowclk;
 67
           wire numl, num2;
           assign numl = ~(randol[3] ^ randol[0]);
assign num2 = ~(rando2[2] ^ rando2[0]);
 68
 69
 70
 71
           segDisplay number1(randol, tens1, ones1);
 72
           segDisplay number2(rando2, tens2, ones2);
 73
           onehertz slow(clk, slowclk);
 74
         always @(posedge slowclk, posedge clear)
76
77
      □ begin
             if (clear) begin
      78
                rando1 = 4'b0;
rando2 = 4'b0; end
 79
 80
              else begin
               rando1 = {rando1[2:0],num1};
rando2 = {rando2[2:0],num2}; end
81
82
83
 85
        module segDisplay(a, tens, ones);
86
         input [3:0]a;
87
          output reg [6:0]ones;
       output reg [6:0]tens;
```

```
89 output reg [6:0]tens;
90
       always@(*)
91
    □ case (a)
    ☐ 4'b0000: begin tens = 7'b1000000; //0
92
93
               ones = 7'b10000000: //0
94
               end
95
    4'b0001: begin tens = 7'b1000000; //0
               ones = 7'bllll1001; //1
97
                end
    A'b0010: begin tens = 7'b10000000; //0
98
99
               ones = 7'b0100100; //2
100
                end
101
    4'b0011: begin tens = 7'b10000000; //0
102
               ones = 7'b0110000; //3
103
               end
104
    105
               ones = 7'b0011001; //4
106
                end
107
    ☐ 4'b0101: begin tens = 7'b10000000; //0
               ones = 7'b0010010; //5
108
109
                end
    4'b0110: begin tens = 7'b10000000; //0
110
               ones = 7'b0000010; //6
111
112
                end
113
    4'b0111: begin tens = 7'b10000000; //0
114
               ones = 7'b1111000; //7
115
                end
116
    ☐ 4'b1000: begin tens = 7'b10000000; //0
              ones = 7'b0000000; //8
117
118
                end
    4'b1001: begin tens = 7'b1000000; //0
119
               ones = 7'b0011000; //9
120
121
                end
122
    ☐ 4'b1010: begin tens = 7'b1111001; //1
123
               ones = 7'b1000000; //0
124
                end
    4'b1011: begin tens = 7'b1111001; //1
125
               ones = 7'b11111001: //1
126
127
                end
128
    4'bl100: begin tens = 7'bl1111001; //1
129
               ones = 7'b0100100; //2
130
    4'bl101: begin tens = 7'bl1111001; //1
131
               ones = 7'b0110000; //3
132
133
               end
     4'bll10: begin tens = 7'bll11001; //1
134
135
                ones = 7'b0011001; //4
136
                end
     H 4'blll1: begin tens = 7'bll111001; //1
137
                ones = 7'b0010010; //5
138
139
                end
140
141
     default: begin tens = 7'blllllll; // turn off
     endcase
                ones = 7'b1111111; // turn off
142
143
                 end
144
       endmodule
145
146
     module onehertz(clk_50mhz, clk_lhz);
147
148
       input clk 50mhz;
149
       output clk_lhz;
150
       reg clk lhz;
151
       reg [24:0] count;
152
       always @ (posedge clk_50mhz)
153
     ⊟begin
     ☐if(count == 24999999) begin
154
      count <= 0;
155
        $dumpfile("f.vcd");
156
157
       clk_lhz <= ~clk_lhz;
158
       end
159 🗏 else begin
      count <= count + 1;
160
161
        end
      Lend
162
163 endmodule
```



## 4. Questions

- 1. What is the meaning of component count from Quartus compilation report?
- The meaning of component count from Quartus compilation report is the number of components that Quartus will create from the given Verilog code after compilation.
  - 2. What is the advantage of using asynchronous Set and Reset in case of D flip-flop?
- The advantage of using asynchronous Set and Reset for D flip-flop is because the Reset/Set of the flip flop does not have to wait for the next rising/falling edge of the clock, it can happen at any time. Also, for synchronous implementation, the signal must stay low or high in order for the flip flop to work, and then if a reset or set is to occur then the signal must sent at the perfect time so it does not miss the edge of the clock, making it trickier to implement.
  - 3. Regarding Logic Utilization from the Quartus Compilation Report what are ALUT and Dedicated Logic Registers?
- ALUT and Dedicated Logic Registers within the Logic Utilization of the Compilation Report shows how "Full" the device is and how much of its resources are being used. Therefore, the ALUT indicates the size of the function as well as amount of usages. The Logic Registers shows the amount of registers are being used in order to execute the given code.

## 5. Conclusions

- To conclude this lab, we learned how to take the D flip-flop and use it as a component in order to make a 4-bit register, counter, PRNG, and ALU. We verified our Verilog code by simulating it with waveforms and checking the RTL viewer. Some issues that we came across was, creating the "Randomness" for the PRNG. But after looking at some references provided by the lab experiment, we were able to create the Randomness. Overall, we gained a better understanding of the basic Verilog modules, how to create testbenches for them, and how to implement them on the DE2 board.