# CPE 300L DIGITAL SYSTEM ARCHITECTURE AND DESIGN LABORATORY

# LABORATORY 1 INTRODUCTION TO VERILOG

# DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING UNIVERSITY OF NEVADA, LAS VEGAS

## **OBJECTIVE**

Get started with Quartus, Modelsim and review the Verilog HDL.

### INTRODUCTION

History of Verilog:

Verilog was originally developed at Gateway Design Automation in 1985. Phil Moorby developed it as a proprietary Hardware Description Language (HDL) for the Gateway Verilog-XL digital logic simulator. Cadence Design Systems became the owner of Verilog when they acquired Gateway Design Automation in 1989.

In 1990, as a response to the growing popularity of VHDL, Cadence put Verilog in the public domain. At the same time Open Verilog International (OVI) was formed to manage the Verilog HDL. The Verilog-XL user manual was the main reference for Verilog and served as its standard, the Verilog 1.0 Reference Manual. Some minor changes to Verilog were reflected in Verilog 2.0 a few years later.

In 1993 OVI submitted a request to the IEEE to make Verilog an IEEE Standard. In 1995 this process produced IEEE 1364-1995, the first official Verilog standard based on Verilog 2.0. This version of Verilog was popularly known as Verilog-95. In 1997 work began on an updated standard which addressed short-comings in Verilog-95 and incorporated significant enhancements. In 2001 this effort resulted in IEEE 1364-2001 with this version of Verilog known as Verilog-2001.

One of the traditional shortcomings of Verilog has been the lack of constructions that are useful for systems level. Verilog has always been strong for modeling at the gate and Register Transfer Level (RTL) but weaker than VHDL in modeling at a system level. To address these short-comings SystemVerilog was developed. SystemVerilog was originally developed on top of Verilog under the auspices of Accellera starting about 2002. It became IEEE Standard 1800-2005 in 2005.


SystemVerilog was combined with the Verilog standard as IEEE 1800-2009. This standard is known as SystemVerilog. The most recent version of this standard is EEE 1800-2012, published in February, 2013.

### THEORY OF OPERATION

# Simulating the Verilog code in Quartus

To implement the *and2* module in Quartus in order to simulate, use the following instruction.

1. Start Quartus II Software, version 7.1



# 2. Create new project

*File -> New Project Wizard.* Fill the values in:




Click Finish.




2. Add Verilog file to the project


File -> New -> "Verilog HDL File"



3. Paste in the code, name module the same as the project. This must be done here as Quartus requires the top-level entity to have the same name as the project, and this only file is the top-level entity.




## 4. Save your Verilog file



# 5. Compile the project


# *Processing -> Start Compilation*



Wait for the message that the Full compilation was successful.


#### 6. Add the waveform file.

File -> New -> Other Files -> Vector Waveform File




# 7. Add signals

In the Waveform window, right click in the area on the left



Choose Insert -> Insert Node or Bus -> Node Finder


CPE 300L DIGITAL SYSTEM ARCHITECTURE AND DESIGN LABORATORY



Set *Filter: Pins: all*, click *List*. Add all the signals (user >> function) and click OK, OK.


## 8. Setting input values

After adding the signals, they will appear in the waveform file.



Mark signals in the respective time periods, and use the controls in the left bar to set values.


CPE 300L DIGITAL SYSTEM ARCHITECTURE AND DESIGN LABORATORY



Set all the combinations of the outputs. Save the waveform file with the default filename.


#### 9. Simulate

Processing -> Start Simulation



#### 10. Results

You can see, that now the output signal *y* is determined.



## LAB DELIVERIES

### **PRELAB**

1. Read safety slides: <a href="http://eelabs.faculty.unlv.edu/docs/rules/safety.pdf">http://eelabs.faculty.unlv.edu/docs/rules/safety.pdf</a>

2. Watch safety movie: <a href="https://youtu.be/28ixSnZ0ycE">https://youtu.be/28ixSnZ0ycE</a>

3. Follow the EDAPlayground tutorial video in the link: https://www.youtube.com/watch?v=NXlqdrYga9M

### PRELAB DELIVERIES:

1. No deliveries

### LAB EXPERIMENTS

- 1. Follow the steps in the screenshot above and get the waveform for the AND gate in Quartus 7.1 software
- 2. Add an inverter to the output of circuit from experiment 1. Write the code and get the waveform.

# **POSTLAB REPORT:**

Include the following elements in the report document:

Section	Element	
1	Theory of operation	
	What is a Hardware Description Language (HDL)? List any two HDL.	
	Results of the experiments	
2	Experiment	Experiment Results
	1	Waveform from Quartus.
	2	Verilog code and waveform
	Answer the questions	
	Question no.	Question
3	1	What is Register Transfer Level (RTL)?
	2	What is the difference between HDL and general purpose languages
		(such as C/C++ for example)?
4	Conclusions	
	Write down your conclusions, things learned, problems encountered during the lab and how they	
	were solved, etc.	

