

Class:	CPE-300L		Semester:	Spring 2020
Points		Document author:	Brysen Kokubun	
		Author's email:	Brysenkokubun96@gmail.com	
		Document topic:	Postlab 4	
Instructor's comments:				

1. Introduction / Theory of Operation

- For this lab experiment we implemented flip-flop, registers, counters, PRNG, and ALU models. These models were implemented synchronously and asynchronously. We verified our models by using the RTL viewer, Waveforms and DE2 board implementations.

a) Provide basic info about D and JK flip-flops

- The D flip flop has a single input therefore it is dependent on that input, whatever the input is, will be the output on a given clock cycle. The JK flip flop has 2 inputs, either J or K, 00 means no change, 01 means Reset, 10 means Set, and 11 means toggle.

b) Write few sentences: explain how waveforms are used to check the correctness of a circuit

- The waveforms are used to check the correctness of a circuit because it allows us to visually see how data is being sent to each component and what the signals are at given times. So if the person testing the circuit knows how about the signals and how they should act for certain outputs then the waveform will help clarify the circuit.

2. Prelab Report

- Attached


The diagram shows a D flip-flop component labeled **Q~reg0**. It has four inputs: **D**, **clk**, **ENA**, and **CLRN**. The output **Q** is connected to a register output **Qn**. The output **Qn** is also connected to the **CLRN** input, indicating an asynchronous reset.

Experiment #2: 4-bit register of D flip-flops


a. Verilog Code

```
1  module D_reg (clk, clearN, D, Q);
2      input clk, clearN;
3      input [3:0] D;
4      output [3:0] Q;
5      reg [3:0] Q;
6
7      always @(posedge clk, negedge clearN)
8      begin
9          if (~clearN)
10             Q = 4'b0000;
11         else
12             Q = D;
13     end
14
15 endmodule
```

b. Waveform



c. RTL View



Experiment #3: 4-bit mod-13 counter

a. Verilog Code

```
module Counter (clk, clearN, Q, display1, display2, clk_50mhz, clk_1hz);
    input clk, clearN;
    output[3:0] Q;
    reg[3:0] Q;
    reg[3:0] count;
    output[6:0] display1, display2;
    reg[6:0] display1, display2;

    input clk_50mhz;
    output clk_1hz;
    reg clk_1hz;
    reg [24:0] c_meg;

    always @ (posedge clk_50mhz)
    begin
        if(c_meg == 24999999)
        begin
            c_meg <= 0;
            $dumpfile("f.vcd");
            clk_1hz <= ~clk_1hz;
        end
        else begin
            c_meg <= c_meg + 1;
        end
    end

    always @(posedge clk_1hz, negedge clearN)
    begin
        if (~clearN)
            Q = 4'b0000;
        else
            begin
                count = count+1;
                case(count)
                    4'b1101: count = 4'b0000;
                    default: Q = count;
                endcase
            end
    end

    always@(*)
    case(Q)
        4'b0000: begin
            display1 = 7'b1000000; // 0
            display2 = 7'b1000000;
        end
        4'b0001: begin
            display1 = 7'b1111001; // 1
            display2 = 7'b1000000;
        end
        4'b0010: begin
            display1 = 7'b0100100; // 2
            display2 = 7'b1000000;
        end
        4'b0011: begin
            display1 = 7'b0110000; // 3
            display2 = 7'b1000000;
        end
        4'b0100: begin
            display1 = 7'b0011001; // 4
            display2 = 7'b1000000;
        end
        4'b0101: begin
            display1 = 7'b0010010; // 5
            display2 = 7'b1000000;
        end
        4'b0110: begin
            display1 = 7'b0000010; // 6
            display2 = 7'b1000000;
        end
        4'b0111: begin
            display1 = 7'b1111000; // 7
            display2 = 7'b1000000;
        end
        4'b1000: begin
            display1 = 7'b0000000; // 8
            display2 = 7'b1000000;
        end
        4'b1001: begin
            display1 = 7'b0010000; // 9
            display2 = 7'b1000000;
        end
    end
end
```

```

4'b1010: begin
    display1 = 7'b1000000; // 10
    display2 = 7'b1111001;
end
4'b1011: begin
    display1 = 7'b1111001; // 11
    display2 = 7'b1111001;
end
4'b1100: begin
    display1 = 7'b0100100; // 12
    display2 = 7'b1111001;
end
4'b1101: begin
    display1 = 7'b1000000; // When 13
    display2 = 7'b1000000;
end
default: begin
    display1 = 7'b1000000; // Default 0
    display2 = 7'b1000000;
end
endcase

```

```
endmodule
```

b. Testbench Code

```


module CounterTB;
    reg clk, clearN;
    wire[3:0] Q;
    Counter C1(clk, clearN, Q);


    initial begin
        clk = 1'b0;
        clearN = 1'b0;
        #5;
        clearN = 1'b1;
        #5;
        end

    always
    begin
        #1;
        clk = ~clk;
    end
endmodule


```

c. Simulation Waveform & RTL View





d. DE2 board



Experiment #4: 4-bit Pseudo Random Number Generator (PRNG) using linear feedback shift register


a. Verilog Code

```
1  module Rando (clk, clear,rdm);
2      input clk, clear;
3      output reg [3:0] rdm;
4      wire num;
5
6      assign num = ~(rdm[3] ^ rdm[0]);
7
8      always @(posedge clk, posedge clear)
9      begin
10         if (clear)
11             rdm = 4'b0;
12         else
13             rdm = {rdm[2:0],num};
14         end
15     endmodule
```

b. Simulation waveforms



c. DE2 board



Experiment #5: Use LFSR from Exp #3, on ALU of Lab#3 Exp #4

a. Verilog Code & RTL View

```

1  module alu(seed1, seed2, Cin, clk, O, Cout, ctrl, results_tens, results1, tens1, ones1, tens2, ones2);
2      input Cin;
3      input [2:0] ctrl;
4      input clk;
5      inout [3:0] seed1, seed2;
6      inout [6:0] results_tens, results1, tens1, ones1, tens2, ones2;
7      output [3:0] O;
8      output Cout;
9      wire [3:0] a, b;
10     reg [3:0] O;
11     reg Cout;
12
13     segDisplay result(0, results_tens, results1);
14     segDisplay number1(seed1, tens1, ones1);
15     segDisplay number2(seed2, tens2, ones2);
16
17     LFSR Rando(seed1, seed2, clk, clear);
18     assign a = seed1;
19     assign b = seed2;
20
21     always @(*)
22     begin
23         case (ctrl)
24             3'b000:
25                 begin
26                     O = a & b;
27                 end
28             3'b001:
29                 begin
30                     O = a | b;
31                 end
32             3'b010:
33                 begin
34                     O = {a[0], b[3:1]};
35                 end
36             3'b011:
37                 begin
38                     O = a + b + Cin;
39                     Cout = Cin;
40                 end
41             3'b100:
42                 begin
43                     O = a - b - Cin;
44                     Cout = Cin;
45                 end
46             3'b101:
47                 begin
48                     O = {a[3:1], b[0]};
49                 end
50             3'b110:
51                 begin
52                     O = a >> 1;
53                 end
54             3'b111:
55                 begin
56                     O = a << 1;
57                 end
58             endcase
59         end
60     endmodule
61
62     module LFSR (randol, rando2, clk, clear, tens1, ones1, tens2, ones2);
63         output reg [3:0] randol, rando2;
64         input clk, clear;
65         inout [6:0] tens1, ones1, tens2, ones2;
66         wire slowclk;
67         wire num1, num2;
68         assign num1 = ~(randol[3] ^ randol[0]);
69         assign num2 = ~(rando2[2] ^ rando2[0]);
70
71         segDisplay number1(randol, tens1, ones1);
72         segDisplay number2(rando2, tens2, ones2);
73         onehertz slow(clk, slowclk);
74
75         always @(posedge slowclk, posedge clear)
76         begin
77             if (clear) begin
78                 randol = 4'b0;
79                 rando2 = 4'b0; end
80             else begin
81                 randol = {randol[2:0], num1};
82                 rando2 = {rando2[2:0], num2}; end
83             end
84         endmodule
85
86     module segDisplay(a, tens, ones);
87         input [3:0] a;
88         output reg [6:0] ones;
89         output reg [6:0] tens;

```




```

89     output reg [6:0]tens;
90     always@(*)
91     case (a)
92     4'b0000: begin tens = 7'b1000000; //0
93               ones = 7'b1000000; //0
94             end
95     4'b0001: begin tens = 7'b1000000; //0
96               ones = 7'b1111001; //1
97             end
98     4'b0010: begin tens = 7'b1000000; //0
99               ones = 7'b0100100; //2
100            end
101     4'b0011: begin tens = 7'b1000000; //0
102               ones = 7'b0110000; //3
103            end
104     4'b0100: begin tens = 7'b1000000; //0
105               ones = 7'b0011001; //4
106            end
107     4'b0101: begin tens = 7'b1000000; //0
108               ones = 7'b0010010; //5
109            end
110     4'b0110: begin tens = 7'b1000000; //0
111               ones = 7'b0000010; //6
112            end
113     4'b0111: begin tens = 7'b1000000; //0
114               ones = 7'b1111000; //7
115            end
116     4'b1000: begin tens = 7'b1000000; //0
117               ones = 7'b0000000; //8
118            end
119     4'b1001: begin tens = 7'b1000000; //0
120               ones = 7'b0011000; //9
121            end
122     4'b1010: begin tens = 7'b1111001; //1
123               ones = 7'b1000000; //0
124            end
125     4'b1011: begin tens = 7'b1111001; //1
126               ones = 7'b1111001; //1
127            end
128     4'b1100: begin tens = 7'b1111001; //1
129               ones = 7'b0100100; //2
130            end
131     4'b1101: begin tens = 7'b1111001; //1
132               ones = 7'b0110000; //3
133            end
134     4'b1110: begin tens = 7'b1111001; //1
135               ones = 7'b0011001; //4
136            end
137     4'b1111: begin tens = 7'b1111001; //1
138               ones = 7'b0010010; //5
139            end
140
141     default: begin tens = 7'b1111111; // turn off
142               ones = 7'b1111111; // turn off
143             end
144     endcase
145     endmodule
146
147     module onehertz(clk_50mhz, clk_lhz);
148     input clk_50mhz;
149     output clk_lhz;
150     reg clk_lhz;
151     reg [24:0] count;
152     always @ (posedge clk_50mhz)
153     begin
154     if(count == 24999999) begin
155     count <= 0;
156     $dumpfile("f.vcd");
157     clk_lhz <= ~clk_lhz;
158     end
159     else begin
160     count <= count + 1;
161     end
162     end
163     endmodule

```

RTL View



4. Questions

1. What is the meaning of component count from Quartus compilation report?
 - The meaning of component count from Quartus compilation report is the number of components that Quartus will create from the given Verilog code after compilation.
2. What is the advantage of using asynchronous Set and Reset in case of D flip-flop?
 - The advantage of using asynchronous Set and Reset for D flip-flop is because the Reset/Set of the flip flop does not have to wait for the next rising/falling edge of the clock, it can happen at any time. Also, for synchronous implementation, the signal must stay low or high in order for the flip flop to work, and then if a reset or set is to occur then the signal must sent at the perfect time so it does not miss the edge of the clock, making it trickier to implement.
3. Regarding Logic Utilization from the Quartus Compilation Report – what are ALUT and Dedicated Logic Registers?
 - ALUT and Dedicated Logic Registers within the Logic Utilization of the Compilation Report shows how “Full” the device is and how much of its resources are being used. Therefore, the ALUT indicates the size of the function as well as amount of usages. The Logic Registers shows the amount of registers are being used in order to execute the given code.

5. Conclusions

- To conclude this lab, we learned how to take the D flip-flop and use it as a component in order to make a 4-bit register, counter, PRNG, and ALU. We verified our Verilog code by simulating it with waveforms and checking the RTL viewer. Some issues that we came across was, creating the “Randomness” for the PRNG. But after looking at some references provided by the lab experiment, we were able to create the Randomness. Overall, we gained a better understanding of the basic Verilog modules, how to create testbenches for them, and how to implement them on the DE2 board.