Op. Codes

Branches

BAI	l, – Bı	ranch	and	Link

|--|

BEQ – Branch on Equal

0 0 0	0011	5'b rs	5'b rt	16'b IMM	
-------	------	--------	--------	----------	--

BGEZ – Branch on Greater or Equal to Zero

0 0 0 0 0 1 5'b rs 0 0 0 1 0 16'b IMM

BGEZAL – Branch on Greater or Equal to Zero and Link

0 0 0 0 0 1 5'b rs 1 0 0 1 0 16'b IMM	000001	5'b rs	10010	16'b IMM
---	--------	--------	-------	----------

BGTZ – Branch on Greater Than Zero

0 0 0 0 0 1 5'b rs 0 0 0 1 1 16'b IMM	
---------------------------------------	--

BGTZAL – Branch on Greater Than Zero and Link

000001	5'b rs	10011	16'b IMM	
--------	--------	-------	----------	--

BLTZ – Branch on Less Than Zero

BLTZAL – Branch on Less Than Zero and Link

|--|

BLEZ – Branch on Less Than or Equal to Zero

0 0 0 0 0 1 5'b ı	s 00101	16'b IMM
-------------------	---------	----------

BLEZAL - Branch on Less Than or Equal to Zero and Link

000001	5'b rs	10101	16'b IMM	

These branches test the rs register's value against the instruction condition. If true, the PC will be modified using the equation PC=PC+IMM << 2. If it evaluates false, PC=PC+4. Links are saved to register 31.

Jumps

J – Jump

0 0 0 1 0 1 26'b IMM

JAL – Jump and Link

0 0 0 1 1 1 26'b IMM

JALR – Jump and Link from Register

0 0 0 0 0 1 5'b rs 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

JR - Jump from Register

SJAL – Special Jump and Link

0 0 1 1 1 1 26'b IMM

These Jumps are unconditional GOTOs. The equation $PC=\{PC[31:28], IMM << 2\}$ is used to evaluate the new PC. The equation PC=rs'Data is used for JALR and JR. Links are saved to register 31. Special Link is saved to register 1.

Arithmetic/Logical Reg

ADD

0 0 0 0 0 0 5'b rs 5'b rt 5'b rd 0 0 0 0 0 0 0 1 0 0 0
--

ADDU - ADD Unsigned

0 0 0 0 0 0 | 5'b rs | 5'b rt | 5'b rd | 0 0 0 0 0 | 0 0 1 0 0 1

AND – Bitwise AND

0 0 0 0 0 0 5'b rs 5'b rt 5'b rd 0 0 0 0 0 1 0 0 0 0

DIV – Divide

0 0 0 0 0 0 5'b rs 5'b rt 5'b rd 0 0 0 0 0 0 0 0 1 0 0

DIVU – Divide Unsigned

0 0 0 0 0 0 5'b rs 5'b rt 5'b rd 0 0 0 0 0 0 0 1 0 1

MOD - Modulo

0 0 0 0 0 0 5'b rs 5'b rt 5'b rd 0 0 0 0 0 0 0 1 1 0

MODU – Modulo Unsigned						
	000000	5'b rs	5'b rt	5'b rd	00000	000111
MUL – Mu	ltinly					
WIOL - WIU	000000	5'b rs	5'b rt	5'b rd	00000	100110
MULU – M	Iultiply Unsi		-17	-0.1	00000	100111
	0 0 0 0 0 0	5'b rs	5'b rt	5'b rd	0 0 0 0 0	100111
NAND – Bi	itwise NAND)				
	0 0 0 0 0 0	5'b rs	5'b rt	5'b rd	00000	100001
NOR – Bity	wise NOR					
TVOIC BIC	000000	5'b rs	5'b rt	5'b rd	00000	010000
	_					
OR – Bitwi			=17	=0.1	0.000	1110000
	0 0 0 0 0 0	5'b rs	5'b rt	5'b rd	00000	1 1 0 0 0 0
SUB – Sub	traction					
	000000	5'b rs	5'b rt	5'b rd	0 0 0 0 0	0 0 1 1 0 0
SUBU – Su	btract Unsig	ned				
	000000	5'b rs	5'b rt	5'b rd	0 0 0 0 0	0 0 1 1 0 1
SI I _ Shift	t Left Logica	1				
SLL – SIIII	000000	5'b rs	5'b rt	5'b rd	00000	100100
SLT – Store	e Less Than					
	0 0 0 0 0 0	5'b rs	5'b rt	5'b rd	0 0 0 0 0	101100
Logi	ical less than.	rd=rs <rt< th=""><th>•</th><th></th><th></th><th></th></rt<>	•			
SRA – Shif	t Right Arith	metic				
	0 0 0 0 0 0	5'b rs	5'b rt	5'b rd	00000	000011
SRL – Shif	t Right Logic	cal				
	000000	5'b rs	5'b rt	5'b rd	00000	000010
CITTI CA	wo I ass The	n Uncian	nd.			
3L1U - 310	0 0 0 0 0 0	n Unsigno 5'b rs	e a 5'b rt	5'b rd	00000	101101
	3 3 3 3 3 3	5 5 13	JUIL	5510		

Logical less than for unsigned values. rd=rs < rt.

XOR

000000	5'b rs	5'b rt	5'b rd	00000	111000

These instructions are run through the ALU. The equation format is rd=rs? rt, where ? is the instruction's defined operation. For example, rd=rs OR rt. Regular ADD and SUB throw overflow exceptions.

<u>Arithmetic/Logical Immediate</u>

ADDI				
	101000	5'b rs	5'b rt	16'b IMM
ADDIU				
	101001	5'b rs	5'b rt	16'b IMM
ANDI				
	110000	5'b rs	5'b rt	16'b IMM
NORI				
	110001	5'b rs	5'b rt	16'b IMM
ORI				
	110010	5'b rs	5'b rt	16'b IMM
SLTI				
	101100	5'b rs	5'b rt	16'b IMM
SLTIU				
	101101	5'b rs	5'b rt	16'b IMM
SLLI				
	110100	5'b rs	5'b rt	16'b IMM
SRAI				
	110101	5'b rs	5'b rt	16'b IMM
SRLI				
	110110	5'b rs	5'b rt	16'b IMM

SUBI

101110	5'b rs	5'b rt	16'b IMM
--------	--------	--------	----------

SUBIU

101111	5'b rs	5'b rt	16'b IMM

XORI

110011	5'b rs	5'b rt	16'b IMM

These instructions are run through the ALU. The equation format is rt=rs ? IMM, where ? is the instruction's defined operation and IMM is a 32bit extended value. For example, rt=rs OR IMM. Regular ADDI and SUBI throw overflow exceptions.

Memory Operations

LUI – Load Upper Immediate

0 1 1 0 0 1 0 0 0 0 0 5'b rt	16'b Offset
------------------------------	-------------

LUI uses the equation *rt=Offset*<<16.

LW - Load Word

010001	5'b base	5'b rt	16'b Offset
--------	----------	--------	-------------

rt=RAM[base'Data + Offset], where base is a register and Offset is a signed extended 16bit immediate.

SW - Store Word

	٠.	7701u					
0 1 0 0 1 1 5'b base 5'b rt 16'b Offset	0	010011	5'b base	5'b rt	16'b Offset		

RAM[base'Data + Offset] = rt, where base is a register and Offset is a signed extended 16bit immediate.

These two instructions access the RAM . Load Word reads a 32bit word from memory and Store Word saves a 32bit word into memory.

System Calls

BCPU - Branch CPU

0 0 1 1 0 0 5'b CPU 5'b R	ın 000000000000000
---------------------------	--------------------

Choose which CPU to activate and which register level it should run with. Also, saves usurped PC for the CPU that was just branched.

BCPUJ – Branch CPU Jump

Should be used immediately before BCPU. Loads the BranchCPU with the desired target address for the CPU you will be activating. *PC=IMM*<<2.

BCPUJR - Branch CPU Jump from Register

001111	5'b rs	00000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
001111	3013	00000	00000000000000

Should be used immediately before BCPU. Loads the BranchCPU with the desired target address for the CPU you will be activating. *PC=rs'Data*.

EXIT - Exit

Stops the clock running the core indefinitely

SLEEP - Sleep

	1	I		
0	01000	$ 0\ 0\ 0\ 0\ 0$	5'b DIV	16'b IMM

Stops the clock running the core for a specified amount of clock cycles.