

LoRa PCIe Gateway - Main part with SX1302/3 Lora Digital Baseband Chip VCCCORE12 LED3 RX_ON R104 680R YELLOW GREEN VCCI033 VCCI033 VCC1033 0 R116 4.7k R117 4.7k R103 47k 51 GPIO(10) HOST_CSN GPI0[10] TP10 GPI0(10) GPIO(11) HOST_MISO GPI0[11 TP11 GPIO(11) VCC1033 HOST_MOSI RADIO_A_IQ[2 HOST_SCK HOST_SCK) RADIO_A_IQ[4 VCC1033 VCC_CORE VCC_IC C107 100nF GND D101

SX1302_RESET_HOST) 2 1 SX1302_RESET RESET RADIO_A_IQ[1] R101 47k RADIO_A_IQ[0] GND 69 RADIO_A_CLK_I RADIO_CTRL[0] RADIO_A_MISO RADIO_CTRL(1) RADIO_CTRL_(1) 11 VCCCORE12 RADIO_CTRL[1] RADIO_A_IQ[3] RADIO_CTRL[2] VCC_CORE RADIO_CTRL[3] GND VCC<u>10</u>33 RADIO_B_IQ[2] 38 RADIO_B_IQ[4] GND ·I R121 OR (RADIO_B_IQ(1)) (SX1302_PA_ON) 16 RADIO_CTRL[4] RADIO_B_IQ[1] RADIO_CTRL[5] -RADIO_B_IQ[0 RAD10_B_1Q[3] Sheet: SCH4 SX1303 File: LoRa_PCle_GW_GPS.sch Sheet: SCH1 File: LoRa_PCIe_GW_RF.sch Sheet: SCH2 VCCCORE12 SX1302/3 Schematic Part File: LoRa_PCle_GW_Interface.sch Nebra Ltd Sheet: SCH3 Sheet: / File: LoRa_PCIe_GW.sch Title: LoRa PCIe Gateway Main File: LoRa_PCIe_GW_Power.sch Size: B Date: 2021-04-13 KiCad E.D.A. kicad (5.1.5)-3 Rev: 1.1



LoRa PCIe Gateway Interface - mini-PCIe Interface Connector & MCU USB Bridge





Series 0 ohm resistors = DNP when MCU/USB is used

MCU = DNP when Lora Gateway odule is used through SPI Interface over PCIe connector

SWCLK, SWDIO, and MCU_NRESET are connected to mini-PCle

VCC_MAIN comes from 5V or 3.3V





LoRa PCIe Gateway - RF Part with 2x SX1250 RF Front-Ends:

32MHz TCXO - Clipped Sinewave Output See LoRa_Reference_Clock_Selection_V1.1 for recommended osc SKY66420-11 FEM Control lines: RF Front End Schematic Part Nebra Ltd Sheet: /SCH1/ Fite: LoRa_PCIe_GW_RF.sch Title: LoRa PCIe Gateway Rf Part Size: A2 Date: 2021-04-13 KiCad E.D.A. kicad (5.1.5)-3