


[illegible]

File: LoRa\_PCl\_e\_GW\_Power.sch

d: 1/5

# LoRa PCIe Gateway – GNSS part with EVA-M8M SIP



GNSS Schematic part with EVA-M8M SIP

**Nebra Ltd**

Sheet: /SCH4/

File: LoRa\_PCl\_e\_GW\_GPS.sch

**Title: LoRa PCIe Gateway – GNSS**


Size: A Date: 2022-01-18

KiCad E.D.A. kicad (5.1.5)-3

**Rev: 1.2**

Id: 2/5

LoRa PCIe Gateway Interface – mini-PCIe Interface Connector & MCU USB Bridge



- Series 0 ohm resistors = DNP when MCU/USB is used
- MCU = DNP when Lora Gateway module is used through SPI Interface over PCIe connector
- SWCLK, SWDIO, and MCU\_NRESET are connected to mini-PCIe
- VCC\_MAIN comes from 5V or 3.3V

mini-PCIe Interface Connector & MCU USB Bridge

Nebra Ltd

Sheet: /SCH2/

File: LoRa\_PCIe\_GW\_Interface.sch

Title: LoRa PCIe Gateway Interface

Size: B







Date: 2022-01-18

Rev: 1.2

KiCad E.D.A. kicad (5.1.5)-3

Id: 3/5

LoRa PCIe Gateway – Power Management



Nebra logos + Fiducial\_Marks:

Logo1\_Logo Recycling

Logo2\_Logo ESD

Logo3\_Logo LoRa

Logo4\_Logo KiCad

Logo5\_Logo Nebra

Logo6\_Open Source

Fiducial Mark

Fiducial1

MountingHole\_Pad

H1

H2

PWR\_FLAG

Power Management Schematic Part

Nebra Ltd

Sheet: /SCH3/

File: LoRa\_PcIe\_GW\_Power.sch

Title: LoRa PCIe Gateway Power

Size: B

Date: 2022-01-18

Rev: 1.2

KiCad E.D.A. kicad (5.1.5)-3

Id: 4/5

LoRa PCIe Gateway – RF Part with 2x SX1250 RF Front-Ends:

