

Intro:-

ELM stands for Embedded Linux Mezzanine, which is a small device based on Ultrascale+ ZYNQ FPGA. The main purpose of ELM is to serve as an on board control interface for ATCA modules. These test suites are being developed to automate/semi-automate the bring up tests of the ELM.

This manual includes the ZYNQ-DDR interface testing steps from HW configuration to SDK project building and actual testing on ELM. The DDR tests have to be done by a software program which already exists. The testing software should write various data patterns into the memory and then read back, thus we can check if the signal conditions of the PS-DDR interface are good enough or not. The DDR4 memory on the board is MT40A1G16KNR-075:E is a main RAM for the CPU having a total range of 4GB.

Requirements-

- Vivado Design Suite (V2019.1) + SDK installed
- Board connected to the system with JTAG and USB-UART connection.

Launching Vivado

----Steps to launch vivado on madorsky-d2---

- run this script, shown relative to the home directory:

```
>>> ~/bin/viv191.sh
```


Hardware (HW) configuration in Vivado-

1. PS-DDR interface in vivado-

The HW configuration is done using Vivado Design Automation and IP integrator for simplicity. To automate the process of HW configuration, a tcl script is developed.

Running the TCL script-

1. After launching the Vivado, There are 2 options available to run the tcl script
 - a. Using tcl console - Highlighted in Red below




Run the following commands-

```
> cd <your project dir>  
> source psddr.tcl
```

- b. In Vivado GUI, Use option Tools-> Run Tcl Script

Here, the Tcl file is sourced by using GUI instead of using command line.




Both approaches do the same job.

The TCL script does the following tasks-

- Checks if the script is running the correct version (2019.1).
- Creates the new vivado project at current working directory (where the tcl is sourced) with the device as- xczu4cg-sfvc784-1-e
- Creates the block design in IP integrator with name 'ps_block'
- Configures ZYNQ UL+ IP with required parameters.
 - DDR
 - Clocks
 - PSU banks(0-3) IO standards
 - UART (MIO 5...9)
- Validates and saves the design
- Generate the HDL wrapper in target language and add it to the source file as a top module.
- Generates the Output products
- Export the hardware files to SDK
- Launch the Xilinx's Software Development Kit (SDK)


Xilinx's Software Development Kit (SDK)

1. Once the SDK is launched, in the project explorer tab, select the `ps_block_wrapper_hw_platform_0` and `File->New->Application Project`. In the new project window, give the project name , and follow the settings below and click next.




The screenshot shows the 'New Project' dialog box in the Xilinx SDK. The title bar reads 'New Project'. The main heading is 'Application Project' with a subtext 'Create a managed make application project.' and a folder icon. The 'Project name' field contains 'testDDR'. The 'Use default location' checkbox is checked. The 'Location' field shows the path '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4' with a 'Browse...' button. The 'Choose file system' dropdown is set to 'default'. The 'OS Platform' dropdown is set to 'standalone'. Under 'Target Hardware', the 'Hardware Platform' dropdown is set to 'ps_block_wrapper_hw_platform_0' with a 'New...' button, and the 'Processor' dropdown is set to 'psu_cortexa53_0'. Under 'Target Software', the 'Language' has radio buttons for 'C' (selected) and 'C++'. The 'Compiler' dropdown is set to '64-bit'. The 'Hypervisor Guest' dropdown is set to 'No'. For 'Board Support Package', the 'Create New' radio button is selected, and the text field next to it contains 'testDDR.bsp'. The 'Use existing' radio button is unselected. At the bottom, there are buttons for '< Back', 'Next >', 'Cancel', and 'Finish', along with a help icon (?) on the left.


2. Next window would show the example templates available from Xilinx. The application template used for this testing is 'ZYNQ DRAM tests'. Click Finish.




3. SDK adds this project to the Project Explorer window with its required bsp automatically generated. Once added, SDK automatically builds the project. Wait till the 'Build Finished' message prints on the console. Once Project is built successfully, select the application in Project Explorer window, locate the green button 'Run' tab and select 'Run Configuration'.



4. In the Run configuration window, double click, Xilinx C/C++ Application (GDB).




- Then select the GDB Debugger using Debug_testDDR.elf on local and follow the settings from the figure below and Click 'Apply'



- Before hitting 'Run', make sure the JTAG and USB-UART connection is done on the board and board is powered ON.
- Verify the USB port by command- `dmesg | grep ttyUSB`. In case of madorsky-d2 machine, USB-UART bridge is connected to `/dev/ttyUSB2`
- Open up a terminal/xterm and do- `screen /dev/ttyUSB2 115200`.



9. Now, hit the 'Run' button in the SDK. A pop-up window named 'Run-As' would appear, select Launch on Hardware (GDB).



10. If run is successful, below window would be appeared on the serial console.

```
Enter 'h' to print help menu
Enter Test Option: h
```

```
*****
Zynq MPSoC
DRAM Diagnostics Test (A53)
*****

Select one of the options below:
+-----+
| Memory Tests |
+-----+
| '0' | Test first 16MB region of DDR |
| '1' | Test first 32MB region of DDR |
| '2' | Test first 64MB region of DDR |
| '3' | Test first 128MB region of DDR |
| '4' | Test first 256MB region of DDR |
| '5' | Test first 512MB region of DDR |
| '6' | Test first 1GB region of DDR |
| '7' | Test first 2GB region of DDR |
| '8' | Test first 4GB region of DDR |
| '9' | Test first 8GB region of DDR |
| 'm' | Test user specified size in MB of DDR |
| 'g' | Test user specified size in GB of DDR |
+-----+
| Eye Tests |
+-----+
| 'r' | Perform a read eye analysis test |
| 'w' | Perform a write eye analysis test |
| 'c' | Perform a 2-D read eye analysis test |
| 'e' | Perform a 2-D write eye analysis test |
| 'a' | Print test start address |
| 'l' | Select Number of Iterations for Read/Write Eye Test |
| 't' | Specify test start address (default=0x0) |
| 's' | Select the DRAM Rank (default=1) |
+-----+
| Miscellaneous options |
+-----+
| 'i' | Print DDR information |
| 'v' | Verbose Mode ON/OFF |
| 'o' | Toggle cache enable/disable |
| 'b' | Toggle between 32/64-bit bus widths |
| 'q' | Exit the DRAM Test |
| 'h' | Print this help menu |
+-----+

Bus Width = 32, D-cache is enable, Verbose Mode is OFF, DDR ECC is DISABLED
```

11. The DDR test application is an interactive test, where the user can test the DDR for various memory ranges by selecting the appropriate command shown above.

12. The total range till which we can test is 4GB. So press '8' and hit <Enter>, it will start testing the selected range (4GB) with 15 different data patterns, starting from the logical address '0x0000000000000000'.

Starting Memory Test...

4096MB length - Address 0x0...

TEST	ERROR COUNT	PER-BYTE-LANE #0 , #1 , #2 , #3	ERROR COUNT	TIME (sec)
MT0(0)	0	0, 0, 0, 0	0	56.478923
MT0(1)	0	0, 0, 0, 0	0	59.575592
MT0(2)	0	0, 0, 0, 0	0	59.575954
MT0(3)	0	0, 0, 0, 0	0	59.575611
MT0(4)	0	0, 0, 0, 0	0	59.576091
MT0(5)	0	0, 0, 0, 0	0	59.575820
MT0(6)	0	0, 0, 0, 0	0	59.576347
MT0(7)	0	0, 0, 0, 0	0	59.575901
MT0(8)	0	0, 0, 0, 0	0	59.576187
MT0(9)	0	0, 0, 0, 0	0	67.647727
MT0(10)	0	0, 0, 0, 0	0	67.647453
MT0(11)	0	0, 0, 0, 0	0	70.861190
MT0(12)	0	0, 0, 0, 0	0	70.861312
MT0(13)	0	0, 0, 0, 0	0	70.861267
MT0(14)	0	0, 0, 0, 0	0	70.861190

Bus Width = 32, D-cache is enable, Verbose Mode is OFF, DDR ECC is DISABLED

- In the 'src' tab, a document named 'ZYNQMP_DRAM_DIAGNOSTICS_TEST.doc' would be available, which briefs about the test patterns being used.

