Principals of Operation

Brett Bloethner | CSCI E-93

Overview

This system implements a basic 16-bit word size and an overall design similar to the MIPS architecture. At its core is a load/store design with 16 general purpose registers. Memory access is restricted to only load and store instructions and the novel feature included is a hardware multiplier.

Instruction Types


R-Type

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	opc	ode			r	S			r	L			r	d	

R type instructions are triple register instructions used primarily for arithmetic operations. Rs is the register source while rt is the register target and rd is the register destination. Arithmetic operations are performed on the values of rs and rt while the result is stored as the value of register rd.

R-type instructions include: ADD, SUB, AND, OR, XOR, NOR, SLT, SGT, SET


F-Type



F-type instructions are double register instructions. Unlike the R-type instructions, F-type instructions don't include a register target operand. Instead, rs is mutated using a constant value implied by the instruction (e.g. shift left logical shifts 1 and has no shift amount). This is done to free up the 4 lowest bits in the instruction word, allowing us to add a function operand and ultimately integrate more instructions.

F-type instructions include: SLL, SLA, SRA, SWVA, LWVA

I-Type



The I-type instruction includes an opcode as well as a registry destination and a 1-byte immediate value. This instruction type is used primarily by the or immediate and the load upper

immediate instructions. By using these two instructions together the computer is able to load a 16bit word into a register which can then be included in other pseudo instructions. Branch on equal to zero also uses this instruction type to branch to an immediate address offset constant if rd is zero. All branch pseudo operations are then built upon the branch on zero instruction.

I-type instructions include: ORI, LUI, BEZ

J-Type

15 1	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	code						Addre	ess :	Immed	diate				

The J-type instruction includes an opcode as well as a direct address constant of 12-bits. It is used for the jump instruction.

J-type instructions include: J

Instructions

There are 19 instructions along with 11 pseudo instructions. One of my challenges was that I wanted to see if I could get all the instructions to fit within the 16 combinations allowed by the 4-bit opcode. I hope to streamline my instructions to all fit within into the 4-bit opcode and omit these function operands as I discover more about the project and identify certain instructions that may not really be needed.

Arithmetic Instructions

Add | R-Type | Register Addressing

	/ -		0												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0x	00			r	5			r	t			r	d	
Form	nat				ADD:	\$rd, \$	rs, \$rt								
Purp	ose				Add v	alue	n one	reg to	anoth	ner, st	ore pr	oduct	in a th	nird re	g.
Opei	ration				\$rd =	\$rs +	\$rt								
Side	Effect	S			no sid	le eff	ects								

Add Immediate | Pseudo Instruction

Format	ADDI \$rs, \$rd, immediate
Purpose	Add const to value in a reg, store product in another reg.
	<pre>lui \$at, upper(immediate) ori \$at, lower(immediate)</pre>
	add \$rd, \$rs, \$at
Side Effects	Register \$at is used temporarily to construct the immediate 16-bit value.

Subtract | R-Type | Register Addressing

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0x	01			r	S			r	t			r	d	
Form	nat				SUB \$	5rd, \$	rs, \$rt								
Purp	ose				Subtr	act co	nst fr	om va	lue in	a reg,	store	result	in thir	d reg.	
Ope	ration				\$rd =	\$rs -	\$rt								
Side	Effect	S			none										

Subtract Immediate | Pseudo Instruction

Format	SUBI \$rs, \$rd, immediate
Purpose	Subtract const from value in a reg, store product in another reg.
	<pre>lui \$at, upper(immediate) ori \$at, lower(immediate) sub \$rd, \$rs, \$at</pre>
Side Effects	Register \$at is used temporarily to construct the immediate 16-bit value.

And | R-Type | Register Addressing

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0x	02			r	S			r	t			r	d	
Form	at				AND	\$rd, \$	rs, \$rt								
Purp	ose				Cond	uct bi	twise .	AND b	etwee	n to r	eg valu	ues, st	ore re	sults i	n
					third	reg.									
Oper	ation				\$rd =	\$rs 8	ι \$rt								
Side	Effect	S			No si	de eff	ects								

And Immediate | Pseudo Instruction

Format	ANDI \$rs, \$rd, immediate											
Purpose	Conduct bitwise AND between one reg value and a const, store											
	ult in another reg.											
	<pre>lui \$at, upper(immediate) ori \$at, lower(immediate)</pre>											
	<pre>ori \$at, lower(immediate)</pre>											
	and \$rd, \$rs, \$at											
Side Effects	Register \$at is used temporarily to construct the immediate 16-bit value.											

OR | R-Type | Register Addressing

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0x	03			r	S			r	t			r	d	
Form	nat				OR \$1	d, \$rs	s, \$rt								
Purp	ose				Cond third		twise	OR be	tween	two r	eg val	ues, st	tore re	esults i	n
Oper	ation				\$rd =	\$rs	\$rt								
Side	Effect	S			No si	de eff	ects								

XOR | R-Type | Register Addressing

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0x	04			r	S			r	t			r	d	
Form	nat				XOR S	\$rd, \$	rs, \$rt								
Purp	ose				Cond	uct bi	twise	XOR b	etwee	n two	reg va	lues,	store	results	in
					third	reg.									
Oper	ration		•	•	\$rd =	\$rs ^	\$rt	•	•	•		•			
Side	Effect	S	•	•	No si	de eff	ects	•	•	•		•			

NOR | R-TYPE | Register Addressing

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0x	05			r	S			r	t			r	d	
Form	nat				NOR	\$rd, \$	rs, \$rt								
Purp	ose						bitwis	e NOR	betw	een tv	vo reg	value	s, stor	e resu	lts in
					third	reg.									
Oper	ration				\$rd =	\$rs N	IOR \$r	t							
Side	Effect	S			No si	de eff	ects								

Comparison Based Instructions

Set Less Than | R-Type | Register Addressing

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0x	06			r	5			r	t			r	d	
Form	nat				SLT\$	rd, \$r	s, \$rt								
Purp	ose				Cond	uct le	ss thai	n com	pariso	n betv	veen t	wo re	g value	es, sto	re
					TF res	sult ir	third	reg.							
Oper	ration				If \$rs	< \$rt	\$rd = :	1; else	\$rd =	0;					
Side	Effect	S			No si	de eff	ects								

Set Greater Than | R-Type | Pseudo Instruction

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0x	07			r	rs rt rd									
Format SGT \$rd, \$rs, \$rt															
Purpose Conduct greater than comparison between two reg values										alues,					
					store	TF re	sult in	third	reg.						
Oper	peration If \$rs > \$rt \$rd = 1; else \$rd = 0;											•			
Side	Effect	S			No si	de eff	ects								

Set Equal To | R-Type | Register Addressing

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0x	08			rs rt								r	d	
Form	Format SE						s, \$rt								

Purpose	Conduct equal to comparison between two reg values, store TF result in third reg.
Operation	If \$rs === \$rt \$rd = 1; else \$rd = 0;
Side Effects	No side effects

Set Less Than or Equal To | Pseudo Instruction

Format	SLTE \$rs, \$rt, \$rd
Purpose	Conduct less than or equal to comparison between two reg
	values, store TF result in third reg.
	<pre>slt \$c, \$rs, \$rt set \$rd, \$rs, ts or \$rd, \$rd, \$c</pre>
	set \$rd, \$rs, ts
	or \$rd, \$rd, \$c
Side Effects	Register \$c is used temporarily to hold the result of less than operation.

Set Greater Than or Equal To | Pseudo Instruction

out discussion and and its	
Format	SGTE \$rs, \$rt, \$rd
Purpose	Conduct greater than or equal to comparison between two reg
	values, store TF result in third reg.
	<pre>sgt \$c, \$rs, \$rt set \$rd, \$rs, ts or \$rd, \$rd, \$c</pre>
	set \$rd, \$rs, ts
	or \$rd, \$rd, \$c
Side Effects	Register \$c is used temporarily to hold the result of greater than operation.

Logical

Shift Left Logical | F-Type | Register Addressing with Function

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	0x09					rs rd 0000										
Form	nat				SLL \$	rd, \$r	S									
Purp	Purpose					Shift value of a reg left by 1 and store the result in a different										
					reg. Z	reg. Zeros are shifted in.										
Oper	ation				\$rd = \$rs << 1											
Side	Effect	S			No side effects											

Shift Right Arithmetic | F-Type | Register Addressing with Function

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	0 x	09			r	rs rd 0001								01			
Form	nat				SRA \$rd, \$rs												
Purp	Purpose							eg righ ifted i	•	and s	tore th	ne resu	ult in a	differ	ent		
Oper	ration				\$rd = \$rs >> 1												
Side	Side Effects					No side effects.											

Shift Right Logical | F-Type | Register Addressing with Function

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	0x	09			r	S			r	d			00	10			
Form	nat				SRL\$	SRL \$rd, \$rs											
Purp	ose				Shift value of a reg right by 1 and store the result in a different												
					reg. Zeros are shifted in.												
Opei	ration				\$rd = \$rs >> 1												
Side	Effect	S			No side effects.												

OR Immediate | I-Type | Immediate Addressing

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	0 x	0a			r	rd immediate											
Form	nat				ORI \$	ORI \$rd, immediate											
Purp	ose				Cond	Conduct a bitwise or on a reg and a constant. Store the results											
					back in the original reg.												
Oper	ration				\$rd = \$rd immediate												
Side	Effect	S			The old value in \$rd is wiped when the result of the OR												
					operation takes it place.												

Branching and Jumping Instructions

Branch On Zero | I-Type Branching | Immediate Addressing

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0x	0b			r	rs offset									
Form	nat				bez \$	rs, of	fset								
Purp	ose				Brand	h to t	he of	fset ad	dress	if the	condit	ion of	a regi	ster is	that
					it equ	ıals al	l zero:	s.							
Ope	ration				if \$rs === 0 PC = PC + 2 + (offset << 1); else PC = PC + 2										
Side	Effect	S			Branch on zero isn't very useful until combined with other comparison										
					instructions to create branching pseudo instructions. See below pseudo										
						ctions									

Branch on Greater Than | Pseudo Instruction

Format	BGT \$rs, \$rt, offset
Purpose	Branch to offset address if one reg value is greater than
	another.
	<pre>slte \$c, \$rs, \$rt bez \$c, offset</pre>
	bez \$c, offset
Side Effects	Register \$c is used temporarily to hold the result of site operation.

Branch Less Than | Pseudo Instruction

Format	BGT \$rs, \$rt, offset
Purpose	Branch to offset address if one reg value is less than another.
	sgte \$c, \$rs, \$rt
	bez \$c, offset

Side Effects	Register \$c is used temporarily to hold the result of sgte operation.	Ī
--------------	--	---

Branch on Equal To | Pseudo Instruction

Format	BET \$rs, \$rt, offset
Purpose	Branch to offset address if one reg value is equal to another.
	xor \$c, \$rs, \$rt bez \$c, offset
	bez \$c, offset
Side Effects	Register \$c is used temporarily to hold the result of xor operation. Xor is a
	logical operation but is using \$c in this case because its being used for a
	comparison operation.

Branch Greater Than or Equal To | Pseudo Instruction

Format	BGTE \$rs, \$rt, offset
Purpose	Branch to offset address if one reg value is greater than or
	equal to another.
	<pre>slt \$c, \$rs, \$rt bez \$c, offset</pre>
	bez \$c, offset
Side Effects	Register \$c is used temporarily to hold the result of sgte operation.

Jump | I-Type Jumping | Immediate Addressing

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0x	0c			target										
Form	nat				J targ	et									
Purp	ose		Jump to address target after sign extension and left shift of 1												
Ope	ration				PC = target << 1										
Side	Effect	S		PC counter will jump to a new address and execute that											
					instru	uction	١.								

Load / Store Instructions

Store Word Variable Address | F-Type | Register Addressing with Function

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0 x	0d			r	rs address 0001								01	
Form	nat			SWVA \$rs, offset(\$address)											
Purp	ose				Store a word from a reg into memory at the address given in another reg										
Ope	ration				memory[\$address + offset] = \$rs;										
Side	Effect	S		No side effects.										_	

Store Word | Pseudo Instruction

Format	SW \$rs, address
--------	------------------

Purpose	Store a word from a reg into memory at the address given in a
	constant.
	<pre>lui \$at, upper(address) ori \$at, lower(address)</pre>
	ori \$at, lower(address)
	swva \$at, \$rs
Side Effects	Assembler will make use of \$at for constructing the 16-bit word via load
	upper immediate and or immediate from the address constant provided.

Load Word Variable Address | F-Type | Register Addressing with Function

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0 x	0 d			r	d		address 0010							
Form	nat			LWVA \$rd, offset(\$address)											
Purp	ose			Load a word into a reg from the memory unit using an address											
					store	d in a	reg.								
Ope	ration			<pre>\$rd = memory[\$address + offset];</pre>											
Side	Effect	S		No side effects.											

Load Word | Pseudo

Format	LW \$rd, address
Purpose	Load a word into a reg from the memory unit using an address
	given in a constant.
	<pre>lui \$at, upper(address) ori \$at, lower(address) lwva \$rd, \$at</pre>
Side Effects	Assembler will make use of \$at for constructing the 16-bit word via load upper immediate and or immediate from the word in memory at the specified address.

LUI

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0 x	0e			r	d				:	immed	diate)		
Form	nat				LUI\$	rd, im	m								
Purp	ose			Load a constant into the upper 8 bits of a reg, making the lower										ower	
	8 bits all zeros.														
Oper	ation				\$rd =	(imm	<< 8)	;							
Side	Effect	The destination registers lower 8 bits will be zeros. This is													
					usually followed up by a ORI to fill the reg with a full word of										
data without any instruction										S.					

Novel Feature Instructions

MULT | R-Type | Register Addressing

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0x0f rs							r	t		0000				
Form	nat				MULT	Γ\$rs,	\$rt								

Purpose	Multiply \$rs and \$rt and store the two resulting values in HI and LO in the multiplier hardware unit
Operation	
Side Effects	SPR \$HI and \$LO will now contain the result of the
	multiplication operation and the data must be dealt with accordingly.

MFHI | R-Type | Register Addressing

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0f					r	d		SBZ				0001			
Form	MFHI \$rd														
Purp	ose		Move contents of the \$HI register in the multiplication												
					hardware to a general purpose reg.										
Oper	ration				\$rd = \$HI										
Side	Effect	No side effects.													

MFLO | R-Type | Register Addressing

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0f					r	rd SBZ 0010									
Form	MFLO \$rd														
Purp	Purpose					Move contents of the \$LO register in the multiplication									
					hardware to a general purpose reg.										
Ope	ration			\$rd = \$LO											
Side Effects					No side effects.										

Registers

The register strategy is similar to MIPS in this design except there are 16 16-bit general purpose registers. The general-purpose registers are outlined in the table below. Some GPR registers are reserved for specific uses while others can be used however the programmer likes. I anticipate having to change these register assignments as the project progresses. The design also includes a program counter register, instruction memory register, and memory data register similar to MIPS. There are \$HI and \$LO special purpose registers listed for the hardware multiplier.

Register #	Name	Usage
\$0	\$zero	Hard wired to value 0
\$1	none	Temporary register for anything
\$2	\$at	Reserved for assembler
\$3	\$c	Reserved for results of comparison operation involved in pseudo instructions
\$4 -\$5	\$v1-\$v2	Fn return values
\$5 - \$7	\$a1-\$a3	Fn arguments
\$8 -\$10	\$t1-\$t3	Temporary not preserved
\$11-\$13	\$s1-\$s3	Temporary preserved by subprogram
\$14	\$sp	Stack pointer

\$15	\$ra	Return address
N/A	\$HI	Stores upper half of the results of mult in the hardware multiplier (not a GPR and not in the register file)
N/A	\$LO	Stores lower half of the results of mult in the hardware multiplier (not a GPR and not in the register file)

Control Codes

Instructi	WriteRegD	WriteR	MemTo	WriteM	ReadM	Bran	ShouldL	ALUs	mu	Jum	орсо	ALU	ALU
on	est	eg	Reg	em	em	ch	UI				de	fn	Acti on
ADD	10	1	0	0	0	0	0	0	0	0	0x00	XXX	Add
SUB	10	1	0	0	0	0	0	0	0	0	0x01	XXX X	Sub
AND	10	1	0	0	0	0	0	0	0	0	0x02	XXX X	AND
OR	10	1	0	0	0	0	0	0	0	0	0x03	XXX X	OR
XOR	10	1	0	0	0	0	0	0	0	0	0x04	XXX X	XOR
NOR	10	1	0	0	0	0	0	0	0	0	0x05	XXX X	NOR
SLT	10	1	0	0	0	0	0	0	0	0	0x06	XXX X	Set on <
SGT	10	1	0	0	0	0	0	0	0	0	0x07	XXX	Set on >
SET	10	1	0	0	0	0	0	0	0	0	0x08	XXX X	Set on =
SLL	01	1	0	0	0	0	0	0	0	0	0x09	000	L Shift
SRA	01	1	0	0	0	0	0	0	0	0	0x09	000 1	A Shift
SRL	01	1	0	0	0	0	0	0	0	0	0x09	001 0	L Shift
ORI	00	1	0	0	0	0	0	1	0	0	0x0a	XXXX	OR
BEZ	xx	0	0	0	0	1	0	х	0	0	0x0b	xxxx	Sub
J	xx	0	0	0	0	0	0	Χ	0	1	0x0c	xxxx	XXXX
SWVA	xx	0	0	1	0	0	0	0	0	0	0x0d	000 1	Pass thru
LWVA	00	1	1	0	1	0	0	0	0	0	0x0d	001	Pass thur
LUI	00	1	0	0	0	0	1	Χ	0	0	0x0e	XXXX	XXXX
MULT	xx	0	0	0	0	0	0	0	1	0	0x0f	000	m. hdwr

Novel Feature

The novel feature I'm planning on implementing is a hardware multiplier. Originally, I wanted to do pipelining but my expertise with computer architecture is very much so at the novice level. To add to the difficulty, I plan to try and get all of the necessary instructions addressable by a 4-bit opcode strategy, leaving me with 16 possible real instructions. I'm curious to see if this would be enough if I compliment the 16 or fewer instructions with creative pseudo instructions.

Right now, I have all opcode combinations occupied and one instruction type (F-type) implements a function operand to further expand on the opcodes. I hope to cut down on the number of instructions I have so that I can remove that function operand, allowing me to add more functionality where the F-type instruction and its 4 function operand bits were previously used.

Assembler Language

The assembler language is also loosely modeled after MIPS and makes a heavy use of pseudo instructions although they may appear and feel like real instructions. The assembler makes heavy use of \$at while creating pseudo instructions designed to mimic "immediate" instructions and makes heavy use of the \$c register for pseudo instructions involving comparison operations. A typical assembler operation would include the operation symbol followed by a tab followed by the operands with each operand comma separated like below

```
ADD $t3, $t1, $t2
```

Comments could then be added by using the number sign where everything after the number sign will be ignored until the next return/line break.

```
\# example add operation ADD $t3, $t1, $t2 \# add t2 to t1 and set as value in t3
```

Data is loaded by a .data directive and where the label is separated from the value by a semicolon and a tab and all data is words so it's not necessary to put the data type unless its an ascii string. The .main directive delineates where the program execution will being.

```
# example add operation
.data
     var1: 3  # create a var with value of 3
     var2: .ascii "whats up"
.main
     ADDI $t3, $t1, var1 # add var1 to t1 and set as value in t3
```