

Please visit the <u>latest BP FPGA User Guide</u> for the latest guide. Current version: 01/10/2021

Vivado Setup

Before you run Vivado on KK9 (or other similar machine), make sure you source the settings file by running:

```
source /gro/cad/Xilinx/Vivado/2019.1/.settings64-Vivado.sh
```

To launch vivado, simply run the following command in the terminal

vivado &

(Optional) If you're planning to use VCS as the default vivado simulator, make sure you set the VCS_HOME and LM_LICENSE_FILE environment variables before launching Vivado. Note: you can also do it after you've launched Vivado by setting those two variables in the TCL console in Vivado.

```
export VCS_HOME=<path to vcs-mx/0-2018.09-SP2-6>
export LM LICENSE FILE=<your license file>
```

Packaging BlackParrot as a custom IP in Vivado

Add design sources to a project:

- 1) Check the reference documents below on how to start the basic steps
- While selecting the default part of your project, you may select Boards and select Genesys2 (Fig. 1) if you're working with Genesys2 boards. Hit Next and Finish
- 3) Under the **Sources** window, you can add all of the BlackParrot related files to generate a BlackParrot IP. Right-click anywhere in the **Sources** window and select **Add Sources**..
- 4) Select **Add or Create Design Sources -> Add Files** and add all the files you need. Note: Be careful while adding a ton of files as it would take the Vivado tool a long time to Update the Hierarchy and Compile Order
- 5) Vivado tool automatically detects file hierarchy, for example, bp_be has many submodules and Vivado will automatically add those files under bp_be once they're added as design sources.

6) Notice how adding a design file may cause a syntax error in Vivado (Fig. 2). That is because the file is written in SystemVerilog but has a file extension of .v. Vivado thinks that this is a Verilog file and doesn't understand the syntax. To resolve this issue, go to the **Source File Properties** window and change the file type from Verilog to SystemVerilog.




Fig. 1 Selecting Parts/Boards when creating a project




Fig. 2 Syntax error due to incorrect file type

- 7) You may still see some syntax error but that is ok because we have not yet added the dependent packages.
- 8) Now go ahead and add all of the files

Creating an IP with design source files:

- Once you've added all the files, go to Tools on the top and select Create and Package New IP
- 2) Choose **Package your current directory** and select the correct directory for your IP to be packaged
- 3) A new window will open up, on the left hand side, select Edit Packaged IP
- 4) Go through the packaging steps and modify the parameters accordingly
- 5) For port interface, start by right clicking anywhere in the Ports and Interface window and choose **Add Bus Interface...** This allows you to better pack all the relevant IOs into a nicely packed bus format for the GUI
- 6) The Interface Definition allows you to select what kind of interface your signal is. Figure 3 shows a clock signal interface definition.
- 7) Next, map the correct interface's logic ports to IP physical ports (Fig. 4)
- 8) Once you're done with the other interfaces, make sure you associate those interfaces with a clock if needed. To do so, right click on the interface and select associate to clock.
- 9) As of now, there isn't a need for memory address mapping. But in the future, if multiple IO devices are supported, then it's necessary to segment the address so that the AXI interconnect IP will know where to direct the traffic
- 10) Once everything is done, go ahead and package the IP.

Reference documents:

Adding BlackParrot to Vivado block design

Import the newly created IP into Vivado IP Catalog

- 1) When you have your new Vivado project open somewhere and you would like to add your new IP, you must first add a new repository where you've created your IP catalog.
- 2) Click **IP Catalog** in the Flow Navigator on the left side
- 3) Once the IP catalog is open, right click anywhere within and select **Add Repository...**
- 4) Navigate to where the IP is located and hit **Select**
- 5) The IP should now be added and should be visible in the IP list.




Fig. 3 Clock interface setup




Fig. 4 Clock port mapping

Adding BP as an IP:

- 1) Create a new block design
- 2) In the block design window, right click and search for BlackParrot as your design
- 3) Select the BlackParrot IP and it should now be added to your block design
- To edit its parameters, double click the BlackParrot IP
- 5) To edit the files within the IP, right click and select Edit In Packager
- 6) A pop-up window should now appear and you can edit the IP mentioned in the earlier section

Reference documents: ug994-vivado-ip-subsystems

Block Design Description

Functionality of each IP in the block design:

- 1) See Fig. 5 7for the block design
- 2) **clk_wiz_100MHz**: use the system differential clock as a source to generate the a 100MHz clock
- 3) rst_clk_wiz_100MHz: generates a 100MHz active high/low synchronous reset
- 4) **axi_interconnect_0:** an asynchronous FIFO that converts the data from a 100MHz BlackParrot to a 225MHz Memory Interface Generator
- 5) Mig_7series_0 (MIG): a memory interface generator that converts AXI interface signals to DDR3 DRAM controller signals. This IP needs to be manually changed and the values should follow genesys2 board guidelines. Also, check the MIS (Memory Interface Solution) document for more Vivado DDR3 details..
- 6) **BlackParrot_0:** BlackParrot_V0_2020_12_22 which currently supports all simulation for all unicore configuration
- 7) For future designs, connect BP IOs to board supported communication IOs (such as UARTLITE or other switches). The UART communication IO can be used to load in programs

Reference documents:

https://reference.digilentinc.com/reference/programmable-logic/genesys-2/reference-manual

ug586 7Seriies MIS




Fig. 5 Block design (left)




Fig. 6 Block design (middle)




Fig. 7 Block design (right)

Simulation

Simulation model:

- 1) Check Fig. 8 for simulation testbench setup
- 2) The simulation consists of a top level testbench that connects BP with a DDR3 model (provided by Xilinx and Micron), a block diagram design (BP + clk/rst + axi interconnect), and a program loader (that is the host + nbf_loader from BP).
- 3) With the provided scripts, VCS will be chosen as the default simulator with the simulation time set to 1ms. The proj_setup.tcl will set up the compilation, elaboration, and simulation flags
- 4) To add more VCS flags, click **Tools -> Setting -> Simulation**
- 5) Fig. 9 whos all the tabs in the simulation settings window
- 6) After the block diagram is design and all the ip files are generated, we have to add all of the simulation sources located in the bp_packaged_ip/tb
- 7) Vivado should automatically identify the hierarchy of the files
- 8) Make sure you set "sim_tb_top.v" as your top

Simulation breakdown:

- 1) BP waits for the MIG to be calibrated before doing anything. The calibration usually takes about 50,000,000ps to complete. Once the calibration is completed, BP will come out of reset
- 2) The DRAM's memory in the region of 0x0 0xffff is initialized to 0 through a file called "mem_init.txt"
- 3) The nbf files are loaded into BP through the bp_nonsynth_tb_top (host + nbf loader). Prog.nbf and bootrom.mem are located in the bp_packaged_IP/tb
- 4) Once the simulation is launched, it will go through compilation, elaboration, and finally simulation.

Simulation hints/tips:

- 1) Simulation may be slow so be patient. Try out the smaller programs first to ensure it is working
- 2) Many components in the original blackparrot non-synth to are commented out, like importing C functions. Thus you may not see many of the printouts from black-parrot RTL simulation. Don't freak out, you should still be able to see PASS/FAIL when the test is done.
- 3) You may also increase the BP operating frequency to higher than 100MHz, though that has led to other problems that you need to solve such as available FIFO slots in the AXI interconnect IP.

4) Sequences such as 5555, 9999, AAAA, 6666 are written into the DRAM during its initial calibration process. So don't be afraid about seeing those values initially in the simulation printout.




Fig. 8 BlackParrot simulation setup




Fig. 9 Simulation settings window

Other reference documents: IHI0022E_amba_axi_and_ace_protocol_spec pg267-axi-vip

TCL Script Draft

```
# set your paths and variables
set bp ip path <path to your bp ip location>/bp packaged IP
set vcs bin path <path to vcs bin>
set vcs lib path <path to where you want your compiled vcs lib>
set ::env(VCS HOME) <path to your vcs home>
set ::env(LM LICENSE FILE) <your license key>
set proj name <proj name of your choice>
set proj path <path to your proj>
# compile vcs library to use vcs as a simulator in Vivado
compile simlib -simulator vcs -simulator exec path $vcs bin path -family all -language
all -library all -dir $vcs lib path -no ip compile
# project creation
create project $proj name $proj path -part xc7k325tffg900-2
set property board part digilentinc.com:genesys2:part0:1.1 [current project]
# create block diagram design
create bd design "design 1"
# 100 MHz Clock
startgroup
create bd cell-type ip -vlnv xilinx.com:ip:clk wiz:6.0 clk wiz 0
set property name clk wiz 100MHz [get bd cells clk wiz 0]
set property -dict [list CONFIG.CLK IN1 BOARD INTERFACE {sys diff clock}
CONFIG.RESET BOARD INTERFACE {reset} CONFIG.RESET TYPE
{ACTIVE LOW} CONFIG.PRIM SOURCE {Differential clock capable pin}
CONFIG.CLKIN1 JITTER PS {50.0} CONFIG.MMCM CLKFBOUT MULT F {5.000}
CONFIG.MMCM CLKIN1 PERIOD (5.000) CONFIG.MMCM CLKIN2 PERIOD (10.0)
CONFIG.RESET PORT {resetn} CONFIG.CLKOUT1 JITTER {112.316}
CONFIG.CLKOUT1 PHASE ERROR {89.971}] [get bd cells clk wiz 100MHz]
apply bd automation -rule xilinx.com:bd rule:board -config { Board Interface
{sys diff clock ( System differential clock ) } Manual Source {Auto}} [get bd intf pins
clk wiz 100MHz/CLK IN1 D]
apply bd automation -rule xilinx.com:bd rule:board -config { Board Interface {reset (
Reset ) } Manual Source {New External Port (ACTIVE LOW)}} [get bd pins
clk wiz 100MHz/resetn]
endgroup
```

```
# 100 MHz Processor Reset
startgroup
create bd cell-type ip -vlnv xilinx.com:ip:proc sys reset:5.0 proc sys reset 0
set property name rst clk wiz 100MHz [get bd cells proc sys reset 0]
set property -dict [list CONFIG.RESET BOARD INTERFACE {reset}] [get bd cells
rst clk wiz 100MHz]
apply bd automation -rule xilinx.com:bd rule:clkrst -config {Clk
"/clk wiz 100MHz/clk out1 (100 MHz)" } [get bd pins
rst clk wiz 100MHz/slowest sync clk]
apply bd automation -rule xilinx.com:bd rule:board -config { Board Interface {reset (
Reset ) } Manual Source {Auto}} [get bd pins rst clk wiz 100MHz/ext reset in]
connect bd net [get bd pins clk wiz 100MHz/locked] [get bd pins
rst clk wiz 100MHz/dcm locked]
endgroup
# BlackParrot
set property ip repo paths $bp ip path [current project]
update ip catalog
startgroup
create bd cell-type ip -vlnv bjump.org:user:BlackParrot:0.2020.12.22 BlackParrot 0
set property -dict [list CONFIG.axi lite data width p {64}] [get bd cells BlackParrot 0]
connect bd net [get bd pins BlackParrot 0/clk i] [get bd pins
clk wiz 100MHz/clk out1]
endgroup
# AXI Interconnect
startgroup
create bd cell-type ip -vlnv xilinx.com:ip:axi interconnect:2.1 axi interconnect 0
set property -dict [list CONFIG.NUM MI {1} CONFIG.ENABLE ADVANCED OPTIONS
{1}] [get bd cells axi interconnect 0]
connect bd net [get bd pins clk wiz 100MHz/clk out1] [get bd pins
axi interconnect 0/S00 ACLK]
connect bd intf net [get bd intf pins BlackParrot 0/M AXI FULL DRAM]
-boundary type upper [get bd intf pins axi interconnect 0/S00 AXI]
endgroup
# Memory Interface Generator (MIG)
startgroup
```

```
create bd cell-type ip -vlnv xilinx.com:ip:mig 7series:4.2 mig 7series 0
apply board connection -board interface "ddr3 sdram" -ip intf
"mig 7series 0/mig ddr interface" -diagram "design 1"
#set property -name {CONFIG.XML INPUT FILE} -value {mig a.prj} -objects
[get bd cells mig 7series 0]
#set property -name {CONFIG.RESET BOARD INTERFACE} -value {Custom}
-objects [get bd cells mig 7series 0]
#set_property -name {CONFIG.MIG_DONT_TOUCH PARAM} -value {Custom}
-objects [get bd cells mig 7series 0]
#set property -name {CONFIG.BOARD MIG PARAM} -value {ddr3 sdram} -objects
[get bd cells mig 7series 0]
connect bd intf net-boundary type upper [get bd intf pins
axi interconnect 0/M00 AXI] [get bd intf pins mig 7series 0/S AXI]
connect_bd_net [get_bd_ports reset] [get_bd_pins mig_7series_0/sys_rst]
connect bd net [get bd pins mig 7series 0/ui clk] [get bd pins
axi interconnect 0/ACLK]
connect bd net [get bd pins mig 7series 0/ui clk] [get bd pins
axi interconnect 0/M00 ACLK]
connect bd net [get bd pins mig 7series 0/aresetn] [get bd pins
inv logic gate 2/Res]
endgroup
# Other logic gates and net connection
startgroup
create bd cell-type ip -vlnv xilinx.com:ip:util vector logic:2.0 util vector logic 0
set property name inv logic gate 0 [get bd cells util vector logic 0]
set property -dict [list CONFIG.C SIZE {1} CONFIG.C OPERATION {not}
CONFIG.LOGO FILE {data/sym notgate.png}] [get bd cells inv logic gate 0]
copy bd objs / [get bd cells {inv logic gate 0}]
copy bd objs / [get bd cells {inv logic gate 0}]
create bd cell-type ip -vlnv xilinx.com:ip:util vector logic:2.0 util vector logic 0
set property name or logic gate [get bd cells util vector logic 0]
set property -dict [list CONFIG.C SIZE {1} CONFIG.C OPERATION {or}
CONFIG.LOGO FILE {data/sym orgate.png}] [get bd cells or logic gate]
connect bd net [get bd pins mig 7series 0/init calib complete] [get bd pins
inv logic gate 0/Op1]
connect bd net [get bd pins inv logic gate 0/Res] [get bd pins or logic gate/Op1]
connect bd net [get bd pins rst clk wiz 100MHz/mb reset] [get bd pins
or logic gate/Op2]
connect bd net [get bd pins or logic gate/Res] [get bd pins BlackParrot 0/reset i]
```

```
connect bd net [get bd pins inv_logic_gate_1/Op1] [get_bd_pins or_logic_gate/Res]
connect bd net [get bd pins inv logic gate 1/Res] [get bd pins
axi interconnect 0/S00 ARESETN]
connect bd net [get bd pins mig 7series 0/ui clk sync rst] [get bd pins
inv logic gate 2/Op1]
connect bd net [get bd pins inv logic gate 2/Res] [get bd pins
axi_interconnect_0/ARESETN]
connect bd net [get bd pins axi interconnect 0/M00 ARESETN] [get bd pins
inv logic gate 2/Res]
set property CONFIG.ASSOCIATED BUSIF (S AXI BP IO IN) [get bd ports
/clk 100MHz out]
set property CONFIG.ASSOCIATED BUSIF (S AXI BP IO IN:M AXI BP IO OUT)
[get bd ports/clk 100MHz out]
endgroup
# IO interface
startgroup
create bd intf port-mode Slave -vlnv xilinx.com:interface:aximm rtl:1.0
S AXI BP IO IN
set property -dict [list CONFIG.CLK DOMAIN {design 1 clk wiz 0 0 clk out1}
CONFIG.PROTOCOL {AXI4LITE} CONFIG.DATA_WIDTH {64} CONFIG.HAS_BURST
{0} CONFIG.HAS CACHE {0} CONFIG.HAS LOCK {0} CONFIG.HAS QOS {0}
CONFIG.HAS REGION {0}] [get bd intf ports S AXI BP IO IN]
connect bd intf net [get bd intf ports S AXI BP IO IN] [get bd intf pins
BlackParrot 0/S AXI LITE IO IN]
create bd intf port-mode Master-vlnv xilinx.com:interface:aximm rtl:1.0
M AXI BP IO OUT
set property -dict [list CONFIG.CLK DOMAIN {design 1 clk wiz 0 0 clk out1}]
CONFIG.PROTOCOL {AXI4LITE} CONFIG.DATA WIDTH {64} CONFIG.HAS BURST
(0) CONFIG.HAS CACHE (0) CONFIG.HAS LOCK (0) CONFIG.HAS QOS (0)
CONFIG.HAS REGION {0}] [get bd intf ports M AXI BP IO OUT]
connect bd intf net [get bd intf ports M AXI BP IO OUT] [get bd intf pins
BlackParrot 0/M AXI LITE IO OUT]
create bd port -dir O init calib complete
connect bd net [get bd ports init calib complete] [get bd pins
mig 7series 0/init calib complete]
create bd port -dir O -type rst reset 100MHz out
connect bd net [get bd ports reset 100MHz out] [get bd pins or logic gate/Res]
create bd port -dir O -type clk clk 100MHz out
```

```
connect bd net [get bd ports clk 100MHz out] [get bd pins
clk wiz 100MHz/clk out1]
endgroup
# Excluding memory segment
exclude bd addr seg [get bd addr segs BlackParrot 0/S AXI LITE IO IN/Reg]
-target address space [get bd addr spaces S AXI BP IO IN]
# Block design cleanup and validation
regenerate bd layout
save bd design
validate bd design
# Create HDL wrapper
startgroup
set dir [get property DIRECTORY [current project]]
set name [get_property NAME [current_project]]
set bdFile [get_files ${dir}/${name}.srcs/sources 1/bd/*.bd]
make wrapper -files [get files $bdFile] -top
add files -norecurse [get files
$\{\dir\}\$\{\name\}.\srcs\/\sources 1\/\bd\/\design 1\/\hd\/\design 1 wrapper.v\]
endgroup
# Generate Output Products
export ip user files -of objects [get ips design 1 BlackParrot 0 0] -no script -sync
-force -quiet
generate target all [get_files $bdFile]
export simulation -of objects [get files
${dir}/project 4.srcs/sources 1/bd/design 1/design 1.bd] -directory
${dir}/project 4.ip user files/sim scripts-ip user files dir ${dir}/project 4.ip user files
-ipstatic source dir ${dir}/project 4.ip user files/ipstatic -lib map path [list
{modelsim=${dir}/project 4.cache/compile simlib/modelsim}
{questa=${dir}/project 4.cache/compile simlib/questa}
{ies=${dir}/project 4.cache/compile simlib/ies}
{xcelium=${dir}/project 4.cache/compile simlib/xcelium} {vcs=${vcs lib path}}
{riviera=${dir}/project 4.cache/compile simlib/riviera}] -use ip compiled libs -force
-quiet
-use ip compiled libs -force -quiet
report ip status -name ip status
```

```
launch runs -jobs 72 design 1 synth 1
# Setting VCS as default simulator
set property target simulator VCS [current project]
set property compxlib.vcs compiled library dir $vcs lib path [current project]
# Adding simulation files
set property SOURCE_SET sources_1 [get_filesets sim_1]
add files -fileset sim 1 -norecurse [join "
 $bp ip path/tb/axi lite to bp lite client.sv
 $bp ip path/tb/bp be pkg.sv
 $bp ip path/tb/bp common aviary defines.svh
 $bp ip path/tb/bp common aviary pkg.sv
 $bp ip path/tb/bp common bedrock if.svh
 $bp ip path/tb/bp common cache engine if.svh
 $bp ip path/tb/bp common core if.svh
 $bp ip path/tb/bp common csr defines.svh
 $bp ip path/tb/bp common defines.svh
 $bp ip path/tb/bp common pkg.sv
 $bp ip path/tb/bp common rv64 defines.svh
 $bp ip path/tb/bp lite to axi lite master.sv
 $bp_ip_path/tb/bp_me_pkg.sv
 $bp ip path/tb/bp nonsynth host.sv
 $bp ip path/tb/bp nonsynth if verif.sv
 $bp ip path/tb/bp nonsynth nbf loader.sv
 $bp ip path/tb/bp nonsynth tb top.sv
 $bp ip path/tb/bp nonsynth tb top wrapper.v
 $bp ip path/tb/bsg buf.sv
 $bp ip path/tb/bsg bus pack.sv
 $bp ip path/tb/bsg circular ptr.sv
 $bp ip path/tb/bsg clkgate optional.sv
 $bp ip path/tb/bsg counter up down.sv
 $bp ip path/tb/bsg decode.sv
 $bp ip path/tb/bsg decode with v.sv
 $bp ip path/tb/bsg defines.v
 $bp ip path/tb/bsg dff en.sv
 $bp ip path/tb/bsg dff reset en.sv
 $bp ip path/tb/bsg dff reset.sv
 $bp ip path/tb/bsg dff.sv
 $bp ip path/tb/bsg dlatch.sv
```

```
$bp ip path/tb/bsg fifo 1r1w small hardened.sv
 $bp ip path/tb/bsg fifo 1r1w small.sv
 $bp ip path/tb/bsg fifo 1r1w small unhardened.sv
 $bp ip path/tb/bsg fifo tracker.sv
 $bp ip path/tb/bsg flow counter.sv
 $bp ip path/tb/bsg mem 1r1w.sv
 $bp ip path/tb/bsg mem 1r1w sync.sv
 $bp_ip_path/tb/bsg_mem_1r1w_sync_synth.sv
 $bp ip path/tb/bsg mem 1r1w synth.sv
 $bp ip path/tb/bsg muxi2 gatestack.sv
 $bp ip path/tb/bsg mux.sv
 $bp_ip_path/tb/bsg_nand.sv
 $bp ip path/tb/bsg noc links.vh
 $bp ip path/tb/bsg noc pkg.v
 $bp ip path/tb/bsg nonsynth test rom.sv
 $bp ip path/tb/bsg nor3.sv
 $bp ip path/tb/bsg reduce.sv
 $bp ip path/tb/bsg rotate right.sv
 $bp ip path/tb/bsg strobe.sv
 $bp ip path/tb/bsg two fifo.sv
 $bp ip path/tb/bsg xnor.sv
 $bp_ip_path/tb/ddr3_model parameters.vh
 $bp ip path/tb/ddr3 model.sv
 $bp ip path/tb/sim tb top.v
 $bp ip path/tb/wiredly.v
 $bp ip path/tb/bootrom.mem
 $bp ip path/tb/mem init.txt
 $bp ip path/tb/prog.nbf
set property file type SystemVerilog [get files $bp ip path/tb/bsg noc pkg.v]
set property file type SystemVerilog [get files $bp ip path/tb/sim tb top.v]
set property file type {Verilog Header} [get files $bp ip path/tb/bsg defines.v]
update compile order-fileset sim 1
# Setting VCS simulation flags
set property -name {vcs.compile.vlogan.more_options} -value {-V +v2k -sverilog -assert
svaext +lint=TFIPC-L} -objects [get_filesets sim_1]
set property -name {vcs.elaborate.vcs.more options} -value {-sverilog -assert svaext
-lca +lint=TFIPC-L +noportcoerce} -objects [get_filesets sim_1]
set property -name {vcs.simulate.runtime} -value {1ms} -objects [get filesets sim 1]
```

```
set property -name {vcs.simulate.log all signals} -value {true} -objects [get filesets
sim 1]
# Launch simulation
launch simulation -install path $vcs bin path
# Create project
set ip_proj_name <ip_proj_name_of_your_choice>
set ip proj path <path to your ip proj>
set bp ip path <path to your bp ip location>
create project $ip proj name $ip proj path -part xc7k325tffg900-2
set property board part digilentinc.com:genesys2:part0:1.1 [current project]
# Turn off automatic hierarchy updates and automatic compilation order update
# If adding all the source file causes Vivado to freeze, it is suggested that you use the
# following command and perform manual hierarchy and compilation order update after
# adding all of the design sources
# set property source mgmt mode None [current project]
# Add design sources
startgroup
add files -norecurse [join "
 $bp ip path/src/axi lite to bp lite client.sv
 $bp ip path/src/bp be bypass.sv
 $bp ip path/src/bp be calculator top.sv
 $bp ip path/src/bp be csr.sv
 $bp ip path/src/bp be ctl defines.svh
 $bp ip path/src/bp be dcache decoder.sv
 $bp ip path/src/bp be dcache pipeline.svh
 $bp ip path/src/bp be dcache pkt.svh
 $bp ip path/src/bp be dcache.sv
 $bp ip path/src/bp be dcache tag info.svh
 $bp ip path/src/bp be dcache wbuf entry.svh
 $bp ip path/src/bp be dcache wbuf queue.sv
 $bp ip path/src/bp be dcache wbuf.sv
 $bp ip path/src/bp be detector.sv
```

```
$bp_ip_path/src/bp_be_director.sv
```

\$bp_ip_path/src/bp_be_instr_decoder.sv

\$bp_ip_path/src/bp_be_internal_if_defines.svh

\$bp ip path/src/bp be issue queue.sv

\$bp_ip_path/src/bp_be_mem_defines.svh

\$bp ip path/src/bp be pipe aux.sv

\$bp_ip_path/src/bp_be_pipe_ctl.sv

\$bp_ip_path/src/bp_be_pipe_fma.sv

\$bp_ip_path/src/bp_be_pipe_int.sv

\$bp_ip_path/src/bp_be_pipe_long.sv

\$bp_ip_path/src/bp_be_pipe_mem.sv

\$bp_ip_path/src/bp_be_pipe_sys.sv

\$bp_ip_path/src/bp_be_pkg.sv

\$bp ip path/src/bp be ptw.sv

\$bp_ip_path/src/bp_be_rec_to_fp.sv

\$bp_ip_path/src/bp_be_regfile.sv

\$bp_ip_path/src/bp_be_scheduler.sv

\$bp_ip_path/src/bp_be_top.sv

\$bp_ip_path/src/bp_burst_to_lite.sv

\$bp_ip_path/src/bp_cce_inst.svh

\$bp_ip_path/src/bp_cce_loopback.sv

\$bp_ip_path/src/bp_cfg.sv

\$bp_ip_path/src/bp_clint_slice.sv

\$bp_ip_path/src/bp_common_aviary_defines.svh

\$bp_ip_path/src/bp_common_aviary_pkg.sv

\$bp_ip_path/src/bp_common_bedrock_if.svh

\$bp_ip_path/src/bp_common_cache_engine_if.svh

\$bp_ip_path/src/bp_common_core_if.svh

\$bp_ip_path/src/bp_common_csr_defines.svh

\$bp_ip_path/src/bp_common_defines.svh

\$bp_ip_path/src/bp_common_pkg.sv

\$bp_ip_path/src/bp_common_rv64_defines.svh

\$bp_ip_path/src/bp_core_minimal.sv

\$bp_ip_path/src/bp_fe_bht.sv

\$bp_ip_path/src/bp_fe_btb.sv

\$bp_ip_path/src/bp_fe_defines.svh

\$bp_ip_path/src/bp_fe_icache.sv

\$bp_ip_path/src/bp_fe_icache.svh

\$bp_ip_path/src/bp_fe_instr_scan.sv

```
$bp ip path/src/bp fe pc gen.sv
$bp ip path/src/bp_fe_pkg.sv
$bp ip path/src/bp fe top.sv
$bp ip path/src/bp lite to axi lite master.sv
$bp ip path/src/bp lite to burst.sv
$bp ip path/src/bp logo.png
$bp ip path/src/bp me cache slice.sv
$bp ip path/src/bp me cce to cache.sv
$bp ip path/src/bp me cord to id.sv
$bp ip path/src/bp mem to axi master.sv
$bp ip path/src/bp mem wormhole.svh
$bp_ip_path/src/bp_ me pkg.sv
$bp ip path/src/bp mmu.sv
$bp_ip_path/src/bp pma.sv
$bp ip path/src/bp tlb.sv
$bp ip path/src/bp uce.sv
$bp ip path/src/bp unicore axi wrapper top timing ooc.xdc
$bp ip path/src/bp unicore axi wrapper top timing.xdc
$bp ip path/src/bp unicore.sv
$bp ip path/src/bp unicore with axi wrapper.sv
$bp ip path/src/bp unicore with axi wrapper top.v
$bp ip path/src/compareRecFN.v
$bp ip path/src/divSqrtRecFN small.v
$bp ip path/src/fNToRecFN.v
$bp ip path/src/HardFloat consts.vi
$bp ip path/src/HardFloat localFuncs.vi
$bp ip path/src/HardFloat primitives.v
$bp ip path/src/HardFloat rawFN.v
$bp ip path/src/HardFloat specialize.v
$bp ip path/src/HardFloat specialize.vi
$bp ip path/src/iNToRecFN.v
$bp ip path/src/isSigNaNRecFN.v
$bp ip path/src/mulAddRecFN.v
$bp ip path/src/recFNToFN.v
$bp ip path/src/recFNToIN.v
$bp ip path/src/recFNToRecFN.v
$bp ip path/src/bsg adder cin.sv
$bp ip path/src/bsg adder one hot.sv
$bp ip path/src/bsg arb fixed.sv
$bp ip path/src/bsg buf.sv
```

```
$bp ip path/src/bsg bus pack.sv
$bp ip path/src/bsg cache decode.sv
$bp ip path/src/bsg cache dma.sv
$bp ip path/src/bsg cache miss.sv
$bp ip path/src/bsg cache pkg.sv
$bp ip path/src/bsg cache sbuf queue.sv
$bp ip path/src/bsg cache sbuf.sv
$bp ip path/src/bsg cache.sv
$bp ip path/src/bsg cam 1r1w replacement.sv
$bp ip path/src/bsg cam 1r1w.sv
$bp ip path/src/bsg cam 1r1w sync.sv
$bp ip path/src/bsg cam 1r1w tag array.sv
$bp ip path/src/bsg circular ptr.sv
$bp ip path/src/bsg clkgate optional.sv
$bp ip path/src/bsg counter clear up.sv
$bp ip path/src/bsg counter set en.sv
$bp ip path/src/bsg counter up down.sv
$bp ip path/src/bsg crossbar o by i.sv
$bp_ip_path/src/bsg decode.sv
$bp ip path/src/bsg decode with v.sv
$bp ip path/src/bsg defines.v
$bp_ip_path/src/bsg_dff chain.sv
$bp ip path/src/bsg dff en bypass.sv
$bp ip path/src/bsg dff en.sv
$bp ip path/src/bsg dff reset en bypass.sv
$bp ip path/src/bsg dff reset en.sv
$bp ip path/src/bsg dff reset set clear.sv
$bp ip path/src/bsg dff reset.sv
$bp ip path/src/bsg dff.sv
$bp ip path/src/bsg dlatch.sv
$bp ip path/src/bsg encode one hot.sv
$bp ip path/src/bsg expand bitmask.sv
$bp ip path/src/bsg fifo 1r1w small hardened.sv
$bp ip path/src/bsg fifo 1r1w small.sv
$bp ip path/src/bsg fifo 1r1w small unhardened.sv
$bp ip path/src/bsg fifo tracker.sv
$bp ip path/src/bsg flow counter.sv
$bp ip path/src/bsg idiv iterative controller.sv
$bp ip path/src/bsg idiv iterative.sv
$bp ip path/src/bsg Iru pseudo tree decode.sv
```

```
$bp ip path/src/bsg Iru pseudo tree encode.sv
$bp ip path/src/bsg mem 1r1w one hot.sv
$bp ip path/src/bsg mem 1r1w.sv
$bp ip path/src/bsg mem 1r1w sync.sv
$bp ip path/src/bsg mem 1r1w sync synth.sv
$bp ip path/src/bsg mem 1r1w synth.sv
$bp ip path/src/bsg mem 1rw sync mask write bit.sv
$bp ip path/src/bsg mem 1rw sync mask write bit synth.sv
$bp ip path/src/bsg mem 1rw sync mask write byte.sv
$bp ip path/src/bsg mem 1rw sync mask write byte synth.sv
$bp ip path/src/bsg mem 1rw sync.sv
$bp ip path/src/bsg mem 1rw sync synth.sv
$bp ip path/src/bsg mem 2r1w sync.sv
$bp ip path/src/bsg mem 2r1w sync synth.sv
$bp ip path/src/bsg mem 3r1w sync.sv
$bp ip path/src/bsg mem 3r1w sync synth.sv
$bp ip path/src/bsg mux bitwise.sv
$bp ip path/src/bsg muxi2 gatestack.sv
$bp ip path/src/bsg mux one hot.sv
$bp ip path/src/bsg mux segmented.sv
$bp ip path/src/bsg mux.sv
$bp_ip_path/src/bsg_nand.sv
$bp ip path/src/bsg noc links.vh
$bp ip path/src/bsg noc pkg.v
$bp ip path/src/bsg nor2.sv
$bp ip path/src/bsg nor3.sv
$bp ip path/src/bsg one fifo.sv
$bp ip path/src/bsg parallel in serial out dynamic.sv
$bp ip path/src/bsg priority encode one hot out.sv
$bp ip path/src/bsg priority encode.sv
$bp ip path/src/bsg reduce.sv
$bp ip path/src/bsg rotate left.sv
$bp ip path/src/bsg rotate right.sv
$bp ip path/src/bsg scan.sv
$bp ip path/src/bsg serial in parallel out dynamic.sv
$bp ip path/src/bsg shift reg.sv
$bp ip path/src/bsg strobe.sv
$bp ip path/src/bsg two fifo.sv
$bp ip path/src/bsg wormhole router pkg.sv
$bp ip path/src/bsg wormhole router.vh
```

```
$bp ip path/src/bsg xnor.sv
set property file type SystemVerilog [get files [join "
 $bp ip path/src/bsg noc pkg.v
 $bp ip path/src/divSqrtRecFN small.v
"11
set property top by unicore with axi wrapper top [current fileset]
set property top bp unicore with axi wrapper top [get filesets sim 1]
set property top lib xil defaultlib [get filesets sim 1]
endgroup
# run the following if you turned off the automatic hierarchy update and compilation
# order update
# set property source mgmt mode All [current project]
# update compile order -fileset sources 1
# update compile order -fileset sources 1
ipx::package project -root dir $bp ip path -vendor user.org -library user -taxonomy
/UserIP -force
# IP package identification
startgroup
set property vendor bjump.org [ipx::current core]
set property name BlackParrot [ipx::current_core]
set property version 0.1 [ipx::current_core]
set property display name BlackParrot [ipx::current core]
set property description BlackParrot v0 1 11d0890 [ipx::current core]
set property vendor display name {Bespoke Silicon Group} [ipx::current core]
set property company url {https://github.com/black-parrot/black-parrot}
[ipx::current core]
set_property_taxonomy_{/Embedded_Processing/Processor_/UserIP}_[ipx::current_core]
endgroup
# IP package file groups (adding logo and product guide)
startgroup
ipx::add file group -type product guide {} [ipx::current core]
ipx::add file $bp ip path/doc/BP Unicore Xilinx IP Product Guide.pdf
[ipx::get file groups xilinx productguide -of objects [ipx::current core]]
```

```
set property type pdf [ipx::get_files doc/BP Unicore Xilinx IP Product Guide.pdf
-of objects [ipx::get file groups xilinx productquide -of objects [ipx::current core]]]
ipx::add file group -type utility {} [ipx::current core]
ipx::add file doc/bp logo small.png [ipx::get file groups xilinx utilityxitfiles -of objects
[ipx::current core]]
set property type image [ipx::get files doc/bp logo small.png -of objects
[ipx::get file groups xilinx utilityxitfiles -of objects [ipx::current core]]]
endgroup
# IP package parameter customization
startgroup
set property display name {BP PARAMS P} [ipgui::get guiparamspec -name
"bp params p" -component [ipx::current core] ]
set property tooltip {BlackParrot Configuration} [ipgui::get guiparamspec -name
"bp params p" -component [ipx::current core] ]
set property widget {textEdit} [ipgui::get guiparamspec -name "bp params p"
-component [ipx::current core] ]
set property value validation type range long [ipx::get user parameters
bp params p -of objects [ipx::current core]]
set property value validation range minimum 0 [ipx::get user parameters
bp params p -of objects [ipx::current core]]
set property value validation range maximum 9 [ipx::get user parameters
bp params p -of objects [ipx::current core]]
set property display name {AXI_LITE_ADDR_WIDTH_P} [ipgui::get_guiparamspec_
-name "axi_lite_addr_width_p" -component [ipx::current core] ]
set property tooltip {Address has to be 32 or 64} [ipgui::get guiparamspec -name
"axi lite addr width p" -component [ipx::current core]]
set property widget {comboBox} [ipqui::get guiparamspec -name
"axi lite addr width p" -component [ipx::current core]]
set property value 64 [ipx::get user parameters axi lite addr width p -of objects
[ipx::current core]]
set property value 64 [ipx::get hdl parameters axi lite addr width p -of objects
[ipx::current core]]
set property value validation type list [ipx::get user parameters axi lite addr width p
-of objects [ipx::current core]]
set property value validation list {32 64} [ipx::get user parameters
axi lite addr width p -of objects [ipx::current core]]
```

```
set property display name {AXI_LITE_DATA_WIDTH_P} [ipgui::get_guiparamspec_
-name "axi lite data width p" -component [ipx::current core] ]
set property tooltip {AXI_LITE_DATA_WIDTH_P} [ipgui::get_guiparamspec -name
"axi lite data width p" -component [ipx::current core]]
set property widget {textEdit} [ipgui::get guiparamspec -name "axi lite data width p"
-component [ipx::current core] ]
set property enablement value false [ipx::get user parameters axi lite strb width lp
-of objects [ipx::current core]]
set property value tcl expr {\$axi_lite_data_width_p/8} [ipx::get_user_parameters
axi lite strb width lp -of objects [ipx::current core]]
ipgui::remove param -component [ipx::current_core] [ipgui::get_guiparamspec -name
"axi lite strb width lp" -component [ipx::current core]]
set_property display_name {AXI_FULL_ADDR_WIDTH_P} [ipgui::get_guiparamspec
-name "axi full addr width p" -component [ipx::current core] ]
set property tooltip {Address width for DRAM, up to 64-bits} [ipgui::get guiparamspec
-name "axi full addr width p" -component [ipx::current core]]
set property widget {textEdit} [ipgui::get guiparamspec -name "axi full addr width p"
-component [ipx::current core] ]
set_property display_name {AXI_FULL_DATA_WIDTH_P} [ipgui::get_guiparamspec
-name "axi full data width p" -component [ipx::current core]]
set property tooltip {Data width for DRAM} [ipgui::get guiparamspec -name
"axi full data width p" -component [ipx::current core]]
set property widget {comboBox} [ipgui::get guiparamspec -name
"axi full data width p" -component [ipx::current core]]
set property value 64 [ipx::get user parameters axi full data width p -of objects
[ipx::current core]]
set property value 64 [ipx::get hdl parameters axi full data width p -of objects
[ipx::current core]]
set property value validation type list [ipx::get user parameters axi full data width p
-of objects [ipx::current core]]
set property value validation list {32 64 128 256 512 1024} [ipx::get user parameters
axi full data width p -of_objects [ipx::current_core]]
set property display name {AXI FULL ID WIDTH P} [ipgui::get guiparamspec -name
"axi full id width p" -component [ipx::current core] ]
set property tooltip {number of devices supported} [ipgui::get guiparamspec -name
"axi_full_id_width_p" -component [ipx::current_core] ]
```

```
set property widget {textEdit} [ipqui::get guiparamspec -name "axi full id width p"
-component [ipx::current core] ]
set property display name {AXI_FULL_BURST_TYPE_P} [ipgui::get_guiparamspec_
-name "axi_full_burst_type_p" -component [ipx::current_core] ]
set property tooltip {Various AXI Burst Type} [ipgui::get guiparamspec -name
"axi full burst type p" -component [ipx::current core]]
set property widget {comboBox} [ipgui::get guiparamspec -name
"axi full burst type p" -component [ipx::current core]]
set property value validation type list [ipx::get user parameters axi full burst type p
-of objects [ipx::current core]]
set property value validation list {00 01 10 11} [ipx::get user parameters
axi full burst type p -of objects [ipx::current core]]
set_property enablement_value false [ipx::get_user_parameters axi full strb width lp
-of objects [ipx::current core]]
set property value tcl expr {$axi full data width p/8} [ipx::get user parameters
axi_full_strb_width_lp -of_objects [ipx::current core]]
ipgui::remove param -component [ipx::current_core] [ipgui::get_guiparamspec -name
"axi_full_strb_width_lp" -component [ipx::current_core]]
endgroup
# IP ports and interface
startgroup
ipx::add bus interface Clk [ipx::current core]
set property abstraction type vlnv xilinx.com:signal:clock rtl:1.0
[ipx::get bus interfaces Clk -of objects [ipx::current core]]
set property bus type vlnv xilinx.com:signal:clock:1.0 [ipx::get bus interfaces Clk
-of objects [ipx::current core]]
set property display name Clk [ipx::get bus interfaces Clk -of objects
[ipx::current core]]
set property description {Main processor clock} [ipx::get bus interfaces Clk -of objects
[ipx::current core]]
ipx::add bus parameter FREQ HZ [ipx::get bus interfaces Clk -of objects
[ipx::current core]]
ipx::add port map CLK [ipx::get bus interfaces Clk -of objects [ipx::current core]]
set property physical name clk i [ipx::get port maps CLK -of objects
[ipx::get bus interfaces Clk -of objects [ipx::current core]]]
ipx::add bus interface M AXI FULL DRAM [ipx::current core]
```

```
set property abstraction type vlnv xilinx.com:interface:aximm rtl:1.0
[ipx::get bus interfaces M AXI FULL DRAM -of objects [ipx::current core]]
set property bus type vlnv xilinx.com:interface:aximm:1.0 [ipx::get bus interfaces
M AXI FULL DRAM -of objects [ipx::current core]]
set property interface mode master [ipx::get bus interfaces M AXI FULL DRAM
-of objects [ipx::current core]]
set property display name M AXI FULL DRAM [ipx::get bus interfaces
M AXI FULL DRAM -of objects [ipx::current core]]
set_property description {AXI DRAM} [ipx::get_bus_interfaces M AXI FULL DRAM
-of objects [ipx::current core]]
ipx::add bus parameter NUM READ OUTSTANDING [ipx::get bus interfaces
M AXI FULL DRAM -of objects [ipx::current core]]
ipx::add bus parameter NUM WRITE OUTSTANDING [ipx::get bus interfaces
M AXI FULL DRAM -of objects [ipx::current core]]
ipx::add port map WLAST [ipx::get bus interfaces M AXI FULL DRAM -of objects
[ipx::current core]]
set property physical name m axi wlast o [ipx::get port maps WLAST -of objects
[ipx::get bus interfaces M AXI FULL DRAM -of objects [ipx::current core]]]
ipx::add_port_map BREADY [ipx::get_bus_interfaces M AXI FULL DRAM -of objects
[ipx::current core]]
set property physical name m axi bready o [ipx::get port maps BREADY -of objects
[ipx::get bus interfaces M AXI FULL DRAM -of objects [ipx::current core]]]
ipx::add port map AWLEN [ipx::get bus interfaces M AXI FULL DRAM -of objects
[ipx::current core]]
set property physical name m axi awlen o [ipx::get port maps AWLEN -of objects
[ipx::get bus interfaces M AXI FULL DRAM -of objects [ipx::current core]]]
ipx::add port map AWQOS [ipx::get bus interfaces M AXI FULL DRAM -of objects
[ipx::current_core]]
set property physical name m axi awgos o [ipx::get port maps AWQOS -of objects
[ipx::get bus interfaces M AXI FULL DRAM -of objects [ipx::current core]]]
ipx::add port map AWREADY [ipx::get bus interfaces M AXI FULL DRAM
-of objects [ipx::current core]]
set property physical name m axi awready i [ipx::get port maps AWREADY
-of objects [ipx::get bus interfaces M AXI FULL DRAM -of objects
[ipx::current core]]]
ipx::add port map ARBURST [ipx::get bus interfaces M AXI FULL DRAM
-of objects [ipx::current core]]
set property physical name m axi arburst o [ipx::get port maps ARBURST
-of objects [ipx::get bus interfaces M AXI FULL DRAM -of objects
[ipx::current core]]]
```

```
ipx::add port map AWPROT [ipx::get bus interfaces M AXI FULL DRAM -of objects
[ipx::current core]]
set property physical name m axi awprot o [ipx::get port maps AWPROT
-of objects [ipx::get bus interfaces M AXI FULL DRAM -of objects
[ipx::current core]]]
ipx::add port map RRESP [ipx::get bus interfaces M AXI FULL DRAM -of objects
[ipx::current core]]
set property physical name m axi rresp i [ipx::get port maps RRESP -of objects
[ipx::get bus interfaces M AXI FULL DRAM -of objects [ipx::current core]]]
ipx::add port map ARPROT [ipx::get bus interfaces M AXI FULL DRAM -of objects
[ipx::current core]]
set property physical name m axi arprot o [ipx::get port maps ARPROT -of objects
[ipx::get bus interfaces M AXI FULL DRAM -of objects [ipx::current core]]]
ipx::add port map RVALID [ipx::get bus interfaces M AXI FULL DRAM -of objects
[ipx::current core]]
set property physical name m axi rvalid i [ipx::get port maps RVALID -of objects
[ipx::get bus interfaces M AXI FULL DRAM -of objects [ipx::current core]]]
ipx::add_port_map AWID [ipx::get_bus_interfaces M_AXI_FULL_DRAM -of_objects
[ipx::current core]]
set property physical name m axi awid o [ipx::get port maps AWID -of objects
[ipx::get bus interfaces M AXI FULL DRAM -of objects [ipx::current core]]]
ipx::add port map RLAST [ipx::get bus interfaces M AXI FULL DRAM -of objects
[ipx::current core]]
set property physical name m axi rlast i [ipx::get port maps RLAST -of objects
[ipx::get bus interfaces M AXI FULL DRAM -of objects [ipx::current core]]]
ipx::add_port_map ARID [ipx::get_bus_interfaces M_AXI_FULL_DRAM -of_objects
[ipx::current core]]
set property physical name m axi arid o [ipx::get port maps ARID -of objects
[ipx::get bus interfaces M AXI FULL DRAM -of objects [ipx::current core]]]
ipx::add port map AWCACHE [ipx::get bus interfaces M AXI FULL DRAM
-of objects [ipx::current core]]
set property physical name m axi awcache o [ipx::get port maps AWCACHE
-of objects [ipx::get bus interfaces M AXI FULL DRAM -of objects
[ipx::current core]]]
ipx::add port map WREADY [ipx::get bus interfaces M AXI FULL DRAM -of objects
[ipx::current core]]
set property physical name m axi_wready_i [ipx::get_port_maps WREADY -of_objects
[ipx::get bus interfaces M AXI FULL DRAM -of objects [ipx::current core]]]
ipx::add port map WSTRB [ipx::get bus interfaces M AXI FULL DRAM -of objects
[ipx::current core]]
```

```
set property physical name m axi wstrb o [ipx::get port maps WSTRB -of objects
[ipx::get bus interfaces M AXI FULL DRAM -of objects [ipx::current core]]]
ipx::add port map BRESP [ipx::get bus interfaces M AXI FULL DRAM -of objects
[ipx::current core]]
set property physical name m axi bresp i [ipx::get port maps BRESP -of objects
[ipx::get bus interfaces M AXI FULL DRAM -of objects [ipx::current core]]]
ipx::add port map BID [ipx::get bus interfaces M AXI FULL DRAM -of objects
[ipx::current core]]
set property physical name m axi bid i [ipx::get port maps BID -of objects
[ipx::get bus interfaces M AXI FULL DRAM -of objects [ipx::current core]]]
ipx::add port map ARLEN [ipx::get bus interfaces M AXI FULL DRAM -of objects
[ipx::current core]]
set property physical name m axi arlen o [ipx::get port maps ARLEN -of objects
[ipx::get bus interfaces M AXI FULL DRAM -of objects [ipx::current core]]]
ipx::add port map ARQOS [ipx::get bus interfaces M AXI FULL DRAM -of objects
[ipx::current core]]
set property physical name m axi argos o [ipx::get port maps ARQOS -of objects
[ipx::get bus interfaces M AXI FULL DRAM -of objects [ipx::current core]]]
ipx::add port map RDATA [ipx::get bus interfaces M AXI FULL DRAM -of objects
[ipx::current core]]
set property physical name m axi rdata i [ipx::get port maps RDATA -of objects
[ipx::get bus interfaces M AXI FULL DRAM -of objects [ipx::current core]]]
ipx::add port map ARCACHE [ipx::get bus interfaces M AXI FULL DRAM
-of objects [ipx::current core]]
set property physical name m axi arcache o [ipx::get port maps ARCACHE
-of objects [ipx::get bus interfaces M AXI FULL DRAM -of objects
[ipx::current core]]]
ipx::add_port_map BVALID [ipx::get_bus_interfaces M AXI FULL DRAM -of objects
[ipx::current core]]
set property physical name m axi bvalid i [ipx::get port maps BVALID -of objects
[ipx::get bus interfaces M AXI FULL DRAM -of objects [ipx::current core]]]
ipx::add port map RREADY [ipx::get bus interfaces M AXI FULL DRAM -of objects
[ipx::current core]]
set property physical name m axi rready o [ipx::get port maps RREADY -of objects
[ipx::get bus interfaces M AXI FULL DRAM -of objects [ipx::current core]]]
ipx::add port map AWVALID [ipx::get bus interfaces M AXI FULL DRAM -of objects
[ipx::current core]]
set property physical name m axi awvalid o [ipx::get port maps AWVALID
-of objects [ipx::get bus interfaces M AXI FULL DRAM -of objects
[ipx::current core]]]
```

```
ipx::add port map ARSIZE [ipx::get bus interfaces M AXI FULL DRAM -of objects
[ipx::current core]]
set property physical name m axi arsize o [ipx::get port maps ARSIZE -of objects
[ipx::get bus interfaces M AXI FULL DRAM -of objects [ipx::current core]]]
ipx::add port map WDATA [ipx::get bus interfaces M AXI FULL DRAM -of objects
[ipx::current core]]
set property physical name m axi wdata o [ipx::get port maps WDATA -of objects
[ipx::get bus interfaces M AXI FULL DRAM -of objects [ipx::current core]]]
ipx::add port map AWSIZE [ipx::get bus interfaces M AXI FULL DRAM -of objects
[ipx::current core]]
set property physical name m axi awsize o [ipx::get port maps AWSIZE -of objects
[ipx::get bus interfaces M AXI FULL DRAM -of objects [ipx::current core]]]
ipx::add port map RID [ipx::get bus interfaces M AXI FULL DRAM -of objects
[ipx::current core]]
set_property physical_name m_axi_rid_i [ipx::get_port_maps RID -of_objects
[ipx::get bus interfaces M AXI FULL DRAM -of objects [ipx::current core]]]
ipx::add port map ARADDR [ipx::get bus interfaces M AXI FULL DRAM -of objects
[ipx::current core]]
set property physical name m axi araddr o [ipx::get port maps ARADDR -of objects
[ipx::get bus interfaces M AXI FULL DRAM -of objects [ipx::current core]]]
ipx::add port map WID [ipx::get bus interfaces M AXI FULL DRAM -of objects
[ipx::current core]]
set property physical name m axi wid o [ipx::get port maps WID -of objects
[ipx::get bus interfaces M AXI FULL DRAM -of objects [ipx::current core]]]
ipx::add port map AWADDR [ipx::get bus interfaces M AXI FULL DRAM -of objects
[ipx::current core]]
set property physical name m axi awaddr o [ipx::get port maps AWADDR
-of_objects [ipx::get_bus_interfaces M_AXI_FULL_DRAM -of_objects
[ipx::current core]]]
ipx::add port map ARREADY [ipx::get bus interfaces M AXI FULL DRAM
-of objects [ipx::current core]]
set property physical name m axi arready i [ipx::get port maps ARREADY
-of objects [ipx::get bus interfaces M AXI FULL DRAM -of objects
[ipx::current core]]]
ipx::add port map WVALID [ipx::get bus interfaces M AXI FULL DRAM -of objects
[ipx::current core]]
set property physical name m axi wvalid o [ipx::get port maps WVALID -of objects
[ipx::get bus interfaces M AXI FULL DRAM -of objects [ipx::current core]]]
ipx::add port map ARVALID [ipx::get bus interfaces M AXI FULL DRAM -of objects
[ipx::current core]]
```

```
set property physical name m axi arvalid o [ipx::get port maps ARVALID -of objects
[ipx::get bus interfaces M AXI FULL DRAM -of objects [ipx::current core]]]
ipx::add port map AWBURST [ipx::get bus interfaces M AXI FULL DRAM
-of objects [ipx::current core]]
set property physical name m axi awburst o [ipx::get port maps AWBURST
-of objects [ipx::get bus interfaces M AXI FULL DRAM -of objects
[ipx::current core]]]
ipx::add bus interface M AXI LITE IO OUT [ipx::current core]
set property abstraction type vlnv xilinx.com:interface:aximm rtl:1.0
[ipx::get bus interfaces M AXI LITE IO OUT -of objects [ipx::current core]]
set property bus type vlnv xilinx.com:interface:aximm:1.0 [ipx::get bus interfaces
M AXI LITE IO OUT -of objects [ipx::current core]]
set property interface mode master [ipx::get bus interfaces M AXI LITE IO OUT
-of objects [ipx::current core]]
set property display name M AXI LITE IO OUT [ipx::get bus interfaces
M AXI LITE IO OUT -of_objects [ipx::current_core]]
set property description {AXI4-LITE IO connection} [ipx::get bus interfaces
M AXI LITE IO OUT -of objects [ipx::current core]]
ipx::add bus parameter NUM READ OUTSTANDING [ipx::get bus interfaces
M AXI LITE IO OUT -of objects [ipx::current core]]
ipx::add_bus_parameter NUM_WRITE_OUTSTANDING [ipx::get_bus_interfaces
M AXI LITE IO OUT -of objects [ipx::current core]]
ipx::add port map BVALID [ipx::get bus interfaces M AXI LITE IO OUT -of objects
[ipx::current core]]
set property physical name m axi lite bvalid i [ipx::get port maps BVALID
-of objects [ipx::get bus interfaces M_AXI_LITE_IO_OUT -of_objects
[ipx::current core]]]
ipx::add port map RREADY [ipx::get bus interfaces M AXI LITE IO OUT -of objects
[ipx::current core]]
set property physical name m axi lite rready o [ipx::get port maps RREADY
-of objects [ipx::get bus interfaces M AXI LITE IO OUT -of objects
[ipx::current core]]]
ipx::add port map BREADY [ipx::get bus interfaces M AXI LITE IO OUT -of objects
[ipx::current core]]
set property physical name m axi lite bready o [ipx::get port maps BREADY
-of objects [ipx::get bus interfaces M AXI LITE IO OUT -of objects
[ipx::current core]]]
ipx::add port map AWVALID [ipx::get bus interfaces M AXI LITE IO OUT
-of objects [ipx::current core]]
```

```
set property physical name m axi lite awvalid o [ipx::get port maps AWVALID
-of objects [ipx::get bus interfaces M AXI LITE IO OUT -of objects
[ipx::current core]]]
ipx::add port map AWREADY [ipx::get bus interfaces M AXI LITE IO OUT
-of objects [ipx::current core]]
set property physical name m axi lite awready i [ipx::get port maps AWREADY
-of objects [ipx::get bus interfaces M AXI LITE IO OUT -of objects
[ipx::current core]]]
ipx::add port map AWPROT [ipx::get bus interfaces M AXI LITE IO OUT
-of objects [ipx::current core]]
set property physical name m axi lite awprot o [ipx::get port maps AWPROT
-of objects [ipx::get bus interfaces M AXI LITE IO OUT -of objects
[ipx::current core]]]
ipx::add port map WDATA [ipx::get bus interfaces M AXI LITE IO OUT -of objects
[ipx::current core]]
set property physical name m axi lite wdata o [ipx::get port maps WDATA
-of objects [ipx::get bus interfaces M AXI LITE IO OUT -of objects
[ipx::current core]]]
ipx::add port map RRESP [ipx::get bus interfaces M AXI LITE IO OUT -of objects
[ipx::current core]]
set property physical name m axi lite rresp i [ipx::get port maps RRESP -of objects
[ipx::get bus interfaces M AXI LITE IO OUT -of objects [ipx::current core]]]
ipx::add port map ARPROT [ipx::get bus interfaces M AXI LITE IO OUT -of objects
[ipx::current core]]
set property physical name m axi lite arprot o [ipx::get port maps ARPROT
-of objects [ipx::get bus interfaces M AXI LITE IO OUT -of objects
[ipx::current core]]]
ipx::add_port_map RVALID [ipx::get_bus_interfaces M AXI LITE IO OUT -of objects
[ipx::current core]]
set property physical name m axi lite rvalid i [ipx::get port maps RVALID
-of objects [ipx::get bus interfaces M AXI LITE IO OUT -of objects
[ipx::current core]]]
ipx::add port map ARADDR [ipx::get bus interfaces M AXI LITE IO OUT
-of objects [ipx::current core]]
set property physical name m axi lite araddr o [ipx::get port maps ARADDR
-of objects [ipx::get bus interfaces M AXI LITE IO OUT -of objects
[ipx::current core]]]
ipx::add port map AWADDR [ipx::get bus interfaces M AXI LITE IO OUT
-of objects [ipx::current core]]
```

```
set property physical name m axi lite awaddr o [ipx::get port maps AWADDR
-of objects [ipx::get bus interfaces M AXI LITE IO OUT -of objects
[ipx::current core]]]
ipx::add port map ARREADY [ipx::get bus interfaces M AXI LITE IO OUT
-of objects [ipx::current core]]
set property physical name m axi lite arready i [ipx::get port maps ARREADY
-of objects [ipx::get bus interfaces M AXI LITE IO OUT -of objects
[ipx::current core]]]
ipx::add port map WVALID [ipx::get bus interfaces M AXI LITE IO OUT -of objects
[ipx::current core]]
set property physical name m axi lite wvalid o [ipx::get port maps WVALID
-of objects [ipx::get bus interfaces M AXI LITE IO OUT -of objects
[ipx::current core]]]
ipx::add port map WREADY [ipx::get bus interfaces M AXI LITE IO OUT
-of objects [ipx::current core]]
set property physical name m axi lite wready i [ipx::get port maps WREADY
-of objects [ipx::get bus interfaces M AXI LITE IO OUT -of objects
[ipx::current core]]]
ipx::add port map ARVALID [ipx::get bus interfaces M AXI LITE IO OUT
-of objects [ipx::current core]]
set property physical name m axi lite arvalid o [ipx::get port maps ARVALID
-of objects [ipx::get bus interfaces M AXI LITE IO OUT -of objects
[ipx::current core]]]
ipx::add port map WSTRB [ipx::get bus interfaces M AXI LITE IO OUT -of objects
[ipx::current core]]
set property physical name m axi lite wstrb o [ipx::get port maps WSTRB
-of objects [ipx::get bus interfaces M AXI LITE IO OUT -of objects
[ipx::current core]]]
ipx::add port map BRESP [ipx::get bus interfaces M AXI LITE IO OUT -of objects
[ipx::current core]]
set property physical name m axi lite bresp i [ipx::get port maps BRESP
-of objects [ipx::get bus interfaces M AXI LITE IO OUT -of objects
[ipx::current core]]]
ipx::add_port_map RDATA [ipx::get_bus_interfaces M_AXI_LITE_IO_OUT -of_objects
[ipx::current core]]
set property physical name m axi lite rdata i [ipx::get port maps RDATA -of objects
[ipx::get bus interfaces M AXI_LITE_IO_OUT -of_objects [ipx::current_core]]]
```

ipx::add bus interface S AXI LITE IO IN [ipx::current core]

```
set property abstraction type vlnv xilinx.com:interface:aximm rtl:1.0
[ipx::get bus interfaces S AXI LITE IO IN -of objects [ipx::current core]]
set_property bus_type_vlnv xilinx.com:interface:aximm:1.0 [ipx::get bus interfaces
S AXI LITE IO IN -of objects [ipx::current core]]
set property display name S AXI LITE IO IN [ipx::get bus interfaces
S AXI LITE IO IN -of objects [ipx::current core]]
set property description {AXI4-LITE IO in} [ipx::get bus interfaces S AXI LITE IO IN
-of objects [ipx::current core]]
ipx::add bus parameter NUM READ OUTSTANDING [ipx::get bus interfaces
S AXI LITE IO IN -of objects [ipx::current core]]
ipx::add bus parameter NUM WRITE OUTSTANDING [ipx::get bus interfaces
S AXI LITE IO IN -of objects [ipx::current core]]
ipx::add port map BVALID [ipx::get bus interfaces S AXI LITE IO IN -of objects
[ipx::current core]]
set property physical name s axi lite bvalid o [ipx::get port maps BVALID
-of objects [ipx::get bus interfaces S AXI LITE IO IN -of objects [ipx::current core]]]
ipx::add port map RREADY [ipx::get bus interfaces S AXI LITE IO IN -of objects
[ipx::current core]]
set property physical name s axi lite rready i [ipx::get port maps RREADY
-of objects [ipx::get bus interfaces S AXI LITE IO IN -of objects [ipx::current core]]]
ipx::add port map BREADY [ipx::get bus interfaces S AXI LITE IO IN -of objects
[ipx::current core]]
set property physical name s axi lite bready i [ipx::get port maps BREADY
-of objects [ipx::get bus interfaces S AXI LITE IO IN -of objects [ipx::current core]]]
ipx::add port map AWVALID [ipx::get bus interfaces S AXI LITE IO IN -of objects
[ipx::current core]]
set property physical name s axi lite awvalid i [ipx::get port maps AWVALID
-of objects [ipx::get bus interfaces S AXI LITE IO IN -of objects [ipx::current core]]]
ipx::add port map AWREADY [ipx::get bus interfaces S AXI LITE IO IN -of objects
[ipx::current core]]
set property physical name s axi lite awready o [ipx::get port maps AWREADY
-of objects [ipx::get bus interfaces S AXI LITE IO IN -of objects [ipx::current core]]]
ipx::add port map AWPROT [ipx::get bus interfaces S AXI LITE IO IN -of objects
[ipx::current core]]
set property physical name s axi lite awprot i [ipx::get port maps AWPROT
-of objects [ipx::get bus interfaces S AXI LITE IO IN -of objects [ipx::current core]]]
ipx::add port map WDATA [ipx::get bus interfaces S AXI LITE IO IN -of objects
[ipx::current core]]
set property physical name s axi lite wdata i [ipx::get port maps WDATA
```

-of objects [ipx::get bus interfaces S AXI LITE IO IN -of objects [ipx::current core]]]

```
ipx::add_port_map RRESP [ipx::get_bus_interfaces S_AXI_LITE_IO_IN -of_objects [ipx::current_core]]
```

- set_property physical_name s_axi_lite_rresp_o [ipx::get_port_maps RRESP -of_objects [ipx::get_bus_interfaces S_AXI_LITE_IO_IN -of_objects [ipx::current_core]]]
- ipx::add_port_map ARPROT [ipx::get_bus_interfaces S_AXI_LITE_IO_IN -of_objects [ipx::current_core]]
- set_property physical_name s_axi_lite_arprot_i [ipx::get_port_maps ARPROT -of_objects [ipx::get_bus_interfaces S_AXI_LITE_IO_IN -of_objects [ipx::current_core]]] ipx::add_port_map RVALID [ipx::get_bus_interfaces S_AXI_LITE_IO_IN -of_objects [ipx::current_core]]
- set_property physical_name s_axi_lite_rvalid_o [ipx::get_port_maps RVALID -of_objects [ipx::get_bus_interfaces S_AXI_LITE_IO_IN -of_objects [ipx::current_core]]] ipx::add_port_map ARADDR [ipx::get_bus_interfaces S_AXI_LITE_IO_IN -of_objects [ipx::current_core]]
- set_property physical_name s_axi_lite_araddr_i [ipx::get_port_maps ARADDR -of_objects [ipx::get_bus_interfaces S_AXI_LITE_IO_IN -of_objects [ipx::current_core]]] ipx::add_port_map AWADDR [ipx::get_bus_interfaces S_AXI_LITE_IO_IN -of_objects [ipx::current_core]]
- set_property physical_name s_axi_lite_awaddr_i [ipx::get_port_maps AWADDR -of_objects [ipx::get_bus_interfaces S_AXI_LITE_IO_IN -of_objects [ipx::current_core]]] ipx::add_port_map ARREADY [ipx::get_bus_interfaces S_AXI_LITE_IO_IN -of_objects [ipx::current_core]]
- set_property physical_name s_axi_lite_arready_o [ipx::get_port_maps ARREADY -of_objects [ipx::get_bus_interfaces S_AXI_LITE_IO_IN -of_objects [ipx::current_core]]] ipx::add_port_map WVALID [ipx::get_bus_interfaces S_AXI_LITE_IO_IN -of_objects [ipx::current_core]]
- set_property physical_name s_axi_lite_wvalid_i [ipx::get_port_maps WVALID -of_objects [ipx::get_bus_interfaces S_AXI_LITE_IO_IN -of_objects [ipx::current_core]]] ipx::add_port_map WREADY [ipx::get_bus_interfaces S_AXI_LITE_IO_IN -of_objects [ipx::current_core]]
- set_property physical_name s_axi_lite_wready_o [ipx::get_port_maps WREADY -of_objects [ipx::get_bus_interfaces S_AXI_LITE_IO_IN -of_objects [ipx::current_core]]] ipx::add_port_map ARVALID [ipx::get_bus_interfaces S_AXI_LITE_IO_IN -of_objects [ipx::current_core]]
- set_property physical_name s_axi_lite_arvalid_i [ipx::get_port_maps ARVALID -of_objects [ipx::get_bus_interfaces S_AXI_LITE_IO_IN -of_objects [ipx::current_core]]] ipx::add_port_map WSTRB [ipx::get_bus_interfaces S_AXI_LITE_IO_IN -of_objects [ipx::current_core]]
- set_property physical_name s_axi_lite_wstrb_i [ipx::get_port_maps WSTRB -of_objects [ipx::get_bus_interfaces S_AXI_LITE_IO_IN -of_objects [ipx::current_core]]]

```
ipx::add_port_map BRESP [ipx::get_bus_interfaces S_AXI_LITE_IO_IN -of_objects [ipx::current_core]] set_property physical_name s_axi_lite_bresp_o [ipx::get_port_maps BRESP -of_objects [ipx::get_bus_interfaces S_AXI_LITE_IO_IN -of_objects [ipx::current_core]]] ipx::add_port_map RDATA [ipx::get_bus_interfaces S_AXI_LITE_IO_IN -of_objects [ipx::current_core]] set_property physical_name s_axi_lite_rdata_o [ipx::get_port_maps RDATA -of_objects [ipx::get_bus_interfaces S_AXI_LITE_IO_IN -of_objects [ipx::current_core]]]
```

ipx::associate_bus_interfaces -busif M_AXI_FULL_DRAM -clock Clk [ipx::current_core] ipx::associate_bus_interfaces -busif M_AXI_LITE_IO_OUT -clock Clk [ipx::current_core] ipx::associate_bus_interfaces -busif S_AXI_LITE_IO_IN -clock Clk [ipx::current_core] ipx::associate_bus_interfaces -clock Clk -reset reset_i [ipx::current_core]

endgroup

Package Core
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property ip_repo_paths \$bp_ip_path [current_project]
update ip catalog