

# **Vivado Setup**

Before you run Vivado on KK9 (or other similar machine), make sure you source the settings file by running:

```
source /gro/cad/Xilinx/Vivado/2019.1/.settings64-Vivado.sh
```

To launch vivado, simply run the following command in the terminal

vivado &

(Optional) If you're planning to use VCS as the default vivado simulator, make sure you set the VCS\_HOME and LM\_LICENSE\_FILE environment variables before launching Vivado. Note: you can also do it after you've launched Vivado by setting those two variables in the TCL console in Vivado.

```
export VCS_HOME=<path to vcs-mx/0-2018.09-SP2-6>
export LM LICENSE FILE=<your license file>
```

# Packaging BlackParrot as a custom IP in Vivado

Add design sources to a project:

- 1) Check the reference documents below on how to start the basic steps
- 2) While selecting the default part of your project, you may select **Boards** and select **Genesys2** (Fig. 1) if you're working with Genesys2 boards. Hit **Next** and **Finish**.
- Under the Sources window, you can add all of the BlackParrot related files to generate a BlackParrot IP. Right-click anywhere in the Sources window and select Add Sources..
- 4) Select **Add or Create Design Sources -> Add Files** and add all the files you need. Note: Be careful while adding a ton of files as it would take the Vivado tool a long time to Update the Hierarchy and Compile Order
- 5) Vivado tool automatically detects file hierarchy, for example, bp\_be has many submodules and Vivado will automatically add those files under bp\_be once they're added as design sources.
- 6) Notice how adding a design file may cause a syntax error in Vivado (Fig. 2). That is because the file is written in SystemVerilog but has a file extension of .v. Vivado thinks that this is a Verilog file and doesn't understand the syntax. To

resolve this issue, go to the **Source File Properties** window and change the file type from Verilog to SystemVerilog.




Fig. 1 Selecting Parts/Boards when creating a project




Fig. 2 Syntax error due to incorrect file type

- 7) You may still see some syntax error but that is ok because we have not yet added the dependent packages.
- 8) Now go ahead and add all of the files

### <u>Creating an IP with design source files:</u>

- Once you've added all the files, go to Tools on the top and select Create and Package New IP
- Choose Package your current directory and select the correct directory for your IP to be packaged
- 3) A new window will open up, on the left hand side, select Edit Packaged IP
- 4) Go through the packaging steps and modify the parameters accordingly
- 5) For port interface, start by right clicking anywhere in the Ports and Interface window and choose **Add Bus Interface...** This allows you to better pack all the relevant IOs into a nicely packed bus format for the GUI
- 6) The Interface Definition allows you to select what kind of interface your signal is. Figure 3 shows a clock signal interface definition.
- 7) Next, map the correct interface's logic ports to IP physical ports (Fig. 4)
- 8) Once you're done with the other interfaces, make sure you associate those interfaces with a clock if needed. To do so, right click on the interface and select associate to clock.
- 9) As of now, there isn't a need for memory address mapping. But in the future, if multiple IO devices are supported, then it's necessary to segment the address so that the AXI interconnect IP will know where to direct the traffic
- 10) Once everything is done, go ahead and package the IP.

#### Reference documents:

ug1118-vivado-creating-packaging-custom-ip ug1119-vivado-creating-packaging-ip-tutorial

# Adding BlackParrot to Vivado block design

### Import the newly created IP into Vivado IP Catalog

- 1) When you have your new Vivado project open somewhere and you would like to add your new IP, you must first add a new repository where you've created your IP catalog.
- 2) Click IP Catalog in the Flow Navigator on the left side
- 3) Once the IP catalog is open, right click anywhere within and select **Add Repository...**
- 4) Navigate to where the IP is located and hit **Select**
- 5) The IP should now be added and should be visible in the IP list.




Fig. 3 Clock interface setup




Fig. 4 Clock port mapping

#### Adding BP as an IP:

- 1) Create a new block design
- 2) In the block design window, right click and search for BlackParrot as your design
- 3) Select the BlackParrot IP and it should now be added to your block design
- To edit its parameters, double click the BlackParrot IP
- 5) To edit the files within the IP, right click and select Edit In Packager
- 6) A pop-up window should now appear and you can edit the IP mentioned in the earlier section

# Reference documents: ug994-vivado-ip-subsystems

# **Block Design Description**

### Functionality of each IP in the block design:

- 1) See Fig. 5 7for the block design
- 2) **clk\_wiz\_100MHz**: use the system differential clock as a source to generate the a 100MHz clock
- 3) rst\_clk\_wiz\_100MHz: generates a 100MHz active high/low synchronous reset
- 4) **axi\_interconnect\_0:** an asynchronous FIFO that converts the data from a 100MHz BlackParrot to a 225MHz Memory Interface Generator
- 5) Mig\_7series\_0 (MIG): a memory interface generator that converts AXI interface signals to DDR3 DRAM controller signals. This IP needs to be manually changed and the values should follow genesys2 board guidelines. Also, check the MIS (Memory Interface Solution) document for more Vivado DDR3 details..
- 6) **BlackParrot\_0:** BlackParrot\_V0\_2020\_12\_22 which currently supports all simulation for all unicore configuration
- 7) For future designs, connect BP IOs to board supported communication IOs (such as UARTLITE or other switches). The UART communication IO can be used to load in programs

#### Reference documents:

https://reference.digilentinc.com/reference/programmable-logic/genesys-2/reference-manual

ug586 7Seriies MIS




Fig. 5 Block design (left)




Fig. 6 Block design (middle)




Fig. 7 Block design (right)

## **Simulation**

#### Simulation model:

- 1) Check Fig. 8 for simulation testbench setup
- 2) The simulation consists of a top level testbench that connects BP with a DDR3 model (provided by Xilinx and Micron), a block diagram design (BP + clk/rst + axi interconnect), and a program loader (that is the host + nbf\_loader from BP).
- 3) With the provided scripts, VCS will be chosen as the default simulator with the simulation time set to 1ms. The proj\_setup.tcl will set up the compilation, elaboration, and simulation flags
- 4) To add more VCS flags, click **Tools -> Setting -> Simulation**
- 5) Fig. 9 whos all the tabs in the simulation settings window
- 6) After the block diagram is design and all the ip files are generated, we have to add all of the simulation sources located in the bp\_packaged\_ip/tb
- 7) Vivado should automatically identify the hierarchy of the files
- 8) Make sure you set "sim\_tb\_top.v" as your top

#### Simulation breakdown:

- 1) BP waits for the MIG to be calibrated before doing anything. The calibration usually takes about 50,000,000ps to complete. Once the calibration is completed, BP will come out of reset
- 2) The DRAM's memory in the region of 0x0 0xffff is initialized to 0 through a file called "mem\_init.txt"
- 3) The nbf files are loaded into BP through the bp\_nonsynth\_tb\_top (host + nbf loader). Prog.nbf and bootrom.mem are located in the bp\_packaged\_IP/tb
- 4) Once the simulation is launched, it will go through compilation, elaboration, and finally simulation.

### Simulation hints/tips:

- 1) Simulation may be slow so be patient. Try out the smaller programs first to ensure it is working
- 2) Many components in the original blackparrot non-synth to are commented out, like importing C functions. Thus you may not see many of the printouts from black-parrot RTL simulation. Don't freak out, you should still be able to see PASS/FAIL when the test is done.
- 3) You may also increase the BP operating frequency to higher than 100MHz, though that has led to other problems that you need to solve such as available FIFO slots in the AXI interconnect IP.

4) Sequences such as 5555, 9999, AAAA, 6666 are written into the DRAM during its initial calibration process. So don't be afraid about seeing those values initially in the simulation printout.




Fig. 8 BlackParrot simulation setup




Fig. 9 Simulation settings window

Other reference documents: IHI0022E\_amba\_axi\_and\_ace\_protocol\_spec pg267-axi-vip

# **TCL Script Draft**

```
# set your paths and variables
set bp ip path <path to your bp ip location>
set vcs bin path <path to vcs bin>
set vcs lib path <path to where you want your compiled vcs lib>
set ::env(VCS HOME) <path to your vcs home>
set ::env(LM LICENSE FILE) <your license key>
set proj name <proj name of your choice>
set proj path <path to your proj>
# compile vcs library to use vcs as a simulator in Vivado
compile simlib -simulator vcs -simulator exec path $vcs bin path -family all -language
all -library all -dir $vcs lib path -no ip compile
# project creation
create project $proj name $proj path -part xc7k325tffg900-2
set property board part digilentinc.com:genesys2:part0:1.1 [current project]
# create block diagram design
create bd design "design 1"
# 100 MHz Clock
startgroup
create bd cell-type ip -vlnv xilinx.com:ip:clk wiz:6.0 clk wiz 0
set property name clk wiz 100MHz [get bd cells clk wiz 0]
set property -dict [list CONFIG.CLK IN1 BOARD INTERFACE {sys diff clock}
CONFIG.RESET BOARD INTERFACE {reset} CONFIG.RESET TYPE
{ACTIVE LOW} CONFIG.PRIM SOURCE {Differential clock capable pin}
CONFIG.CLKIN1 JITTER PS {50.0} CONFIG.MMCM CLKFBOUT MULT F {5.000}
CONFIG.MMCM CLKIN1 PERIOD (5.000) CONFIG.MMCM CLKIN2 PERIOD (10.0)
CONFIG.RESET PORT {resetn} CONFIG.CLKOUT1 JITTER {112.316}
CONFIG.CLKOUT1 PHASE ERROR {89.971}] [get bd cells clk wiz 100MHz]
apply bd automation -rule xilinx.com:bd rule:board -config { Board Interface
{sys diff clock ( System differential clock ) } Manual Source {Auto}} [get bd intf pins
clk wiz 100MHz/CLK IN1 D]
apply bd automation -rule xilinx.com:bd rule:board -config { Board Interface {reset (
Reset ) } Manual Source {New External Port (ACTIVE LOW)}} [get bd pins
clk wiz 100MHz/resetn]
endgroup
```

```
# 100 MHz Processor Reset
startgroup
create bd cell-type ip -vlnv xilinx.com:ip:proc sys reset:5.0 proc sys reset 0
set property name rst clk wiz 100MHz [get bd cells proc sys reset 0]
set property -dict [list CONFIG.RESET BOARD INTERFACE {reset}] [get bd cells
rst clk wiz 100MHz]
apply bd automation -rule xilinx.com:bd rule:clkrst -config {Clk
"/clk wiz 100MHz/clk out1 (100 MHz)" } [get bd pins
rst clk wiz 100MHz/slowest sync clk]
apply bd automation -rule xilinx.com:bd rule:board -config { Board Interface {reset (
Reset ) } Manual Source {Auto}} [get bd pins rst clk wiz 100MHz/ext reset in]
connect bd net [get bd pins clk wiz 100MHz/locked] [get bd pins
rst clk wiz 100MHz/dcm locked]
endgroup
# BlackParrot
set property ip repo paths $bp ip path [current project]
update ip catalog
startgroup
create bd cell-type ip -vlnv bjump.org:user:BlackParrot:0.2020.12.22 BlackParrot 0
set property -dict [list CONFIG.axi lite data width p {64}] [get bd cells BlackParrot 0]
connect bd net [get bd pins BlackParrot 0/clk i] [get bd pins
clk wiz 100MHz/clk out1]
endgroup
# AXI Interconnect
startgroup
create bd cell-type ip -vlnv xilinx.com:ip:axi interconnect:2.1 axi interconnect 0
set property -dict [list CONFIG.NUM MI {1} CONFIG.ENABLE ADVANCED OPTIONS
{1}] [get bd cells axi interconnect 0]
connect bd net [get bd pins clk wiz 100MHz/clk out1] [get bd pins
axi interconnect 0/S00 ACLK]
connect bd intf net [get bd intf pins BlackParrot 0/M AXI FULL DRAM]
-boundary type upper [get bd intf pins axi interconnect 0/S00 AXI]
endgroup
# Memory Interface Generator (MIG)
startgroup
```

```
create bd cell-type ip -vlnv xilinx.com:ip:mig 7series:4.2 mig 7series 0
apply board connection -board interface "ddr3 sdram" -ip intf
"mig 7series 0/mig ddr interface" -diagram "design 1"
#set property -name {CONFIG.XML INPUT FILE} -value {mig a.prj} -objects
[get bd cells mig 7series 0]
#set property -name {CONFIG.RESET BOARD INTERFACE} -value {Custom}
-objects [get bd cells mig 7series 0]
#set_property -name {CONFIG.MIG_DONT_TOUCH PARAM} -value {Custom}
-objects [get bd cells mig 7series 0]
#set property -name {CONFIG.BOARD MIG PARAM} -value {ddr3 sdram} -objects
[get bd cells mig 7series 0]
connect bd intf net-boundary type upper [get bd intf pins
axi interconnect 0/M00 AXI] [get bd intf pins mig 7series 0/S AXI]
connect_bd_net [get_bd_ports reset] [get_bd_pins mig_7series_0/sys_rst]
connect bd net [get bd pins mig 7series 0/ui clk] [get bd pins
axi interconnect 0/ACLK]
connect bd net [get bd pins mig 7series 0/ui clk] [get bd pins
axi interconnect 0/M00 ACLK]
connect bd net [get bd pins mig 7series 0/aresetn] [get bd pins
inv logic gate 2/Res]
endgroup
# Other logic gates and net connection
startgroup
create bd cell-type ip -vlnv xilinx.com:ip:util vector logic:2.0 util vector logic 0
set property name inv logic gate 0 [get bd cells util vector logic 0]
set property -dict [list CONFIG.C SIZE {1} CONFIG.C OPERATION {not}
CONFIG.LOGO FILE {data/sym notgate.png}] [get bd cells inv logic gate 0]
copy bd objs / [get bd cells {inv logic gate 0}]
copy bd objs / [get bd cells {inv logic gate 0}]
create bd cell-type ip -vlnv xilinx.com:ip:util vector logic:2.0 util vector logic 0
set property name or logic gate [get bd cells util vector logic 0]
set property -dict [list CONFIG.C SIZE {1} CONFIG.C OPERATION {or}
CONFIG.LOGO FILE {data/sym orgate.png}] [get bd cells or logic gate]
connect bd net [get bd pins mig 7series 0/init calib complete] [get bd pins
inv logic gate 0/Op1]
connect bd net [get bd pins inv logic gate 0/Res] [get bd pins or logic gate/Op1]
connect bd net [get bd pins rst clk wiz 100MHz/mb reset] [get bd pins
or logic gate/Op2]
connect bd net [get bd pins or logic gate/Res] [get bd pins BlackParrot 0/reset i]
```

```
connect bd net [get bd pins inv_logic_gate_1/Op1] [get_bd_pins or_logic_gate/Res]
connect bd net [get bd pins inv logic gate 1/Res] [get bd pins
axi interconnect 0/S00 ARESETN]
connect bd net [get bd pins mig 7series 0/ui clk sync rst] [get bd pins
inv logic gate 2/Op1]
connect bd net [get bd pins inv logic gate 2/Res] [get bd pins
axi_interconnect_0/ARESETN]
connect bd net [get bd pins axi interconnect 0/M00 ARESETN] [get bd pins
inv logic gate 2/Res]
set property CONFIG.ASSOCIATED BUSIF (S AXI BP IO IN) [get bd ports
/clk 100MHz out]
set property CONFIG.ASSOCIATED BUSIF (S AXI BP IO IN:M AXI BP IO OUT)
[get bd ports/clk 100MHz out]
endgroup
# IO interface
startgroup
create bd intf port-mode Slave -vlnv xilinx.com:interface:aximm rtl:1.0
S AXI BP IO IN
set property -dict [list CONFIG.CLK DOMAIN {design 1 clk wiz 0 0 clk out1}
CONFIG.PROTOCOL {AXI4LITE} CONFIG.DATA_WIDTH {64} CONFIG.HAS_BURST
{0} CONFIG.HAS CACHE {0} CONFIG.HAS LOCK {0} CONFIG.HAS QOS {0}
CONFIG.HAS REGION {0}] [get bd intf ports S AXI BP IO IN]
connect bd intf net [get bd intf ports S AXI BP IO IN] [get bd intf pins
BlackParrot 0/S AXI LITE IO IN]
create bd intf port-mode Master-vlnv xilinx.com:interface:aximm rtl:1.0
M AXI BP IO OUT
set property -dict [list CONFIG.CLK DOMAIN {design 1 clk wiz 0 0 clk out1}]
CONFIG.PROTOCOL {AXI4LITE} CONFIG.DATA WIDTH {64} CONFIG.HAS BURST
(0) CONFIG.HAS CACHE (0) CONFIG.HAS LOCK (0) CONFIG.HAS QOS (0)
CONFIG.HAS REGION {0}] [get bd intf ports M AXI BP IO OUT]
connect bd intf net [get bd intf ports M AXI BP IO OUT] [get bd intf pins
BlackParrot 0/M AXI LITE IO OUT]
create bd port -dir O init calib complete
connect bd net [get bd ports init calib complete] [get bd pins
mig 7series 0/init calib complete]
create bd port -dir O -type rst reset 100MHz out
connect bd net [get bd ports reset 100MHz out] [get bd pins or logic gate/Res]
create bd port -dir O -type clk clk 100MHz out
```

```
connect bd net [get bd ports clk 100MHz out] [get bd pins
clk wiz 100MHz/clk out1]
endgroup
# Excluding memory segment
exclude bd addr seg [get bd addr segs BlackParrot 0/S AXI LITE IO IN/Reg]
-target address space [get bd addr spaces S AXI BP IO IN]
# Block design cleanup and validation
regenerate bd layout
save bd design
validate bd design
# Create HDL wrapper
startgroup
set dir [get property DIRECTORY [current project]]
set name [get_property NAME [current_project]]
set bdFile [get_files ${dir}/${name}.srcs/sources 1/bd/*.bd]
make wrapper -files [get files $bdFile] -top
add files -norecurse [get files
$\{\dir\}\$\{\name\}.\srcs\/\sources 1\/\bd\/\design 1\/\hd\/\design 1 wrapper.v\]
endgroup
# Generate Output Products
export ip user files -of objects [get ips design 1 BlackParrot 0 0] -no script -sync
-force -quiet
generate target all [get_files $bdFile]
export simulation -of objects [get files
${dir}/project 4.srcs/sources 1/bd/design 1/design 1.bd] -directory
${dir}/project 4.ip user files/sim scripts-ip user files dir ${dir}/project 4.ip user files
-ipstatic source dir ${dir}/project 4.ip user files/ipstatic -lib map path [list
{modelsim=${dir}/project 4.cache/compile simlib/modelsim}
{questa=${dir}/project 4.cache/compile simlib/questa}
{ies=${dir}/project 4.cache/compile simlib/ies}
{xcelium=${dir}/project 4.cache/compile simlib/xcelium} {vcs=${vcs lib path}}
{riviera=${dir}/project 4.cache/compile simlib/riviera}] -use ip compiled libs -force
-quiet
-use ip compiled libs -force -quiet
report ip status -name ip status
```

```
launch runs -jobs 72 design 1 synth 1
# Setting VCS as default simulator
set property target simulator VCS [current project]
set property compxlib.vcs compiled library dir $vcs lib path [current project]
# Adding simulation files
set property SOURCE_SET sources_1 [get_filesets sim_1]
add files -fileset sim 1 -norecurse [join "
 $bp ip path/tb/axi lite to bp lite client.sv
 $bp ip path/tb/bp be pkg.sv
 $bp ip path/tb/bp common aviary defines.svh
 $bp ip path/tb/bp common aviary pkg.sv
 $bp ip path/tb/bp common bedrock if.svh
 $bp ip path/tb/bp common cache engine if.svh
 $bp ip path/tb/bp common core if.svh
 $bp ip path/tb/bp common csr defines.svh
 $bp ip path/tb/bp common defines.svh
 $bp ip path/tb/bp common pkg.sv
 $bp ip path/tb/bp common rv64 defines.svh
 $bp ip path/tb/bp lite to axi lite master.sv
 $bp_ip_path/tb/bp_me_pkg.sv
 $bp ip path/tb/bp nonsynth host.sv
 $bp ip path/tb/bp nonsynth if verif.sv
 $bp ip path/tb/bp nonsynth nbf loader.sv
 $bp ip path/tb/bp nonsynth tb top.sv
 $bp ip path/tb/bp nonsynth tb top wrapper.v
 $bp ip path/tb/bsg buf.sv
 $bp ip path/tb/bsg bus pack.sv
 $bp ip path/tb/bsg circular ptr.sv
 $bp ip path/tb/bsg clkgate optional.sv
 $bp ip path/tb/bsg counter up down.sv
 $bp ip path/tb/bsg decode.sv
 $bp ip path/tb/bsg decode with v.sv
 $bp ip path/tb/bsg defines.v
 $bp ip path/tb/bsg dff en.sv
 $bp ip path/tb/bsg dff reset en.sv
 $bp ip path/tb/bsg dff reset.sv
 $bp ip path/tb/bsg dff.sv
 $bp ip path/tb/bsg dlatch.sv
```

```
$bp ip path/tb/bsg fifo 1r1w small hardened.sv
 $bp ip path/tb/bsg fifo 1r1w small.sv
 $bp ip path/tb/bsg fifo 1r1w small unhardened.sv
 $bp ip path/tb/bsg fifo tracker.sv
 $bp ip path/tb/bsg flow counter.sv
 $bp ip path/tb/bsg mem 1r1w.sv
 $bp ip path/tb/bsg mem 1r1w sync.sv
 $bp_ip_path/tb/bsg_mem_1r1w_sync_synth.sv
 $bp ip path/tb/bsg mem 1r1w synth.sv
 $bp ip path/tb/bsg muxi2 gatestack.sv
 $bp ip path/tb/bsg mux.sv
 $bp_ip_path/tb/bsg_nand.sv
 $bp ip path/tb/bsg noc links.vh
 $bp ip path/tb/bsg noc pkg.v
 $bp ip path/tb/bsg nonsynth test rom.sv
 $bp ip path/tb/bsg nor3.sv
 $bp ip path/tb/bsg reduce.sv
 $bp ip path/tb/bsg rotate right.sv
 $bp ip path/tb/bsg strobe.sv
 $bp ip path/tb/bsg two fifo.sv
 $bp ip path/tb/bsg xnor.sv
 $bp_ip_path/tb/ddr3_model parameters.vh
 $bp ip path/tb/ddr3 model.sv
 $bp ip path/tb/sim tb top.v
 $bp ip path/tb/wiredly.v
 $bp ip path/tb/bootrom.mem
 $bp ip path/tb/mem init.txt
 $bp ip path/tb/prog.nbf
set property file type SystemVerilog [get files $bp ip path/tb/bsg noc pkg.v]
set property file type SystemVerilog [get files $bp ip path/tb/sim tb top.v]
set property file type {Verilog Header} [get files $bp ip path/tb/bsg defines.v]
update compile order-fileset sim 1
# Setting VCS simulation flags
set property -name {vcs.compile.vlogan.more_options} -value {-V +v2k -sverilog -assert
svaext +lint=TFIPC-L} -objects [get_filesets sim_1]
set property -name {vcs.elaborate.vcs.more options} -value {-sverilog -assert svaext
-lca +lint=TFIPC-L +noportcoerce} -objects [get_filesets sim_1]
set property -name {vcs.simulate.runtime} -value {1ms} -objects [get filesets sim 1]
```

set\_property -name {vcs.simulate.log\_all\_signals} -value {true} -objects [get\_filesets sim\_1]

# Launch simulation launch\_simulation -install\_path \$vcs\_bin\_path