

i) State functions of Control unit of processor & explain Micro-programmable CU

A a) Function of CU

- i) It coordinates the sequence of data movement into, out of & between a processor's many sub-units.
- ii) It interprets instruction.
- iii) It receives external instructions & commands to which it converts to sequence of control signal
- iv) It controls data flow inside the processor
- v) It controls many execution units (i.e. ALU, data buffers & registers) contained within a CPU
- vi) It also handles multiple tasks, such as fetching, decoding, execution, handling & storing results

b) Microprogrammable Control Unit :-

i) In microprogrammed control units, subsequent instructions words are fetched into the instruction register in a normal way. However, the operation code of each instruction is not directly decoded to enable immediate control signal generation but it comprises the initial address of a microprogram contained in the control store.

ii) The fundamental difference between these unit structures and the structure of hardwired CU is the existence of the CU that is used for storing words containing encoded control signals mandatory for instruction execution.

27) i) The 'next' micro instruction is loaded into the MIA and the MIA sends out control signal. The control signals that is important in phase 1 are A & B fields, which select the register R1(0001) & R2(0010)

ii) A- & B- latches are updated & captures the values



of  $R_1$  &  $R_2$  & keep these values for the remainder of CPU cycle

iii) Now, ~~the~~ the ALU & Shifter gets time ~~out~~ to do the computation, in this example, the ALU will output the first input ( $= R_1$ ) & the Shifter will not shift, so that the ~~result~~ result  $R_1$  is produced on the C-bus & simultaneously MAR is updated with the value of  $R_1$  because MAR bit in the micro-instruction is 1 & allows phase 3 clock trigger update to the MAR


iv) ~~to~~ Now, the result on C-bus ( $= R_1$ ) is written to destination. The destination in example is MBR & not any register

v) In summary,  $R_1$  is copied to MBR &  $R_2$  into MAR

### 3) Octal to binary

i) An octal to binary encoder consist of 8 inputs & 3 output lines. Each input line corresponds to each octal digit & 3 output generate corresponding binary code

ii) In encoder? it is ~~about~~ about to be assumed that only one input is active or has a value 1 at given time otherwise, the circuit has no meaning. ~~the~~






$D_7$	$D_6$	$D_5$	$D_4$	$D_3$	$D_2$	$D_1$	$D_0$	$Y_2$	$Y_1$	$Y_0$
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	0
0	0	1	0	0	0	0	0	1	0	1
0	1	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1

Now,

$$Y_2 = D_4 + D_5 + D_6 + D_7$$

$$Y_1 = D_2 + D_3 + D_6 + D_7$$

$$Y_0 = D_1 + D_3 + D_5 + D_7$$





4) When  $T$ ,  $K$  & clock are equal to 1, toggling takes place. Hence, propagation delay has also been reduced so output will be given out @ instance inputs given. So there is a toggling again. Therefore, whenever clock = 1, there are consecutive toggling. This is called Race around.

Methods

- a) Increasing delay of flip-flop
- b) Use of edge triggered flip-flop
- c) Using master-slave flipflop.