## SIES Graduate School of Technology

Assignment No. 3

Subject : DLOA

Roll No.: 119/1076

Date : 25/11/20

Q)	What is bus addition? Explain any & techniques of
	bus arbitration
a	The device that is allowed to initiate data data
	Hansfeld transfeld on the bus it any given had
	is called bus muster. In a computer system, there
	may be more than one bus moster such as
	processor. DAA controller, etc
6)	They shore the Eyslen bus when current moster,
	relinguishes control of the bus, unother bus moster
-	con again custral of bu
Ó	
	device to serome to bus mosted is relected by
	bu must muster ship is transferred to it. The selection
	of bu moster usually done on the priority basis.
	There are 2 applox approaches to bus adbittotion:
(0	Centralized & distributed
- V	Contalized Astitration
	In controlled bus cabitration, a single bus offites met perform
	the required abstration The bus orbites may be the
	processed of a sepulate controller connected to the bus There are 3 different abbitration scheme that use
3/	The centralized bus ofbitration approach. The schemes ale
	i) Daisy chaining
	in Polling method
	Ti) Independent request
c)	Doisy Chaining
	It is simple & chapel method. All marker make use
	I some line for bus request
(B)	In response to No bus request, the controller sends a
	bus glant if the bus is free
d)	Rilling method
	In this , the controlled is used to generale the
	uddlesses for the the master. Number of address
	Underses for the the muster - Number of address
	Page No. /

Connected in the Bystem. for example, if there use 8 mosters connected in the system, of least 3 addess addless line ore required e) And Independent request: In distributed offitration, all devices perhupole in the selection of next bu moster. In this scheme each device on the bus is ossigned a 4-614 identification number 2) The Main memory size is = 4041 lake = 212 Each block has 121 word = 22 hard - July size of main memory in Lord length Here, the will be 19 sit in AM in The MA size = 4046 blows = 212 : TAG+ SET=12 Cache is divided into 16= 29 pet .i SET= 24 TAd= 12-4=1 Each rold consist of 128 world = 27 world - Word held leigth = 761ts - There are 8, 4, 7 bit in try set and roud hed repetion Addrewsing mode lyps Implied made: In implied addressing the spand is specified in the instructions itself Duto is 8 bit of 16 bit long & data is part of instruction Zors address instruction are designed with implied andrewsing mude Erangle:-CLC

## SIES Graduate School of Technology

Subject		
Roll No	<b>:</b> ,	

Assignment No.

Date : / /

7)	Immediate addlessing mide:
	In this mode, dato is present in address field of instruction. Designed like one address instruction
	of in Alikon. Desided like one address instrutes
	fulmat
	Eg: AN AL, 35H
1	
in	Register mode:- In segister addressing, the operand is placed in one
	of 8 bit of 16 bit yerefol pulpose legistels.
	The 1 h is the sounder that is Good thinkly
	The data is in the seaser that is specifically
	Specified by the instructions.
	Eg:- MOV AR CX
14/	Register Indirect Mode: In Kis addressizy, the greater
	offset is placed in any one of the registers
	Br, BR, SJ, DJ & Speupel in the instruction The
	offerhire address of daha is in the base register
	of on index regula
	Es ;- MUV Ay [82]
8	
4)	Ripeline huzord are situation that possered, the
	next instruction in intrastion stream from executive
	doline designated dock celle
ij	Any condition that causes a stall in the
	pipeline operations can be called as buzard.
Siri	[[마루마마 : 10 10 10 10 10 10 10 10 10 10 10 10 10
4)	Dato Muzords:
	A data Hozard is any condition in which either
	the source or the the destination speciend of on
), u	instruction are not available at the fine expected
	in. He pipeline . As a result of which some appropria
	ho, to be delayed of the pipeline stalls thereny
	there are 2 instructions are of which depends on the och
	obfaired from the other
	A= 3#A
	B=NºG
7.3	Page No. /
	- 48c 110.

>	Stad I w - 1
	Structural Mozord
	This situation wises mainly when 2 intrustion
	ocquire a giren hurdroke resource at some time &
	need to be stalled.
	(1) <u>- 1</u> 이번 10 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	The most common cove is when memory is accessed
-	at the same fine by 2 thistractions.
	One instruction may need to access the money as
	pot of the Execute or Write back phose white
	other intraction is being fetched.
(iii)	Control huzord
	The instruction feeted unit of the CPU is responsible
	he providing a stream of instructions to execute unit.
	The instruction fetched to fetch anit are in consecution
	memory location and they are executed
and the second second	
	Moneyor, problem orise, when one of the instructions is
	Moneyor, problem orises when one of the instructions is
	Moneyor, problem orise, when one of the instructions is a branchine instruction to some other memor location
	Moneyor, problem orises when one of the instructions is a branchine instruction to some other memor location
	Moneyor, problem orises when one of the instructions is a branchine instruction to some other memor location
	Moneyor, problem orises when one of the instructions is a branchine instruction to some other memory locate
	Moneyor, problem orises when one of the instructions is a branchine instruction to some other memor location
	Moneyor, problem orises when one of the instructions is a branchine instruction to some other memory locate
	Moneyor, problem orises when one of the instructions is a branchine instruction to some other memor location
	Moneyor, problem orises when one of the instructions is a branchine instruction to some other memor location
	Moneyor, problem orises when one of the instructions is a branchine instruction to some other memor location
	Moneyor, problem orises when one of the instructions is a branchine instruction to some other memor location
	Moneyor, problem orises when one of the instructions is a branchine instruction to some other memor location
	Moneyor, problem orises when one of the instructions is a branchine instruction to some other memor location
	Moneyor, problem orises when one of the instructions is a branchine instruction to some other memor location
	Moneyor, problem orises when one of the instructions is a branchine instruction to some other memor location
	Moneyor, problem orises when one of the instructions is a branchine instruction to some other memor location
	Moneyor, problem orise, when one of the instructions is a branchine instruction to some other memor location
	Moneyor, problem orise, when one of the instructions is a branchine instruction to some other memor location
	Moneyor, problem orises when one of the instructions is a branchine instruction to some other memor location