μPD27C256 32,768 x 8-BIT **CMOS UV/OTP EPROM**

NEC Electronics Inc.

Revision 1

January 1986

Description

The μPD27C256 is a 262,144-bit ultraviolet erasable and electrically programmable read-only memory utilizing CMOS double-polysilicon technology. The device is organized as 32K words by 8 bits and operates from a single +5V power supply. All inputs and outputs are TTL-compatible. The µPD27C256 has single location programming, three-state outputs and is pincompatible with the 27256 EPROM. It is available as a 28-pin DIP.

The µPD27C256 is available in a cerdip package with a quartz window as an ultraviolet (UV) erasable EPROM, or in a plastic package as a one-time-programmable (OTP), non-erasable EPROM.

The µPD27C256 has a Vpp of 21 V.

Features

- ☐ 32K-word by 8-bit organization
- ☐ Ultraviolet erasable and electrically programmable
- ☐ Single location programming
- ☐ High-speed programming mode
- ☐ Low power dissipation:

165 mW (active)

550 μW (standby)


- □ Input/output TTL-compatible for reading and programming
- ☐ Single +5 V power supply
- ☐ JEDEC vendor identification mode
- □ Three-state outputs
- □ Pin-compatible with µPD27256 EPROM
- ☐ CMOS double-polysilicon technology
- ☐ 28-pin DIP

Performance Ranges

	Access Time	Power Supply (Max)		
Device	(Max)	Active	Standby	
μPD27C256-15	150 ns	30 mA	100 µA	
μPD27C256-20[1]	200 ns	30 mA	100 μΑ	
μPD27C256-25[1]	250 ns	30 mA	100 μA	

Note: [1] Available as either UV or OTP OTP version is preliminary.


Pin Configuration



Pin Identification

No. Symbol		Function		
1	V _{PP}	Program voltage		
2–10, 21, 23–27	A ₀ -A ₁₄	Address inputs		
11-13, 15-19	0 ₀ -0 ₇	Data outputs		
14	GND	Ground		
20	ĈĒ	Chip enable		
22	ŌĒ	Output enable		
28	V _{CC} +5 V power s			

Block Diagram



Absolute Maximum Ratings

Power supply voltage, V _{CC}	-0.6 V to +7.0 V
Input voltage, V _{IN} [1]	$-0.6\mathrm{V}$ to $\mathrm{V_{CC}} + 0.6\mathrm{V}$
Output voltage, V _{OUT}	$-0.6\mathrm{V}$ to $\mathrm{V_{CC}} + 0.6\mathrm{V}$
Operating temperature, T _{OPR}	- 10°C to 80°C
Storage temperature, T _{STG}	- 65°C to 125°C
Program voltage, V _{PP}	-0.6 V to +22 V
ID read voltage on pin 24, V _{ID}	-0.6 V to +13.5 V

Note: [1] $V_{iN} = -3.0 \text{ V}$ min for 20 ns pulse.

Comment: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Capacitance

 $T_A = 25$ °C, f = 1 MHz [Note 1]

			Limits			Test	
Parameter	Symbol	Min	Тур	Max	Unit	Conditions	
Input capacita	nce C _{IN}			6	pF	$V_{IN} = 0 V$	
Output capacitance	C _{OUT}			12	рF	$V_{OUT} = 0 V$	

Note: [1] This parameter is sampled and not 100% tested.

DC Characteristics

T-46-13-29

Read and Standby Modes

 $T_A = 0$ °C to +70 °C, $V_{CC} = +5$ V $\pm 10\%(1)$; $V_{PP} = V_{CC}$

			Limits			Test
Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Output voltage, high	V _{OH}	2.4			٧	$I_{OH} = -400 \mu\text{A}$
Output voltage, low	V _{OL}			0.45	٧	$l_{OL} = 2.1 \text{mA}$
Input voltage, high	V _{IH}	2.0		V _{CC} +0.3	٧	
Input voltage, low	V_{IL}	-0.3		8.0	٧	
Output leakage current	l _{L0}			10	μΑ	$\overline{OE} = V_{IH}$, $V_{OUT} = 0 V$ to V_{CC}
Input leakage current	lLi			10	μΑ	$V_{IN} = 0 V \text{ to } V_{CC}$
Operating supply current	CCA1		·	30	mA	$\overrightarrow{CE} = V_{IL},$ $V_{IN} = V_{IH}$
Operating supply current	I _{CCA2}			30	mA	5 MHz, I _{OUT} = 0 mA
Standby supply current	I _{SB1}		•	1	mA	CE=V _{IH}
Standby supply current	I _{SB2}			100	μΑ	CE=V _{CC}
Program voltage current	I _{PP1}			100	μΑ	V _{PP} = V _{CC}

Note: [1] For μ PD27C256-15: $V_{CC} = 5 \text{ V } \pm 5\%$

Program, Program Verify, and Program Inhibit Modes

 $T_A = 25$ °C ± 5 °C, $V_{CC} = +6$ V ± 0.25 V, $V_{PP} = +21$ V ± 0.5 V

			Limits	3		Test
Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Output voltage, high	V _{OH}	2.4			٧	$I_{OH} = -400 \mu\text{A}$
Output voltage, low	V _{OL}			0.45	٧	$I_{OL} = 2.1 \text{mA}$
Input voltage, high	V _{IH}	2.0		V _{CC} +0.3	٧	
Input voltage, low	V _{IL}	-0.3		0.8	٧	
ID read voltage	V _{ID}	11.5		12.5	٧	
Input leakage current	l _{LI}			10	μΑ	$V_{IN} = V_{IL}$ or V_{IH}
Operating supply current	Icc			30	mΑ	
Program voltage current	I _{PP2}			30	mΑ	CE = V _{IL} , OE = V _{IH}



AC Characteristics

Read and Standby Modes

 $T_A = 0$ °C to +70 °C, $V_{CC} = +5$ V $\pm 10\%(3)$; $V_{PP} = V_{CC}$

		Limits							. _
		μPD27C256-15		μPD27C256-20[1]		μPD27C256-25[1]			Test
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions[2]
Address to output delay	tacc		150		200		250	ns	$\overline{CE} = \overline{OE} = V_{IL}$
CE to output delay	t _{CE}		150		200		250	ns	$\overline{CE} = V_{iL}$
OE low to data output delay	toE		75		75		100	ns	CE=V _{IL}
OE high to data output float delay	t _{DF}		60		60		85	ns	CE=V _{IL}
Address to output hold time	toH	0		0		0		ns	$\overline{CE} = \overline{OE} = V_{IL}$

Notes: [1] Available in either UV or OTP.

[2] Output load: see figure 1.

Input rise and fall times: 20 ns. Input pulse levels: 0.45 V to 2.4 V.

Timing measurement reference levels:

Inputs: 0.8 V and 2.0 V Outputs: 0.8 V and 2.0 V.

[3] For μ PD27C256-15: $V_{CC} = 5 \text{ V} \pm 5\%$

Program, Program Verify, and Program Inhibit Modes $T_A=25\,^{\circ}\text{C}\ \pm 5\,^{\circ}\text{C}$, $V_{CC}=+6\ V\ \pm 0.25\ V$, $V_{PP}=+21\ V\ \pm 0.5\ V$

	Limits				Test
Symbol	Min	Тур	Max	Unit	Conditions
t _{AS}	2			μS	[Notes 2, 3, 4]
t _{DS}	2			μS	[Notes 2, 3, 4]
t _{AH}	2			μS	[Notes 2, 3, 4]
t _{DH}	2			μS	[Notes 2, 3, 4]
t _{DF}			130	ns	[Notes 2, 3, 4]
tvs	2		-	μS	[Notes 2, 3, 4]
tpW	0.95	1	1.05	ms	[Notes 2, 3, 4]
tces	2			μS	[Notes 2, 3, 4]
t _{OES}	2			μS	[Notes 2, 3, 4]
toeh	2			μS	[Notes 2, 3, 4]
tor	2			μS	[Notes 2, 3, 4]
t _{DV}			1	μS	[Notes 2, 3, 4]
	tas tds tds tds tdh tdh tdh tdf tvs tpw tces toes toeh tor	tas 2 t _{DS} 2 t _{AH} 2 t _{DH} 2 t _{DF} t _{VS} 2 t _{PW} 0.95 t _{CES} 2 t _{OES} 2 t _{OEH} 2	Symbol Min Typ tAS 2 tDS 2 tAH 2 tDH 2 tDF 2 tVS 2 tPW 0.95 1 tCES 2 tOES 2 tOEH 2 tOR 2	Symbol Min Typ Max tAS 2 tDS 2 tAH 2 tDH 2 tDF 130 tVS 2 tPW 0.95 1 1.05 tCES 2 tOES 2 tOEH 2 tOR 2	Symbol Min Typ Max Unit tAS 2 μS tDS 2 μS tAH 2 μS tDF 130 ns tVS 2 μS tPW 0.95 1 1.05 ms tCES 2 μS tOES 2 μS tOEH 2 μS tOR 2 μS


Notes: [1] $t_{OEH} + t_{OR} \ge 50 \,\mu\text{s}$.

[2] Input pulse levels = 0.45 V to 2.4 V.

[3] Input and output timing reference levels = $0.8\,\mathrm{V}$ and $2.0\,\mathrm{V}$.

[4] Input rise and fall times = 20 ns.

Figure 1. Loading Conditions Test Circuit



Truth Table

Mode	CE (20)	OE (22)	A ₉ (24)	V _{PP} (1)	V _{CC} (28)	Outputs (11-13, 15-19)
Read	V _{IL}	V _{IL}	Х	V _{CC}	V _{CC}	D _{OUT}
Standby	V _{IH}	Х	Х	V _{CC}	V _{CC}	Hi-Z
Program	V _{IL}	V _{IH}	Х	Vpp	V _{CC}	D _{IN}
Program verify	V _{IL}	VIL	Х	V _{PP}	V _{CC}	D _{OUT}
Program inhibit	V _{IH}	Х	Х	V _{PP}	V _{CC}	Hi-Z
ID read	V _{IL}	V _{IL}	V_{ID}	V _{CC}	V _{CC}	D _{OUT} ∽

Note: [1] X can be either V_{IL} or V_{IH}.

μ**PD27C25**6



T-46-13-

Programming Operation

High Speed Programming Mode

Begin programming by erasing all data; this places all bits in the high level (1) state. Enter data by programming a low level (0) TTL signal into the chosen bit location.

Address the first location and apply valid data at the 8 output pins. Raise V_{CC} to $+6\,V\pm0.25\,V$; then raise V_{PP} to $+21\,V\pm0.5\,V$. Apply a 1ms ($\pm5\%$) program pulse to \overline{CE} as shown in the programming mode timing waveform. The bit is verified and the program/no-program decision is made. If the bit is not programmed, apply another 1ms pulse to \overline{CE} up to a maximum of 20 times. If the bit is programmed within 20 tries, apply an additional overprogram pulse of (1 \times number of tries) ms and input the next address. If the bit is not programmed in 20 tries, reject the device as a program failure.

After all bits are programmed, lower both V_{CC} and V_{PP} to $+5V \pm 5\%$ and verify all data again.

Programming Inhibit Mode

Use the programming inhibit mode to program multiple $\mu PD27C256s$ connected in parallel. All like inputs (except \overline{CE} , but including \overline{OE}) may be common. Program individual devices by applying a low level (0) TTL pulse to the \overline{CE} input of the $\mu PD27C256$ to be programmed. Applying a high level (1) to the \overline{CE} input of the other devices prevents them from being programmed.

Program Verify Mode

Perform verification on the programmed data to determine that the data was correctly programmed. The program verification can be performed with the \overline{CE} and \overline{OE} at low levels (0).


Erasure

Erase data on the μ PD27C256 by exposing it to light with a wavelength shorter than 400 nm. Exposure to direct sunlight or fluorescent light could also erase the data. Consequently, mask the window to prevent unintentional erasure by ultraviolet rays.


Data is typically erased by 254 nm ultraviolet rays. A lighting level of 15 W-sec/cm² (min) is required to completely erase written data (ultraviolet ray intensity \times exposure time).

An ultraviolet lamp rated at $12,000\,\mu\text{W/cm}^2$ takes approximately 15 to 20 minutes to complete erasure. Place the $\mu\text{PD27C256}$ within 2.5 cm of the lamp tubes. Remove any filter on the lamp.


Timing Waveforms



Program Mode








Packaging Information

28-Pin Plastic DIP Package (600 mll)



N E C ELECTRONICS INC 98

DE 6427525 0012751 4


NEC

μPD27C256


Packaging Information (cont)


T 46-13-29

28-Pin Cerdip Package



Item	Millimeters	Inches
A	38.10 max	1.5 max
В	2.54 max	.10 max
С	2.54 [TP]	.1 [TP]
D	.5 ± .1	.020 ^{+.004} 005
Ε	33.02	1.3
F	1,2 min	.047 min
G	3.5 ± .3	.138 ± .012
Н	.51 min	.020 min
ı	3.80	.150
J	5.08 max	.2 max
К	15.24[TP]	.60[TP]
L	14.66	.577
М	.25 ± .05	.01 ^{+.002} 003
N	8.89	.35





Note:

- Each lead centerline is located within .25 mm {.01 inch} of its true position [TP] at maximum material condition.
- 2. Item "K" to center of leads when formed parallel.

83-001795B

NEC Electronics Inc.

CORPORATE HEADQUARTERS
401 Ellis Street

P.O. Box 7241

Mountain View, CA 94039

TEL 415-960-6000

TWX 910-379-6985

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics Inc. The information in this document is subject to change without notice. Devices sold by NEC Electronics Inc. are covered by the warranty and patent indemnification provisions appearing in NEC Electronics Inc. Terms and Conditions of Sale only. NEC Electronics Inc. makes no warranty, express, statutory, implied, or by description, regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. NEC Electronics Inc. makes no warranty of merchantability or fitness for any purpose. NEC Electronics Inc. assumes no responsibility for any errors that may appear in this document. NEC Electronics Inc. makes no commitment to update or to keep current the information contained in this document.