

# ASI-T-300EA3AN/D

ltem	Contents	Unit		
Size	3.0	inch		
Resolution	320(RGB)x240	/		
Interface	B-bit RGB /8-bit Dummy RGB / CCIR656 / 601	1		
Technology type	a-Si TFT	/		
Pixel pitch	0.1875x0.1875	mm		
Pixel Configuration	RGB Delta			
Outline Dimension (W x H x D)	70.20 x 51.40 x 2.65	mm		
Active Area	60.00 x 45.00	mm		
Display Mode	Transmissive Normally White,	1		
Backlight Type	LED	/		
Driver IC	HX8268C	/		



# Record of Revision

Date	Revision No.	Summary



# 1. Scope

This data sheet introduces the specification of ASI-T-300EA3AN/D active matrix TFT module. It is composed of a color TFT-LCD panel, driver ICs, FPC and a backlight unit. The 3.0" display area contains 320 (RGB) x 240 pixels.

# 2. Application


Digital equipments which need color display, DSC, mobile navigator/video systems.

# 3. General Information

Item	Contents	Unit
Size	3.0	inch
Resolution	320(RGB)x240	/
Interface	8-bit RGB /8-bit Dummy RGB / CCIR656 / 601	/
Technology type	a-Si TFT	/
Pixel pitch	0.1875x0.1875	mm
Pixel Configuration	RGB Delta	
Outline Dimension (W x H x D)	70.20 x 51.40 x 2.65	mm
Active Area	60.00 x 45.00	mm
Display Mode	Transmissive Normally White,	/
Backlight Type	LED	/
Driver IC	HX8268C	/



# 4. Outline Drawing






# 5. Interface signals

No	Symbol	I/O	Description	Remarks
1	VCOM	I	Panel common voltage	
2	CS	I	SPI enable	
3	SDA	I/O	SPI data input/output	
4	SCL	I	SPI clock input	
5	HSYNC	I	Horizontal sync input.(HSD)	
6	VSYNC	I	Vertical sync input.(VSD)	
7	DCLK	I	Data clock input.(CLKIN)	
8	DB7	I	Data input; MSB	
9	DB6	I	Data input	
10	DB5	I	Data input	
11	DB4	1	Data input	
12	DB3	I	Data input	
13	DB2	I	Data input	
14	DB1	I	Data input	
15	DB0	I	Data input; LSB	
16	DGND	Р	Power ground	
17	VDD	Р	Supple power	
18	DVDD	С	Power setting capacitor connect pin	
19	C1P	С	Capacitor for charge pump	
20	C1M	С	Capacitor for charge pump	
21	C2P	С	Capacitor for charge pump	
22	C2M	С	Capacitor for charge pump	
23	VINT1	С	Power setting capacitor connect pin	
24	C3P	С	Capacitor for charge pump	
25	C3M	С	Capacitor for charge pump	
26	NC		No connect	
27	NC		No connect	
28	V4P	С	Capacitor for charge pump	
29	V4M	С	Capacitor for charge pump	
30	VGH	С	Power setting capacitor connect pin	
31	VGL	С	Power setting capacitor connect pin	
32	AGND	Р	Power ground	
33	FRP	0	Frame Polarity output for VCOM	
34	COMDC	0	VCOM DC output in	
35	VCAC	С	Power setting capacitor connect pin	
36	CRV		No connect	
37	LED+	Р	LED power anode	
38	FB	P	LED power cathode	
39	VCOM	I	Panel common voltage	

Recommend connector:FH26-39S-0.3 SHW(0.5)



**Application Circuit** 





# 6. Absolute maximum Ratings

# 6.1. Electrical Absolute max. ratings

Parameter	Symbol	MIN	MAX	Unit	Remark
Logic Supply Voltage	VDD	-0.3	5	V	
Analog Supply Voltage	VDD	-0.3	5	V	
Input Signal Voltage	DB0~DB7,VCOM,CS,S DA,SCL,HSYNC,VSYNC ,DCLK		VDD+0.3	V	

# 6.2. Environment Conditions

Item	Symbol	MIN	MAX	Unit	Remark
Operating Temperature	TOPR	-20	70	$^{\circ}$	
Storage Temperature	TSTG	-30	80	$^{\circ}$	

# 6.3.LED Backlight Absolute max. ratings

Item	Symbol	MIN	MAX	Unit	Remark	
LED Forward Current	ILED		25	mA	For each LED	



# 7. Electrical Specifications

# 7.1 Electrical characteristics

GND=0V, Ta=25℃

Item	Symbol	MIN	TYP	MAX	Unit	Remark
Logic Supply Voltage	VDD	3.0	3.3	3.6	V	
Analog Supply Voltage	VDD	3.0	3.3	3.6	V	
	\/II	GND		0.3 x VDD	V	VDD = 2.7V~3.6V
Input Signal Voltage	VIL	GND		0.2 x VDD	V	VDD = 1.65V~2.7V
input signal voltage	VIH	0.7 x VDD		VDD	V	VDD = 2.7V~3.6V
	VIII	0.8 x VDD		VDD	V	VDD = 1.65V~2.7V
Output Signal Valtage	VOL	GND		0.4	V	
Output Signal Voltage	VOH	VDDIO -0.4		VDDIO	V	

# 7.2 LED Backlight

Ta=25°C

Item	Symbol	MIN	TYP	MAX	Unit	Remark
Forward Current	IF		20		mA	For each LED
Forward Voltage	VF		3.2		V	FOI Each LED
Power Consumption			128		mW	


Note 1: The figure below shows the connection of backlight LED.



Note 2: One LED: IF =25mA, VF =3.2V.



# 7.3 Block Diagram





# 8. Command/AC Timing

# 8.13-WIRE SERIAL CONTROL INTERFACE

# 8.2 3-WIRE REGISTER TABLE

Daniston		Re	gis	ter	add	res	s				R	egister da	ta (Defai	ult)		
Register	Α6	R/W						Α0	D7	D6	D5	D4	D3	D2	D1	D0
R00h	0	0	0	_	_	0	0	0	Y_CbCr	CCIR601		Fine_AC		VC	OM_AC	•
Roon	U	U	U	0	0	U	U	U	0	0	X	0	1	0	1	1
R01h	0	0	0	0	0	0	0	1	VCDCEN	x				VCOM_DC		
110111	_	_	_		ŭ	ŭ	_		1	^	0	1	1	1	0	0
R03h	0	0	0	0	0	0	1	1				Brigh				
									0	1 YUV	0	0 SEL	0	0	0	0
R04h	0	0	0	0	0	1	0	0	Narrow 0	0	0	0	1	SC/PAL 0	VDIR 1	HDIR 1
									DRV_FREQ	GRB	_	PWM_DUT		VGH/L EN		'
R05h	0	0	0	0	0	1	0	1	0	1	0	1	1	1	1	X
Dock	_	_	_	_	_		_	_	HBLK_EN	LED_C	ırrent			VBLK	(	
R06h	0	0	0	0	0	1	1	0	0	0	0	1	0	1	0	1
R07h	0	0	0	0	0	1	1	1				HB	LK			
			_	ŭ	Ŭ	L.		-	0	1	0	0	0	1	1	0
R08h	0	0	0	0	1	0	0	0	BL_DR 0		1			X		
									U	0			RGBW			
R09h	0	0	0	0	1	0	0	1		X			0	i	X	
									REGSEL			Sync_DE		<u> </u>		Soften Edge
R0Bh	0	0	0	0	1	0	1	1	0	X		0		Х		1
R0Ch	0	0	0	0	1	1	0	0	PAIR		DESEL	CbCr	DEpol	VDpol	HDpol	CLKINpol
RUCII	U	U	U	U	Ľ	<u>'</u>	U	U	0	0	0	0	0	1	1	0
R0Dh	0	0	0	0	1	1	0	1				CONT				
					_		_		0	1	0	0	0	0	0	0
R0Eh	0	0	0	0	1	1	1	0	×	1		S		TRAST_R	0	
										1	0	_	D DDIGL	0 ITNESS_R	U	0
R0Fh	0	0	0	0	1	1	1	1	×	1	0	0	0	0	0	0
		_		_										TRAST B		
R10h	0	0	0	1	0	0	0	0	×	1	0	0	0	0	0	0
R11h	0	0	0	1	0	0	0	1	×			SU	B- BRIGH	TNESS_B		
KIIII	٠		•		Ľ	۰		•	î	1	0	0	0	0	0	0
R12h	0	0	0	1	0	0	1	0				TRN				
									0	0	0	0	0	0	0	0
R13h	0	0	0	1	0	0	1	1				X				ENTRY_EN 0
														GAMMA2.2		
R16h	0	0	0	1	0	1	1	0		×				1	İ	×
R2Bh	0	0	1	0	1	0	1	1				×				STB
KZDII	U	U	'	U	Ľ	U		<u>'</u>								0
R2Fh	0	0	1	0	1	1	1	1		H_SEL		CF_SEL		_TYPE		SOPC
1									0 5GammaNP_sel	1	1 1	0	0	0 L00P_S	l 0	1 1
R30h	0	0	1	1	0	0	0	0	1	X		1	1	0	0	1
			_	_	_							<u> </u>		L02P_S	_	
R31h	0	0	1	1	0	0	0	1		X		1	0	1	0	0
Daah	_	_	4	4	_	_	4			.,				L08P_S	EL	•
R32h	0	0	•	1	0	0	1	0		X		0	1	0	0	0
R33h	0	0	1	1	0	n	1	1		x				L16P_S	EL	
13311	_			Ľ	J							0	1	0	0	0
R34h	0	0	1	1	0	1	0	0		x				L32P_S		
			_		Ĺ		Ĺ			-		0	1	0	0	0
R35h	0	0	1	1	0	1	0	1		х				L50P_S		
	_	_		_	_		_	_				0	1	0	0	0
R36h	0	0	1	1	0	1	1	0		Χ				L72P_S	EL	



R55h	4	0	0	4	0	4	0	4	×	INV_SEL	NBW	×			
Koon	ļ '	U	U	'	U	'	U	•	^	0	0				
R57h	1	0	0	1	0	1	1	1	VGHL_ENB 0			х			
R5Ah	4	0	0	4	4	0	4	0		v		VGL_SEL			
KSAII	Ι'	١ ٠	U	'	'	U	'	U					0	1	0


#### Note:

- 1. When RSTB is low, all registers reset to default values.
- 2. Serial commands are executed at next VSYNC signal.

### 8.33-WIRE REGISTER DESCRIPTION

VCOM\_AC: Common voltage AC level selection

D3	D2	D1	D0	LV LC (V)	NV LC-1 (V)	NV LC-2 (V)
0	0	0	0	3.7	4.0	5.0
0	0	0	1	3.8	4.1	5.1
0	0	1	0	3.9	4.2	5.2
0	0	1	1	4.0	4.3	5.3
0	1	0	0	4.1	4.4	5.4
0	1	0	1	4.2	4.5	5.5
0	1	1	0	4.3 4.6		5.6
0	1	1	1	4.4	4.7	5.7
1	0	0	0	4.5	4.8	5.8
1	0	0	1	4.6	4.9	5.9
1	0	1	0	4.7	5.0	6.0
1	0	1	1	4.8 (Default)	5.1 (Default)	6.1 (Default)
1	1	0	0	4.9	5.2	6.2
1	1	0	1	5.0	5.2	6.2
1	1	1	0	5.1	5.2	6.2
1	1	1	1	5.2	5.2	6.2



Fine\_AC: Set Fine\_AC=1 to increase VCOM\_AC 0.05V. Set Fine\_AC=0, VCOM\_AC will keep setting voltage.

CCIR601: CCIR601 input timing selection

CCIR601	Function
0	Disable CCIR601. ( Default)
1	Enable CCIR601. (Please refer to the table of R4(SEL) for detail description)



#### Y\_CbCr: Y & CbCr exchange position (only valid for 8-bit input YUV640 / YUV720)

Y CbCr								CbCr	(R12[4])							
1_CDCI				(	)							1	ı			
0	Cb0	Y0	Cr0	Y1	Cb2	Y2	Cr2	Y3	Cr0	Y0	Cb0	Y1	Cr2	Y2	Cb2	Y3
1	Y0	Cb0	Y1	Cr0	Y2	Cb2	Y3	Cr2	Y0	Cr0	Y1	Cb0	Y2	Cr2	Y3	Cb2

# R01h: VCOM DC setting

	Address							Data setting							
A6	R/W	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	1	VCDCEN	-	VCOM_DC					
	Initial setting value (Default)						1	-	0	1	1	1	0	0	

#### VCOM\_DC: Common voltage DC level selection (20mV/step)

D[5:0]	VCOM DC offset
00h	0.24
:	:
1Ch	0.8 (Default)
3Fh	1.5

#### VCDCEN: VCOM DC enable control

VCDCE	Function
0	VCOM_DC function disabled. The VCOMDC pin is disabled (Connection with GND)
1	VCOM_DC function enabled. The VCOMDC voltage follows VCOM_DC setting. (Default)

# R03h: Whole brightness adjustment

	Address							Data setting							
A6	R/W	A5	A4	A3	A2	A1	A0	D7	D7 D6 D5 D4 D3					D1	D0
0	0	0	0	0	0	1	1	Brightness							
	Initial setting value (Default)					0	1	0	0	0	0	0	0		

#### Brightness: Adjust RGB brightness

D[7:0]	Brightness gain
00h	Dark(-64)
40h	Center(0)(Default)
FFh	Bright(+191)

Setting accuracy 1bit/step

#### R04h:

	Address								Data setting								
A6	R/W	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0		
0	0	0	0	0	1	0	0	Narro w	YUV	SE	EL	NTSC	C/PAL	VDIR	HDIR		
	Initial setting value (Default)						0	0	0	0	1	0	1	1			

#### HDIR: Shift registers of source driver direction selection

D0		HDIR function											
0	Shift from right to left. Y1	Y2	<b>←</b>	Y959	Y960								
1	Shift from left to right. Y1	Y2	$\rightarrow$	Y959	Y960 (Default)								



### NTSC/ PAL: NTSC or PAL input mode selection

D3	D2	NTSC/PAL mode	
0	0	PAL.	
0	1	NTSC.	
1	X	Auto detection. (Default)	

### SEL: Input data timing format selection

	YUV	SE	L	Input timing format
	R04[D6]	R04 [D5]	R04[D4]	input tilling format
0	0	0	0	8-bit RGB. (Default)
0	0	0	1	8-bit Dummy RGB 320 x 240.
0	0	1	X	8-bit Dummy RGB 360 x 240.
0	1	X	X	CCIR656.
1	1	0	X	YUV 640.
1	1	1	0	YUV 720.

### YUV: CCIR601/CCIR656 or RGB/RGB-Dummy input selection

D6	Data format	
0	RGB/RGB-Dummy input. (Default)	
1	CCIR656/YUV640/YUV720 input.	

### Narrow: Normal display and Narrow display selection

D7		Narrow	function	
0	Normal display. (Default)			
1	Narrow display			2

Note: Narrow function was not supporting 8-bit RGB and 24-bit RGB input mode.







### VGH/L\_EN: Shut down for VGH/VGL charge pump

D1	VGH/L EN function
0	VGH/VGL charge pump is off.
1	VGH/VGL charge pump is controlled by STB's power on/off sequence. (Default)

### PWM\_DUTY: PWM duty cycle selection for back light power convert

	PWM_DUTY		Function
D5	D4	D3	PWM duty cycle
0	0	0	20%
0	0	1	26%
0	1	0	32%
0	1	1	38% (Default)
1	0	0	44%
1	0	1	50%
1	1	0	56%
1	1	1	62%

#### GRB: Global reset

D6	GRB function
0	Reset all registers to default value.
1	Normal operation. (Default)

# DRV\_FREQ : DRV signal frequency setting

D7	GRB function
0	High frequency (Default)
1	Low frequency

# R06h:

	Address							Data setting							
A6	A6 R/W A5 A4 A3 A2 A1 A0					D7	D6	D5	D4	D4 D3 D2 D1 D0					
0	0	0	0	0	1	1	0 HBLK_EN LED_Current VBLK								
	Initial setting value (Default)					0	0	0	1	0	1	0	1		

VBLK : Vertical blanking setting for 8-bit RGB , 8-bit dummy RGB & CCIR656



### For 8-bit dummy RGB, CCIR656, YUV640 and YUV720 PAL mode. (Vertical blanking+3)

D[4:0]	Function	Unit
00h	3	
04h	7	H(Line)
15h	24(Default)	H(LIIIC)
1Fh	34	

### LED\_CURRENT : LED current adjustable for DC-DC feedback threshold voltage

D[6:5]	Feedback threshold voltage
00	0.6 V. (Default)
01	0.75V.
10	0.45V.
11	0.3V.

#### HBLK\_EN: HBLK function enable

D[7]	HBLK EN function
0	Disable(Default)
1	Enable

# R07h: Horizontal blanking setting

	Address										Data s	etting			
A6	A6 R/W A5 A4 A3 A2 A1 A0						D7	D6	D5	D4	D3	D2	D1	D0	
0	0	0	0	0	1	1	1	HBLK							
	Initial setting value (Default)					0	1	0	0	0	1	1	0		

### **HBLK**: Horizontal blanking setting

HBLK EN	D7~D0	HBLK	Unit	NTSC/PAL mode				
X	32h~45h	50~69						
X	46h	70		8-bit RGB.				
X	47h~FFh	71~255		0-bit RGb.				
0	X	241						
	00h~03h	3		8-bit dummy RGB.				
1	04h~FFh	4~255	CLKIN					
0	XXh	240						
	00h~03h	3		YUV640, YUV720.				
1	04h~FFh	4~255						
0	X	61	· ·	Darallol DCB				
1	04h~3Fh~	4~63		Parallel RGB				

# R08h: Backlight driving capacity setting

	Address							Data setting								
A6	A6 R/W A5 A4 A3 A2 A1 A0					D7	D6	D5	D4	D3	D2	D1	D0			
0	0	0	0	1	0	0	0	BL_I	DRV	-	-	-	-	-	-	
	Initial setting value (Default)					0	0	-	-	-	-	-	-			



# BL\_DRV: Backlight driving capability setting

D7	D6	BL_DRV capability
0	0	Normal capability. (Default)
0	1	2 times the Normal capability.
1	0	4 times the Normal capability.
1	1	8 times the Normal capability.

# R09h: RGBW function

Address							Data setting								
A6	R/W	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	1	0	0	1	-	-	-	-	RGBW	-	-	
Initial setting value (Default)					-	-	ı	1	0	•	-	-			

### D3: RGBW color filter mapping selection

D3	RGBW color filter mapping selection
0	Normal pixel structure
1	RGBW pixel structure




Figure 6.2: RGBW color filter mapping



### R0Bh:

Address								Data setting							
A6	R/W	A5	A4	A3	A2	A1	A0	D7 D6 D5 D4 D3 D2 D1 D0							
0	0	0	0	1	0	1	1	REGSEL	-	-	SYNCSEL	-	-	-	Soften Edge
Initial setting value (Default)					0	-	-	0	-	1	-	1			

### Soften Edge:

D1	Soften Edge function
0	Disable
1	Enable

Note: This function only for 320RGBx240 entry mode.

SYNCSEL: HV+DE mode selection

D4	SYNCSEL function
0	Select by R0Ch DESEL register
1	HV+DE mode

#### REGSEL: MTP function control register

D7	REGSEL function
0	VCOM_DC[5:0] is read from MTP memory. (Default)
1	VCOM_DC[5:0] is switch to the 3-wire register memory when user want to adjust the VCOMDC level for test propose. Refer to the "TRMEN" control register for the proper MPT write operation.

### R0Ch:

	Address						Data setting								
A6	R/W	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	1	1	0	0	PA	NR.	DESEL	CbCr	DEpol	VDpol	HDpol	CLKINpol
	Initial setting value (Default)						0	0	0	0	0	1	1	0	

### CLKINpol: CLKIN polarity selection

D0	CLKINpol function
0	Positive polarity. (Default)
1	Negative polarity


### HDpol: HSD polarity selection

D1	HDpol function
0	Positive polarity.
1	Negative polarity. (Default)

### VDpol: VSD polarity selection

D2	VDpol function
0	Positive polarity.
1	Negative polarity. (Default)





DEpol: DEN polarity selection

D3	DEpol function
0	Positive polarity (Default)
1	Negative polarity

### CbCr: Cb & Cr exchange position (valid for CCIR656 and YUV640/YUV720)

D4	CbCr function							
0	Cb→Y→Cr. (Default)							
1	Cr→Y→Cb							

#### DESEL: DE Mode selection

D5	DESEL function
0	HV mode selected. (Default)
1	DE mode selected.

DESEL only controls the HV and DE mode at 8-bit RGB. 8-bit dummy RGB and parallel mode.

#### PAIR: Vertical start time of Odd/Even frame

P/	AIR	VBLK	Unit		
D7	D6	ODD/EVEN	Offic		
-	0	21/21. (Default)	H (Line)		
_	1	21/20.	II (LIIIe)		

For 8-bit RGB / 8-bit dummy RGB NTSC / 8-bit dummy RGB PAL, parallel RGB mode(PSEL=0). The typical value of VBLK of 8-bit Dummy RGB PAL(24 H) is different than 8-bit RGB/8-bit dummy RGB NTSC(21H).

P/	AIR	VBLK	Unit		
D7	D6	ODD/EVEN	Oilit		
0	0	21/21. (Default)			
0	1	21/22.	H (Line)		
1	0	22/21.	II (Line)		
1	1	22/22.			


For CCIR656/YUV640/YUV720 NTSC/PAL.

The typical value of VBLK of CCIR656 PAL(24 H) is different than CCIR656 NTSC(21H).

Note: Vertical blanking must be adjusted base on the input data.



#### For example:




# R0Dh: Whole contrast adjustment

	Address										Data s	etting			
A6	R/W	A5	A4	A3	A2	A1	A0	D7	D7 D6 D5 D4 D3 D2 D1 D0						
0	0	0	0	1	1	0	1	CONTRAST							
	Initial setting value (Default)							0	1	0	0	0	0	0	0

#### CONTRAST: RGB contrast level setting, the gain changes (1/64) / bit

D[7:0]	Contrast gain
00h	0
40h	1 (Default)
FFh	3.984

### For example:



# R0Dh: Whole contrast adjustment

	Address										Data s	etting			
A6	R/W	A5	Α4	A3	A2	A1	A0	D7 D6 D5 D4 D3 D2 D1 D0							
0	0	0	0	1	1	0	1	CONTRAST							
	Initial setting value (Default)							0	1	0	0	0	0	0	0

#### CONTRAST: RGB contrast level setting, the gain changes (1/64) / bit

D[7:0]	Contrast gain
00h	0
40h	1 (Default)
FFh	3,984

# R10h: B contrast adjustment

	Address										Data s	etting			
A6	R/W	A5	Α4	A3	A2	A1	A0	D7	D7 D6 D5 D4 D3 D2 D1 D0						
0	0	0	1	0	0	0	0	-	SUB-CONTRAST_B						
	Initial setting value (Default)								1	0	0	0	0	0	0



#### SUB-CONTRAST\_B: Blue sub-pixel contrast level setting, the gain changes (1/256)/bit

D[6:01	B Contrast gain
00h	0.75
40h	1 (Default)
7Fh	1.246

### R11h: B brightness adjustment

	Address							Data setting							
A6	R/W	A5	A4	A3	A2	A1	A0	D7	7 D6 D5 D4 D3 D2 D1 D0						
0	0	0	1	0	0	0	1	-	SUB-BRIGHTNESS_B						
	Initial setting value (Default)						-	1	0	0	0	0	0	0	

#### SUB-BRIGHTNESS\_B: Blue sub-pixel brightness level setting, setting accuracy: 1 step/bit

D[6:0]	B Brightness gain
00h	DARK (-64)
40h	Center(0) (Default)
7Fh	Bright (+63)

#### R12h: Instruction for MTP

	Address								Data setting							
A6	R/W	A5	A4	A3	A2	A1	A0	D7 D6 D5 D4 D3 D2 D1						D0		
0	0	0	1	0	0	1	0	TRMEN								
	Initial setting value (Default)						0	0	0	0	0	0	0	0		

#### TRMEN: VCOM DC Trim Function Control Register

VCOMDC Trim function control register, this IC have build-in MTP memory, at Power-on, IC will auto load the MTP memory to set the VCOMDC level to prevent flick issue.

#### Operation condition:


- CLKIN frequency range 26Mhz~30Mhz
   Apply 7.5V to VPPMTP pin.

#### Programming procedure:

- Set REGSEL=1
- Adjustment VCOM\_DC(R1[5:0]) value, select proper VCOM\_DC value
   Set TRMEN[7:0] as following sequence: A0h →5Fh →EEh →00h.
   Hold 1s for MTP control block operation.
   Set REGSEL=0 and restart the display operation.

- 6. Check the VCOMDC value.





- Note:(1) The Trim Block can be writing only for "3" times.
  (2) After finishing TRMEN command do not power off within 1 second.
  - (3) Trim command exceed the limit may cause the VCOMDC output unknown value.



# R13h: Entry function control

	Address								Data setting								
A6	R/W	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0		
0	0	0	1	0	0	1	1	-	-	-	-	-	-	-	ENTRY_EN		
	Initial setting value (Default)						-	-	-	-	-	-	-	0			

### ENTRY\_EN: Entry function control

D0	Entry function
0	Through mode: Input data must be aligned with the color filter arrangement (Default).
1	Alignment mode: Input data must always be the R1, G1, B1,R2, G2, B2,sequence, and the R/G/B data will be swapped automatically based on the selected color filter arrangement.

### R16h: Gamma 2.2

	Address								Data setting								
A6	A6 R/W A5 A4 A3 A2 A1 A0					D7	D6	D5	D4	D3	D2	D1	D0				
0	0	0	1	0	1	1	0	-	-	-	-	-	GAMMA2.2	-	•		
	Initial setting value (Default)					-	-	-	ı	-	1	1	-				

### GAMMA2.2: Select auto or manual gamma setting

D2	GAMMA2.2 function
0	Manual set gamma by R30h~R3Bh and R6Ch~R77h.
1	Auto set to gamma2.2. (Default)

# R2Bh: Standby mode

	Address								Data setting							
A6	R/W	A5	A4	A4 A3 A2 A1 A0 D7 D6 D5 D4 D3						D2	D1	D0				
0	0	1	0	1	0	1	1	-	-	-	-	-	-	-	STB	
	Initial setting value (Default)						-	-	-	-	-	-	-	0		

# R2Fh:

			Addr	ess					Data setting								
A6	R/W	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0		
0	0	1	0	1	1	1	1	VGH_SEL			CF_SEL	LC_TYPE		SOPC			
	Initial setting value (Default)							0	1	1	0	0	0	0	1		

### SOPC: Source output driving capability selection

D1	D0	Source driver capability
0	0	-25%.
0	1	Normal. (Default)
1	0	+25%.
1	1	+50%.


### LC\_TYPE : LC type selection

D5	D4	LC_TYPE function
0	0	Low voltage LC (Default)
0	1	Reserved
1	0	Normal LC2
1	1	Normal LC1



CF\_SEL: Color filter selection

CF_SEL	CF_SEL function
0	Delta color filter. (Default)
1	Stripe color filter.



VGH\_SEL: VGH voltage level selection

			VGH_SEL
D7	D6	D5	VGH voltage
0	0	0	13V
0	0	1	14V
0	1	0	15V
0	1	1	16V (Default)
1	0	0	17V
1	0	1	18V
1	1	0	18V
1	1	1	18V

Doglotor		Parameter Data												
Register	D7	D6	D5	D4	D3	D2	D1	D0						
R2Bh	х	x	x	х	х	х	x	STB (0)						

# STB(R2Bh[0]): Standby (Power saving) mode control

D0	STB Function
0	Standby Mode. ( <b>default</b> )
1	Normal operation.

Register				Parame	eter Data			
negistei	D7	D6	D5	D3	D2	D1	D0	
R2Fh	х	VGH (1	SEL 1)	CF_SEL (0)	LC_S (00	EL )	SP (0	



SOPC (R2Fh[1:0]): Source output driving capability selection


D1	D0	Source Driver Capability
0	0	-25%.
0	1	Normal. (default)
1	0	+25%
1	1	+50%

LC\_SEL (R2Fh[3:2]): Source output driving capability selection

D3	D2	LC type selection
0	0	Low Voltage LC (default)
0	1	-
1	0	Normal Voltage LC 2
1	1	Normal Voltage LC 1

CF\_SEL(R2Fh[4]): Color filter selection

D4	Function
0	Delta color filter. (default)
1	Stripe color filter.



VGH\_SEL: VGH voltage level selection

			VGH_SEL
D7	D6	D5	VGH voltage
0	0	0	13V
0	0	1	14V
0	1	0	15V
0	1	1	16V (Default)
1	0	0	17V
1	0	1	18V
1	1	0	18V
1	1	1	18V



# R30h~3Bh R6Ch~R77h: Gamma point setting

	Register Address Register Data (def											ult)		
Register	A6	R/W	A5	A4	A3	A2	A1	A0	D7	D4	D3 D2	2 D1	D0	
Book									5GammaNP_sel	D6 D5		LOOP		-
R30h	0	0	1	1	0	0	0	0	1	X	1	1 0		1
R31h	0	0	1	1	0	0	0	1				L02P	SEL	_
Kalli	0	U	-	-	0	0	U	'	Х		1	0 1		0
R32h	0	0	1	1	0	0	1	0	х			L08P_		
110211						_			^		0	1 0		0
R33h	0	0	1	1	0	0	1	1	x			L16P_		
											0	1 0 L32P		0
R34h	0	0	1	1	0	1	0	0	x		0	1 0		0
											U	L50P_		
R35h	0	0	1	1	0	1	0	1	X		0	1 0		0
Book	_	_										L72P		
R36h	0	0	1	1	0	1	1	0	х		0	1 0		0
R37h	0	0	1	1	0	1	1	1	х			L96P	SEL	
KS/II	U	U	•	•	U	•	_ '	'			0	1 0		0
R38h	0	0	1	1	1	0	0	0	х			L110P		
110011	ŭ					Ů			^		0	1 0		0
R39h	0	0	1	1	1	0	0	1	x			L120P	$\overline{}$	
											0	0 1	_	0
R3Ah	0	0	1	1	1	0	1	0	x		0	0 0		1
											U	L127P		
R3Bh	0	0	1	1	1	0	1	1	X		0	1 1		1
Dook	_		_	_	_	_	_	_				L00N		
R6Ch	1	0	1	0	1	1	0	0	х		1	1 1		0
R6Dh	1	0	1	0	1	1	0	1	х			L02N_	SEL	'
KODII	'	Ů		U	_ ' _			<u>'</u>	^		1	0 1		1
R6Dh	1	0	1	0	1	1	0	1	x			L02N_		
											1	0 1	_	1
R6Eh	1	0	1	0	1	1	1	0	х		0	L08N_		0
											U	L16N_		U
R6Fh	1	0	1	0	0	1	1	1	X		0	1 0		0
D701-			_	_								L32N_		
R70h	1	0	1	1	0	0	0	0	x	,	0	1 0		0
R71h	1	0	1	1	0	0	0	1	x			L50N		
K/ III	'	U	'	'	U	U	U	_ '			0	1 0	0	0
R72h	1	0	1	1	0	0	1	0	x	,	L.,	L72N_		
		_			_	_		_			0	1 0		0
R73h	1	0	1	1	0	0	1	1	x		_	L96N_	_	
											0	1 0 L110N		0
R74h	1	0	1	1	0	1	0	0	x		0	1 0		0
												L120N		U
R75h	1	0	1	1	0	1	0	1	x		0	0 1		1
DZCh	4	_	4	4	_	4	4	_				L125N		
R76h	1	0	1	1	0	1	1	0	Х		0	0 1		0
R77h	1	0	1	1	0	1	1	1	x			L127N		
187711	<u>'</u>		_ '	_ '	,	<u>'</u>	_ '	_ '	*		0	0 0	0	0

R30h:

5GammaNP\_sel: Gamma reference point control selection

D7	5GammaNP sel function
0	LxN reference point control setting follow LxP
1	LxP / LxN Reference point control independently



# R55h: Inversion selection

	Address								Data setting						
A6	A6 R/W A5 A4 A3 A2 A1 A0						D7	D7 D6 D5 D4 D3 D2 D1 D0							
1	0	0	1	0	1	0	1	-	INV_SEL	NBW	-	-	-	-	-
	Initial setting value (Default)						•	0	0	ı	1	-	-	-	

# NBW: Normal white/Normally black panel selection

D5	NBW function
0	Normally white panel
1	Normally black panel

### INV\_SEL: Inversion mode selection

D6	INV_SEL function
0	One line inversion. (Default)
1	Column inversion.

# R57h: VGH/L ENB

	Address							Data setting							
A6	R/W	R/W A5 A4 A3 A2 A1 A0				D7	D6	D5	D4	D3	D2	D1	D0		
1	0	0	1	0	1	1	1	VGH/L_ENB	-	-	-	-	-	-	-
	Initial setting value (Default)						0	-	-	-	-	-	-	-	

D7	VGH/L_ENB function
0	VGH/VGL charge pump enable (Default)
1	For external VGH/VGL application

# R5Ah: VGL SEL


Address							Data	setting	)						
A6	R/W	A5	Α4	A3	A2	A1	A0	D7 D6 D5 D4 D3 D2 D1 D0				D0			
1	-	0	1	1	0	1	0	-	-	-	-	-	VGL_SEL		
	Init	ial set	ting va	alue ([	)efault	i)		-	-	-	-	-	·	010	

			VGL_\$EL
D2	D1	D0	VGL voltage
0	0	0	-8V
0	0	1	-9V
0	1	0	-10V(Default)
0	1	1	-11V
1	0	0	-7V
1	0	1	-7V
1	1	0	-12V
1	1	1	-12V



#### Internal gamma reference voltage generator


12 gamma correction reference point; V0/V2/V8/V16/V32/V50/V72/V96/V110/V120/V125/127 are generated within driver IC and adjustable through serial register setting.





#### 8.4 DATA INPUT FORMAT

### SPI timing



- Each serial command consists of 16 bits of data that is loaded one bit a time at the rising edge of serial clock SPCK.
   Command loading operation starts from the falling edge of SPENB and is completed at the next rising edge of SPENB.
- The serial control block is operational after power on reset. If command is transferred multiple times for the same register, the last command before the VSD signal is valid.
- If less than 16 bits of SPCK are input while SPENB is low, the transferred data is ignored.
- If 16 bits or more of SPCK are input while SPENB is low, the last 16 bits of transferred data before the rising edge of SPENB pulse are valid data.
- Serial block operates with the SPCK clock
- Serial data can be accepted in the power save mode.






Figure 8.2: SPI timing

Parameter	Symbol			Unit	
raiametei	Symbol	Min.	Тур.	Max.	Offic
SPENB input setup time	tS0	50		H <del>e</del> S	ns
SPDA input setup time	tS1	50	78	ii ii <del>t</del> s	ns
SPENB input hold time	tH0	50	17	2 to 1	ns
SPDA input hold time	tH1	50	- 2		ns
SPCK pulse high width	tWH1	50	8	388	ns
SPCK pulse low width	tWL1	50	12	148	ns
SPENB pulse high width	tW2	400	14	348	ns




# Serial 8-bit RGB / 8-bit dummy RGB / YUV mode data format







# Parallel RGB mode data format





# CCIR\_656 mode data format




Figure 8.6: CCIR\_656 mode data format

- . FF 00 00 XY signals are involved with HSD, VSD and Field
- XY encode following bits : F=field select
   V=indicate vertical blanking , H=1 @ EAV , H = 0 @ SAV
   P3 ~ P0=protection bits :
  - P3=V⊕H P2=F⊕H P1=F⊕V P0=F⊕V⊕H ⊕: Represents the exclusive-OR function
- Horizontal blanking section consists of repeating pattern 80 10 80 10

	XY										
D7	D6	D5	D4	D3	D2	D1	D0				
1	F	V	Н	P3	P2	P1	P0				

# CCIR656/YUV640/YUV720 to RGB conversion formula

Rn=1.164 x [ ( $Y_{2n-1} + Y_{2n}$ ) / 2 - 16] + 1.596 x ( $Cr_n$ -128) Gn=1.164 x [ ( $Y_{2n-1} + Y_{2n}$ ) / 2 - 16] - 0.813 x ( $Cr_n$ -128) - 0.392 x ( $Cb_n$ -128) Bn=1.164 x [ ( $Y_{2n-1} + Y_{2n}$ ) / 2 - 16] + 2.017 x ( $Cb_n$ -128)

Where Y: 16~235 Cr: 16~240 Cb: 16~240



# **INPUT TIMING FORMAT**

# 8-bit RGB input timing

Para	meter	Symbol		Interlace		Unit
		_	Min.	Тур.	Max.	
CLKIN f	requency	fCLKIN	13.5	27	27.19	MHz
HSD	period	tH		1716	1728	CLKIN
HSD disp	lay period	tHD		960		CLKIN
HSD ba	ck porch	tHBP		70	255	CLKIN
HSD front porch		tHFP		686	718	CLKIN
HSD pulse width		tHPW	1	1	tHBP-1	CLKIN
VSD pe	riod time	tV	242.5	262.5	450.5	Н
Vertical di	isplay area	tVD	240			Н
VSD	Odd field	tVBP	3	21	31	н
back porch	Even field	LVDF	3.5	21.5	31.5	"
VSD	Odd field	tVFP	1.5	1.5	179.5	Н
front porch Even field		LVFF	1	1	179	] "
VSD pu	lse width	tVSW	1 CLKIN	1CLKIN	6H	-
1 Fr	rame	-	485	525	901	Н

# 8-bit dummy RGB (320 mode/NTSC/24.535MHz) input timing

Para	meter	Symbol		Interlace		Unit
raia	illetei	Symbol	Min.	Тур.	Max.	Offic
CLKIN f	requency	fCLKIN	20.45	24.535	30	MHz
HSD	period	tH		1560	1907	CLKIN
HSD disp	lay period	tHD		1280		CLKIN
HSD ba	ck porch	tHBP		241	255	CLKIN
HSD fro	HSD front porch			39	372	CLKIN
HSD pu	HSD pulse width		1	1	200	CLKIN
VSD pe	riod time	tV	242.5	262.5	450.5	Н
Vertical di	isplay area	tVD		Н		
VSD	Odd field	#\/DD	3	21	31	
back porch	Even field	tVBP	3.5	21.5	31.5	Н
VSD	Odd field	#\/ED	1.5	1.5	179.5	
front porch Even field		tVFP	1	1	179	Н
VSD pu	VSD pulse width		1	1	200	CLKIN
1 Fr	rame	-	485	525	901	Н



# 8-bit dummy RGB (320 mode/PAL/24.375MHz) input timing

Para	meter	Symbol		Interlace		Unit	
Fala	raidilletei		Min.	Тур.	Max.	Offic	
CLKIN f	requency	fCLKIN	20.45	24.375	30	MHz	
HSD	period	tH		1560	1920	CLKIN	
HSD disp	lay period	tHD		1280		CLKIN	
HSD ba	ck porch	tHBP		241	255	CLKIN	
HSD front porch		tHFP		39	385	CLKIN	
HSD pulse width		tHPW	1	1	200	CLKIN	
VSD pe	riod time	tV	292.5	312.5	450.5	Н	
Vertical di	isplay area	tVD	288			Н	
VSD	Odd field	#\/DD	3	23	34		
back porch	Even field	tVBP	3.5	23.5	34.5	Н	
VSD	Odd field	A./ED	1.5	1.5	128.5		
front porch	Even field	tVFP	1	1	128	Н	
VSD pu	VSD pulse width		1	1	200	CLKIN	
1 Fr	rame	-	585	625	901	Н	

# 8-bit dummy RGB (360 mode/NTSC/27MHz) input timing

Para	meter	Symbol		Interlace		Unit
Falai	illetei	Syllibol	Min.	Тур.	Max.	Onit
CLKIN f	requency	fCLKIN	23	27	30	MHz
HSD	period	tH		1716	1907	CLKIN
HSD disp	lay period	tHD		1440		CLKIN
HSD ba	ck porch	tHBP		241	255	CLKIN
HSD fro	HSD front porch			35	212	CLKIN
HSD pu	HSD pulse width		1	1	200	CLKIN
VSD pe	riod time	tV	242.5	262.5	450.5	Н
Vertical d	isplay area	tVD	240			Н
VSD	Odd field	tVBP	3	21	31	Н
back porch	Even field	IVDP	3.5	21.5	31.5	П
VSD	Odd field	tVFP	1.5	1.5	179.5	Н
front porch Even field		LVFF	1	1	179	П
VSD pu	VSD pulse width		1	1	200	CLKIN
1 Fi	rame	-	485	525	901	Н



# 8-bit dummy RGB (360 mode/PAL/27MHz) input timing

Parar	neter	Symbol		Interlace		
raiai	i didilictei		Min.	Тур.	Max.	Unit
CLKIN fi	requency	fCLKIN	23	27	30	MHz
HSD	period	tH		1728	1920	CLKIN
HSD disp	lay period	tHD		1440		CLKIN
HSD ba	ck porch	tHBP		241	255	CLKIN
HSD fro	nt porch	tHFP		47	225	CLKIN
HSD pu	lse width	tHPW	1	1	200	CLKIN
VSD pe	riod time	tV	292.5	312.5	450.5	Н
Vertical di	splay area	tVD		288		Н
VSD	Odd field		3	23	34	H
back porch	Even field	tVBP	3.5	23.5	34.5	''
VSD	Odd field		1.5	1.5	128.5	н
front porch	Even field	tVFP	1	1	128	
VSD pu	VSD pulse width		1	1	200	CLKIN
1 Fr	ame	-	585	625	901	Н

# YUV720 mode/NTSC input timing

Para	meter	Symbol		Interlace		Unit
Faiai	lietei	Symbol	Min.	Тур.	Max.	Onit
CLKIN f	requency	fCLKIN	-	27	-	MHz
HSD	period	tH	-	1716	-	CLKIN
HSD disp	lay period	tHD		1440		CLKIN
HSD ba	ck porch	tHBP	ı	240	-	CLKIN
HSD fro	HSD front porch		-	36	-	CLKIN
HSD pu	HSD pulse width		-	1	-	CLKIN
VSD pe	riod time	tV	-	262.5	-	Н
Vertical di	isplay area	tVD		240		Н
VSD	Odd field		ı	21	-	
back porch	Even field	tVBP	1	21.5	-	Н
VSD	Odd field		-	1.5	-	Н
front porch Even field		tVFP	-	1	-	п
VSD pulse width		tvsw	-	1	1	CLKIN
1 Fr	rame	-	-	525	-	Н



# YUV720 mode/PAL input timing

Para	meter	Symbol		Interlace		Unit
Palai	neter	Symbol	Min.	Тур.	Max.	Unit
CLKIN f	requency	fCLKIN	-	27	-	MHz
HSD	period	tH	-	1728	-	CLKIN
HSD disp	lay period	tHD		1440		CLKIN
HSD ba	ck porch	tHBP	1	240	-	CLKIN
HSD front porch		tHFP	ı	48	-	CLKIN
HSD pulse width		tHPW	ı	1	-	CLKIN
VSD pe	riod time	tV	•	312.5	-	Н
Vertical d	isplay area	tVD		288		Н
VSD	Odd field		-	24	-	Н
back porch	Even field	tVBP	-	24.5	-	"
VSD	Odd field		-	0.5	-	н
front porch Even field		tVFP	-	0	-	П
VSD pulse width		tVSW	-	1	-	CLKIN
1 Fi	rame	-	-	625	-	Н

# YUV640 mode/NTSC input timing

Parameter		Symbol		Interlace		Unit
Falai	i didilietei		Min.	Тур.	Max.	Onit
CLKIN f	requency	fCLKIN	-	24.535	-	MHz
HSD	period	tH	•	1560	-	CLKIN
HSD disp	lay period	tHD		1280		CLKIN
HSD ba	ck porch	tHBP	-	240	-	CLKIN
HSD fro	ont porch	tHFP	-	40	-	CLKIN
HSD pulse width		tHPW	-	1	-	CLKIN
VSD pe	riod time	tV	-	262.5	-	Н
Vertical d	isplay area	tVD		240		Н
VSD	Odd field	tVBP	-	21	-	Н
back porch	Even field	IVDP	-	21.5	-	П
VSD	Odd field	#\/ED	-	1.5	-	- 11
front porch	Even field	tVFP	-	1	-	Н
VSD pulse width		tvsw	-	1	-	CLKIN
1 Fi	rame	-	-	525	_	Н



# YUV640 mode/PAL input timing

Parameter		Symbol		Interlace		Unit
Faiai	rarameter		Min.	Тур.	Max.	Offic
CLKIN f	requency	fCLKIN	-	24.375	-	MHz
HSD	period	tH	ı	1560	-	CLKIN
HSD disp	lay period	tHD		1280		CLKIN
HSD ba	ck porch	tHBP	-	240	-	CLKIN
HSD fro	ont porch	tHFP	-	40	-	CLKIN
HSD pu	HSD pulse width		-	1	-	CLKIN
VSD pe	riod time	tV	1	312.5	-	Н
Vertical d	isplay area	tVD		288		Н
VSD	Odd field	tVBP	-	24	-	Н
back porch	Even field	IVDP	-	24.5	-	п
VSD	Odd field	#\/ED	-	0.5	-	
front porch	Even field	tVFP	-	0	-	Н
VSD pulse width		tvsw	-	1	-	CLKIN
1 Fi	rame	-	-	625	_	Н


# Parallel RGB input timing

Parameter		Symbol		Interlace		Unit
Faiai	lietei	Symbol	Min.	Тур.	Max.	Onit
CLKIN f	requency	fCLKIN	-	6.14	-	MHz
HSD	period	tH	-	390	-	CLKIN
HSD disp	lay period	tHD		320		CLKIN
HSD ba	ck porch	tHBP	40	61	-	CLKIN
HSD fro	ont porch	tHFP	-	9	-	CLKIN
HSD pu	lse width	tHPW	-	1	-	CLKIN
VSD pe	riod time	tV	-	262.5	-	Н
Vertical d	isplay area	tVD		240		Н
VSD	Odd field	tVBP	-	21	-	Н
back porch	Even field	IVDP	-	21.5	-	"
VSD	Odd field	tVFP	-	1.5	-	Н
front porch	Even field	IVEP	-	1	-	
VSD pulse width		tvsw	-	1	-	CLKIN
1 Fi	rame	-	-	525	-	Н




# CCIR656 vertical input timing

### PAL mode



LINE NUMBER	F	٧	H (EAV)	H (SAV)
1-22	D	1	1	0
23-310	0	0	1	0
311-312	0	1	1	0
313-335	18	.1	1.	0
336-623	1	0	1	0
624-625	1	1	1	0

### NTSC mode



LINE NUMBER	F	v	H (EAV)	H (SAV)
1-3	1	1	1	0
4-22	0	1	1	0
23-262	0	0	-1	0
263-265	0	1	1	0
266-285	1	1	1	0
286-525	9	0	1	0

	F	Н	V
1	EVEN Field	EAV	BLANKING
0	Odd Field	SAV	ACTIVE VIDEO




### 8.5 AC ELECTRICAL CHARACTERISTICS

(VDD=3.0~3.6V,VDDIO=AVDD=VDD,BGND=AGND=0V, TA=25°C)

Parameter	Symbol		Spec.		Unit	Condition	
Farameter	Symbol	Min.	Тур.	Max.	Ullit	Condition	
HSD period time	Th	60			us	-	
HSD setup time	Thst	9	-	-	ns	-	
HSD hold time	Thhd	9	-	-	ns	-	
VSD setup time	Tvst	9	-	-	ns	-	
VSD hold time	Tvhd	9	-	-	ns	-	
DEN setup time	Tdest	9	-	-	ns	-	
DEN hold time	Tdehd	9	-	-	ns	-	
Data setup time	Tdsu	9	-	-	ns	-	
Data hold time	Tdhd	9	-	-	ns	-	
Source output settling time	TST	-	-	8	us	R=5Kohm, C=30pF	
Gate output settling time	Tgst	-	0.5	1	us	R=3Kohm, C=25pF	
VCOM setting time	TST,vcom	-	-	9	us	R=200ohm , C=5nF	


# 8.6 Power ON/OFF Sequence

# 8.6.1 POWER ON SEQUENCE





# 8.6.2 POWER OFF SEQUENCE





# 9. Optical Specification

Ta=25°C

Item	1	Symbol	Condition	Min	Тур.	Max.	Unit	Remark
Contrast Ratio		CR	θ=0°	200	300	-		Note1 Note2
Response Time		Ton/ Toff	25℃	-	25	45	ms	Note1 Note3
		ΘТ		-	50	-		
View Angles		ΘВ	CR≧10	1	60	ı	Degree	Note 4
view Aligies		ΘL	CR≦10	1	60	ı	Degree	Note 4
		θR		1	60	-		
	White	х		(0.256)	(0.306)	(0.356)		
	vviiite	У	Brightness is on	(0.276)	(0.326)	(0.376)		
	Red	х		(0.520)	(0.570)	(0.620)		
Chromaticity		У		(0.290)	(0.340)	(0.390)		Note5,
Cilioniaticity	Green	Х		(0.297)	(0.347)	(0.397)		Note1
	Green	У		(0.479)	(0.529)	(0.579)		
	Blue	Х		(0.101)	(0.151)	(0.201)		
	blue	У		(0.057)	(0.107)	(0.157)		
NTSC		S			45		%	Note5
Luminance		L		320	370	-	cd/m <sup>2</sup>	Note1 Note6
Uniformity		U		75	80	-	%	Note1 Note7


Test condition:  $V_F = 3.2V$ ,  $I_F = 20mA(LED current)$ , the ambient temperature is 25 °C.



Note 1: Definition of optical measurement system.

Temperature =  $25^{\circ}C(\pm 3^{\circ}C)$ 

LED back-light: ON, Environment brightness < 150 lx




Note 2: Contrast ratio is defined as follow:

 $Contrast\ Ratio = \frac{Surface\ Luminance\ with\ all\ white\ pixels}{Surface\ Luminance\ with\ all\ black\ pixels}$ 

Note 3: Response time is defined as follow:


Response time is the time required for the display to transition from black to white (Rise Time, Tr) and from white to black(Decay Time, Tf).






# Note 4: Viewing angle range is defined as follow:

Viewing angle is measured at the center point of the LCD.



Note 5: Color chromaticity is defined as follow: (CIE1931)

Color coordinates measured at center point of LCD.



 $S = \frac{area \text{ of } RGB \text{ triangle}}{area \text{ of } NTSC \text{ triangle}} \times 100\%$ 



#### Note 6: Luminance is defined as follow:

Luminance is defined as the brightness of all pixels "White" at the center of display area on optimum contrast. Note 7: Luminance Uniformity is defined as follow:

Active area is divided into 9 measuring areas (Refer Fig. 2). Every measuring point is placed at the center of each measuring area.

 $Uniformity(U) = \frac{\text{Minimum Luminance(brightnes)} \text{ in 9 points}}{\text{Maximum Luminance(brightnes)} \text{ in 9 points}}$ 




Fig. 2 Definition of uniformity



# 10. Environmental / Reliability Tests

No	Test Item	Condition	Judgment criteria
1	High Temp Operation	Ts=+60℃, 120hrs	Per table in below
2	Low Temp Operation	Ta=0℃, 120hrs	Per table in below
3	High Temp Storage	Ta=+70℃, 120hrs	Per table in below
4	Low Temp Storage	Ta=-30℃, 120hrs	Per table in below
5	High Temp & High Humidity Storage	Ta=+60°C, 90% RH 120 hours	Per table in below (polarizer discoloration is excluded)
6	Thermal Shock (Non-operation)	-30°C 30 min~+70°C 30 min, Change time:5min, 10 Cycles	Per table in below
7	ESD (Operation)	C=150pF, R=330Ω , 5points/panel Air:±8KV, 5times; Contact:±4KV, 5 times;	Per table in below
8	Vibration (Non-operation)	Frequency range:10~55Hz, Stroke:1.5mm Sweep:10Hz~55Hz~10Hz 2 hours for each direction of X.Y.Z.	Per table in below
9	Shock (Non-operation)	60G 6ms, ±X,±Y,±Z 3times, for each direction	Per table in below
10	Package Drop Test	Height:80 cm, 1 corner, 3 edges, 6 surfaces	Per table in below

INSPECTION	CRITERION(after test)			
Appearance	No Crack on the FPC, on the LCD Panel			
Alignment of LCD Panel	No Bubbles in the LCD Panel No other Defects of Alignment in Active area			
Electrical current	Within device specifications			
Function / Display	No Broken Circuit, No Short Circuit or No Black line No Other Defects of Display			



# 11. Precautions for Use of LCD Modules

#### 11.1 Safety

The liquid crystal in the LCD is poisonous. Do not put it in your mouth. If the liquid crystal touches your skin or clothes, wash it off immediately using soap and water.

#### 11.2 Handling

- A. The LCD and touch panel is made of plate glass. Do not subject the panel to mechanical shock or to excessive force on its surface.
- B. Do not handle the product by holding the flexible pattern portion in order to assure the reliability
- C. Transparency is an important factor for the touch panel. Please wear clear finger sacks, gloves and mask to protect the touch panel from finger print or stain and also hold the portion outside the view area when handling the touch panel.
- D. Provide a space so that the panel does not come into contact with other components.
- E. To protect the product from external force, put a covering lens (acrylic board or similar board) and keep an appropriate gap between them.
- F. Transparent electrodes may be disconnected if the panel is used under environmental conditions where dew condensation occurs.
- G. Property of semiconductor devices may be affected when they are exposed to light, possibly resulting in IC malfunctions.
- H. To prevent such IC malfunctions, your design and mounting layout shall be done in the way that the IC is not exposed to light in actual use.

#### 11.3 Static Electricity

- A. Ground soldering iron tips, tools and testers when they are in operation.
- B. Ground your body when handling the products.
- C. Power on the LCD module before applying the voltage to the input terminals.
- D. Do not apply voltage which exceeds the absolute maximum rating.
- E. Store the products in an anti-electrostatic bag or container.

#### 11.4Storage

- A. Store the products in a dark place at  $+25^{\circ}\text{C} \pm 10^{\circ}\text{C}$  with low humidity (40% RH to 60% RH). Don't expose to sunlight or fluorescent light.
- B. Storage in a clean environment, free from dust, active gas, and solvent.

### 11.5 Cleaning

- A. Do not wipe the touch panel with dry cloth, as it may cause scratch.
- B. Wipe off the stain on the product by using soft cloth moistened with ethanol. Do not allow ethanol to get in between the upper film and the bottom glass. It may cause peeling issue or defective operation. Do not use any organic solvent or detergent other than ethanol.

### 11.6 Cautions for installing and assembling

Bezel edge must be positioned in the area between the Active area and View area. The bezel may press the touch screen and cause activation if the edge touches the active area. A gap of approximately 0.5mm is needed between the bezel and the top electrode. It may cause unexpected activation if the gap is too narrow. There is a tolerance of 0.2 to 0.3mm for the outside dimensions of the touch panel and tail. A gap must be made to absorb the tolerance in the case and connector.

