


The figure shows a technical drawing of a rectangular plate. The plate is labeled "OPENCALC PA1" in the center. The dimensions of the plate are indicated by numbers 5, 4, 3, 2, and 1 along the top and bottom edges. The plate is also labeled with letters A, B, C, and D along the left and right edges. In the bottom right corner, there is a title block with the following information:

Title	
OPENCALC OC1 TITLE	
Size A	Document Number <Doc>
Date: Sunday, September 18, 2011	Sheet 1 of 13

# OPENCALC BLOCK DIAGRAM



Title		
OPENCALC OC1 BLOCK DIAGRAM		
Size A	Document Number <Doc>	Rev 1
Date:	Sunday, September 18, 2011	Sheet 2 of 13

## TODO

- \* Everything
- \* Use LRDAC 7 to monitor battery (RM 32.5), use FIQ for quick shutdown

## Questions

Should DQS have pulldowns on board?

Q. I removed all battery related capacitors on BATT and DCDC\_BATTERY, and the schottkey between BATT and V4P2. Is that acceptable, assuming we never plan to use a battery? Seems like it should be okay, right?

A. [from Jim Kenney] I've discussed with the analog designers. They'd prefer to keep BATT and DCDC\_BATT at some known voltage so they aren't floating, even if they aren't being used. So they recommended adding a 1K resistor from those pins to VDDIO.

There shouldn't be any bulk capacitor required though.

\*\*\*\*\*  
From a software standpoint, it should be ok as far as I know. I've tested booting and running without a battery although not extensively.

You'll want to disable the battery charger as in its present state it could cause problems if left active with no battery actually attached.

Unfortunately, the battery charger driver is also part of the power source driver so the driver module itself can't be omitted. I'd suggest apps look at this driver and recommend the best way to keep the Battery Charger disabled for devices with no battery attached.

Q. How much power does the MX233 Take:

A. MX233 Power Consumption Spreadsheet  
[http://sites.google.com/a/britepad.com/project/documents/IMX23\\_Power\\_Consumption\\_Calculator\\_REVA\\_10-06-2009.xls](http://sites.google.com/a/britepad.com/project/documents/IMX23_Power_Consumption_Calculator_REVA_10-06-2009.xls)

Q. In USB-only power mode is it possible to enumerate at 100mA VBUS current consumption?

A. Our team believes this is possible, but is not supported by default in the BSP today. Using mobile DDR would be recommended to achieve this reliably.

Q. Is it possible to get down to 2.5mA VBUS, yet still monitor the USB lines and resume when the USB bus resumes? I'm assuming that we power-gate the DDR to off, and only use on-chip RAM.

A. Our team believes this is possible, but is not supported by default in the BSP today. 2. Using mDDR and it is only put in self refresh, not gated off. It is not possible using DDR1 and leaving it in self refresh.

Q. If #2 is possible, is it possible to power-gate the DDR and ensure no voltage is sent to the DDR pins during the DDR-gated-off mode? i.e. is it possible to guarantee that all pins connected to the DDR are driven LOW, or at least floating?

A. For mDDR, we don't have the ability gate it's power off internally. We can configure the chip in it's lowest power mode which causes it to lose the contents of memory (consult mddr datasheet for more info). But this is unnecessary.

Q. OTP: I can't tell if the OTP block is really one-time-programmable. Is this really a one-time programmable block, or is it reprogrammable?

A. These are truly one-time programmable bits. They are implemented using an eFuse technology. You only get one shot at greatness here. ;-)

Q. PSWITCH recovery vs. regular USB mode: Is there any difference between the USB boot mode (selected by the boot mode pins) and the recovery mode (selected by the PSWITCH) mode? Is this simply 2 ways of entering the same USB mode?

A. Yes, these are equivalent. PSWITCH is just the manual entry into USB recovery mode. You can also enter USB recovery mode if there is a non-recoverable boot time error. Of course the bootmode switches can land you here as well.

Q. Have customers successfully implemented the MX233 in QFP on 4 layer boards and met EMI? Seems like it may be a bit of a challenge.

A. Per AN3883 it can be done but ESD performance will be compromised. See the attached copy. I will also ask the factory to see if they can provide any more information.




Figure 1. Logical Diagram of i.MX233 PMU

Q. We plan on making this product run as a device on USB only with no battery: Is there a problem running on 500mA USB only? What issues do you foresee? DDR1, Full speed core, display backlight?

A. The MX233 can operate "permanently attached" to a USB power supply. See AN3989 (attached) for a bit of information. There is another issue you need to work through. The on board supplies can support around 1.5W to at the very most, 2W of system power. Anything beyond this will require off chip supplies to cover. The hard limit, of course, is the USB 2.5W supply maximum as spec'd by USB 2.0. If you work off the charger spec you can see a lot more current but you end up not being able to use a PC port, although I have been told many PC's will supply current in excess of the 500mA spec.

Q. Does the DC-DC only run off of 4.2V? that is: can we connect 5V to the 4.2V supply directly and avoid loosing the 0.8V drop in efficiency? ABS MAX ratings show VDD4P2V maximum at 4.242. Is that a hard requirement?

A. When using a 5V supply the 4P2 regulator is a hard requirement. Again AN3989 can shed a little light on the situation.

Q. What's the fundamental difference between the application UART and the debug UART? Does the debug UART have any special function in the various boot modes? Or is it simply a difference in speed it's capable of?

A. The debug UART is limited to 115.2Kbps with no flow control pins available in either package. The application UART's are capable of 3.25Mbps with one UART having flow control pins available in the 169 pin BGA, though not in the QFP.

Q. 1-Wire vs parallel JTAG info.

A. Check

Power Consumption Spreadsheet can be found here

<http://spreadsheets.google.com/a/britepad.com/ccc?key=0AkaMDBXLVs6ydExkMU82Wnc0UTQ5NU5ZdWhW21ZzN3cshl=en>

Title		
OPENCALC OC1 DESIGN NOTES		
Size B	Document Number <Doc>	Rev 1
Date:	Sunday, September 18, 2011	Sheet 3 of 13

6/25/2011: Initial Revision

**TODO :**

PORT USAGE:


- \* I2C/AUART1 -> GEEK PORT
- \* AUART2 (ALL 4 PINS) -> RESERVED FOR BLUETOOTH
- \* EMI -> mDDR
- \* SSP1 -> uSD card
- \* LCD -> LCD
- \* SAIF -> GEEK PORT gpio pins

Title			OPENCALC OC1 CHANGELIST	
Size A	Document Number <Doc>			Rev 1
Date:	Sunday, September 18, 2011		Sheet	4 of 13

Layout Note: Low impedance Vias to GND! for ESD

Ferrites, CMC and ESD diode examples from murata applications guide, and intel guide in 'docs' directory.

# USB/CRYSTAL/JTAG




Crystal Design Notes:  
The 24 Mhz crystal should be located close to the mx25.

$$Cload = [(C1 * C2) / (C1 + C2)] + Cstray$$

$Cstray \approx 4-6pF$


Set  $C1 == C2$ :  
 $Cload = (C1^2 / 2C1) + Cstray$   
 $Cload = C1 / 2 + Cstray$   
 $C1 = 2 * (Cload - Cstray)$   
 $C1 = C2 = 2 * (8pF - 4pF) = 8pF$



Title		
OPENCALC OC1 USB & OSCILLATORS		
Size	Document Number	Rev
A	<Doc>	1
Date:	Saturday, September 24, 2011	Sheet 5 of 13

CHUMBYONE uses a 110 ohm resistor between EMI\_CLK and EMI\_CLKN. But MX233 SPF77066\_B1.PDF does not. Is it necessary/recommended?

LAYOUT NOTE: CONTROL #of vias on DQx, DQS and CLK.




# FLASH

setting detect to  
ensure that when  
booting, it thinks a  
card is detected.

## MICRO SD


U2F  
MCIMX233DJM4B

### MX233 NAND (GPMI)




U2H  
MCIMX233DJM4B





### MX233 SDIO (SSP)



U5  
SPI-EEPROM



SPI BOOT SUPPORTS 2 BYTE ADDRESSING ONLY.




BOOT FROM I2C:  
I2C MUST BE ADDRESS 1010000 (0x50)  
and must have a 2-byte 'sub' address  
must be 400kHz





Title		
OPENCALC OC1 FLASH		
Size	Document Number	Rev
A	<Doc>	1
Date:	Saturday, September 24, 2011	Sheet 7 of 13

# LCD INTERFACE

NOTE: I'm not 100% sure on the connection of the RD pin. I believe that this LCD interface CAN NOT READ from the LCD, so simply set the mode to 8080, set RD high.



## TRULY LCD MODULE






LRADC NOTES  
 \* Ch 15 = VDD5V  
 \* Ch 14 = bandcap ref.  
 \* Ch 12&13 = USB DP and DN  
 \* Ch 9&8 = die temp.  
 \* Ch 7 = BATT pin  
 \* Ch 6 = VDDIO


VMAX = 1.85V

zin=18kohm



Title		
OPENCALC OC1 AUDIO		
Size	Document Number	Rev
B	<Doc>	1
Date:	Saturday, September 24, 2011	Sheet 9 of 13

# POWER



## POWER RAILS

VBUS	4.4-5.25	INPUT USB or 5V power adapter
VBATT	2.6(2.9)-4.242	INPUT/OUTPUT Battery connection. If unused, the diode and all caps can be removed from VBATT, and install the resistor to VDDIO_P
VDDIO_P	2.9-3.75	OUTPUT Generated by DCDC_VDDIO. Supplies non EMI pins
VDDA	1.62-2.10	OUTPUT Generated by DCDC_VDDA. Used to power internal analog circuitry (pll?). Also, used to power mDDR
VDD4P2	4.2	OUTPUT Generated by internal LDO from VBUS.
VDDXTAL	1.0V	OUTPUT Internally generated by mx233. Used to power the crystals. Can be used as a VMID voltage for the PSWITCH pin
VDDM	2.5V	OUTPUT 2.5v supply for DDR (not for MDDR).
VDDIO_DRAM	1.8-3.25V	OUTPUT Must be shorted either to VDDM (DDR) or VDDA (mDDR). This is done on the memory page. Leave unconnected on this page.
VDDD	1.0-1.55V	OUTPUT Core voltage. Generated by LDO or DC-DC on chip.

### PSWITCH STATES:

- \* If PSWITCH > min (MID) for > 100ms, then power on
- \* If PSWITCH has a falling edge faster than 15ns, power OFF
- \* If PSWITCH > min(MID), lower bit of HW\_POWER\_STS\_PSWITCH is set.
- \* If PSWITCH is pulled to VDDIO via a resistor, upper bit of HW\_POWER\_STS\_PSWITCH is set.
- \* If PSWITCH is pulled to VDDIO during initial boot sequence for more than 5 seconds, FW recovery mode is entered.

### Desired functionality:

Turn on immediately upon VBUS  
Force off if button held > 5 s  
Soft-off capability

LOW: 0 < PSWITCH < 0.30  
MID: 0.65 < PSWITCH < 1.5  
HIGH: 2.1 < PSWITCH < VDDXTAL+1.575 = 2.575


VDDXTAL: ~ 1V  
VDDIO: ~3.3

Title		
OPENALC OC1 POWER		
Size	Document Number	Rev
B	<Doc>	1
Date:	Sunday, September 18, 2011	Sheet 10 of 13

# Charger & voltage monitor

SPICE: battery charger & monitor.asc

VBATT = 2.0 - 3.2  
C = 2200 mAh  
C/30 = 73mA  
VBUS = 5.0 nom  
Ifinal = 73mA  
 $R = V/I = (5-3.2)/73\text{mA} = 25 \text{ Ohms}$   
 $P_{\text{max}} = (5.25 - 2.0)^2/25 = 0.42 \text{ Watts}$   
 $P_{\text{final}} = (5.25 - 3.2)^2/25 = 0.17 \text{ Watts}$   
 $I_{\text{initial}} = (5.25 - 2.0)/25 = 130\text{mA}$   
 $I_{\text{final}} = (5.25 - 23.2)/25 = 82\text{mA}$



## Battery (1.8 to 5.25 possible) to VBOOST\_4V0


Vin1: 5.25;  
Vin2: 1.8;  
Iout: 600e-3;  
fr: 2.4;  
Vout: 1.2;  
L1: (Vin1 - Vout)\*.5;  
L2: Vout \* .5;  
L: max(L1, L2);  
L: 2.2;  
I1: Iout/.8 + Vout \* (Vin1 - Vout)/(2 \* Vin2 \* fr \* L);  
I2: Vout \* Iout/(.8\*Vin2) + Vin2 \* (Vout - Vin2)/(2\*Vout\*fr\*L);  
Imax = max(I1, I2);  
Cout = 10 \* L;

Battery only:  
All system power is provided through the boost regulator.  
USB plugged in:  
All system power comes through VBUS.  
USB+BATT:  
All system power comes through VBUS. Battery charging enabled.

TPS63020 LEAKAGE = 25 uA typ  
MX233 LEAKAGE = 11 uA typ when shut down

So, that looks like 40 uA to be safe for boost + mx233.  
 $1200\text{e3 uA-h} / 40 \text{ uA} = 3.4 \text{ years}$  on a full charge before depletion. This should be less than the internal leakage for all except the best NiMH batteries. Not as good as Alkaline.

$R1 = R2 * (V_{\text{out}}/V_{\text{fb}} - 1)$ ;  
 $R2 = 150\text{k}$ ;  
 $I_{\text{out}} = V_{\text{fb}}/R2 = 0.5/150\text{k} = 3.33333\text{uA}$   
 $V_{\text{out}} = 4.0\text{V}$   
 $R1 = (4.0-0.5)/3.33333\text{uA} = 1.05\text{mOhm}$




Title		
OPENCALC OC1 BATTERY & BOOST CONVERTER		
Size	Document Number	Rev
A	<Doc>	1
Date:	Sheet	of
Saturday, September 24, 2011	11	13

# GEEK PORT

\* TODO: IO protection on geek port pins


\* All pins must be protected during system power off. This means that even when VDDIO\_P is 0 V, no pin (at the CPU) is allowed to exceed VDDIO\_P + 0.3 V, and GND - 0.3V. This will require something like a resistor + schottkey at each pin.

This can get tricky for analog pins.



Title		
OPENCALC OC1 GEEK PORT		
Size	Document Number	Rev
A	<Doc>	1
Date:	Sunday, September 18, 2011	Sheet 12 of 13

# KEYPAD MATRIX



## Keyscan Technique:


Software must drive rows low, and set col lines to input, interrupt whenever a column line goes low. (or poll, that's fine too)

Then, when a column line goes low, to determine which key has been pressed, in the ISR sequence through each row with one-row-high and see which col line toggles.

Any col lines that go high is pressed. The diodes prevent shorting 2 row and 2 col lines directly.

No ESD protection required if keymat can be made without locating holes. Is it possible to make the keymat holes just indentations?

NOTE: These caps are to keep the contacts clean, not to do any debouncing.



Title		
OPENALC OC1 KEYPAD MATRIX		
Size	Document Number	Rev
B	<Doc>	1
Date:	Saturday, September 24, 2011	Sheet 13 of 13