Digital Logic Circuit Design ModelSim-Verilog Practice - 2



Ex.1. Bool's Law


```
D:/altera/13.0/bool_law.v - Default =
Ln#
     module BOOL LAW(A, B, C, COMM R1, COMM R2, ASSO R1, ASSO R2, DIST R1, DIST R2);
               input A, B, C;
               output COMM R1, COMM R2, ASSO R1, ASSO R2, DIST R1, DIST R2;
 3
 5
               // Commutativity
 6
               assign COMM R1 = A | B;
               assign COMM R2 = B | A;
 8
 9
               // Associativity
               assign ASSO R1 = A | (B | C);
10
               assign ASSO R2 = (A \mid B) \mid C;
11
12
13
               // Distributivity
               assign DIST R1 = A & (B | C);
14
               assign DIST R2 = (A & B) | (A & C);
15
16
       endmodule
```

Ex.1. Bool's Law

```
D:/altera/13.0/testbench.v (/testbench) - Default =
Ln#
 1
        `timescale lns/lns
 2
 3
     module testbench();
                reg A, B, C;
 5
               wire COMM R1, COMM R2, ASSO R1, ASSO R2, DIST R1, DIST R2;
 6
               BOOL_LAW myboollaw(A, B, C, COMM_R1, COMM_R2, ASSO_R1, ASSO_R2, DIST_R1, DIST_R2);
 8
 9
                initial begin
10
                        A=0; B=0; C=0; #1
11
                        A=0; B=0; C=1; #1
                        A=0; B=1; C=0; #1
12
                        A=0; B=1; C=1; #1
13
14
                        A=1; B=0; C=0; #1
15
                        A=1; B=0; C=1; #1
16
                        A=1; B=1; C=0; #1
                        A=1; B=1; C=1;
17
18
                end
19
       endmodule
```




Ex.1. Bool's Law



Ex.2. 1-bit Adder

* Ch2 - page 16




$$S = A' B' Cin + A' B Cin' + A B' Cin' + A B Cin'$$

 $Cout = A' B Cin + A B' Cin + A B Cin' + A B Cin'$

Ex.2. 1-bit Adder


```
D:/altera/13.0/adder_1bit.v - Default 1
Ln#
    module adder_lbit(A,B,Cin,S,Cout);
2
            input A, B, Cin;
3
            output S, Cout;
4
5
            assign S = (~A&~B&Cin) | (~A&B&~Cin) | (A&~B&~Cin) | (A&B&Cin);
6
            assign Cout = (~AsBsCin) | (As~BsCin) | (AsBs~Cin) | (AsBsCin);
     endmodule
 D:/altera/13.0/testbench.v (/testbench) - Default =
Ln#
          `timescale lns/lns
  3
       module testbench();
  4
                   reg A, B, Cin;
                   wire S, Cout;
  5
  6
                   adder 1bit my adder (A, B, Cin, S, Cout);
  8
                   initial begin
  9
10
                             A=0; B=0; Cin=0; #1
11
                             A=0; B=0; Cin=1; #1
12
                             A=0; B=1; Cin=0; #1
13
                             A=0; B=1; Cin=1; #1
14
                             A=1; B=0; Cin=0; #1
15
                             A=1; B=0; Cin=1; #1
16
                             A=1; B=1; Cin=0; #1
17
                             A=1; B=1; Cin=1;
18
                   end
19
         endmodule
```

Ex.2. 1-bit Adder



Ex.3. Hazard / Glitches

Ch3-52




Ex.3. Hazard / Glitches

```
D:/altera/13.0/hazard.v (/testbench/my_hazard) - Default =
Ln#
        timescale 100ps/100ps
 2
     module hazard(A,B,C,D,F1,F2);
                input A, B, C, D;
 4
 5
                output F1, F2;
 6
 7
                // not gate
 8
 9
                // assign Fl = !A&D | A&!C;
10
                // assign F2 = !A&D | A&!C | !C&D;
11
                wire \#1 t1 = !A:
12
                wire #1 t2 = t1 \& D;
13
                wire \#1 t3 = !C;
14
                wire #1 t4 = A \& t3;
15
                assign #1 F1 = t2 | t4;
16
17
                wire #1 t5 = t3 & D;
                assign \#1 F2 = t2 | t4 | t5;
18
19
20
       endmodule
```

```
D:/altera/13.0/testbench.v (/testbench) - Default =
Ln#
        timescale lns/lns
 2
     module testbench();
                reg A,B,C,D;
 5
                wire F1, F2;
 6
 7
                hazard my_hazard(A,B,C,D,F1,F2);
 8
 9
                initial begin
10
                         A=1; B=1; C=0; D=0; #1
11
                         A=1; B=1; C=0; D=1; #1
12
                         A=0; B=1; C=0; D=1;
13
                end
14
       endmodule
```

Ex.3. Hazard / Glitches





Q & A

email: dawnshin2000@naver.com

