
Lab 1

A Single Cycle CPU by Verilog

Data Path



Hardware Specification

- Register file: 32 registers
- Instruction Memory: 1KB
- Your program should read "machine code" rather than "assembly code"
- Machine code:

f	funct7	rs2	rs1	funct3	rd	opcode	R-type
	7 bits [31:25]	5 bits [24:20]	5 bits [19:15]	3 bits [14:12]	5 bits [11:7	7 bits [6:0]	•
]		_
	immedi	rs1	funct3	rd	opcode	I-type	
	12 b [31:2	5 bits [19:15]	3 bits [14:12]	5 bits [11:7	7 bits [6:0]	3	

Instructions


Required Instruction Set

- and rd, rs1, rs2 (bitwise and)
- xor rd, rs1, rs2 (bitwise exclusive or)
- sll rd, rs1, rs2 (shift left logically)
- add rd, rs1, rs2 (addition)
- sub rd, rs1, rs2 (subtraction)
- mul rd, rs1, rs2 (multiplication)
- addi rd, rs1, imm (addition)
- srai rd, rs1, imm (shift right arithmetically)

Input Format

00000000101001001111010110110011

```
0000000 00000 00000 000 01000 0110011 //add
                                             $t0,$0,$0
00000001010 00000 000 01001 0010011 //addi $t1,$0,10
00000001101_00000_000_01010_0010011 //addi $t2,$0,13
                                                            Input file
0000001_01001_01001_000_01011_0110011 //mul
                                             $t3,$t1,$t1
00000000001 01001 000 01001 0010011 //addi $t1,$t1,1
0100000 01001 01010 000 01010 0110011 //sub
                                             $t2,$t2,$t1
                                             $t3,$t1,$t2
0000000 01010 01001 111 01011 0110011 //and
00000000000000000000010000110011
000000010100000000010010010011
000000011010000000010100010011
                                                            What machine
00000010100101001000010110110011
                                                            actually reads
<del>00000000000101001000010010010011</del>
01000000100101010000010100110011
```




testbench.v

```
`define CYCLE TIME 50
3 module TestBench;
                       Clk;
5 reg
6 reg
                       Reset;
7 reg
                       Start;
8 integer
                       i, outfile, counter;
10 always #(`CYCLE_TIME/2) Clk = ~Clk;
12 CPU CPU(
       .clk_i (Clk),
       .rst_i (Reset),
       .start_i(Start)
18 initial begin
       counter = 0;
      // initialize instruction memory
2223242526
       for(i=0; i<256; i=i+1) begin</pre>
           CPU.Instruction_Memory.memory[i] = 32'b0;
       end
       // initialize Register File
       for(i=0; i<32; i=i+1) begin</pre>
29
30
           CPU.Registers.register[i] = 32'b0;
       end
31
32
       // Load instructions into instruction memory
       $readmemb("instruction.txt", CPU.Instruction_Memory.memory);
36
37
       outfile = $fopen("output.txt") | 1;
       Clk = 0;
       Reset = 0;
       Start = 0;
42
       #(`CYCLE_TIME/4)
       Reset = 1;
       Start = 1;
```

CPU. v

```
module CPU
       clk i,
       rst_i,
       start i
8 // Ports
9 input
                         clk_i;
10 input
                         rst i;
11 input
                         start i;
12
13 /*
14 Control Control(
15
       .0p_i
                    (),
16
       .ALUOp o
                    (),
17
       .ALUSrc o
                    (),
18
       .RegWrite o ()
19 );
20
21
22 /*
23 Adder Add_PC(
       .data1_in
                    (),
       .data2 in
                    (),
26
       .data o
                    ()
27 );
28 */
30 PC PC(
31
       .clk_i
                    (),
(),
       .rst_i
33
       .start_i
                    ();
()
       .pc_i
        .pc_o
```

Control.v / ALU_Control.v



funct7	rs2	rs1	funct3	rd	opcode	function
0000000	rs2	rs1	111	rd	0110011	and
0000000	rs2	rs1	100	rd	0110011	xor
0000000	rs2	rs1	001	rd	0110011	sll
0000000	rs2	rs1	000	rd	0110011	add
0100000	rs2	rs1	000	rd	0110011	sub
0000001	rs2	rs1	000	rd	0110011	mul
imm[:	11:0]	rs1	000	rd	0010011	addi
0100000	imm[4:0]	rs1	101	rd	0010011	srai

Reminder

- Lab 2 and 3 will be strongly related to this homework
- This homework is rather simple, it is recommended that you get familiar with waveform visualization tool (e.g. gtkwave) in this homework

Submission Rule

- Source codes (*.v files)
 - CPU.v
 - Control.v
 - ALU_Control.v
 - Sign_Extend.v
 - ALU.v
 - ...
- MUST REMOVE
 - testbench.v, Instruction_Memory.v, Registers.v, PC.v
 - instruction.txt, output.txt

- Report (<student_ID>_lab1_re port.pdf)
 - Development environment
 - Module implementation explanation
 - Either English or Chinese is fine
 - No more than 2 pages

Module Explanation Example

PC module reads clock signals, reset bit, start bit, and next cycle PC as input, and outputs the PC of current cycle. This module changes its internal register "pc_o" at positive edge of clock signal. When reset signal is set, PC is reset to 0. And PC will only be updated by next PC when start bit is on.

Module Explanation

```
The inputs of PC are clk_i, rst_i, start_i,
pc and ouput pc_o.
It works as follows:
always@(posedge clk_i/or negedge
rst_i) begin
    if(~rst
               ) begin
                 32'b0;
         pc o
    end
    else begin
         if(start_i)
             pc o <= p
         else
             pc_o <= pc_o;
    end
end
```

Submission Rule

- Submission format
 - <student ID> lab1/
 - <student_ID>_lab1/<student_ID>_lab1_report.pdf
 - <student_ID>_lab1_/src/*.v
 - Pack the folder into a .zip file
 - e.g. bo9902000_lab1.zip
 - Case sensitive (all alphabets being lower cases)
- Deadline: 11/07/2023 (Tue.) 23:59
- Upload to NTU COOL

Directory Structure

We should see a single directory like following structure after we type

\$ unzip bo9902000_lab1.zip

in Linux terminal:

```
bo9902000_lab1/src
bo9902000_lab1/src/CPU.v
bo9902000_lab1/src/ALU.v
...
bo9902000_lab1/bo9902000_lab1_report.pdf
```

Evaluation Criteria

- Report: 20%
- Programming: 80%
- Wrong format: -10 points
- Compilation error: coding o points
 - Please make sure your code can be compiled before submitting
- 10 points off per day for late submission
- Plagiarism: o points