

### 32-bit TriCore™ AURIX™ TC3xx microcontroller family

#### **About this document**

#### **Scope and purpose**

This Configuration Data Reference document is applicable to all TC3xx devices in the TriCore™ AURIX™ family of 32-bit microcontrollers.

The purpose of this document is to facilitate the integrator to verify the generated code based on the input configuration parameters. This document describes details of structures, defines, macros and variables generated from the configuration parameters.

#### **Intended audience**

This document is intended for integrators who need to understand the logic of the generated configuration code of AURIX™ AUTOSAR MCAL.

#### **Reference documents**

This document should be read in conjunction with the following documents:

AURIX<sup>™</sup> TC3xx MCAL User Manual ADC

# MCAL Configuration Verification Manual for ADC 32-bit TriCore™ AURIX™ TC3xx microcontroller family



#### **Table of contents**

Abou	ut this document	1
Table	e of contents	2
1	Adc driver	6
1.1	File: Adc_Cfg.h	6
1.1.1	Macro: ADC_AR_RELEASE_MAJOR_VERSION	6
1.1.2	Macro: ADC_AR_RELEASE_MINOR_VERSION	6
1.1.3	Macro: ADC_AR_RELEASE_REVISION_VERSION	6
1.1.4	Macro: ADC_SW_MAJOR_VERSION	7
1.1.5	Macro: ADC_SW_MINOR_VERSION	7
1.1.6	Macro: ADC_SW_PATCH_VERSION	7
1.1.7	Macro: ADC_SAFETY_ENABLE	8
1.1.8	Macro: ADC_INIT_CHECK_API	8
1.1.9	Macro: ADC_RUN_TIME_API_MODE	8
1.1.10	<u> </u>	
1.1.11	1 Macro: ADC_DEV_ERROR_DETECT	9
1.1.12	<u> </u>	
1.1.13		
1.1.14	4 Macro: ADC_ENABLE_START_STOP_GROUP_API	10
1.1.15	5 Macro: ADC_DEINIT_API	10
1.1.16		
1.1.17		
1.1.18		
1.1.19		
1.1.20		
1.1.21		
1.1.22		
1.1.23		
1.1.24		
1.1.25	<b>-</b>	
1.1.26	<u> </u>	
1.1.27		
1.1.28		
1.1.29		
1.1.30		
1.1.31		
1.1.32		
1.1.33		
1.1.34		
1.1.35		
1.1.36		
1.1.37		
1.1.38		
1.1.39		
1.1.40		
1.1.41		
1.1.42	2 Macro: ADC_MAX_KERNELS	44

## **MCAL Configuration Verification Manual for ADC** 32-bit TriCore™ AURIX™ TC3xx microcontroller family



1.1.43	Macro: ADC_MAX_KERNEL_ID	22
1.1.44	Macro: ADC_LAST_PRIMARY_KERNELID	22
1.1.45	Macro: ADC_REQSRC_COUNT	23
1.1.46	Macro: ADC_REQSRC_USED_COUNT	23
1.1.47	Macro: ADC_SECONDARY_KERNEL_AVAILABLE	23
1.1.48	Macro: ADC_GTM_AVAILABLE	24
1.1.49	Macro: AdcConf_AdcChannel_ <adcchannelname></adcchannelname>	24
1.1.50	Macro: AdcConf_AdcGroup_ <adcgroupname></adcgroupname>	24
1.1.51	Macro: AdcConf_ AdcPowerStateConfig_ <adcpowerstateconfigname></adcpowerstateconfigname>	
1.2	File: Adc[_ <variant>]_PBcfg.c</variant>	
1.2.1	Structure: Adc_Config[_ <variant>]</variant>	
1.2.1.1	Member: GlobalCfgPtr	
1.2.1.2	Member: CoreCfgPtr [6]	
1.2.2	Structure: Adc_kCore <x>_Config[_<variant>]</variant></x>	30
1.2.2.1	Member: HwUnitCfgPtr	
1.2.3	Structure: Adc_kGlob_Config[_ <variant>]</variant>	
1.2.3.1	Member: GlobalCfg	33
1.2.3.2	Member: GlobInputClass0Cfg	34
1.2.3.3	Member: GlobInputClass1Cfg	
1.2.3.4	Member: GlobEmuxGrpInterfaceCfg	37
1.2.4	Structure: Adc_kHwUnit <x>_Config[_<variant>]</variant></x>	37
1.2.4.1	Member: HwCfgPtr	39
1.2.4.2	Member: ChCfgPtr	39
1.2.4.3	Member: GrpCfgPtr	39
1.2.4.4	Member: SwTrigGrpMask	40
1.2.4.5	Member: HwTrigGrpMask	40
1.2.4.6	Member: SyncConvMode	41
1.2.4.7	Member: SlaveKernels[ADC_KERNELS_PER_SYNGRP - 1U]	41
1.2.4.8	Member: NoOfGroups	42
1.2.4.9	Member: SRNUsed	
1.2.5	Structure: Adc_kHwUnit[x]Hw_Config[_ <variant>]</variant>	43
1.2.5.1	Member: GrpAnalogFuncCfg	44
1.2.5.2	Member: GrpArbitCfg	46
1.2.5.3	Member: GrpArbitPrioCfg	47
1.2.5.4	Member: KernelInputClass0Cfg	48
1.2.5.5	Member: KernelInputClass1Cfg	49
1.2.5.6	Member: GrpSyncCtrlCfg	50
1.2.6	Structure: Adc_kHwUnit[x]Ch_Config[_ <variant>][y]</variant>	51
1.2.6.1	Member: ChannelChctrCfg	53
1.2.6.2	Member: Boundary Values	54
1.2.6.3	Member: AnChannelNo	
1.2.6.4	Member: LimitCheckEnabled	56
1.2.7	Structure: Adc_kHwUnit[x]Grp_Config[_ <variant>][y]</variant>	56
1.2.7.1	Member: NotifyPtr	62
1.2.7.2	Member: GroupDefinition	62
1.2.7.3	Member: GtmTrigCfg	63
1.2.7.4	Member: GtmGateCfg	63
1.2.7.5	Member: EruTrigCfg	64
1.2.7.6	Member: EruGateCfg	64
1.2.7.7	Member: GroupQCtrlCfg	
C	ion Data Poforonco	Varsian 2.0

## **MCAL Configuration Verification Manual for ADC** 32-bit TriCore™ AURIX™ TC3xx microcontroller family



1.2.7.8 Member: GroupQModeCfg	66
1.2.7.9 Member: AliasChCfg	
1.2.7.10 Member: GrpReqTmCfg	
1.2.7.11 Member: ChannelMask	
1.2.7.12 Member: ResultRegMask	
1.2.7.13 Member: SyncChannelMask	
1.2.7.14 Member: SyncResultRegMask	
1.2.7.15 Member: TriggerSource	
1.2.7.16 Member: ConvMode	71
1.2.7.17 Member: AccessMode	71
1.2.7.18 Member: StreamMode	71
1.2.7.19 Member: NumOfSamples	72
1.2.7.20 Member: HwTrigType	72
1.2.7.21 Member: HwGateType	73
1.2.7.22 Member: GrpPriority	73
1.2.7.23 Member: NoOfChannels	74
1.2.7.24 Member: LimitCheckGroup	74
1.2.7.25 Member: GrpEmuxCfg	75
1.2.7.26 Member: DiagnosticChGrp	
1.2.8 Structure: Adc_kHwUnit[x]Grp[name]_Config[_ <variant>][y]</variant>	76
1.2.8.1 Member: ASChannelld	77
1.2.8.2 Member: AnalogChannelNo	
1.2.8.3 Member: ResultReg	78
1.2.8.4 Member: AnChDiagnosticsCfg	
1.2.9 Structure: Adc_kHwUnit[x]Grp[name]EruTrig_Config[_ <variant>]</variant>	
1.2.9.1 Member: EruEicrCfg	
1.2.9.2 Member: ErulgcrCfg	
1.2.9.3 Member: ErsChannel	
1.2.9.4 Member: OguChannel	
1.2.10 Structure: Adc_kHwUnit[x]Grp[name]EruGate_Config[_ <variant>]</variant>	
1.2.10.1 Member: EruEicrCfg	
1.2.10.2 Member: ErulgcrCfg	
1.2.10.3 Member: ErsChannel	
1.2.10.4 Member: OguChannel	
1.2.11 Structure: Adc_kHwUnit[x]Grp[name]GtmTrig_Config[_ <variant>]</variant>	
1.2.11.1 Member: TimerType	
1.2.11.2 Member: TimerId	
1.2.11.3 Member: TimerChCtrlReg	
1.2.11.4 Member: TimerChCN0Reg	
1.2.11.5 Member: TimerChCM0Reg	
1.2.11.6 Member: TimerChCM1Reg	
1.2.11.7 Member: TimerChSR0Reg	
<b>o</b>	
1.2.11.9 Member: TimerChIntEnMode	
1.2.12.1 Structure: Adc_knwornt[x]Grp[name]GtmGate_Cornig[_ <variant>]</variant>	
1.2.12.2 Member: TimerType	
1.2.12.3 Member: Timerld	
1.2.12.4 Member: TimerChCttikeg	
1.2.12.5 Member: TimerChCN0Reg	
Configuration Data Reference 4 of 111	Version 2.0

# MCAL Configuration Verification Manual for ADC 32-bit TriCore™ AURIX™ TC3xx microcontroller family



vision hist	torv	110
.1	Structure: Adc_Config[_ <variant>]</variant>	108
F	File: Adc[_ <variant>]_PBcfg.h</variant>	
.13	Function declaration: Adc_NotifyFnPtrType	108
.12.9	Member: TimerChIntEnMode	107
.12.8	Member: TimerChSR1Reg	106
.12.7	Member: TimerChSR0Reg	
.12.6	Member: TimerChCM1Reg	102



Adc driver

#### 1 Adc driver

This chapter describes the details of the configuration data generated from the Adc driver.

### 1.1 File: Adc\_Cfg.h

The generated header file contains all pre-compile configuration parameters. Pre-compile time configuration allows decoupling of the static configuration from implementation. The file is generated in 'inc' folder.

#### 1.1.1 Macro: ADC\_AR\_RELEASE\_MAJOR\_VERSION

#### Table 1 ADC AR RELEASE MAJOR VERSION

Name	ADC_AR_RELEASE_MAJOR_VERSION		
Description	Major version number of AUTOSAR release on which the Adc implementation is based		
	on.		
Verification method	The macro is generated with the value present in		
	'CommonPublishedInformation/ArMajorVersion'.		
	Note: The macro is not user configurable.		
Example(s)	Action Generated output		
	Generate Adc_Cfg.h file with ArMajorVersion 4	<pre>#define ADC_AR_RELEASE_MAJOR_VERSION (4U)</pre>	

#### 1.1.2 Macro: ADC\_AR\_RELEASE\_MINOR\_VERSION

#### Table 2 ADC\_AR\_RELEASE\_MINOR\_VERSION

Name	ADC_AR_RELEASE_MINOR_VERSION	
Description	Minor version number of AUTOSAR release on which the Adc implementation is based	
	on.	
Verification method	The macro is generated with the value present in 'CommonPublishedInformation/ArMinorVersion'.  Note: The macro is not user configurable.	
Example(s)	Action Generated output	
	Generate Adc_Cfg.h file with ArMinorVersion 2	<pre>#define ADC_AR_RELEASE_MINOR_VERSION (2U)</pre>

#### 1.1.3 Macro: ADC\_AR\_RELEASE\_REVISION\_VERSION

#### Table 3 ADC\_AR\_RELEASE\_REVISION\_VERSION

Name	ADC_AR_RELEASE_REVISION_VERSION
Description	Revision version number of AUTOSAR release on which the Adc implementation is



Adc driver

	based on.	
Verification method	The macro is generated with the value present in 'CommonPublishedInformation/ArPatchVersion'.	
Note: The macro is not user configurable.		configurable.
Example(s)	Action	Generated output
	Generate Adc_Cfg.h file with ArPatchVersion 2	#define ADC_AR_RELEASE_REVISION_VERSION (2U)

#### 1.1.4 Macro: ADC\_SW\_MAJOR\_VERSION

#### Table 4 ADC\_SW\_MAJOR\_VERSION

Name	ADC_SW_MAJOR_VERSION		
Description	Major version number of the Adc module.		
Verification method	The macro is generated with the value present in 'CommonPublishedInformation/ SwMajorVersion'.  Note: The macro is not user configurable.		
Example(s)	Action	Generated output	
	Generate Adc_Cfg.h file with SwMajorVersion 10	#define ADC_SW_MAJOR_VERSION (10U)	

### 1.1.5 Macro: ADC\_SW\_MINOR\_VERSION

#### Table 5 ADC\_SW\_MINOR\_VERSION

Name	ADC_SW_MINOR_VERSION		
Description	Minor version number of the Adc module.		
Verification method	The macro is generated with the value present in 'CommonPublishedInformation/ SwMinorVersion'.  Note: The macro is not user configurable.		
Example(s)	Action	Generated output	
	Generate Adc_Cfg.h file with SwMinorVersion 10	#define ADC_SW_MINOR_VERSION (10U)	

#### 1.1.6 Macro: ADC\_SW\_PATCH\_VERSION

#### Table 6 ADC\_SW\_PATCH\_VERSION

Name	ADC_SW_PATCH_VERSION
Description	Patch version number of the Adc module.

## MCAL Configuration Verification Manual for ADC 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Adc driver

Verification method	The macro is generated with the value present in 'CommonPublishedInformation/ SwPatchVersion'.  Note: The macro is not user configurable.	
Example(s)	s) Action Generated output	
	Generate Adc_Cfg.h file with SwPatchVersion 0	#define ADC_SW_PATCH_VERSION (0U)

#### 1.1.7 Macro: ADC\_SAFETY\_ENABLE

#### Table 7 ADC\_SAFETY\_ENABLE

Name	ADC_SAFETY_ENABLE	
Description	Enables/disables the safety features.	
Verification method	The macro is generated as STD_ON if AdcSafetyEnable configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
	Action Generated output	
Example(s)	Action	Generated output
Example(s)	Action AdcSafetyEnable = True	#define ADC_SAFETY_ENABLE (STD_ON)

#### 1.1.8 Macro: ADC\_INIT\_CHECK\_API

#### Table 8 ADC\_INIT\_CHECK\_API

Name	ADC_INIT_CHECK_API	
Description	Enables/disables the Adc_Init_Check API.	
Verification method	The macro is generated as STD_ON if AdcInitCheckApi configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
Example(s)	Action Generated output	
	AdcInitCheckApi = True	#define ADC_INIT_CHECK_API (STD_ON)
	AdcInitCheckApi = False	<pre>#define ADC_INIT_CHECK_API (STD_OFF)</pre>

#### 1.1.9 Macro: ADC\_RUN\_TIME\_API\_MODE

#### Table 9 ADC\_RUN\_TIME\_API\_MODE

Name	ADC_RUN_TIME_API_MODE	
Description	Decides the mode of execution of Run Time API's.	
Verification method	The macro is generated as STD_ON if AdcRuntimeApiMode configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
Example(s)	Action Generated output	
	AdcRuntimeApiMode = True	<pre>#define ADC_RUN_TIME_API_MODE (STD_ON)</pre>



Adc driver

AdcRuntimeApiMode = False	#define ADC_RUN_TIME_API_MODE
	(STD_OFF)

#### 1.1.10 Macro: ADC\_INIT\_DEINIT\_API\_MODE

#### Table 10 ADC\_INIT\_DEINIT\_API\_MODE

Name	ADC_INIT_DEINIT_API_MODE	
Description	Determines the mode of execution of Init and Delnit API's.	
Verification method	The macro is generated as STD_ON if AdcInitDeInitApiMode configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
Example(s)	Action	Generated output
	AdcInitDeInitApiMode = True	<pre>#define ADC_INIT_DEINIT_API_MODE (STD_ON)</pre>
	AdcInitDeInitApiMode = False	<pre>#define ADC_INIT_DEINIT_API_MODE (STD_OFF)</pre>

#### 1.1.11 Macro: ADC\_DEV\_ERROR\_DETECT

#### Table 11 ADC\_DEV\_ERROR\_DETECT

Name	ADC_DEV_ERROR_DETECT		
Description	Enables/disables the Development Error Detection.		
Verification method	The macro is generated as STD_ON if AdcDevErrorDetect configuration parameter is set to 'True' else the macro is generated as STD_OFF.		
Example(s)	Action	Generated output	
	AdcDevErrorDetect = True	<pre>#define ADC_DEV_ERROR_DETECT (STD_ON)</pre>	
	AdcDevErrorDetect = False	<pre>#define ADC_DEV_ERROR_DETECT (STD_OFF)</pre>	

### 1.1.12 Macro: ADC\_MULTICORE\_ERROR\_DETECT

#### Table 12 ADC\_MULTICORE\_ERROR\_DETECT

Name	ADC_MULTICORE_ERROR_DETECT	
Description	Enables/disables the MultiCore DET Check.	
Verification method	The macro is generated as STD_ON if AdcMultiCoreErrorDetect configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
Example(s)	Action	Generated output
	AdcMultiCoreErrorDetect = True	<pre>#define ADC_MULTICORE_ERROR_DETECT (STD_ON)</pre>
	AdcMultiCoreErrorDetect = False	<pre>#define ADC_MULTICORE_ERROR_DETECT (STD_OFF)</pre>



Adc driver

### 1.1.13 Macro: ADC\_RUNTIME\_ERROR\_DETECT

#### Table 13 ADC\_RUNTIME\_ERROR\_DETECT

. 4.5 6		
Name	ADC_RUNTIME_ERROR_DETECT	
Description	Enables/disables the Run-time Error Detection.	
Verification method	The macro is generated as STD_ON if AdcRunTimeErrorDetect configuration parameter is set to 'True' else the macro is generated as STD_OFF.  Note: The macro is applicable only for AUTOSAR version 4.4.0.	
Example(s)	Action Generated output	
	AdcRunTimeErrorDetect = True	<pre>#define ADC_RUNTIME_ERROR_DETECT (STD_ON)</pre>
	AdcRunTimeErrorDetect = False	<pre>#define ADC_RUNTIME_ERROR_DETECT (STD_OFF)</pre>

#### 1.1.14 Macro: ADC\_ENABLE\_START\_STOP\_GROUP\_API

#### Table 14 ADC\_ENABLE\_START\_STOP\_GROUP\_API

Name	ADC_ENABLE_START_STOP_GROUP_API	
Description	Enables/disables the Adc_StartGroupConversion and Adc_StopGroupConversion API's.	
Verification method	The macro is generated as STD_ON if AdcEnableStartStopGroupApi configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
Example(s)	Action	Generated output
	AdcEnableStartStopGroupApi = True	#define ADC_ENABLE_START_STOP_GROUP_API (STD_ON)
	AdcEnableStartStopGroupApi = False	<pre>#define ADC_ENABLE_START_STOP_GROUP_API (STD_OFF)</pre>

#### 1.1.15 Macro: ADC\_DEINIT\_API

#### Table 15 ADC\_DEINIT\_API

Name	ADC_DEINIT_API	
Description	Enables/disables the Adc_DeInit API.	
Verification method	The macro is generated as STD_ON if AdcDeInitApi configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
Example(s)	Action Generated output	
	AdcDeInitApi = True	#define ADC_DEINIT_API (STD_ON)
	AdcDeInitApi = False	#define ADC_DEINIT_API (STD_OFF)



Adc driver

#### 1.1.16 Macro: ADC\_HW\_TRIGGER\_API

#### Table 16 ADC\_HW\_TRIGGER\_API

Name	ADC_HW_TRIGGER_API		
Description	Enables/disables the Adc_EnableHardwareTrigger and Adc_DisableHardwareTrigger API's.		
Verification method	The macro is generated as STD_ON if AdcHwTriggerApi configuration parameter is set to 'True' else the macro is generated as STD_OFF.		
Example(s)	Action	Action Generated output	
	AdcHwTriggerApi = True	#define ADC_HW_TRIGGER_API (STD_ON)	
	AdcHwTriggerApi = False	#define ADC_HW_TRIGGER_API (STD_OFF)	

#### 1.1.17 Macro: ADC\_READ\_GROUP\_API

#### Table 17 ADC\_READ\_GROUP\_API

Name	ADC_READ_GROUP_API	
Description	Enables/disables the Adc_ReadGroup API.	
Verification method	The macro is generated as STD_ON if AdcReadGroupApi configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
Example(s)	Action Generated output	
	AdcReadGroupApi = True	#define ADC_READ_GROUP_API (STD_ON)
	AdcReadGroupApi = False	<pre>#define ADC_READ_GROUP_API (STD_OFF)</pre>

#### 1.1.18 Macro: ADC\_STARTUP\_CALIB\_API

#### Table 18 ADC\_STARTUP\_CALIB\_API

Name	ADC_STARTUP_CALIB_API		
Description	Enables/disables the Adc_GetSta	Enables/disables the Adc_GetStartupCalStatus and Adc_TriggerStartupCal API's.	
Verification method	The macro is generated as STD_ON if AdcStartupCalibApi configuration parameter is set to 'True' else the macro is generated as STD_OFF.		
Example(s)	Action	Generated output	
	AdcStartupCalibApi = True	<pre>#define ADC_STARTUP_CALIB_API (STD_ON)</pre>	
	AdcStartupCalibApi = False	<pre>#define ADC_STARTUP_CALIB_API (STD_OFF)</pre>	

### 1.1.19 Macro: ADC\_TRIGGER\_ONE\_CONV\_ENABLE

#### Table 19 ADC\_TRIGGER\_ONE\_CONV\_ENABLE

Name	ADC_TRIGGER_ONE_CONV_ENABLE	
Description	Enables/disables the Dummy Converison before the startup calibration.	



Adc driver

Verification method	The macro is generated as STD_ON if AdcTriggerOneConversionEnable configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
Example(s)	Action	Generated output
	AdcTriggerOneConversionEnable = True	<pre>#define ADC_TRIGGER_ONE_CONV_ENABLE (STD_ON)</pre>
	AdcTriggerOneConversionEnable = False	<pre>#define ADC_TRIGGER_ONE_CONV_ENABLE (STD_OFF)</pre>

### 1.1.20 Macro: ADC\_ENABLE\_LIMIT\_CHECK

#### Table 20 ADC\_ENABLE\_LIMIT\_CHECK

	<b>-</b> - 1	
Name	ADC_ENABLE_LIMIT_CHECK	
Description	Enables/disables the limit checking feature of ADC.	
Verification method	The macro is generated as STD_ON if AdcEnableLimitCheck configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
Example(s)	Action	Generated output
	AdcEnableLimitCheck = True	<pre>#define ADC_ENABLE_LIMIT_CHECK (STD_ON)</pre>
	AdcEnableLimitCheck = False	<pre>#define ADC_ENABLE_LIMIT_CHECK (STD_OFF)</pre>

#### 1.1.21 Macro: ADC\_EMUX\_ENABLE

#### Table 21 ADC\_EMUX\_ENABLE

Name	ADC_EMUX_ENABLE	
Description	Enables/disables the EMUX feature of ADC.	
Verification method	The macro is generated as STD_ON if AdcEmuxEnable configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
Example(s)	Action Generated output	
	AdcEmuxEnable = True	#define ADC_EMUX_ENABLE (STD_ON)
	AdcEmuxEnable = False	#define ADC_EMUX_ENABLE (STD_OFF)

#### 1.1.22 Macro: ADC\_GRP\_NOTIF\_CAPABILITY

#### Table 22 ADC\_GRP\_NOTIF\_CAPABILITY

Name	ADC_GRP_NOTIF_CAPABILITY	
Description	Enables/disables the Notification capability of ADC.	
Verification method	The macro is generated as STD_ON if AdcGrpNotifCapability configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
Example(s)	Action Generated output	
	AdcGrpNotifCapability = True	#define ADC_GRP_NOTIF_CAPABILITY



Adc driver

	(STD_ON)
AdcGrpNotifCapability = False	<pre>#define ADC_GRP_NOTIF_CAPABILITY (STD_OFF)</pre>

### 1.1.23 Macro: ADC\_VERSION\_INFO\_API

#### Table 23 ADC\_VERSION\_INFO\_API

Name	ADC_VERSION_INFO_API		
Description	Enables/disables Adc_GetVersion	Enables/disables Adc_GetVersionInfo API	
Verification method	The macro is generated as STD_ON if AdcVersionInfoApi configuration parameter is set to 'True' else the macro is generated as STD_OFF.		
Example(s) Action Generated output		Generated output	
	AdcVersionInfoApi = True	<pre>#define ADC_VERSION_INFO_API (STD_ON)</pre>	
	AdcVersionInfoApi = False	<pre>#define ADC_VERSION_INFO_API (STD_OFF)</pre>	

#### 1.1.24 Macro: ADC\_ENABLE\_QUEUING

#### Table 24 ADC ENABLE QUEUING

Table 24 ADC_ENABLE_QUEUING		
Name	ADC_ENABLE_QUEUING	
Description	Enables/disables the Queuing mo	echanism when priority mechanism is disabled.
Verification method	The macro is generated as STD_ON if AdcEnableQueuing configuration parameter is set to 'True' else the macro is generated as STD_OFF.  Note: This macro generates the configured value of AdcEnableQueuing parameter only when AdcGeneral/AdcEnableStartStopGroupApi = 'true' and AdcGeneral/AdcPriorityImplementation = 'ADC_PRIORITY_NONE' otherwise always generates as STD_OFF.	
Example(s)	Action Generated output	
	AdcEnableQueuing = True	#define ADC_ENABLE_QUEUING (STD_ON)
	1 5 1 6 · 5 · 5 · 6 · 6 · 6 · 6 · 6 · 6 · 6 ·	
	AdcenableQueuing – False	#define ADC_ENABLE_QUEUING (STD_OFF)

#### 1.1.25 Macro: ADC\_PRIORITY\_IMPLEMENTATION

#### Table 25 ADC\_PRIORITY\_IMPLEMENTATION

Name	ADC_PRIORITY_IMPLEMENTATION	
Description	Determines the type of prioritization mechanism.	
Verification method	The macro is generated as a numeric value which corresponds to the number of elements in the list 'AdcGeneral/AdcPriorityImplementation'.	



Adc driver

Example(s)	Action	Generated output
	Set AdcPriorityImplementation as ADC_PRIORITY_NONE	<pre>#define ADC_PRIORITY_IMPLEMENTATION (ADC_PRIORITY_NONE)</pre>
	Set AdcPriorityImplementation as ADC_PRIORITY_HW	<pre>#define ADC_PRIORITY_IMPLEMENTATION (ADC_PRIORITY_HW)</pre>
	Set AdcPriorityImplementation as ADC_PRIORITY_HW_SW	#define ADC_PRIORITY_IMPLEMENTATION (ADC_PRIORITY_HW_SW)

#### 1.1.26 Macro: ADC\_RESULT\_HANDLING\_IMPLEMENTATION

#### Table 26 ADC\_RESULT\_HANDLING\_IMPLEMENTATION

Name	ADC_RESULT_HANDLING_IMPLEMENTATION	
Description	Determines the type of result handling mech	anism.
Verification method	The macro is generated as a numeric value which corresponds to the number of elements in the list 'AdcGeneral/ AdcResultHandlingImplementation'.	
Example(s)	Action Generated output	
	Set AdcResultHandlingImplementation as ADC_INTERRUPT_MODE_RESULT_HANDLING	<pre>#define ADC_RESULT_HANDLING_IMPLEMENTATION (ADC_INTERRUPT_MODE_RESULT_HANDLING )</pre>
	Set AdcResultHandlingImplementation as ADC_DMA_MODE_RESULT_HANDLING	#define ADC_RESULT_HANDLING_IMPLEMENTATION (ADC_DMA_MODE_RESULT_HANDLING)

#### 1.1.27 Macro: ADC\_SLEEP\_MODE\_CFG

#### Table 27 ICU\_17\_TIMERIP\_EDGE\_DETECT\_API

Name	ADC_SLEEP_MODE_CFG	
Description	Determines the status of Sleep mode.	
Verification method	The macro is generated as a numeric value which corresponds to the number of elements in the list 'AdcGeneral/ AdcSleepMode'.	
Example(s)	Action Generated output	
	Set AdcSleepMode as ADC_SLEEP_MODE_ACCEPT	<pre>#define ADC_SLEEP_MODE_CFG (ADC_SLEEP_MODE_ACCEPT)</pre>
	Set AdcSleepMode as ADC_SLEEP_MODE_REJECT	<pre>#define ADC_SLEEP_MODE_CFG (ADC_SLEEP_MODE_REJECT)</pre>

#### 1.1.28 Macro: ADC\_RESULT\_ALIGNMENT

#### Table 28 ADC\_RESULT\_ALIGNMENT

Name ADC_RESULT_ALIGNMENT
---------------------------





Description	Determines the type of Result Alignment.	
Verification method	The macro is generated as a numeric value which corresponds to the number of elements in the list 'AdcGeneral/ AdcResultAlignment'.	
Example(s)	Action Generated output	
	Set AdcResultAlignment as ADC_ALIGN_RIGHT	<pre>#define ADC_RESULT_ALIGNMENT (ADC_ALIGN_RIGHT)</pre>
	Set AdcResultAlignment as ADC_ALIGN_LEFT	<pre>#define ADC_RESULT_ALIGNMENT (ADC_ALIGN_LEFT)</pre>

#### Macro: ADC\_SUPPLY\_VOLTAGE 1.1.29

#### Table 29 **ADC SUPPLY VOLTAGE**

Tuble 25 AD	C_SOLIEI_VOLINGE	
Name	ADC_SUPPLY_VOLTAGE	
Description	Determines the type of Supply Voltage.	
Verification method	The macro is generated as a numeric value which corresponds to the number of elements in the list 'AdcGeneral/ AdcSupplyVoltage'.	
Example(s)	Action Generated output	
	Set AdcSupplyVoltage as ADC_VOLTAGE_CONTROLLED_BY_SUPPLY	<pre>#define ADC_SUPPLY_VOLTAGE (ADC_VOLTAGE_CONTROLLED_BY_SUPPLY)</pre>
	Set AdcSupplyVoltage as ADC_VOLTAGE_5V	<pre>#define ADC_SUPPLY_VOLTAGE (ADC_VOLTAGE_5V)</pre>
	Set AdcSupplyVoltage as ADC_VOLTAGE_3P3V	<pre>#define ADC_SUPPLY_VOLTAGE (ADC_VOLTAGE_3P3V)</pre>

#### Macro: ADC\_SYNC\_CONV\_ENABLE 1.1.30

#### Table 30 ADC\_RESULT\_ALIGNMENT

Name	ADC_SYNC_CONV_ENABLE	
Description	Enables/disables the synchronous conversions across ADC HW groups.	
Verification method	The macro is generated as STD_ON if AdcSyncConvEnable configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
Example(s)	Action Generated output	
	AdcSyncConvEnable = True  #define ADC_SYNC_CONV_ENABLE (STD_ON)	
	AdcSyncConvEnable = False  #define ADC_SYNC_CONV_ENABLE (STD_OFF)	

#### Macro: ADC\_MAX\_CH\_CONV\_TIME 1.1.31

#### Table 31 ADC\_MAX\_CH\_CONV\_TIME

Name	ADC_MAX_CH_CONV_TIME	
<b>Description</b> Determines the maximum channel conversion time in terms of wait loop count.		



Adc driver

Verification method	The macro is generated as a numeric value set in the configuration parameter 'AdcGeneral/ AdcMaxChConvTimeCount'.	
Example(s)	Action	Generated output
	Set AdcMaxChConvTimeCount as 0	<pre>#define ADC_MAX_CH_CONV_TIME (0U)</pre>
	Set AdcMaxChConvTimeCount as 6000	#define ADC_MAX_CH_CONV_TIME (6000U)
	Set AdcMaxChConvTimeCount as 16962	#define ADC_MAX_CH_CONV_TIME (16962U)

### 1.1.32 Macro: ADC\_LOW\_POWER\_STATE\_SUPPORT

#### Table 32 ADC LOW POWER STATE SUPPORT

Table 32 ADC_LOW_FOWER_STATE_SOFFORT		
Name	ADC_LOW_POWER_STATE_SUPPORT	
Description	Enables/disables the low power states support features of ADC.	
Verification method	The macro is generated as STD_ON if AdcLowPowerStatesSupport configuration parameter is set to 'True' else the macro is generated as STD_OFF.  Note: This macro is configurable only when AdcLowPowerStatesSupport parameter exists.	
Example(s)	Action Generated output	
	Set AdcLowPowerStatesSupport as True	<pre>#define ADC_LOW_POWER_STATE_SUPPORT (STD_ON)</pre>
	Set AdcLowPowerStatesSupport	#define ADC_LOW_POWER_STATE_SUPPORT (STD OFF)

#### 1.1.33 Macro: ADC\_POWER\_MODES\_AVAILABLE

#### Table 33 ADC\_POWER\_MODES\_AVAILABLE

Name	ADC_POWER_MODES_AVAILABLE	
Description	Determines the bit state for configured power modes with decreasing power consumptions based on the instances of Adc power state configurations i.e. bit position 0 indicates the 1st instances, bit position 1 indicates the 2nd instances so on	
Verification method	The macro is generated as a numeric value set in the configuration parameter 'AdcGeneral/AdcPowerStateConfig/AdcPowerState'.	
Example(s)	Action Generated output	
	Set AdcPowerState as 0	<pre>#define ADC_POWER_MODES_AVAILABLE (0x0000001U)</pre>



Adc driver

Set AdcPowerState as 0 and 2	<pre>#define ADC_POWER_MODES_AVAILABLE (0x0000005U)</pre>
Set AdcPowerState as 0,1,2 and 3	<pre>#define ADC_POWER_MODES_AVAILABLE (0x000000FU)</pre>

#### 1.1.34 Macro: ADC\_CLC\_FAILURE\_DEM\_NOTIF

#### Table 34 ADC\_CLC\_FAILURE\_DEM\_NOTIF

able 54 ADC_CEC_FAILURE_DEM_NOTIF			
Name	ADC_CLC_FAILURE_DEM_NO	ADC_CLC_FAILURE_DEM_NOTIF	
Description	Enables/disables the Product	Enables/disables the Production error for CLC failure.	
Verification method	<u> </u>	The macro is generated as a numeric value when the configuration parameter contains the 'AdcDemEventParameterRefs/AdcClcFailureNotification'.	
Example(s)	le(s) Action Generated output		
	Configure Production error name as AdcClcFailure in DemEventParameter container.	<pre>#define ADC_CLC_FAILURE_DEM_NOTIF (ADC_ENABLE_DEM_REPORT)  #define ADC_E_CLC_FAILURE (DemConf_DemEventParameter_AdcClcFailure)</pre>	
	AdcClcFailureNotification does not contain Dem event parameter.	<pre>#define ADC_CLC_FAILURE_DEM_NOTIF (ADC_DISABLE_DEM_REPORT).</pre>	

### 1.1.35 Macro: ADC\_E\_CLC\_FAILURE

#### Table 35 ADC\_E\_CLC\_FAILURE

Name	ADC_E_CLC_FAILURE		
Description	Production error for CLC failu	Production error for CLC failure.	
Verification method	The macro is generated as a DemConf_DemEventParameter_ <productionerrorname> based on Production Error name configured in 'AdcDemEventParameterRefs/AdcClcFailureNotification'.  Note: This macro generates only when configuration parameter contains in 'AdcDemEventParameterRefs/AdcClcFailureNotification'.</productionerrorname>		
Example(s)	Action Generated output		
,	Configure Production error name as AdcClc in DemEventParameter container.	#define ADC_E_CLC_FAILURE (DemConf_DemEventParameter_AdcClc)	
	Configure Production error name as AdcClcFailure in DemEventParameter container.	<pre>#define ADC_E_CLC_FAILURE (DemConf_DemEventParameter_AdcClcFailure)</pre>	



Adc driver

#### 1.1.36 Macro: ADC\_CONV\_STOP\_TIME\_DEM\_NOTIF

#### Table 36 ADC\_CONV\_STOP\_TIME\_DEM\_NOTIF

10.00			
Name	ADC_CONV_STOP_TIME_DEM_N	ADC_CONV_STOP_TIME_DEM_NOTIF	
Description	Enables/disables the Production the conversion.	Enables/disables the Production error for maximum channel conversion time to stop the conversion.	
Verification method	S	The macro is generated as a numeric value when the configuration parameter contains the 'AdcDemEventParameterRefs/ AdcConvStopTimeNotification'.	
Example(s)	Action Generated output		
	Configure Production error name as AdcStopConvFailure in DemEventParameter	#define ADC_CONV_STOP_TIME_DEM_NOTIF (ADC_ENABLE_DEM_REPORT)	
	container.	<pre>#define ADC_E_CONV_STOP_TIME_FAILURE (DemConf_DemEventParameter_AdcStopConv)</pre>	
	AdcConvStopTimeNotification does not contain Dem event parameter.	<pre>#define ADC_CONV_STOP_TIME_DEM_NOTIF (ADC_DISABLE_DEM_REPORT)</pre>	

#### 1.1.37 Macro: ADC\_E\_CONV\_STOP\_TIME\_FAILURE

#### Table 37 ADC\_E\_CONV\_STOP\_TIME\_FAILURE

	ACT COMA TO 1 THINK THE WILL WILL WILL WILL WILL WILL WILL WIL		
Name	ADC_E_CONV_STOP_TIME_FAILURE		
Description	Production error for maximum channel conversion time to stop the conversion.		
Verification method	The macro is generated as a DemConf_DemEventParameter_ <productionerrorname> based on Production Error name configured in 'AdcDemEventParameterRefs/ AdcConvStopTimeNotification'.  Note: This macro generates only when configuration parameter contains in 'AdcDemEventParameterRefs/ AdcConvStopTimeNotification'.</productionerrorname>		
Example(s)	Action	Generated output	
	Configure Production error name as AdcStopConv in DemEventParameter container.	<pre>#define ADC_E_CONV_STOP_TIME_FAILURE (DemConf_DemEventParameter_AdcStopConv)</pre>	
	Configure Production error name as AdcStopConvFailure in DemEventParameter container.	<pre>#define ADC_E_CONV_STOP_TIME_FAILURE (DemConf_DemEventParameter_AdcStopConvFailure)</pre>	

#### 1.1.38 Macro: ADC\_MAX\_GROUPS

#### Table 38 ADC\_MAX\_GROUPS



Adc driver

Name	ADC_MAX_GROUPS	
Description	Indicates the maximum number of ADC Channel groups configured across HW units.	
<b>Verification method</b>	The macro is generated as a total number of groups configured across HW units.	
Example(s)	Action Generated output	
	Configure 1 groups to HW unit1, Configure 3 groups to HW unit2,	<pre>#define ADC_MAX_GROUPS (5)</pre>
	Configure 5 groups to HW unit3,	
	Configure 6 groups to HW unit1, Configure 16 groups to HW unit2,	#define ADC_MAX_GROUPS (32)
	Configure 32 groups to HW unit3,	

### **1.1.39** Macro: ADC[Y]\_KERNEL\_INDEX\_CORE[X]

#### Table 39 ADC[Y]\_KERNEL\_INDEX\_CORE[X]

Name	ADC[Y]_KERNEL_INDEX_CORE	ADC[Y]_KERNEL_INDEX_CORE[X]	
Description	Indicates the array index for the HW unit 'Y' in core 'X' in the Adc_kKernelDataIndex structure.  Where 'X' is ranging from 0 to 5 & 'Y' is ranging from 0 to 11 depends on HW Derivative.		
Verification method			
Example(s)	Action	Generated output	
	<ul> <li>Set ResourceMMasterCore as core0.</li> <li>Assign HW unit0 to core0,</li> <li>Assign HW unit5 to core0,</li> <li>Assign HW unit8 to core0.</li> </ul>	<pre>#define ADC0_KERNEL_INDEX_CORE0 (OU) #define ADC1_KERNEL_INDEX_CORE0 (OxFFU) #define ADC2_KERNEL_INDEX_CORE0 (OxFFU) #define ADC3_KERNEL_INDEX_CORE0 (OxFFU) #define ADC4_KERNEL_INDEX_CORE0 (OxFFU) #define ADC5_KERNEL_INDEX_CORE0 (1U) #define ADC6_KERNEL_INDEX_CORE0 (OxFFU) #define ADC7_KERNEL_INDEX_CORE0 (OxFFU) #define ADC8_KERNEL_INDEX_CORE0 (2U) #define ADC9_KERNEL_INDEX_CORE0 (0xFFU) #define ADC10_KERNEL_INDEX_CORE0 (0xFFU) #define ADC11_KERNEL_INDEX_CORE0 (0xFFU)</pre>	

### 32-bit TriCore™ AURIX™ TC3xx microcontroller family





•	Set ResourceMMasterCore	#define	ADC0_KERNEL_INDEX_CORE3 (0xFFU)
	as core3.	#define	ADC1_KERNEL_INDEX_CORE3 (0U)
•	Assign HW unit1 to core3,	#define	ADC2_KERNEL_INDEX_CORE3 (0xFFU)
•	Assign HW unit6 to core3,	#define	ADC3_KERNEL_INDEX_CORE3 (0xFFU)
•	Assign HW unit11 to core3.	#define	ADC4_KERNEL_INDEX_CORE3 (0xFFU)
		#define	ADC5_KERNEL_INDEX_CORE3 (0xFFU)
		#define	ADC6_KERNEL_INDEX_CORE3 (1U)
		#define	ADC7_KERNEL_INDEX_CORE3 (0xFFU)
		#define	ADC8_KERNEL_INDEX_CORE3 (0xFFU)
		#define	ADC9_KERNEL_INDEX_CORE3 (0xFFU)
		<pre>#define (0xFFU)</pre>	ADC10_KERNEL_INDEX_CORE3
		#define	ADC11_KERNEL_INDEX_CORE3 (2U)
•	Set ResourceMMasterCore	#define	ADCO_KERNEL_INDEX_CORE5 (0xFFU)
	as core5.	#define	ADC1_KERNEL_INDEX_CORE5 (0xFFU)
•	Assign HW unit11 to core5.	#define	ADC2_KERNEL_INDEX_CORE5 (0xFFU)
		#define	ADC3_KERNEL_INDEX_CORE5 (0xFFU)
		#define	ADC4_KERNEL_INDEX_CORE5 (0xFFU)
		#define	ADC5_KERNEL_INDEX_CORE5 (0xFFU)
		#define	ADC6_KERNEL_INDEX_CORE5 (0xffu)
		#define	ADC7_KERNEL_INDEX_CORE5 (0xffu)
		#define	ADC8_KERNEL_INDEX_CORE5 (0xFFU)
		#define	ADC9_KERNEL_INDEX_CORE5 (0xFFU)
		<pre>#define (0xFFU)</pre>	ADC10_KERNEL_INDEX_CORE5
		, ,	

### **1.1.40** Macro: ADCX\_KERNEL\_INDEX\_CORE[Y]

#### Table 40 ADCX\_KERNEL\_INDEX\_CORE[Y]

Name	ADCX_KERNEL_INDEX_CORE[Y]	
Description	Indicates the group of all the HW units assigned to the core 'Y' in the Adc_kKernelDataIndex structure.  Where ('Y' = Core ID starting from 0 to Max Cores available in the derivative).	
<b>Verification method</b>	The macro is generated as a numeric value of all the groups assigned to the core 'Y'.	
Example(s)	Action	Generated output
	• Set ResourceMMasterCore as core0.	<pre>/*** Group of all the indexes used for all the KERNELs on CPU Core0 ***/</pre>
	<ul><li>Assign HW unit0 to core0,</li><li>Assign HW unit5 to core0,</li></ul>	<pre>#define ADCX_KERNEL_INDEX_CORE0 ADC0_KERNEL_INDEX_CORE0,\</pre>

### 32-bit TriCore™ AURIX™ TC3xx microcontroller family





Assign HW unit8 to core0.	ADC1_KERNEL_INDEX_CORE0, \
	ADC2_KERNEL_INDEX_CORE0, \
	ADC3_KERNEL_INDEX_CORE0, \
	ADC4_KERNEL_INDEX_CORE0, \
	ADC5_KERNEL_INDEX_CORE0, \
	ADC6_KERNEL_INDEX_CORE0, \
	ADC7_KERNEL_INDEX_CORE0, \
	ADC8_KERNEL_INDEX_COREO, \
	ADC9_KERNEL_INDEX_CORE0,\
	ADC10_KERNEL_INDEX_COREO, \
	ADC11_KERNEL_INDEX_CORE0
Set ResourceMMasterCore	, older olde
as core0.	all the KERNELs on CPU Core1 ***/
<ul> <li>Assign HW unit0 to core1,</li> </ul>	<pre>#define ADCX_KERNEL_INDEX_CORE1 ADC0 KERNEL INDEX CORE1,\</pre>
<ul> <li>Assign HW unit5 to core1,</li> </ul>	
<ul> <li>Assign HW unit8 to core1.</li> </ul>	ADC1_KERNEL_INDEX_CORE1,\
	ADC2_KERNEL_INDEX_CORE1,\
	ADC3_KERNEL_INDEX_CORE1,\
	ADC4_KERNEL_INDEX_CORE1,\
	ADC5_KERNEL_INDEX_CORE1,\
	ADC6_KERNEL_INDEX_CORE1, \
	ADC7_KERNEL_INDEX_CORE1,\
	ADC8_KERNEL_INDEX_CORE1,\
	ADC9_KERNEL_INDEX_CORE1,\
	ADC10_KERNEL_INDEX_CORE1,\
	ADC11_KERNEL_INDEX_CORE1

### 1.1.41 Macro: ADC\_KERNEL\_USED\_COUNT\_CORE[X]

#### Table 41 ADC\_KERNEL\_USED\_COUNT\_CORE[X]

Name	ADC_KERNEL_USED_COUNT_CORE[X]		
Description	Indicates the maximum number of HW units configured for core 'X'.		
	Where 'X' is ranging from 0 to 5 depends on HW Derivative.		
<b>Verification method</b>	The macro is generated as total number of HW units configured for core 'X'.		
	Note: HW units not configured to core 'X' is assigned with 0U.		
Francis (a)	, and the second	T	
Example(s)	Note: HW units not configur	red to core 'X' is assigned with 0U.  Generated output	
Example(s)	, and the second	T	



Adc driver

•	Assign HW unit5 to core0,	
•	Assign HW unit8 to core0.	
•	Set ResourceMMasterCore as core3.	<pre>#define ADC_KERNEL_USED_COUNT_CORE3(1U)</pre>
•	Assign HW unit11 to core3.	
•	Set ResourceMMasterCore as core5.	<pre>#define ADC_KERNEL_USED_COUNT_CORE5(0U)</pre>
•	No HW unit configured to core5.	

#### 1.1.42 Macro: ADC\_MAX\_KERNELS

#### Table 42 ADC\_MAX\_KERNELS

Name	ADC_MAX_KERNELS	
Description	Indicates the maximum number of kernels present in the HW.	
Verification method	The macro is generated as a numeric value which corresponds to the number of elements defined in 'Adc.MaxHwUnits' device specific resource properties file.	
Example(s)	Action Generated output	
	Generate Adc_Cfg.h	#define ADC_MAX_KERNELS (12U)

#### 1.1.43 Macro: ADC\_MAX\_KERNEL\_ID

#### Table 43 ADC\_MAX\_KERNEL\_ID

Name	ADC_MAX_KERNEL_ID	
Description	Indicates the HW unit ID of the last kernel present in the HW.	
Verification method	The macro is generated as a numeric value which corresponds to the number of elements defined in 'Adc.MaxHwUnitId' device specific resource properties file.	
Example(s)	Action Generated output	
	Generate Adc_Cfg.h	#define ADC_MAX_KERNEL_ID (12U)

### 1.1.44 Macro: ADC\_LAST\_PRIMARY\_KERNELID

#### Table 44 ADC\_LAST\_PRIMARY\_KERNELID

Name	ADC_LAST_PRIMARY_KERNELID	
Description	Indicates the HW unit ID of the last primary kernel present in the HW.	
Verification method	The macro is generated as a numeric value which corresponds to the number of elements defined in 'Adc.LastPrimaryHwUnit' device specific resource properties file.	
Example(s)	Action Generated output	
	Generate Adc_Cfg.h	#define ADC_LAST_PRIMARY_KERNELID (7U)



Adc driver

### 1.1.45 Macro: ADC\_REQSRC\_COUNT

#### Table 45 ADC\_REQSRC\_COUNT

Name	ADC_REQSRC_COUNT	
Description	Indicates the request source available per kernel.	
Verification method	The macro is generated as a numeric value which corresponds to the number of elements defined in 'Adc.RSCount' device specific resource properties file.	
Example(s)	Action Generated output	
	Generate Adc_Cfg.h	#define ADC_REQSRC_COUNT (3U)

#### 1.1.46 Macro: ADC\_REQSRC\_USED\_COUNT

#### Table 46 ADC\_REQSRC\_USED\_COUNT

Name	ADC_REQSRC_USED_COUNT	
Description	Indicates the request source used per kernel.	
Verification method	The macro is generated as a numeric value based on the number of elements defined in 'Adc.RSCount' device specific resource properties file.	
	Note: Value set in this macro is based on priority implementation in 'AdcGeneral/AdcPriorityImplementation'.	

Example(s)	Action	Generated output
	<ul> <li>Configure         AdcPriorityImplementation         as ADC_PRIORITY_NONE.</li> <li>Generate Adc_Cfg.h</li> </ul>	<pre>#define ADC_REQSRC_USED_COUNT (1U)</pre>
	<ul> <li>Configure         AdcPriorityImplementation         as ADC_PRIORITY_NONE.</li> <li>Generate Adc_Cfg.h</li> </ul>	<pre>#define ADC_REQSRC_USED_COUNT (3U)</pre>

#### 1.1.47 Macro: ADC\_SECONDARY\_KERNEL\_AVAILABLE

#### Table 47 ADC\_SECONDARY\_KERNEL\_AVAILABLE

Name	ADC_SECONDARY_KERNEL_AVAILABLE	
Description	Indicates whether secondary HwUnits are available in the hardware or not.	
Verification method	The macro is generated as STD_ON if 'Adc.MaxSecondaryHwUnits' is greater than 0 for the selected device specific resource properties file else it is generated as STD_OFF.	
Example(s)	Action Generated output	
	<ul> <li>Adc.MaxSecondaryHwUnits = 4</li> <li>Generate Adc_Cfg.h</li> <li>#define ADC_SECONDARY_KERNEL_AVAILABLE</li> </ul>	

### 32-bit TriCore™ AURIX™ TC3xx microcontroller family





	(STD_ON)
<ul><li>Adc.MaxSecondaryHwUnits = 0</li><li>Generate Adc_Cfg.h</li></ul>	#define ADC_SECONDARY_KERNEL_AVAILABLE (STD OFF)

#### 1.1.48 Macro: ADC\_GTM\_AVAILABLE

#### Table 48 ADC\_GTM\_AVAILABLE

140/6 10 1/0/12/12/12/12/12/12/12/12/12/12/12/12/12/		
Name	ADC_GTM_AVAILABLE	
Description	Indicates whether GTM is available in the hardware or not.	
Verification method	The macro is generated as STD_ON if 'Gtm.Available' is set to true for the selected device specific resource properties file else it is generated as STD_OFF.	
Example(s)	Action	Generated output
	• Gtm.Available = true	#define ADC_GTM_AVAILABLE (STD_ON)
	Generate Adc_Cfg.h	
	Gtm.Available = false	#define ADC_GTM_AVAILABLE (STD_OFF)
	Generate Adc_Cfg.h	

#### 1.1.49 Macro: AdcConf\_AdcChannel\_<AdcChannelName>

#### Table 49 AdcConf\_AdcChannel\_<AdcChannelName>

<del>-</del>	<u>-                                    </u>	
Name	AdcConf_AdcChannel_ <adcchannelname></adcchannelname>	
Description	Indicates the symbolic name with AdcChannleId for each configured AdcChannel.	
Verification method	The macro is generated as a numeric value which is configured in 'AdcConfigSet/AdcHwUnit/AdcChannel. < AdcChannelId> is the name of the ADC channel's container name.	
Example(s)	Action	Generated output
	<ul><li>Configure 4 Adc channels.</li><li>Container for Adc Channel ID</li></ul>	<pre>#define AdcConf_AdcChannel_AdcChannel_0 (0U)</pre>
	0 is named as AdcChannel_0.	<pre>#define AdcConf_AdcChannel_AdcChannel_1 (1U)</pre>
	<ul> <li>Container for Adc Channel ID</li> <li>1 is named as</li> </ul>	<pre>#define AdcConf_AdcChannel_AdcChannel_2 (2U)</pre>
	<ul><li>AdcChannel_1.</li><li>Container for Adc Channel ID 2 is named as AdcChannel_2</li></ul>	<pre>#define AdcConf_AdcChannel_AdcChannel_3 (3U)</pre>
	<ul> <li>Container for Adc Channel ID</li> <li>3 is named as AdcChannel_3</li> </ul>	

#### 1.1.50 Macro: AdcConf\_AdcGroup\_<AdcGroupName>

#### Table 50 AdcConf\_AdcGroup\_<AdcGroupName>



Adc driver

Name	AdcConf_AdcGroup_ <adcgroupname></adcgroupname>	
Description	Indicates the symbolic name wit	h AdcGroupId for each configured AdcGroup.
Verification method	The macro is generated as a numeric value which is configured in 'AdcConfigSet/AdcHwUnit/AdcGroup. < AdcGroupId> is the name of the ADC Group's container name.	
Example(s)	Action Generated output	
	<ul> <li>Configure 4 Adc Groups.</li> <li>Container for Adc Group ID 0 is named as AdcGroup_0.</li> <li>Container for Adc Group ID 1</li> </ul>	<pre>#define AdcConf_AdcGroup_AdcGroup_0 (0U) #define AdcConf_AdcGroup_AdcGroup_1 (1U)</pre>
	<ul> <li>is named as AdcGroup_1.</li> <li>Container for Adc Group ID 2 is named as AdcGroup_2</li> <li>Container for Adc Group ID 3 is named as AdcGroup_3</li> </ul>	<pre>#define AdcConf_AdcGroup_AdcGroup_2 (2U) #define AdcConf_AdcGroup_AdcGroup_3 (3U)</pre>

### 1.1.51 Macro: AdcConf\_ AdcPowerStateConfig\_<AdcPowerStateConfigName>

Table 51 AdcConf\_ AdcPowerStateConfig \_<AdcPowerStateConfigName>

Name	AdcConf_ AdcPowerStateConfig _ <adcpowerstateconfigname></adcpowerstateconfigname>	
Description	Indicates the symbolic name with AdcPowerState for each configured AdcPowerStateConfig.	
Verification method	The macro is generated as a numeric value which is configured in 'AdcGeneral / AdcPowerStateConfig. <adcpowerstateconfigname> is the name of the ADC power state config container name.</adcpowerstateconfigname>	
Example(s)	Action	Generated output
	• Configure 3 Adc power state configs.	<pre>#define AdcConf_AdcPowerStateConfig _AdcPowerStateConfig_0 (0U)</pre>
	<ul> <li>Container for Adc power state 0 is named as</li> </ul>	<pre>#define AdcConf_AdcPowerStateConfig _AdcPowerStateConfig_1 (1U)</pre>
	<ul> <li>AdcPowerStateConfig_0.</li> <li>Container for Adc power state 1 is named as AdcPowerStateConfig_1.</li> </ul>	<pre>#define AdcConf_AdcPowerStateConfig _AdcPowerStateConfig_3 (3U)</pre>
	<ul> <li>Container for Adc power state 3 is named as AdcPowerStateConfig_3.</li> </ul>	

### 1.2 File: Adc[\_<variant>]\_PBcfg.c

The generated source file contains all post-build configuration parameters. Post-build time configuration mechanism allows configurable functionality of ADC driver that is deployed as object code. The file is generated in 'src' folder.



Adc driver

## 1.2.1 Structure: Adc\_Config[\_<variant>]

Table 52 Adc\_Config[\_<variant>]

Table 52 Adc_Config	g[_ <variant>]</variant>	
Name	Adc_Config[_ <variant>]</variant>	
Туре	Adc_ConfigType	
Description	Root configuration structure of ADC driver which will be used during initialization.	
Verification method	The generated structure is present in Adc[_ <variant>]_PBcfg.c file. <variant> indicates the name of the post-build variant. For a variant aware configuration the structure name is appended with the <variant> name. For variant unaware configuration <variant> is ignored.</variant></variant></variant></variant>	
Example(s)	Action	Generated output
	Configure HwUnit0 to core0 and HwUnit1 to core1 in ResourceMAllocation of resource manager (variant unaware)	<pre>const Adc_ConfigType Adc_Config= {     &amp;Adc_kGlob_Config, /* Global Configuration */</pre>
	Configure HwUnit0 to core0 and HwUnit1 to core1 in ResourceMAllocation of resource manager (variant Petrol)	<pre>const Adc_ConfigType Adc_Config_Petrol= {     &amp;Adc_kGlob_Config_Petrol, /* Global Configuration */</pre>



Adc driver

## 1.2.1.1 Member: GlobalCfgPtr

#### Table 53 GlobalCfgPtr

	*-	
Name	GlobalCfgPtr	
Туре	Adc_GlobalCfgType*	
Description	Global configuration.	
Verification method	The generated structure member is present in the Adc_Config[_ <variant>] structure. For a variant-aware configuration, Member name is appended with the variant name. For variant-unaware configuration <variant> is ignored.</variant></variant>	
Example(s)	Action Generated output	
	Global configuration (variant Petrol)	&Adc_kGlob_Config_Petrol, /* Global Configuration */
	Global configuration (variant unaware)	&Adc_kGlob_Config, /* Global Configuration */

## 1.2.1.2 Member: CoreCfgPtr [6]

#### Table 54 CoreCfgPtr[6]

Table 54 Corecignii	[o]	
Name	CoreCfgPtr [6]	
Туре	Adc_CoreConfigType *	
Description	Indicates the array of core-specific configuration.	
Verification method	The generated structure member is present in the Adc_Config[_ <variant>] structure. If a Core<x> is allocated at least one HW unit, then the element <x> shall be generated as '&amp;Adc_kCore<x>_Config' else 'NULL_PTR' is generated.(x in range 0 to 5).</x></x></x></variant>	
Example(s)	Action	Generated output
	Configure HwUnit0 to core0 and all other HwUnits to core 1 in ResourceMAllocation of resource manager. (variant unaware)	<pre>{     &amp;Adc_kHwUnit0_Config, /* HW Unit 1 Configuration */     &amp;Adc_kHwUnit1_Config, /* HW Unit 2 Configuration */     (Adc_HwUnitCfgType*) OU, /* HW Unit 3 Configuration */     (Adc_HwUnitCfgType*) OU, /* HW Unit 4 Configuration */     (Adc_HwUnitCfgType*) OU, /* HW Unit 5 Configuration */     (Adc_HwUnitCfgType*) OU, /* HW Unit 6 Configuration */     (Adc_HwUnitCfgType*) OU, /* HW Unit 7 Configuration */     (Adc_HwUnitCfgType*) OU, /* HW Unit 8 Configuration */     (Adc_HwUnitCfgType*) OU, /* HW</pre>

### 32-bit TriCore™ AURIX™ TC3xx microcontroller family





	Unit 9 Configuration */
	(Adc HwUnitCfgType*) OU, /* HW
	Unit 10 Configuration */
	(Adc_HwUnitCfgType*)0U, /* HW Unit 11 Configuration */
	(Adc_HwUnitCfgType*)0U /* HW Unit 12 Configuration */
	}
Configure Hullmith to soven and	
Configure HwUnit0 to core0 and all other HwUunits to core 1 in	{
ResourceMAllocation of	&Adc_kHwUnit0_Config_Petrol, /*
resource manager.	HW Unit 1 Configuration */
(variant Petrol)	&Adc_kHwUnit1_Config_Petrol, /* HW Unit 2 Configuration */
	(Adc_HwUnitCfgType*)0U, /* HW Unit 3 Configuration */
	(Adc_HwUnitCfgType*)0U, /* HW Unit 4 Configuration */
	(Adc_HwUnitCfgType*)0U, /* HW Unit 5 Configuration */
	(Adc_HwUnitCfgType*)0U, /* HW Unit 6 Configuration */
	(Adc HwUnitCfgType*)OU, /* HW
	Unit 7 Configuration */
	(Adc_HwUnitCfgType*)0U, /* HW Unit 8 Configuration */
	(Adc_HwUnitCfgType*)0U, /* HW Unit 9 Configuration */
	(Adc_HwUnitCfgType*)0U, /* HW Unit 10 Configuration */
	(Adc_HwUnitCfgType*)0U, /* HW Unit 11 Configuration */
	(Adc_HwUnitCfgType*)0U /* HW
	Unit 12 Configuration */
	}
Configure all HwUnits to all	{
cores except core 0 in	(Adc HwUnitCfgType*)0U, /* HW
ResourceMAllocation of	Unit 1 Configuration */
resource manager. (variant unaware)	&Adc_kHwUnit1_Config, /* HW Unit 2 Configuration */
	&Adc_kHwUnit2_Config, /* HW Unit 3 Configuration */
	&Adc_kHwUnit3_Config, /* HW Unit 4 Configuration */
	&Adc_kHwUnit4_Config, /* HW Unit

### 32-bit TriCore™ AURIX™ TC3xx microcontroller family





```
5 Configuration */
                             &Adc kHwUnit5 Config, /* HW Unit
                         6 Configuration */
                             &Adc kHwUnit6 Config, /* HW Unit
                         7 Configuration */
                             &Adc kHwUnit7 Config, /* HW Unit
                         8 Configuration */
                             &Adc kHwUnit8 Config, /* HW Unit
                         9 Configuration *\overline{/}
                             &Adc kHwUnit9 Config, /* HW Unit
                         10 Configuration */
                             &Adc kHwUnit10 Config, /* HW
                         Unit 11 Configuration */
                             &Adc kHwUnitl1 Config /* HW Unit
                         12 Configuration */
Configure all HwUnits to all
                         {
cores except core 0 in
                             (Adc HwUnitCfgType*) OU, /* HW
ResourceMAllocation of
                         Unit 1 Configuration */
resource manager.
                             &Adc kHwUnit1 Config Petrol, /*
(variant Petrol)
                         HW Unit 2 Configuration */
                             &Adc kHwUnit2 Config Petrol, /*
                         HW Unit 3 Configuration */
                             &Adc kHwUnit3 Config Petrol, /*
                         HW Unit 4 Configuration */
                             &Adc kHwUnit4 Config Petrol, /*
                         HW Unit 5 Configuration */
                             &Adc kHwUnit5 Config Petrol, /*
                         HW Unit 6 Configuration */
                             &Adc kHwUnit6 Config Petrol, /*
                         HW Unit 7 Configuration */
                             &Adc kHwUnit7 Config Petrol, /*
                         HW Unit 8 Configuration */
                             &Adc kHwUnit8 Config Petrol, /*
                         HW Unit \overline{9} Configuration \overline{*}/
                             &Adc kHwUnit9 Config Petrol, /*
                         HW Unit 10 Configuration */
                             &Adc_kHwUnit10_Config_Petrol, /*
                         HW Unit 11 Configuration */
                             &Adc kHwUnit11 Config Petrol /*
                         HW Unit 12 Configuration */
```



Adc driver

## 1.2.2 Structure: Adc\_kCore<x>\_Config[\_<variant>]

Table 55 Adc\_kCore<x>\_Config[\_<variant>]

Name	Adc_kCore <x>_Config[_<variant>]  Adc_kCore<x>_Config[_<variant>]</variant></x></variant></x>					
	Adc_CoreConfigType					
Type Description	Configuration structure of ADC driver for Core which will be referenced in root configuration structure. ('x' = Core ID starting from 0 to Max Cores available in the derivative).					
Verification method	The generated file has this structure when HW unit is assigned to Core <x>. <variant> indicates the name of the post-build variant. For a variant aware configuration the structure name is appended with the <variant> name. For variant unaware configuration <variant> is ignored.</variant></variant></variant></x>					
Example(s)	Action	Generated output				
	Configure HwUnit0, HwUnit1 and HwUnit2 to Core0 in ResourceMAllocation of resource manager. (variant unaware)	<pre>static const Adc_CoreConfigType Adc_kCoreO_Config= {</pre>				
		Configuration */     &Adc_kHwUnit2_Config,, /* HW Unit 3 Configuration */				
		(Adc_HwUnitCfgType*)0U, /* HW Unit 4 Configuration */				
		(Adc_HwUnitCfgType*)0U, /* HW Unit 5 Configuration */				
		(Adc_HwUnitCfgType*)0U, /* HW Unit 6 Configuration */				
		(Adc_HwUnitCfgType*)0U, /* HW Unit 7 Configuration */				
		(Adc_HwUnitCfgType*)0U, /* HW Unit 8 Configuration */				
		(Adc_HwUnitCfgType*)0U, /* HW Unit 9 Configuration */				
		(Adc_HwUnitCfgType*)0U, /* HW Unit 10 Configuration */				
		(Adc_HwUnitCfgType*)0U, /* HW Unit 11 Configuration */				
		(Adc_HwUnitCfgType*)0U /* HW Unit 12 Configuration */				
		} };				
	Configure HwUnit3, HwUnit4	static const Adc_CoreConfigType				

#### 32-bit TriCore™ AURIX™ TC3xx microcontroller family





```
Adc kCoreO Config Petrol=
and HwUnit5 to Core5 in
ResourceMAllocation of
resource manager.
(variant Petrol)
                           (Adc HwUnitCfgType*) OU, /* HW Unit 1
                       Configuration */
                           (Adc HwUnitCfgType*) OU, /* HW Unit 2
                       Configuration */
                           (Adc HwUnitCfgType*) OU, /* HW Unit 3
                       Configuration */
                           &Adc kHwUnit3 Config Petrol, /* HW
                      Unit 4 Configuration */
                           &Adc_kHwUnit4_Config_Petrol, /* HW
                      Unit 5 Configuration */
                           &Adc kHwUnit5 Config Petrol, /* HW
                      Unit 6 Configuration */
                           (Adc HwUnitCfgType*) OU, /* HW Unit 7
                       Configuration */
                           (Adc HwUnitCfgType*) OU, /* HW Unit 8
                       Configuration */
                           (Adc HwUnitCfgType*) OU, /* HW Unit 9
                       Configuration */
                           (Adc HwUnitCfgType*) OU, /* HW Unit
                       10 Configuration */
                           (Adc HwUnitCfgType*) OU, /* HW Unit
                       11 Configuration */
                           (Adc HwUnitCfgType*) OU /* HW Unit 12
                       Configuration */
                       };
```

#### 1.2.2.1 Member: HwUnitCfgPtr

#### Table 56 HwUnitCfgPtr

Name	HwUnitCfgPtr	HwUnitCfgPtr		
Туре	Adc_HwUnitCfgType *	Adc_HwUnitCfgType *		
Description	Indicates the array of HW unit	Indicates the array of HW unit specific configuration.		
Verification method	The generated structure member is present in the Adc_kCore <x>_Config[_<variant>] structure. If a Core is configured with at least one HW unit, then the HW unit will be generated as 'Adc_kHwUnit<x>_Config[_<variant>]' else 'NULL_PTR' is generated.('x' = Hw Unit ID starting from 0 to Max HW Units available in the derivative).</variant></x></variant></x>			
Example(s)	Action Generated output			
	Configure HwUnit0, HwUnit1 and HwUnit2 to Core0 in ResourceMAllocation of resource manager.	{     &Adc_kHwUnit0_Config, /* HW Unit 1 Configuration */		

### 32-bit TriCore™ AURIX™ TC3xx microcontroller family





Γ, .	
(variant unaware)	&Adc_kHwUnit1_Config, /* HW Unit 2 Configuration */
	&Adc_kHwUnit2_Config,, /* HW Unit 3 Configuration */
	(Adc_HwUnitCfgType*)0U, /* HW Unit 4 Configuration */
	(Adc_HwUnitCfgType*)0U, /* HW Unit 5 Configuration */
	(Adc_HwUnitCfgType*)0U, /* HW Unit 6 Configuration */
	(Adc_HwUnitCfgType*)0U, /* HW Unit 7 Configuration */
	(Adc_HwUnitCfgType*)0U, /* HW Unit 8 Configuration */
	(Adc_HwUnitCfgType*)0U, /* HW Unit 9 Configuration */
	(Adc_HwUnitCfgType*)0U, /* HW Unit 10 Configuration */
	(Adc_HwUnitCfgType*)0U, /* HW Unit 11 Configuration */
	(Adc_HwUnitCfgType*)0U /* HW Unit 12 Configuration */
	}
Configure HwUnit3, HwUnit4	{
and HwUnit5 to Core5 in	(Adc HwUnitCfgType*)0U, /* HW Unit 1
ResourceMAllocation of resource manager.	Configuration */
<u> </u>	
(variant Petrol)	(Adc_HwUnitCfgType*)0U, /* HW Unit 2 Configuration */
(variant Petrol)	_
(variant Petrol)	Configuration */  (Adc_HwUnitCfgType*)OU, /* HW Unit 3
(variant Petrol)	Configuration */  (Adc_HwUnitCfgType*)0U, /* HW Unit 3 Configuration */  &Adc_kHwUnit3_Config_Petrol, /* HW
(variant Petrol)	Configuration */  (Adc_HwUnitCfgType*)0U, /* HW Unit 3 Configuration */  &Adc_kHwUnit3_Config_Petrol, /* HW Unit 4 Configuration */  &Adc_kHwUnit4_Config_Petrol, /* HW
(variant Petrol)	Configuration */  (Adc_HwUnitCfgType*)0U, /* HW Unit 3 Configuration */  &Adc_kHwUnit3_Config_Petrol, /* HW Unit 4 Configuration */  &Adc_kHwUnit4_Config_Petrol, /* HW Unit 5 Configuration */  &Adc_kHwUnit5_Config_Petrol, /* HW
(variant Petrol)	Configuration */  (Adc_HwUnitCfgType*)0U, /* HW Unit 3 Configuration */  &Adc_kHwUnit3_Config_Petrol, /* HW Unit 4 Configuration */  &Adc_kHwUnit4_Config_Petrol, /* HW Unit 5 Configuration */  &Adc_kHwUnit5_Config_Petrol, /* HW Unit 6 Configuration */  (Adc_HwUnitCfgType*)0U, /* HW Unit 7
(variant Petrol)	Configuration */  (Adc_HwUnitCfgType*)0U, /* HW Unit 3 Configuration */  &Adc_kHwUnit3_Config_Petrol, /* HW Unit 4 Configuration */  &Adc_kHwUnit4_Config_Petrol, /* HW Unit 5 Configuration */  &Adc_kHwUnit5_Config_Petrol, /* HW Unit 6 Configuration */  (Adc_HwUnitCfgType*)0U, /* HW Unit 7 Configuration */  (Adc_HwUnitCfgType*)0U, /* HW Unit 8
(variant Petrol)	Configuration */  (Adc_HwUnitCfgType*)0U, /* HW Unit 3 Configuration */  &Adc_kHwUnit3_Config_Petrol, /* HW Unit 4 Configuration */  &Adc_kHwUnit4_Config_Petrol, /* HW Unit 5 Configuration */  &Adc_kHwUnit5_Config_Petrol, /* HW Unit 6 Configuration */  (Adc_HwUnitCfgType*)0U, /* HW Unit 7 Configuration */  (Adc_HwUnitCfgType*)0U, /* HW Unit 8 Configuration */  (Adc_HwUnitCfgType*)0U, /* HW Unit 9

### 32-bit TriCore™ AURIX™ TC3xx microcontroller family





	Configuration */
	(Adc_HwUnitCfgType*)0U /* HW Unit 12 Configuration */
	}

#### **Structure: Adc\_kGlob\_Config[\_<variant>]** 1.2.3

Adc\_kGlob\_Config[\_<variant>] Table 57

Name	Adc_kGlob_Config[_ <variant>]</variant>				
Туре	Adc_GlobalCfgType				
Description	Global configuration structure for all Hw Units of ADC driver which will be referenced in root configuration structure.				
Verification method	The generated structure member is present in the Adc_Config[_ <variant>] structure. For a variant-aware configuration, Member name is appended with the <variant> name. For variant-unaware configuration <variant> is ignored.</variant></variant></variant>				
Example(s)	Action	Generated output			
	Global configuration (variant Petrol)	<pre>static const Adc_GlobalCfgType Adc_kGlob_Config_Petrol=</pre>			
		{			
		0x0000000U, /*Configuration value for GLOBCFG register */			
		0x00000080U, /*Configuration value for GLOBICLASSO register */			
		0x00000040U /*Configuration value for GLOBICLASS1 register */			
		0x00000080U, /*Configuration value for EMUXSEL register */			
		};			
	Global configuration (variant unaware)	static const Adc_GlobalCfgType Adc_kGlob_Config=			
		{			
		0x0000000U, /*Configuration value for GLOBCFG register */			
		0x00000080U, /*Configuration value for GLOBICLASSO register */			
		0x00000040U /*Configuration value for GLOBICLASS1 register */			
		0x00000080U, /*Configuration value for EMUXSEL register */			
		};			

#### **Member: GlobalCfg** 1.2.3.1

#### Table 58 GlobalCfg

### 32-bit TriCore™ AURIX™ TC3xx microcontroller family





Adc driver

Name	GlobalCfg			
Туре	uint32			
Description	Indicates the global configura	ation value of all HW units.		
Verification method	The structure member is generated as a value of global configuration for GLOBCFG register.  Bit 12 stores value configured in AdcSyncClockDisable.  Bits 13-14 store value configured in AdcSupplyVoltage.  Other bits are always generated as 0.			
Example(s)	Action Generated output			
	<ul> <li>Configure         AdcSyncClockDisable         with 0.</li> <li>Configure         AdcSupplyVoltage with         ADC_VOLTAGE_3P3V.</li> </ul>	0x00004000U, /*Configuration value for GLOBCFG register */		
	<ul> <li>Configure         AdcSyncClockDisable         with 1.</li> <li>Configure         AdcSupplyVoltage with         ADC_VOLTAGE_5V.</li> </ul>	0x00003000U, /*Configuration value for GLOBCFG register */		

## 1.2.3.2 Member: GlobInputClass0Cfg

#### Table 59 GlobInputClass0Cfg

Name	GlobInputClass0Cfg			
Туре	uint32	uint32		
Description	Indicates the global input class0 configuration value of all HW units.			
Verification method	Indicates the global input class0 configuration value of all HW units.  The structure member is generated as a value of global input class0 configuration for GLOBICLASS0 register.  Bits 0-4 store value configured in AdcChSampleTime.  Bits 6-7 store value configured in AdcChPreChargeClkCycles.  Bits 8-9 store value configured in AdcChConvMode.  Bit 10 stores value configured in AdcChSESPSEnable.  Bits 16-20 store value configured in AdcEmuxChSampleTime when AdcEmuxEnable parameter is enabled.  Bits 22-23 store value configured in AdcEmuxChPreChargeClkCycles when AdcEmuxEnable parameter is enabled.  Bits 24-25 store value configured in AdcEmuxChConvMode when AdcEmuxEnable parameter is enabled.  Bit 26 stores value configured in AdcEmuxChSESPSEnable when AdcEmuxEnable parameter is enabled.  Other bits are always generated as 0.			
Example(s)	Action Generated output			

#### 32-bit TriCore™ AURIX™ TC3xx microcontroller family





•	Configure AdcChSampleTime with	0x0	,0000080U	/*0	Configuration	value
	0.	for	GLOBICLAS	S0	register */	

- Configure
   AdcChPreChargeClkCycles with
   ADC\_INPUT\_PRECHARGE\_CYCLES
   \_16.
- Configure AdcChConvMode with ADC\_NOISE\_REDUCTION\_STEPS\_ 0.
- Configure AdcChSESPSEnable with 0.
- Disable parameter AdcEmuxEnable

0x0080054aU, /\*Configuration value

for GLOBICLASSO register \*/

- Configure AdcChSampleTime with 10.
- Configure
   AdcChPreChargeClkCycles with
   ADC\_INPUT\_PRECHARGE\_CYCLES
   \_8.
- Configure AdcChConvMode with ADC\_NOISE\_REDUCTION\_STEPS\_
   1.
- Configure AdcChSESPSEnable with 1.
- Enable parameter AdcEmuxEnable
- Configure
   AdcEmuxChSampleTime with 0.
- Configure
   AdcEmuxChPreChargeClkCycles
   with
   ADC\_INPUT\_PRECHARGE\_CYCLES
   \_16.
- Configure AdcEmuxChConvMode with ADC\_NOISE\_REDUCTION\_STEPS\_ 0.
- Configure
   AdcEmuxChSESPSEnable with 0.

### 1.2.3.3 Member: GlobInputClass1Cfg

#### Table 60 GlobInputClass1Cfg

Name	GlobInputClass0Cfg
Туре	uint32

### 32-bit TriCore™ AURIX™ TC3xx microcontroller family





Description	Indicates the global input class1 configuration value of all HW units.		
Verification method	GLOBICLASS1 register. Bits 0-4 store value configured in AdcCl Bits 6-7 store value configured in AdcCl Bits 8-9 store value configured in AdcCl Bit 10 stores value configured in AdcCh Bits 16-20 store value configured in Adc parameter is enabled. Bits 22-23 store value configured in Adc parameter is enabled. Bits 24-25 store value configured in Adc is enabled. Bit 26 stores value configured in AdcEn enabled.	hPreChargeClkCycles. hConvMode.	
Example(s)	Other bits are always generated as 0.  Action	Generated output	
	<ul> <li>Configure AdcChSampleTime with 0.</li> <li>Configure AdcChPreChargeClkCycles with ADC_INPUT_PRECHARGE_CYCLES _16.</li> <li>Configure AdcChConvMode with ADC_NOISE_REDUCTION_STEPS_ 0.</li> <li>Configure AdcChSESPSEnable with 0.</li> <li>Configure EmuxEnable with false</li> </ul>	0x00000080U, /*Configuration value for GLOBICLASS1 register */	
	<ul> <li>Configure AdcChSampleTime with 10.</li> <li>Configure AdcChPreChargeClkCycles with ADC_INPUT_PRECHARGE_CYCLES _8.</li> <li>Configure AdcChConvMode with ADC_NOISE_REDUCTION_STEPS_ 1.</li> <li>Configure AdcChSESPSEnable with 1.</li> <li>Configure EmuxEnable with true</li> <li>Configure AdcEmuxChSampleTime with 0.</li> <li>Configure AdcEmuxChPreChargeClkCycles with</li> </ul>	0x0080054aU, /*Configuration value for GLOBICLASS1 register */	

# MCAL Configuration Verification Manual for ADC 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Adc driver

_		
		ADC_INPUT_PRECHARGE_CYCLES _16.
	•	Configure AdcEmuxChConvMode with
		ADC_NOISE_REDUCTION_STEPS_ 0.
	•	Configure AdcEmuxChSESPSEnable with 0.

# 1.2.3.4 Member: GlobEmuxGrpInterfaceCfg

### Table 61 GlobEmuxGrpInterfaceCfg

able of Gi	obemuxGrpinterraceCig	
Name	GlobEmuxGrpInterfaceCfg	
Туре	uint32	
Description	Indicates the interface selection for external multiplexer.	
Verification method	The structure member is generated as a value of external multiplexer interface configuration for EMUXSEL register. Bits 0-3 store value configured in AdcEmuxGroupInterface0. Bits 4-7 store value configured in AdcEmuxGroupInterface1. Other bits are always generated as 0.	
Example(s)	Action	Generated output
	<ul> <li>Configure         AdcEmuxGroupInterface0 with         HWUNIT_ADC0.</li> <li>Configure         AdcEmuxGroupInterface1 with         HWUNIT_ADC8.</li> </ul>	0x00000080U, /*Configuration value for EMUXSEL register */
	<ul> <li>Configure         AdcEmuxGroupInterface0 with         HWUNIT_ADC2.</li> <li>Configure</li> </ul>	0x00000042U, /*Configuration value for EMUXSEL register */

# 1.2.4 Structure: Adc\_kHwUnit<x>\_Config[\_<variant>]

### Table 62 Adc\_kHwUnit<x>\_Config[\_<variant>]

Name	Adc_kHwUnit <x>_Config[_<variant>]</variant></x>	
Туре	Adc_HwUnitCfgType	
Description	Configuration structure of ADC driver for HW unit which will be referenced in core specific configuration structure. ('x' = Hw Unit ID starting from 0 to Max HW Units available in the derivative).	
Verification method	The generated structure member is present in the Adc_kCore <x>_Config[_<variant>] structure. For a variant-aware configuration, Member name is appended with the <variant> name. For variant-unaware configuration <variant> is ignored.</variant></variant></variant></x>	

# 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Adc driver

Example(s)	Action	Generated output
	HwUnit 0 configuration (variant Petrol)	<pre>static const Adc_HwUnitCfgType Adc_kHwUnit0_Config_Petrol=</pre>
		{
		&Adc_kHwUnit0Hw_Config_Petrol, /*Analog Converter Configuration*/
		&Adc_kHwUnitOCh_Config_Petrol[OU], /*Channel Configuration structure*/
		&Adc_kHwUnit0Grp_Config_Petrol[0U], /*Group Configuration structure*/
		0x00007f77U, /* Mask for SW triggered groups*/
		0x00000088U,/* Mask for HW triggered groups*/
		ADC_SYNC_CONV_MODE_MASTER, /* Synchronous conversion mode */
		{ 0x01U, 0x02U, 0xffU }, /* Slave Kernels */
		15U, /* Group Count for HW Unit 0*/
		7U /* Bit Mask for SRNs used for HW Unit 0*/
		};
	HwUnit 0 configuration (variant unaware)	static const Adc_HwUnitCfgType Adc_kHwUnit0 Config=
		&Adc_kHwUnitOHw_Config, /*Analog Converter Configuration*/
		&Adc_kHwUnitOCh_Config[OU], /*Channel Configuration structure*/
		&Adc_kHwUnit0Grp_Config[0U], /*Group Configuration structure*/
		0x00007f77U, /* Mask for SW triggered groups*/
		0x00000088U,/* Mask for HW triggered groups*/
		ADC_SYNC_CONV_MODE_MASTER, /* Synchronous conversion mode */
		{ 0x01U, 0x02U, 0xffU }, /* Slave Kernels */
		15U, /* Group Count for HW Unit 0*/
		7U /* Bit Mask for SRNs used for HW Unit 0*/
		};

# MCAL Configuration Verification Manual for ADC 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Adc driver

# 1.2.4.1 Member: HwCfgPtr

### Table 63 HwCfgPtr

Name	HwCfgPtr	
Туре	Adc_HwCfgType*	
Description	Indicates the analog converter configuration structure.	
Verification method	The generated structure member is present in the Adc_kHwUnit <x>_Config[_<variant>] structure. For a variant-aware configuration, Member name is appended with the variant name. For variant-unaware configuration <variant> is ignored.</variant></variant></x>	
Example(s)	Action	Generated output
	Configure HwUnit0 in AdcHwUnit container. (variant unaware)	&Adc_kHwUnitOHw_Config /*Analog Converter Configuration*/
	Configure HwUnit1 in AdcHwUnit container.	&Adc_kHwUnit1Hw_Config_Petrol /*Analog Converter Configuration*/
	(variant Petrol)	

# 1.2.4.2 Member: ChCfgPtr

### Table 64 ChCfgPtr

·			
Name	ChCfgPtr		
Туре	Adc_ChannelCfgType*		
Description	Indicates the channel configuration structure.		
Verification method	The generated structure member is present in the Adc_kHwUnit <x>_Config[_<variant>] structure. For a variant-aware configuration, Member name is appended with the variant name. For variant-unaware configuration <variant> is ignored.</variant></variant></x>		
Example(s)	Action	Generated output	
	Configure HwUnit0 in AdcHwUnit container.	&Adc_kHwUnit0Ch_Config[0U] /*Channel Configuration structure*/	
	(variant unaware)		
	Configure HwUnit1 in AdcHwUnit container.	&Adc_kHwUnit1Ch_Config_Petrol[0U] /*Channel Configuration structure*/	
	(variant Petrol)		

# 1.2.4.3 Member: GrpCfgPtr

### Table 65 GrpCfgPtr

Example(s)	Action	Generated output	
Verification method	The generated structure member is present in the Adc_kHwUnit <x>_Config[_<variant>] structure. For a variant-aware configuration, Member name is appended with the variant name. For variant-unaware configuration <variant> is ignored.</variant></variant></x>		
Description	Indicates the group configuration structure.		
Туре	Adc_GroupCfgType*		
Name	GrpCfgPtr		

### 32-bit TriCore™ AURIX™ TC3xx microcontroller family





Configure HwUnit0 in AdcHwUnit container. (variant unaware)	&Adc_kHwUnit0Grp_Config[0U] /*Group Configuration structure*/
Configure HwUnit1 in AdcHwUnit container. (variant Petrol)	&Adc_kHwUnit1Grp_Config[0U] /*Group Configuration structure*/

# 1.2.4.4 Member: SwTrigGrpMask

### Table 66 SwTrigGrpMask

	5Wingsipmusk	
Name	SwTrigGrpMask	
Туре	uint32	
Description	Indicates the mask values of SW triggered groups configured for the hardware unit.	
Verification method	The structure member is generated as mask values of configured SW triggered groups.	
Example(s)	Action	Generated output
	Configure AdcGroup0 and AdcGroup1 to HwUnit0.	0x0000003U /* Mask for SW triggered groups*/
	Configure AdcGroup0, AdcGroup1, AdcGroup2 and AdcGroup3 to HwUnit0.	0x000000FU /* Mask for SW triggered groups*/
	Configure AdcGroup0, AdcGroup1, AdcGroup2, AdcGroup3, AdcGroup5, AdcGroup6 and AdcGroup7 to HwUnit0.	0x00000FFU /* Mask for SW triggered groups*/

# 1.2.4.5 Member: HwTrigGrpMask

### Table 67 HwTrigGrpMask

Name	HwTrigGrpMask	
Туре	uint32	
Description	Indicates the mask values of HW triggered groups configured for the hardware unit.	
Verification method	The structure member is generated as a mask values of configured HW triggered groups.	
Example(s)	Action	Generated output
	Configure AdcGroup0 and AdcGroup1 to HwUnit0.	0x0000003U /* Mask for HW triggered groups*/
	Configure AdcGroup0, AdcGroup1, AdcGroup2 and AdcGroup3 to HwUnit0.	0x000000FU /* Mask for HW triggered groups*/
	Configure AdcGroup0, AdcGroup1, AdcGroup2, AdcGroup3,	0x000000FFU /* Mask for SW triggered

# **MCAL Configuration Verification Manual for ADC**

### 32-bit TriCore™ AURIX™ TC3xx microcontroller family





AdcGroup4, AdcGroup5,	groups*/
AdcGroup6 and AdcGroup7 to	
HwUnit0.	

#### **Member: SyncConvMode** 1.2.4.6

Table 68 Syn	yncConvMode		
Name	SyncConvMode		
Туре	Adc_SyncConvModeType		
Description	Indicates the sync convers	Indicates the sync conversion mode of the hardware unit.	
Verification method	The structure member is generated as a sync conversion mode configured for the hardware unit.		
	Note: This parameter is is enabled.	s user configurable only when 'AdcGeneral/AdcSyncConvEnable'	
Example(s)	Action	Generated output	
	Configure AdcSyncConvMode as ADC_STAND_ALONE to HwUnit0.	ADC_SYNC_CONV_MODE_NONE /* Synchronous conversion mode */	
	Configure AdcSyncConvMode as ADC_SYNC_MASTER to HwUnit0.	ADC_SYNC_CONV_MODE_MASTER /* Synchronous conversion mode */	
	Configure AdcSyncConvMode as ADC_SYNC_SLAVE to HwUnit0.	ADC_SYNC_CONV_MODE_SLAVE /* Synchronous conversion mode */	

#### Member: SlaveKernels[ADC\_KERNELS\_PER\_SYNGRP - 1U] 1.2.4.7

#### Table 69 SlaveKernels[ADC\_KERNELS\_PER\_SYNGRP - 1U]

Name	SlaveKernels[ADC_KERNELS_PER_SYNGRP - 1U]		
Туре	uint8		
Description	Indicates the array of slave kernels configured for the master kernel of synchronization group.		
Verification method	configured for the mass ADC_KERNELS_PER_S	group.  The structure member is generated with an array of base address of slave kernels configured for the master kernel of synchronization group. The value of ADC_KERNELS_PER_SYNGRP is 4.  Note: This parameter is user configurable only when 'AdcGeneral/AdcSyncConvEnable' is enabled.	
Example(s)	Action	Generated output	
	Configure	{ OxffII, OxffII, OxffII } /* Slave Kernels	

## 32-bit TriCore™ AURIX™ TC3xx microcontroller family





AdcSyncConvMode as ADC_STAND_ALONE for all HwUnits of synchronization group.		*/					
A A	onfigure dcSyncConvMode as DC_STAND_MASTER for wUnit0.	{ 0x01U, */	0x02U,	0xffU	} /*	Slave	Kernels
A A	onfigure dcSyncConvMode as DC_STAND_SLAVE for lwUnit1 and HwUnit2.						
A A	onfigure dcSyncConvMode as DC_STAND_ALONE for lwUnit3.						
A A	onfigure dcSyncConvMode as DC_STAND_MASTER for wUnit0.	{ 0x01U, */	0x02U,	0x03U	} /*	Slave	Kernels
A A H	onfigure dcSyncConvMode as DC_STAND_SLAVE for lwUnit1,HwUnit2 and lwUnit3.						

### 1.2.4.8 Member: NoOfGroups

### Table 70 NoOfGroups

Name	NoOfGroups		
Туре	uint8		
Description	Indicates the values of number of groups configured for the hardware unit.		
Verification method	The structure member is generated as a value of number of groups configured for the hardware unit.		
Example(s)	Action	Generated output	
	Configure AdcGroup0, AdcGroup1 and AdcGroup 2 to HwUnit0.	3U /* Group Count for HW Unit 0*/	
	Configure AdcGroups from 0 to 14 to the HwUnit0.	15U /* Group Count for HW Unit 0*/	

### 1.2.4.9 Member: SRNUsed

### Table 71 SRNUsed

	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
Name	SRNUsed

# 32-bit TriCore™ AURIX™ TC3xx microcontroller family





Туре	uint8		
Description	Indicates the values of number of SRNs used for the hardware unit.		
Verification method	The structure member is generated as a value of number of SRNs used for the hardware unit.  Note: SRN number is derived based on the configuration parameter of Priority Implementation and limit checking feature.		
Example(s)	Action Generated output		
	<ul> <li>Configure         AdcPriorityImplementati         on as         ADC_PRIORITY_NONE.</li> <li>Configure         AdcChannelLimitCheck         as Enabled.</li> <li>9U /* Bit Mask for SRNs used for HW Unit         0*/</li> </ul>		
	<ul> <li>Configure         AdcPriorityImplementati         on as         ADC_PRIORITY_HW_SW.</li> <li>Configure         AdcChannelLimitCheck         as Disabled.</li> <li>7U /* Bit Mask for SRNs used for HW Unit         0*/</li> </ul>		

# 1.2.5 Structure: Adc\_kHwUnit[x]Hw\_Config[\_<variant>]

### Table 72 Adc kHwUnit[x]Hw Config[ <variant>]

able 12 AuC_KHWOIIII[X]HW_COIIIIg[_\variant>]				
Name	Adc_kHwUnit[x]Hw_Config[_ <variant>]</variant>			
Туре	Adc_HwCfgType	Adc_HwCfgType		
Description	Configuration structure of ADC driver for an analog converter specific configuration values for HW unit which will be referenced in HW unit specific configuration structure. ('x' = Hw Unit ID starting from 0 to Max HW Units available in the derivative).			
Verification method	The generated structure member is present in the Adc_kHwUnit <x>_Config[_<variant>] structure. For a variant-aware configuration, Member name is appended with the <variant> name. For variant-unaware configuration <variant> is ignored.</variant></variant></variant></x>			
Example(s)	Action	Generated output		
	HwUnit0 configuration (variant Petrol)	<pre>static const Adc_HwCfgType Adc_kHwUnit0Hw_Config_Petrol= {</pre>		
		0x02180005U, /*Configuration value for GOANCFG register*/		
		0x0000003U, /*Configuration value for GOARBCFG register*/		
		0x01000000U, /*Configuration value for GOARBPR register*/		

# MCAL Configuration Verification Manual for ADC 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Adc driver

	<pre>0x000003dfU, /*Configuration value for GOICLASSO register*/</pre>
	0x00000682U, /*Configuration value for GOICLASS1 register*/
	0x00000040U /*Configuration value for GOSYNCTR register*/
	<b>}</b> ;
Hw unit 0 configuration (variant unaware)	static const Adc_HwCfgType Adc_kHwUnitOHw_Config=
	{
	0x02180005U, /*Configuration value for GOANCFG register*/
	0x0000003U, /*Configuration value for GOARBCFG register*/
	0x01000000U, /*Configuration value for GOARBPR register*/
	0x000003dfU, /*Configuration value for G0ICLASS0 register*/
	0x00000682U, /*Configuration value for G0ICLASS1 register*/
	0x00000040U /*Configuration value for GOSYNCTR register*/
	};

# 1.2.5.1 Member: GrpAnalogFuncCfg

### Table 73 GrpAnalogFuncCfg

	7.11.01.05. 01.100.5		
Name	GrpAnalogFuncCfg		
Туре	uint32		
Description	Indicates the analog configuration Max HW Units available in the der	n value of HW unit <x>.('x' = Hw Unit ID starting from 0 to ivative).</x>	
Verification method	The structure member is generated as a value of analog configuration for GxANCFG register. Bit 0 stores the value configured in AdcIdlePrechargeEnable. Bit 1 stores the value configured in AdcInputBufferEnable. Bit 2 stores the value configured in AdcPrechargeReference. Bit 3 stores the value configured in AdcReferencePrechargePhases. Bits 4-5 store the value configured in AdcCalibrationSampleTime. Bit 6 stores the value configured in AdcPostCalibrationDisable. Bits 16-18 store the value configured in AdcAnalogClockSyncDelay. Bit 19 stores the value configured in AdcSampleSyncEnable. Bits 20-24 store the value configured in AdcPrescale. Bits 25 stores the value configured in AdcMSBDoubleClkEnable.		
Other bits are always generated as 0.			
Example(s)	Action	Generated output	
	<ul> <li>Configure</li> </ul>	0x02180005U, /*Configuration value for	

## **MCAL Configuration Verification Manual for ADC**

### 32-bit TriCore™ AURIX™ TC3xx microcontroller family





AdcIdlePrechargeEnable as Enabled to HwUnit0.

- Configure
   AdcInputBufferEnable as
   Disabled to HwUnit0.
- Configure
   AdcPrechargeReference as
   ADC\_VDD\_VSM\_USED to
   HwUnit0.
- Configure
   AdcReferencePrechargePhas
   es as
   ADC\_PRECHARGE\_PHASE\_1
   to HwUnit0.
- Configure
   AdcCalibrationSampleTime
   as
   ADC\_CAL\_TIME\_2\_TIMES\_TA
   DCI to HwUnit0.
- Configure
   AdcPostCalibrationDisable as
   Disabled to HwUnit0.
- Configure
   AdcAnalogClockSyncDelay as
   0 to HwUnit0.
- Configure
   AdcSampleSyncEnable as
   Enabled to HwUnit0.
- Configure value in AdcPrescale as 2 to HwUnit0.
- Configure
   AdcMSBDoubleClkEnable as
   Enabled to HwUnit0.

GOANCFG register\*/

Configure
 AdcIdlePrechargeEnable as
 Enabled to HwUnit1.

- Configure
   AdcInputBufferEnable as
   Enabled to HwUnit1.
- Configure
   AdcPrechargeReference as
   ADC\_VDD\_VSM\_NOT\_USED
   to HwUnit1.
- Configure
   AdcReferencePrechargePhas
   es as

0x0019005bU, /\*Configuration value for G1ANCFG register\*/

# **MCAL Configuration Verification Manual for ADC**

### 32-bit TriCore™ AURIX™ TC3xx microcontroller family





	ADC_PRECHARGE_PHASE_2 to HwUnit1.	
•	Configure AdcCalibrationSampleTime as ADC_CAL_TIME_4_TIMES_TA DCI to HwUnit1.	
•	Configure AdcPostCalibrationDisable as Enabled to HwUnit1.	
•	Configure AdcAnalogClockSyncDelay as 1 to HwUnit1.	
•	Configure AdcSampleSyncEnable as Enabled to HwUnit1.	
•	Configure value in AdcPrescale as 2 to HwUnit1.	
•	Configure AdcMSBDoubleClkEnable as Disabled to HwUnit1.	

# 1.2.5.2 Member: GrpArbitCfg

### Table 74 GrpArbitCfg

Table 14 Gipi	Aibiteig			
Name	GrpArbitCfg			
Туре	uint32			
Description		Indicates the arbitration configuration value of HW unit <x>.('x' = Hw Unit ID starting from 0 to Max HW Units available in the derivative)</x>		
Verification method	The structure member is generated as a value of arbitration configuration for GxARBCFG register.  Bits 0-1 generate 0 when AdcSyncConvEnable is enabled and AdcSyncConvMode is configured with ADC_SYNC_SLAVE and generates 3 when AdcSyncConvMode is ADC_SYNC_MASTER or ADC_STAND_ALONE.  Other bits are always generated as 0.			
Example(s)	Action	Generated output		
	Configure AdcSyncConvMode as ADC_STAND_ALONE to HwUnit0.	0x0000003U /*Configuration value for GOARBCFG register*/		
	Configure AdcSyncConvMode as ADC_SYNC_MASTER to HwUnit1.	0x0000003U /*Configuration value for G1ARBCFG register*/		
	Configure AdcSyncConvMode as ADC_SYNC_SLAVE to	0x0000000U /*Configuration value for G2ARBCFG register*/		

# **MCAL Configuration Verification Manual for ADC**

# 32-bit TriCore™ AURIX™ TC3xx microcontroller family





HwUnit2.

### Member: GrpArbitPrioCfg 1.2.5.3

#### **GrpArbitPrioCfg** Table 75

Name	GrpArbitPrioCfg		
Туре	uint32		
Description	Indicates the arbitration priority configuration value of HW unit <x>.('x' = Hw Unit ID starting from 0 to Max HW Units available in the derivative)</x>		
Verification The structure member is generated as a value of arm GxARBPR register.  AdcPriorityImplementation is configured as ADC_F			
	Bit 24 always generates 1.		
AdcPriorityImplementation is configured as ADC_PRIORITY_HW or ADC_PRIOR			
	Bits 0-1 always generate 0.		
	Bit 3 generates the value configured in AdcRequestSource0ConvMode.		
	Bits 4-5 always generate 1.		
	Bit 7 generates the value configured in AdcRequestSource1ConvMode.		
	Bits 8-9 always generate 2.		
	Bit 11 generates the value configured in AdcRequestSource2ConvMode.		
	Bits 24-26 always generate 7.		
	Other bits are always generated as 0.		
Evample(s)	Action	enerated output	

### Exam

mple(s)	Action	Generated output
	Configure     AdcPriorityImplementation as     ADC_PRIORITY_NONE.	0x01000000U /*Configuration value for GOARBPR register*/
	<ul> <li>Configure         AdcPriorityImplementation as         ADC_PRIORITY_HW_SW.</li> <li>Configure         AdcRequestSource0ConvMode,         AdcRequestSource1ConvMode and         AdcRequestSource2ConvMode         with         ADC_WAIT_FOR_START_MODE.</li> </ul>	0x07000210U /*Configuration value for GOARBPR register*/
	<ul> <li>Configure         AdcPriorityImplementation as         ADC_PRIORITY_HW.</li> <li>Configure         AdcRequestSource0ConvMode,</li> </ul>	0x07000a98U /*Configuration value for GOARBPR register*/
	AdcRequestSource1ConvMode and AdcRequestSource2ConvMode with ADC_CANCEL_INJECT_REPEAT_M	

# **MCAL Configuration Verification Manual for ADC**





Adc driver

000		
ODE		
ODL.		

### Member: KernelInputClass0Cfg 1.2.5.4

#### Table 76 KernellnnutClass0Cfg

Table 76 Ke	ernelInputClass0Cfg		
Name	KernelInputClass0Cfg		
Туре	uint32		
Description	Indicates the kernel input class 0 configuration value of HW unit <x>.('x' = Hw Unit ID starting from 0 to Max HW Units available in the derivative)</x>		
Verification method	The structure member is generated as a value of kernel input class 0 configurations for GxICLASS0 register.  Bits 0-4 store value configured in AdcChSampleTime.  Bits 6-7 store value configured in AdcChPreChargeClkCycles.  Bits 8-9 store value configured in AdcChConvMode.  Bit 10 stores value configured in AdcChSESPSEnable.  Bits 16-20 store value configured in AdcEmuxChSampleTime when AdcEmuxEnable parameter is enabled.  Bits 22-23 store value configured in AdcEmuxChPreChargeClkCycles when AdcEmuxEnable parameter is enabled.  Bits 24-25 store value configured in AdcEmuxChConvMode when AdcEmuxEnable parameter is enabled.  Bit 26 stores value configured in AdcEmuxChSESPSEnable when AdcEmuxEnable parameter is enabled.		
Example(s)	Other bits are always generated as 0.  Action	Generated output	
	<ul> <li>Configure AdcChSampleTime with 0.</li> <li>Configure AdcChPreChargeClkCycles with ADC_INPUT_PRECHARGE_CYCLES _ 16.</li> <li>Configure AdcChConvMode with ADC_NOISE_REDUCTION_STEPS_ 0.</li> <li>Configure AdcChSESPSEnable with 0.</li> <li>Disable parameter AdcEmuxEnable</li> </ul>	0x0000080U /*Configuration value for GxICLASSO register */	
	<ul> <li>Configure AdcChSampleTime with 10.</li> <li>Configure AdcChPreChargeClkCycles with ADC_INPUT_PRECHARGE_CYCLES _8.</li> <li>Configure AdcChConvMode with ADC_NOISE_REDUCTION_STEPS_</li> </ul>	0x0080054aU, /*Configuration value for GxICLASSO register */	

### 32-bit TriCore™ AURIX™ TC3xx microcontroller family





1

- Configure AdcChSESPSEnable with 1.
- Enable parameter AdcEmuxEnable
- Configure

AdcEmuxChSampleTime with 0.

Configure

AdcEmuxChPreChargeClkCycles with

ADC\_INPUT\_PRECHARGE\_CYCLES \_16.

Configure AdcEmuxChConvMode with

ADC\_NOISE\_REDUCTION\_STEPS\_

Configure
 AdcEmuxChSESPSEnable with 0.

### 1.2.5.5 Member: KernelInputClass1Cfg

### Table 77 KernelinputClass1Cfg

iable ii Ne	Hilletinputciassicig			
Name	KernelInputClass1Cfg			
Туре	uint32			
Description	Indicates the kernel input class 1 configuration value of HW unit <x>.('x' = Hw Unit ID starting from 0 to Max HW Units available in the derivative)</x>			
Verification method	The structure member is generated as a value of kernel input class 1 configurations for GxICLASS1 register.  Bits 0-4 store value configured in AdcChSampleTime.  Bits 6-7 store value configured in AdcChPreChargeClkCycles.  Bits 8-9 store value configured in AdcChConvMode.  Bit 10 stores value configured in AdcChSESPSEnable.  Bits 16-20 store value configured in AdcEmuxChSampleTime when AdcEmuxEnable parameter is enabled.  Bits 22-23 store value configured in AdcEmuxChPreChargeClkCycles when AdcEmuxEnable parameter is enabled.  Bits 24-25 store value configured in AdcEmuxChConvMode when AdcEmuxEnable parameter is enabled.  Bit 26 stores value configured in AdcEmuxChSESPSEnable when AdcEmuxEnable parameter is			
	Other bits are always generated as 0.			
Example(s)	Action	Generated output		
	<ul> <li>Configure AdcChSampleTime with 0.</li> </ul>	0x00000080U, /*Configuration value for GxICLASS1 register */		
	<ul> <li>Configure         AdcChPreChargeClkCycles with</li> </ul>			

ADC\_INPUT\_PRECHARGE\_CYCLES

### 32-bit TriCore™ AURIX™ TC3xx microcontroller family





		,
•	_16. Configure AdcChConvMode with	
•	ADC_NOISE_REDUCTION_STEPS_	
	0. Configure AdcChSESPSEnable	
	with 0.	
•	Disable parameter AdcEmuxEnable	
•	Configure AdcChSampleTime with 10.	0x0080054aU, /*Configuration value for GxICLASS1 register */
•	Configure AdcChPreChargeClkCycles with ADC_INPUT_PRECHARGE_CYCLES _8.	
•	Configure AdcChConvMode with ADC_NOISE_REDUCTION_STEPS_ 1.	
•	Configure AdcChSESPSEnable with 1.	
•	Enable parameter AdcEmuxEnable	
•	Configure AdcEmuxChSampleTime with 0.	
•	Configure AdcEmuxChPreChargeClkCycles with	
	ADC_INPUT_PRECHARGE_CYCLES _16.	
•	Configure AdcEmuxChConvMode with	
	ADC_NOISE_REDUCTION_STEPS_ 0.	
•	Configure	
	AdcEmuxChSESPSEnable with 0.	

# 1.2.5.6 Member: GrpSyncCtrlCfg

### Table 78 GrpSyncCtrlCfg

Name	GrpSyncCtrlCfg
Туре	uint32
Description	Indicates the synchronization control configuration value of HW unit <x>.('x' = Hw Unit ID starting from 0 to Max HW Units available in the derivative)</x>
Verification method	The structure member is generated as a value of synchronization control configurations for GxSYNCTR register.  AdcSyncConvMode is ADC_STAND_ALONE:  Bits 0-1 and 4-6 always generate 0.

# MCAL Configuration Verification Manual for ADC 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Adc driver

		_SYNC_MASTER or ADC_SYNC_SLAVE: alue based on configured value in AdcSyncConvMode as Master erated as 0.
Example(s)	Action	Generated output
	Configure AdcSyncConvMode as ADC_SYNC_MASTER to HwUnit0.	0x0000030U /*Configuration value for GOSYNCTR register*/
	Configure AdcSyncConvMode as ADC_SYNC_SLAVE to HwUnit1.	0x0000031U /*Configuration value for G1SYNCTR register*/
	Configure AdcSyncConvMode as ADC_STAND_ALONE to HwUnit2.	0x0000000U /*Configuration value for G2SYNCTR register*/

# 1.2.6 Structure: Adc\_kHwUnit[x]Ch\_Config[\_<variant>][y]

### Table 79 Adc\_kHwUnit[x]Hw\_Config[\_<variant>]

Name	Adc_kHwUnit[x]Ch_Config[_ <variant>][y]</variant>		
Туре	Adc_ChannelCfgType		
Description	Configuration structure of ADC driver for an array of channel specific configuration parameter which will be referenced in HW unit specific configuration structure. ('x' = Hw Unit ID starting from 0 to Max HW Units available in the derivative. 'y'= Channel count ranging from 0 to Max Channels available in the Hw derivative).		
Verification method	The generated structure member is present in the Adc_kHwUnit <x>_Config[_<variant>] structure. For a variant-aware configuration, Member name is appended with the <variant> name. For variant-unaware configuration <variant> is ignored.</variant></variant></variant></x>		
Example(s)	Action	Generated output	
	Configure 2 channels to HwUnit 1. (variant Petrol)	<pre>static const Adc_ChannelCfgType Adc_kHwUnit1Ch_Config_Petrol[2]= {</pre>	
		},	

### 32-bit TriCore™ AURIX™ TC3xx microcontroller family





```
0x0000000U, /*Configuration value
                      for the G1CHCTR0 register*/
                          0x0000000U, /*Configuration value
                      for the G1BOUND register*/
                          OU, /*Analog Channel number for the
                      corresponding Logical Channel*/
                          OU /*Limit Check channel or not */
                      };
Configure 3 channels to
                      static const Adc_ChannelCfgType
HwUnit 2.
                      Adc kHwUnit2Ch Config[3]=
(variant unaware)
                          0x00000400U, /*Configuration value
                      for the G2CHCTR0 register*/
                          0x0000000U, /*Configuration value
                      for the G2BOUND register*/
                          OU, /*Analog Channel number for the
                      corresponding Logical Channel*/
                          OU /*Limit Check channel or not */
                        },
                          0x0000000U, /*Configuration value
                      for the G2CHCTR0 register*/
                          0x0000000U, /*Configuration value
                      for the G2BOUND register*/
                          OU, /*Analog Channel number for the
                      corresponding Logical Channel*/
                          OU /*Limit Check channel or not */
                        },
                          0x0000000U, /*Configuration value
                      for the G2CHCTR0 register*/
                          0x0000000U, /*Configuration value
                      for the G2BOUND register*/
                          OU, /*Analog Channel number for the
                      corresponding Logical Channel*/
                          OU /*Limit Check channel or not */
                        }
                      };
```

# MCAL Configuration Verification Manual for ADC 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Adc driver

# 1.2.6.1 Member: ChannelChctrCfg

Table 80	ChannelChctrCfg
I able ou	Chaimetonthol

able 80 Chan	neichctreig					
Name	ChannelChctrCfg					
Туре	uint32					
Description	Indicates the channel control configuration value of channel <y> of HW unit <x> .('x' = Hw Unit ID starting from 0 to Max HW Units available in the derivative. 'y'= Channel count ranging from 0 to Max Channels available in the Hw derivative).</x></y>					
Verification	The structure member is generated as a value of channel control configuration for					
method	GxCHCTR register.					
	Bits 0-1 store the value configured in AdcInputClassSelection.					
	Bits 4-5 always generate 0.					
	Bits 6-7 store the value configured					
		rured based on ChannelRangeSelect.				
	Bit 10 stores the value configured	•				
	Bit 11 stores the value configured	<del>_</del>				
	Bit 21 stores the value configured	<u> </u>				
	Bits 28-29 store the value configu					
	Bit 30 stores the value configured					
	Other bits are always generated a					
Example(s)	Action	Generated output				
	<ul> <li>Configure         AdcInputClassSelection as         ADC_HWUNIT_CLASS_0.</li> </ul>	<pre>0x0000000U, /*Configuration value for the GOCHCTRO register*/</pre>				
	<ul> <li>Configure         AdcChannelLimitCheck as         Disabled.     </li> </ul>					
	<ul> <li>Configure         AdcSyncConvChannelEnable         as Disabled.</li> </ul>					
	<ul> <li>Configure         AdcChannelRefVoltsrcHigh as         ADC_USES_VREF.     </li> </ul>					
	<ul> <li>Configure         AdcResultAlignment as         ADC_ALIGN_RIGHT.</li> </ul>					
	<ul> <li>Configure AdcBWDEnable as Disabled.</li> </ul>					
	<ul> <li>Configure         AdcInputClassSelection as         ADC_GLOBAL_CLASS_1.     </li> </ul>	0x50200403U, /*Configuration value for the GOCHCTRO register*/				
	<ul> <li>Configure         AdcChannelLimitCheck as         Disabled.</li> </ul>					
	• Configure AdcSyncConvChannelEnable					

# **MCAL Configuration Verification Manual for ADC**

### 32-bit TriCore™ AURIX™ TC3xx microcontroller family





<ul> <li>Con         Adci     </li> <li>Con         Adc     </li> <li>Adc</li> <li>Adc</li> <li>ADC</li> <li>Con         Ena     </li> <li>Con         Adc     </li> </ul>	nabled. figure ChannelRefVoltsrcHigh as C_USES_VREF. figure ResultAlignment as C_ALIGN_LEFT. figure AdcBWDEnable as bled. figure BWDPrechargeLevel as C_BWD_PRECH_VAGND.				
Adc	figure InputClassSelection as _HWUNIT_CLASS_1.	0200341U, G1CHCTR0	_	value	for
Adc	figure ChannelLimitCheck as oled.				
Adc	figure SyncConvChannelEnable visabled.				
Adc	figure ChannelRangeSelect as RANGE_ALWAYS.				
Adc	figure ChannelRefVoltsrcHigh as _USES_VREF.				
Adc	figure ResultAlignment as ALIGN_LEFT.				
	figure AdcBWDEnable as bled.				
Adc	figure BWDPrechargeLevel as :_BWD_PRECH_VAREF.				

# 1.2.6.2 Member: BoundaryValues

### Table 81 Boundary Values

Name	BoundaryValues
Туре	uint32
Description	Indicates the boundary configuration value of channel <y> of HW unit <x> .('x' = Hw Unit ID starting from 0 to Max HW Units available in the derivative. 'y'= Channel count ranging from 0 to Max Channels available in the Hw derivative).</x></y>
Verification	The structure member is generated as a value of boundary configuration for GxBOUND register.

# MCAL Configuration Verification Manual for ADC 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Adc driver

method	Bits 0-11 and 16-27 always generate 0 when AdcChannelLimitCheck is Disabled.  Bits 0-11 store the value configured in AdcChannelLowLimit when AdcChannelLimitCheck is Enabled.  Bits 16-27 store the value configured in AdcChannelHighLimit when AdcChannelLimitCheck is Enabled.  Other bits are always generated as 0.			
Example(s)	Action	Generated output		
	<ul> <li>Configure         AdcChannelLimitCheck as         Disabled.     </li> </ul>	0x0000000U /*Configuration value for the G0BOUND register*/		
	<ul> <li>Configure         AdcChannelLimitCheck as         Enabled.     </li> </ul>	0x0000000U /*Configuration value for the G1BOUND register*/		
	<ul> <li>Configure         AdcChannelRangeSelect as         ADC_RANGE_ALWAYS.     </li> </ul>			
	<ul> <li>Configure         AdcChannelLowLimit as 0.     </li> </ul>			
	<ul> <li>Configure         AdcChannelHighLimit as         4095.     </li> </ul>			
	<ul> <li>Configure         AdcChannelLimitCheck as         Enabled.     </li> </ul>	<pre>0x0fa003e9U /*Configuration value for the G1BOUND register*/</pre>		
	<ul> <li>Configure         AdcChannelRangeSelect as         ADC_RANGE_BETWEEN.     </li> </ul>			
	<ul> <li>Configure         AdcChannelLowLimit as         1000.     </li> </ul>			
	<ul> <li>Configure         AdcChannelHighLimit as         4000.     </li> </ul>			

### 1.2.6.3 Member: AnChannelNo

### Table 82 AnChannelNo

Example(s)	Action	Generated output		
Verification method	The structure member is generated as a value of analog channel number for the corresponding logical channel.			
Description	= Hw Unit ID starting from 0 to Maranging from 0 to Max Channels a	Indicates the analog channel number configuration value of channel <y> of HW unit <x> .('x' = Hw Unit ID starting from 0 to Max HW Units available in the derivative. 'y'= Channel count ranging from 0 to Max Channels available in the Hw derivative).</x></y>		
Туре	Adc_ChannelType	Adc_ChannelType		
Name	AnChannelNo			





Adc driver

Configure AdcAnChannelNum as G1CH0.	OU, /*Analog Channel number for the corresponding Logical Channel*/
Configure AdcAnChannelNum as G1CH3.	3U, /*Analog Channel number for the corresponding Logical Channel*/

#### Member: LimitCheckEnabled 1.2.6.4

#### Tahla 83 I imitCheckEnabled

Table 83 Lin	litCheckEnabled			
Name	LimitCheckEnabled	LimitCheckEnabled		
Туре	uint8	uint8		
Description	starting from 0 to Max HW Unit	Indicates the limit check configuration value of channel <y> of HW unit <x> .('x' = Hw Unit ID starting from 0 to Max HW Units available in the derivative. 'y'= Channel count ranging from 0 to Max Channels available in the Hw derivative).</x></y>		
Verification method	channel.	Note: This parameter is user configurable only when 'AdcGeneral/ AdcEnableLimitCheck'		
Example(s) Action Generated output				
	Action	Generated output		
• • •	Action Configure AdcChannelLimitCheck as Enabled.	Generated output  1U /*Limit Check channel or not */		

### Structure: Adc\_kHwUnit[x]Grp\_Config[\_<variant>][y] 1.2.7

#### Table 84 Adc\_kHwUnit[x]Grp\_Config[\_<variant>]][y]

Name	Adc_kHwUnit[x]Grp_Config[_ <variant>][y]</variant>		
Туре	Adc_GroupCfgType		
Description	Configuration structure of ADC driver for an array of group specific configuration parameter. Group specific configuration is common for all the channels belonging to the group. ('x' = Hw Unit ID starting from 0 to Max HW Units available in the derivative. 'y'= Group count ranging from 0 to 31).		
Verification method	The generated structure member is present in the Adc_kHwUnit <x>_Config[_<variant>] structure. For a variant-aware configuration, Member name is appended with the <variant> name. For variant-unaware configuration <variant> is ignored.</variant></variant></variant></x>		
Example(s)	Action Generated output		
	Configure 2 Groups to HwUnit 1. (variant Petrol)	<pre>static const Adc_GroupCfgType Adc_kHwUnit1Grp_Config_Petrol[2]= {     {/*Group Configuration structure for</pre>	

### 32-bit TriCore™ AURIX™ TC3xx microcontroller family






```
Adc1Group 0 - ID32*/
     Group Properties:
      Trigger Source: ADC TRIGG SRC SW
      Trigger Edge:
     HW Trigger Source: ADC TRIG NONE
      HW Gate Source: ADC GATE NONE
     Gate Level: ADC GATE LVL HIGH
    /* Notification Function Address */
    (Adc NotifyFnPtrType) OU,
    /*Address for Group Definition
Structure*/
&Adc kHwUnit1GrpAdc1Group 0 Config[0U],
    /*Address for the GTM trigger
configuration structure*/
    (const
Mcu 17 Gtm TomAtomChConfigType *)0U,
    /*Address for the GTM gate
configuration structure*/
Mcu 17 Gtm TomAtomChConfigType *)0U,
    /*Address for the ERU trigger
configuration structure*/
    (const Adc EruChannelCfgType *)OU,
    /*Address for the ERU gate
configuration structure*/
    (const Adc EruChannelCfgType *) OU,
    /*Configuration value for the
G1QCTRL register*/
    0x0000000U,
    /*Configuration value for the G1QMR
register*/
    0x0000001U,
    /*Configuration value for the
G1ALIAS register*/
    0x0000100U,
    /* Configuration value for G1REQTM
register*/
    0x0000000U,
    /*Bit Mask for all the analog
channels configured for the group*/
```

### 32-bit TriCore™ AURIX™ TC3xx microcontroller family





```
0x0001U,
    /*Bit Mask for all the result
registers configured for the group*/
    /*Bit Mask for all the analog
channels configured for synchronous
conversion*/
    0x0000U,
    /*Bit Mask for all the result
registers configured for synchronous
conversion*/
    0x0000U,
    ADC TRIGG SRC SW,
    ADC CONV MODE ONESHOT,
   ADC ACCESS MODE SINGLE,
    ADC STREAM BUFFER LINEAR,
    1U, /*Number of streaming samples
for the group*/
    ADC OTHER HW USED, /*HW peripheral
used for Trigger*/
    ADC OTHER HW USED, /*HW peripheral
used for Gate*/
    55U, /*Priority Level for the
group*/
    1U, /*Channel Count for the group*/
    OU, /*Limit Check enabled for the
group*/
    7U, /* EMUX configuration of the
    1U /* Diagnostic channels configured
for the Group */
  },
  {/*Group Configuration structure for
AdcGroup 32 - ID33*/
    /*
      Group Properties:
      Trigger Source: ADC TRIGG SRC SW
      Trigger Edge:
      HW Trigger Source: ADC TRIG NONE
      HW Gate Source: ADC GATE NONE
      Gate Level: ADC GATE LVL HIGH
```





```
/* Notification Function Address */
    (Adc NotifyFnPtrType) OU,
    /*Address for Group Definition
Structure*/
&Adc kHwUnit1GrpAdcGroup 32 Config[OU],
    /*Address for the GTM trigger
configuration structure*/
    (const
Mcu 17 Gtm TomAtomChConfigType *)0U,
    /*Address for the GTM gate
configuration structure*/
Mcu 17 Gtm TomAtomChConfigType *) OU,
    /*Address for the ERU trigger
configuration structure*/
    (const Adc EruChannelCfgType *)OU,
    /*Address for the ERU gate
configuration structure*/
    (const Adc EruChannelCfgType *)OU,
    /*Configuration value for the
G1QCTRL register*/
    0x0000000U,
    /*Configuration value for the G1QMR
register*/
    0x0000001U,
    /*Configuration value for the
G1ALIAS register*/
    0x00000100U,
    /* Configuration value for G1REQTM
register*/
    0x0000000U,
    /*Bit Mask for all the analog
channels configured for the group*/
    0x0001U,
    /*Bit Mask for all the result
registers configured for the group*/
    0x0001U,
    /*Bit Mask for all the analog
channels configured for synchronous
conversion*/
    0x0000U,
    /*Bit Mask for all the result
registers configured for synchronous
```

### 32-bit TriCore™ AURIX™ TC3xx microcontroller family





```
conversion*/
                          0x0000U,
                          ADC TRIGG SRC SW,
                          ADC CONV MODE ONESHOT,
                          ADC ACCESS MODE SINGLE,
                          ADC STREAM BUFFER LINEAR,
                          1U, /*Number of streaming samples
                      for the group*/
                          ADC OTHER HW USED, /*HW peripheral
                      used for Trigger*/
                          ADC OTHER HW USED, /*HW peripheral
                      used for Gate*/
                          OU, /*Priority Level for the group*/
                          1U, /*Channel Count for the group*/
                          OU, /*Limit Check enabled for the
                      group*/
                          3U, /* EMUX configuration of the
                          OU /* Diagnostic channels configured
                      for the Group */
                      };
Configure 1 Group to HwUnit
                      static const Adc GroupCfgType
                      Adc kHwUnit2Grp Config[1]=
(variant unaware)
                        {/*Group Configuration structure for
                      Adc2Group 0 - ID64*/
                            Group Properties:
                            Trigger Source: ADC TRIGG SRC SW
                            Trigger Edge:
                            HW Trigger Source: ADC TRIG NONE
                            HW Gate Source: ADC GATE NONE
                            Gate Level: ADC GATE LVL HIGH
                          /* Notification Function Address */
                          (Adc NotifyFnPtrType) OU,
                          /*Address for Group Definition
                      Structure*/
                      &Adc kHwUnit2GrpAdc2Group 0 Config[0U],
                          /*Address for the GTM trigger
```

### 32-bit TriCore™ AURIX™ TC3xx microcontroller family





```
configuration structure*/
    (const
Mcu 17 Gtm TomAtomChConfigType *)0U,
    /*Address for the GTM gate
configuration structure*/
    (const
Mcu_17_Gtm_TomAtomChConfigType *)OU,
    /*Address for the ERU trigger
configuration structure*/
    (const Adc EruChannelCfgType *)OU,
    /*Address for the ERU gate
configuration structure*/
    (const Adc EruChannelCfgType *)OU,
    /*Configuration value for the
G2QCTRL register*/
    0x0000000U,
    /*Configuration value for the G2QMR
register*/
    0x0000001U,
    /*Configuration value for the
G2ALIAS register*/
    0x0000100U,
    /* Configuration value for G2REQTM
register*/
    0x0000000U,
    /*Bit Mask for all the analog
channels configured for the group*/
    0x0001U,
    /*Bit Mask for all the result
registers configured for the group*/
    0x0001U,
    /*Bit Mask for all the analog
channels configured for synchronous
conversion*/
    0x0000U,
    /*Bit Mask for all the result
registers configured for synchronous
conversion*/
    0x0000U,
    ADC TRIGG SRC SW,
    ADC CONV MODE ONESHOT,
    ADC ACCESS MODE SINGLE,
    ADC STREAM BUFFER LINEAR,
    1U, /*Number of streaming samples
```

# 32-bit TriCore™ AURIX™ TC3xx microcontroller family





for the group*/
ADC_OTHER_HW_USED, /*HW peripheral used for Trigger*/
ADC_OTHER_HW_USED, /*HW peripheral used for Gate*/
OU, /*Priority Level for the group*/
1U, /*Channel Count for the group*/
OU, /*Limit Check enabled for the group*/
7U, /* EMUX configuration of the Group */
1U /* Diagnostic channels configured for the Group */
}
};

# 1.2.7.1 Member: NotifyPtr

### Table 85 NotifyPtr

Table 65 NO	uiyeti	
Name	NotifyPtr	
Туре	Adc_NotifyFnPtrType	
Description	Indicates the address of application notification call back for the group $<$ y $>$ of HW unit $<$ x $>$ . ('x' = Hw Unit ID starting from 0 to Max HW Units available in the derivative. 'y'= Group count ranging from 0 to 31).	
Verification method	The structure member is generated as an address of application notification call back for the group.  Note: This parameter is user configurable only when 'AdcGeneral/ AdcGrpNotifCapability is enabled.	
Example(s)	Action	Generated output
	Configure AdcGrpNotifCapability as Disabled	<pre>/* Notification Function Address */ (Adc_NotifyFnPtrType) OU,</pre>
	Configure AdcNotification as IoHwAb_AdcNotification64	<pre>/* Notification Function Address */ IoHwAb_AdcNotification64,</pre>
	Configure AdcNotification as IoHwAb_AdcNotification100	<pre>/* Notification Function Address */ IoHwAb_AdcNotification100,</pre>

# 1.2.7.2 Member: GroupDefinition

### **Table 86** Group Definition

	•
Name	GroupDefinition

## 32-bit TriCore™ AURIX™ TC3xx microcontroller family





Adc driver

Туре	Adc_GroupDefType*		
Description	Indicates the array of structure containing the group definition. Each element of the structures array defines the analog channel and result register configuration.		
Verification method	The generated structure member is present in the Adc_kHwUnit[x]Grp_Config[_ <variant>][y] structure. For a variant-aware configuration, Member name is appended with the variant name. For variant-unaware configuration <variant> is ignored.</variant></variant>		
Example(s)	Example(s) Action Generated output		
	Configure Adc0Group_0 to HwUnit0 (variant unaware)	<pre>/*Address for Group Definition Structure*/ &amp;Adc_kHwUnit0GrpAdc0Group_0_Config[0U]</pre>	
	Configure Adc1Group_0 to HwUnit1 (variant Petrol)	<pre>/*Address for Group Definition Structure*/ &amp;Adc_kHwUnit1GrpAdc1Group_0_Config_Petrol[0U],</pre>	

# 1.2.7.3 Member: GtmTrigCfg

Table 87 GtmTrigCfg
---------------------


	•			
Name	GtmTrigCfg			
Туре	Mcu_17_Gtm_TomAt	Mcu_17_Gtm_TomAtomChConfigType*		
Description	Indicates the GTM (ATOM / TOM) trigger configuration structure.			
Verification method	The generated structure member is present in the Adc_kHwUnit[x]Grp_Config[_ <variant>][y] structure. For a variant-aware configuration, Member name is appended with the variant name. For variant-unaware configuration <variant> is ignored.</variant></variant>			
Example(s)	(s) Action Generated output			
	Configure Adc0Group_5 to HwUnit0 with GTM as trigger source. (variant unaware)	<pre>/*Address for the GTM trigger configuration structure*/ (const Mcu_17_Gtm_TomAtomChConfigType *)&amp;Adc_kHwUnit0GrpAdc0Group_5GtmTrig_Config</pre>		
	Configure Adc11Group_2 to HwUnit11 with GTM as trigger source. (variant Petrol)	<pre>/*Address for the GTM trigger configuration structure*/ (const Mcu_17_Gtm_TomAtomChConfigType *) &amp;Adc_kHwUnit11GrpAdc11Group_2GtmTrig_Config_Petrol</pre>		

#### **Member: GtmGateCfg** 1.2.7.4

#### Table 88 GtmGateCfg

Name	GtmGateCfg
Туре	Mcu_17_Gtm_TomAtomChConfigType*
Description	Indicates the GTM (ATOM / TOM) gating configuration structure.
Verification	The generated structure member is present in the Adc_kHwUnit[x]Grp_Config[_ <variant>][y]</variant>
method	structure. For a variant-aware configuration, Member name is appended with the variant name.
	For variant-unaware configuration <variant> is ignored.</variant>

# 32-bit TriCore™ AURIX™ TC3xx microcontroller family





Example(s)	Action	Generated output
	Configure Adc2Group_0 to	/*Address for the GTM gate configuration structure*/
	HwUnit2 with GTM as gate source. (variant unaware)	<pre>(const Mcu_17_Gtm_TomAtomChConfigType *) &amp;Adc_kHwUnit2GrpAdc2Group_0GtmGate_Config</pre>
	Configure Adc8Group_2 to HwUnit8 with GTM as gate source. (variant Petrol)	<pre>/*Address for the GTM gate configuration structure*/ (const Mcu_17_Gtm_TomAtomChConfigType *)&amp;Adc_kHwUnit8GrpAdc8Group_2GtmGate_Config_Petrol</pre>

# 1.2.7.5 Member: EruTrigCfg

Table 89	EruTrigCfg		
Name	EruTrigCfg		
Туре	Adc_EruChannelCfgType	5 *	
Description	Indicates the ERU trigger	Indicates the ERU trigger configuration structure.	
Verification method	The generated structure member is present in the Adc_kHwUnit[x]Grp_Config[_ <variant>][y] structure. For a variant-aware configuration, Member name is appended with the variant name. For variant-unaware configuration <variant> is ignored.</variant></variant>		
Example(s)	S) Action Generated output		
Configure Adc0Group_9 to HwUnit0 with ERU as trigger source. (variant unaware)		<pre>/*Address for the ERU trigger configuration structure*/ (const Adc_EruChannelCfgType *) &amp;Adc_kHwUnit0GrpAdc0Group_9EruTrig_Config</pre>	
	Configure Adc8Group_2 to HwUnit8 with ERU as trigger source. (variant Petrol)	<pre>/*Address for the ERU trigger configuration structure*/ (const Adc_EruChannelCfgType *) &amp;Adc_kHwUnit8GrpAdc8Group_2EruTrig_Config_Petrol</pre>	

# 1.2.7.6 Member: EruGateCfg

### Table 90 EruGateCfg

Name	EruGateCfg		
Туре	Adc_EruChannelCfgType *		
Description	Indicates the ERU gating configuration structure.		
Verification method	The generated structure member is present in the Adc_kHwUnit[x]Grp_Config[_ <variant>][y] structure. For a variant-aware configuration, Member name is appended with the variant name. For variant-unaware configuration <variant> is ignored.</variant></variant>		
Example(s)	Action Generated output		
	Configure *Address for the ERU gate configuration		

### 32-bit TriCore™ AURIX™ TC3xx microcontroller family





HwUnit0 with ERU as	structure*/
gate source.	(const Adc EruChannelCfgType
(variant unaware)	*) &Adc_kHwUnit0GrpAdc0Group_13EruGate_Config
Configure Adc8Group_2 to	*Address for the ERU gate configuration structure*/
HwUnit8 with ERU as gate source. (variant Petrol)	<pre>(const Adc_EruChannelCfgType *) &amp;Adc_kHwUnit8GrpAdc8Group_2EruGate_Config_Petrol</pre>

# 1.2.7.7 Member: GroupQCtrlCfg

Table 91 G	GroupQCtrlCfg		
Name	GroupQCtrlCfg		
Туре	uint32		
Description	Indicates the value of queue source control signal.	register that selects the external gate and /or trigger	
Verification method	The structure member is generated as a value of queue source control configuration for GxQCTRLy register.  Bits 8-11 generate the value based on HW configured in AdcHwExtTrigSelect.  Bits 13-14 generate the value based on HW and HW signal configured in AdcHwExtTrigSelect and AdcHwTrigSignal.  Bit 28 generates 1 when value configured in AdcHwTrigTimer is not equal to 0.  Other bits are always generated as 0.		
Example(s)			
	<ul> <li>Configure AdcGroupTriggSrc as ADC_TRIGG_SRC_HW.</li> <li>Configure AdcHwExtTrigSelect as ADC_TRIG_8_GxREQTRI_GTM_ADCx_TR IGO.</li> <li>Configure AdcHwExtGateSelect as ADC_GATE_12_GxREQGTM_ERUPDOUT x.</li> <li>Configure AdcHwTrigTimer as 0.</li> <li>Configure AdcHwTrigSignal as ADC_HW_TRIG_RISING_EDGE.</li> </ul>	/*Configuration value for the G0QCTRL register*/ 0x000c4800U	
	<ul> <li>Configure AdcGroupTriggSrc as ADC_TRIGG_SRC_HW.</li> <li>Configure AdcHwExtTrigSelect as ADC_TRIG_NONE.</li> <li>Configure AdcHwExtGateSelect as ADC_GATE_NONE.</li> <li>Configure AdcHwTrigTimer as 1000.</li> <li>Configure AdcHwTrigSignal as ADC_HW_TRIG_RISING_EDGE.</li> </ul>	/*Configuration value for the GOQCTRL register*/ 0x1000000U	

# MCAL Configuration Verification Manual for ADC 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Adc driver

# 1.2.7.8 Member: GroupQModeCfg

Name	GroupQModeCfg		
Туре	uint32		
Description	Indicates the value of queue mode register that selects the operating mode of a queued request source.		
Verification method	The structure member is generated as a value of queue mode configuration for GxQMRy regi		
Example(s)	Action	Generated output	
	Configure AdcGroupTriggSrc as ADC_TRIGG_SRC_SW.	<pre>/*Configuration value for the GOQMR register*/ 0x0000001U</pre>	
	<ul> <li>Configure AdcGroupTriggSrc as ADC_TRIGG_SRC_HW.</li> <li>Configure AdcHwExtTrigSelect as ADC_TRIG_NONE or AdcHwTrigTimer as 100.</li> </ul>	/*Configuration value for the GOQMR register*/ 0x00000005U	
	<ul> <li>Configure AdcHwExtGateSelect as ADC_GATE_NONE.</li> </ul>		
	<ul> <li>Configure AdcGroupTriggSrc as ADC_TRIGG_SRC_HW.</li> </ul>	/*Configuration value for the GOQMR register*/	
	Configure AdcHwExtTrigSelect as     ADC_TRIG_8_GxREQTRI_GTM_ADCx_TRI     G0 or AdcHwTrigTimer as 100	0x0000006U	
	Configure AdcHwExtGateSelect as     ADC_GATE_12_GxREQGTM_ERUPDOUTx.		
	<ul> <li>Configure AdcGroupTriggSrc as ADC_TRIGG_SRC_HW.</li> </ul>	/*Configuration value for the GOQMR register*/	
	<ul> <li>Configure AdcHwExtTrigSelect as ADC_TRIG_15_GxREQTRP_GxREQGTySEL</li> <li>.</li> </ul>	0x0000005U	
	Configure AdcHwExtGateSelect as ADC_GATE_2_GxREQGTC_CCU6061_TRIG 0.		
	<ul> <li>Configure AdcHwGateSignal as ADC_GATE_LVL_HIGH.</li> </ul>		
	Configure AdcGroupTriggSrc as     ADC_TRIGG_SRC_HW.	/*Configuration value for the GOQMR register*/	

66 of 111

### 32-bit TriCore™ AURIX™ TC3xx microcontroller family





•	Configure AdcHwExtTrigSelect as ADC_TRIG_1_GxREQTRB_CCU61_SR3 or AdcHwTrigTimer as 0	0x0000006U
•	Configure AdcHwExtGateSelect as ADC_GATE_0_GxREQGTA_GTM_ADCx_TR IG0.	
•	Configure AdcHwGateSignal as ADC_GATE_LVL_HIGH.	
•	Configure AdcGroupTriggSrc as ADC_TRIGG_SRC_HW.	/*Configuration value for the GOQMR register*/
•	Configure AdcHwExtTrigSelect as ADC_TRIG_1_GxREQTRB_CCU61_SR3 or AdcHwTrigTimer as 0	0x0000007U
•	Configure AdcHwExtGateSelect as ADC_GATE_0_GxREQGTA_GTM_ADCx_TR IG0.	
•	Configure AdcHwGateSignal as ADC_GATE_LVL_LOW.	

# 1.2.7.9 Member: AliasChCfg

### Table 93 AliasChCfg

	Middenerg		
Name	AliasChCfg	AliasChCfg	
Туре	uint32	uint32	
Description		Indicates the value of alias register that replaces the channel numbers of channels CH0 and CH1 with another channel number.	
Verification	The structure member is generate	The structure member is generated as a value of alias configuration for GxALIAS register.	
method	Bits 0-4 store the alias channel configured in AdcChannel0Alias. Bits 8-12 store the alias channel configured in AdcChannel1Alias. Other bits are always generated as 0.		
Example(s)	Action	Generated output	
	• Configure AdcChannel0Alias as 0.	/*Configuration value for the GOALIAS register*/	
	• Configure AdcChannel1Alias as 1.	0x0000100U	
	• Configure AdcChannel0Alias as 4.	/*Configuration value for the GOALIAS register*/	
	• Configure AdcChannel1Alias as 5.	0x00000504U	

# 1.2.7.10 Member: GrpReqTmCfg

### Table 94 GrpReqTmCfg

	o. p. 10-10-10-10-10-10-10-10-10-10-10-10-10-1	
Name	GrpReqTmCfg	

### 32-bit TriCore™ AURIX™ TC3xx microcontroller family





Туре	uint32	
Description	Indicates the value of request timer register that configures the operating mode of a source-specific request timer.	
Verification method	The structure member is generated as a value of request timer configuration for GxREQTMi register.  Bits 0-1 always generate 3 when AdcGroupTriggSrc is ADC_TRIGG_SRC_HW and AdcHwTrigTimer is not equal to 0.  Bits 6-15 store the value configured in AdcHwTrigTimer.  Bits 22-31 store the value configured in AdcHwTrigTimer.  Other bits are always generated as 0.	
Example(s)	<ul><li>Action</li><li>Configure AdcGroupTriggSrc as ADC_TRIGG_SRC_HW.</li></ul>	<pre>Generated output  /* Configuration value for GOREQTM register*/</pre>
	<ul> <li>Configure AdcHwTrigTimer as 100.</li> </ul>	0x19001903U
	<ul> <li>Configure AdcGroupTriggSrc as ADC_TRIGG_SRC_HW.</li> </ul>	/* Configuration value for GOREQTM register*/
	<ul> <li>Configure AdcHwTrigTimer as 1000.</li> </ul>	0xfa00fa03U

### 1.2.7.11 Member: ChannelMask

### Table 95 ChannelMask

Name	ChannelMask			
Туре	uint16	uint16		
Description	Indicates the mask value for channels configured for the group. Each bit represents the corresponding analog channel.			
Verification method	The structure member is generated as a mask value for the analog channels configured for the group.			
Example(s)	Action	Generated output		
	Configure AdcGroupDefinition with 7 channels from channel 0 to channel 6.	/*Bit Mask for all the analog channels configured for the group*/ $0 \times 007  \mathrm{fU}$		
	Configure AdcGroupDefinition with 4 channels from channel 4 to channel 7.	<pre>/*Bit Mask for all the analog channels configured for the group*/ 0x00f0U</pre>		

# 1.2.7.12 Member: ResultRegMask

### Table 96 ResultRegMask

Name	ResultRegMask
Туре	uint16
Description	Indicates the mask value for result register configured for the group. Each bit represents the corresponding analog channel.

# **MCAL Configuration Verification Manual for ADC**

## 32-bit TriCore™ AURIX™ TC3xx microcontroller family





Verification method	The structure member is generated as a mask value for result register configured for the group.	
Example(s)	Action Generated output	
	Configure AdcResRegDefinition with 7 channels from channel 0 to channel 6.	/*Bit Mask for all the result registers configured for the group*/
	Configure AdcResRegDefinition with 4 channels from channel 4 to channel 7.	<pre>/*Bit Mask for all the result registers configured for the group*/ 0x00f0U</pre>

# 1.2.7.13 Member: SyncChannelMask

### Table 97 SyncChannelMask

Table 97 Sync	:ChannelMask	
Name	SyncChannelMask	
Туре	uint16	
Description	Indicates the mask value for sync the corresponding analog channe	channels configured for the group. Each bit represents
Verification method	The structure member is generate group.	ed as a mask value for sync channels configured for the
Example(s)	Action	Generated output
	<ul> <li>Configure         AdcSyncConvChannelEnable         as Enabled for 4 channels         from channel 0 to channel 3         when AdcSyncConvEnable is         enabled and         AdcSyncConvMode is         ADC_SYNC_MASTER.</li> <li>Configure         AdcGroupDefinition with 4         channels from channel 0 to         channel 3.</li> </ul>	/*Bit Mask for all the analog channels configured for synchronous conversion*/ 0x000FU
	<ul> <li>Configure         AdcSyncConvChannelEnable         as Enabled for 4 channels         from channel 0 to channel 3         when AdcSyncConvEnable is         enabled and         AdcSyncConvMode is         ADC_SYNC_MASTER.</li> <li>Configure         AdcGroupDefinition with 2         channels from channel 0 to         channel 1.</li> </ul>	/*Bit Mask for all the analog channels configured for synchronous conversion*/ 0x0003U

# **MCAL Configuration Verification Manual for ADC** 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Adc driver

# 1.2.7.14 Member: SyncResultRegMask

Table 98 Syn	cResultRegMask	
Name	SyncResultRegMask	
Туре	uint16	
Description	Indicates the mask value for sync represents the corresponding ana	result register configured for the group. Each bit alog channel.
Verification method	The structure member is generate the group.	ed as a mask value for sync result register configured for
Example(s)	Action	Generated output
	<ul> <li>Configure         AdcSyncConvChannelEnable         as Enabled for 4 channels         from channel 0 to channel 3         when AdcSyncConvEnable is         enabled and         AdcSyncConvMode is         ADC_SYNC_MASTER.</li> <li>Configure         AdcResRegDefinition with 4         channels from channel 0 to         channel 3.</li> </ul>	/*Bit Mask for all the result registers configured for synchronous conversion*/ 0x000FU
	<ul> <li>Configure         AdcSyncConvChannelEnable         as Enabled for 4 channels         from channel 0 to channel 3         when AdcSyncConvEnable is         enabled and         AdcSyncConvMode is         ADC_SYNC_MASTER.</li> <li>Configure         AdcResRegDefinition with 2         channels from channel 0 to         channel 1.</li> </ul>	/*Bit Mask for all the result registers configured for synchronous conversion*/ 0x0003U


### 1.2.7.15 Member: TriggerSource

#### Table 99 **TriggerSource**

Name	TriggerSource	TriggerSource	
Туре	Adc_TriggerSourceType	Adc_TriggerSourceType	
Description	Indicates the trigger source (HW / SW) configured for the group.		
Verification method	The structure member is generate	The structure member is generated as a value of trigger source configured for the group.	
Example(s)	Action Generated output		
	Configure AdcGroupTriggSrc as	ADC_TRIGG_SRC_SW	

# **MCAL Configuration Verification Manual for ADC**

### 32-bit TriCore™ AURIX™ TC3xx microcontroller family





Adc driver

ADC_TRIGG_SRC_SW.	
Configure AdcGroupTriggSrc as ADC_TRIGG_SRC_HW.	ADC_TRIGG_SRC_HW

### 1.2.7.16 Member: ConvMode

### Table 100 ConvMode

Tubic 100 Co.	iiviiouc		
Name	ConvMode		
Туре	Adc_GroupConvModeType	Adc_GroupConvModeType	
Description	Indicates the conversion mode (Co	Indicates the conversion mode (Continuous / One-Shot) configured for the group.	
Verification method	The structure member is generated as a value of conversion mode configured for the group.		
Example(s)	Action Generated output		
	Configure AdcGroupConversionMode as ADC_CONV_MODE_CONTINUOUS.	ADC_CONV_MODE_CONTINUOUS	
	Configure AdcGroupConversionMode as ADC_CONV_MODE_ONESHOT.	ADC_CONV_MODE_ONESHOT	

### 1.2.7.17 Member: AccessMode

### Table 101 AccessMode

Name	AccessMode		
Туре	Adc_GroupAccessModeType	Adc_GroupAccessModeType	
Description	Indicates the access mode (steami	Indicates the access mode (steaming / single) configured for the group.	
Verification method	The structure member is generated	The structure member is generated as a value of access mode configured for the group.	
Example(s)	Action Generated output		
	Configure AdcGroupAccessMode as ADC_ACCESS_MODE_STREAMING.	ADC_ACCESS_MODE_STREAMING	
	Configure AdcGroupAccessMode as ADC_ACCESS_MODE_SINGLE.	ADC_ACCESS_MODE_SINGLE	

### 1.2.7.18 Member: StreamMode

### Table 102 StreamMode

Name	StreamMode	
Туре	Adc_StreamBufferModeType	
Description	Indicates the streaming mode (linear /circular) configured for the group.	
Verification The structure member is generated as a value of streaming mode configured for the method		

# MCAL Configuration Verification Manual for ADC 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Adc driver

Example(s)	Action	Generated output
	Configure AdcStreamingBufferMode as ADC_STREAM_BUFFER_LINEAR.	ADC_STREAM_BUFFER_LINEAR
	Configure AdcStreamingBufferMode as ADC_STREAM_BUFFER_CIRCULAR.	ADC_STREAM_BUFFER_CIRCULAR

# 1.2.7.19 Member: NumOfSamples

### Table 103 NumOfSamples

Name	NumOfSamples		
Туре	Adc_StreamNumSampleType	Adc_StreamNumSampleType	
Description	Indicates the number of samples	Indicates the number of samples for streaming groups.	
Verification method	The structure member is generated as a value of number of samples for streaming groups.		
Example(s) Action Generated output		Generated output	
	Configure AdcStreamingNumSamples as 2.	2U	
Configure 10U AdcStreamingNumSamples as 10.		100	

### 1.2.7.20 Member: HwTrigType

### Table 104 HwTrigType

Name	HwTrigType	
Туре	Adc_HwTrigGateType	
Description	Indicates the HW trigger source (GTM / ERU / OTHER) configured for the group.	
Verification method	The structure member is generated as a value of HW trigger source configured for the group.	
Example(s)	Action Generated output	
	Configure AdcHwExtTrigSelect as ADC_TRIG_8_GxREQTRI_GTM_ADCx_TRIG0 when AdcGroupTriggSrc as ADC_TRIGG_SRC_HW.	ADC_GTM_HW_USED
	Configure AdcHwExtTrigSelect as ADC_TRIG_7_GxREQTRH_ERUIOUTx when AdcGroupTriggSrc as ADC_TRIGG_SRC_HW.	ADC_ERU_HW_USED
	Configure AdcGroupTriggSrc as ADC_TRIGG_SRC_SW.	ADC_OTHER_HW_USED

# MCAL Configuration Verification Manual for ADC 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Adc driver

Configure AdcHwExtTrigSelect as ADC_TRIG_1_GxREQTRB_CCU61_SR3	ADC_OTHER_HW_USED
when AdcGroupTriggSrc as ADC_TRIGG_SRC_HW.	

## 1.2.7.21 Member: HwGateType

### Table 105 HwGateType

Table 105 H	iwdate i ype			
Name	HwGateType			
Туре	Adc_HwTrigGateType			
Description	Indicates the HW gate source (GTM / ERU / OTHER) configured for the group.			
Verification method	The structure member is generated as a value of HW gate source configured for the group.			
Example(s)	Action	Generated output		
C A A A	Configure AdcHwExtGateSelect as ADC_TRIG_8_GxREQTRI_GTM_ADCx_TRIG0 when AdcGroupTriggSrc as ADC_TRIGG_SRC_HW.	ADC_GTM_HW_USED		
	Configure AdcHwExtGateSelect as ADC_TRIG_7_GxREQTRH_ERUIOUTx when AdcGroupTriggSrc as ADC_TRIGG_SRC_HW.	ADC_ERU_HW_USED		
	Configure AdcGroupTriggSrc as ADC_TRIGG_SRC_SW.	ADC_OTHER_HW_USED		
	Configure AdcHwExtGateSelect as ADC_TRIG_1_GxREQTRB_CCU61_SR3 when AdcGroupTriggSrc as ADC_TRIGG_SRC_HW.	ADC_OTHER_HW_USED		

## 1.2.7.22 Member: GrpPriority

### Table 106 GrpPriority

Name	GrpPriority		
Туре	uint8		
Description	Indicates the priority level configured for the group.		
Verification method	The structure member is generated as a value of priority level configured for the group.  Note: The member is user configurable only when the configuration parameter  AdcPriorityImplementation is not equal to ADC_PRIORITY_NONE.		
Example(s)	Action Generated output		
	Configure AdcPriorityImplementation as ADC_PRIORITY_NONE.	OU, /*Priority Level for the group*/	





Configure AdcGroupPriority as 20 when AdcPriorityImplementation is configured as ADC_PRIORITY_HW.	OU, /*Priority Level for the group*/
Configure AdcGroupPriority as 254 when AdcPriorityImplementation is configured as ADC_PRIORITY_HW.	1U /*Priority Level for the group*/
Configure AdcGroupPriority as 255 when AdcPriorityImplementation is configured as ADC_PRIORITY_HW.	2U /*Priority Level for the group*/
Configure AdcGroupPriority as 200 when AdcPriorityImplementation is configured as ADC_PRIORITY_HW_SW.	200U /*Priority Level for the group*/
Configure AdcGroupPriority as 55 when AdcPriorityImplementation is configured as ADC_PRIORITY_HW_SW.	55U /*Priority Level for the group*/

### 1.2.7.23 Member: NoOfChannels

### **Table 107 NoOfChannels**

Name	NoOfChannels	NoOfChannels		
Туре	uint8	uint8		
Description	Indicates the number of channel	Indicates the number of channels configured for the group.		
Verification method	The structure member is generated as a value of number of channels configured for the group.			
Example(s)	Action	Generated output		
	Configure AdcGroupDefinition with 4 channels.	4U /*Channel Count for the group*/		
	Configure AdcGroupDefinition with 2 channels.	2U /*Channel Count for the group*/		


## 1.2.7.24 Member: LimitCheckGroup

### Table 108 LimitCheckGroup

Name	LimitCheckGroup

## **MCAL Configuration Verification Manual for ADC**

## 32-bit TriCore™ AURIX™ TC3xx microcontroller family





Туре	uint8		
Description	Indicates the limit check configured for the group.		
Verification method	The structure member is generated as a value of limit check configured for the group.		
Example(s)	Action	Generated output	
	Configure AdcGroupDefinition with a channel which is enabled with limit check.	1U /*Limit Check enabled for the group*/	
	Configure AdcGroupDefinition with a channel which is disabled with limit check.	OU /*Limit Check disabled for the group*/	

## 1.2.7.25 Member: GrpEmuxCfg

### Table 109 GrpEmuxCfg

Name	GrpEmuxCfg			
Туре	uint8			
Description	Indicates the EMUX configuration	of the Group		
Verification method	The structure member is generated as a value of AdcEmuxStartSelection configured for the group.  Bit 0 stores the value configured in the parameter AdcEmuxChGroup.  Bits 1-3 store the value configured in the parameter AdcEmuxStartSelection.  Other bits are always generated as 0.			
Example(s) Action G		Generated output		
	<ul> <li>Enable AdcEmuxChGroup parameter.</li> <li>Configure AdcEmuxStartSelection as 3.</li> </ul>	7U /* EMUX configuration of the Group */		
	Disable AdcEmuxChGroup parameter	OU /* EMUX configuration of the Group */		

## 1.2.7.26 Member: DiagnosticChGrp

### Table 110 DiagnosticChGrp

Name	DiagnosticChGrp		
Туре	uint8		
Description	Indicates whether a diagnostic channel is configured for the group.		
Verification method	The structure member is generated as 1 for the group if group is configured with channel, which is enabled with any one of the parameter AdcPullDownDiagnosticEnable or AdcMultiplexerDiagnosticEnable or AdcConverterDiagnosticEnable.		
Example(s)	Action Generated output		
	Configure AdcGroupDefinition with channels which are enabled with	1U /* Diagnostic channels configured for the Group */	

## 32-bit TriCore™ AURIX™ TC3xx microcontroller family





any one of the below parameters:	
<ul> <li>AdcPullDownDiagnosticEnable</li> </ul>	
• AdcMultiplexerDiagnosticEnable	
AdcConverterDiagnosticEnable	
Configure AdcGroupDefinition with	OU /* Diagnostic channels configured
channels which are disabled with	for the Group */
all the below parameters:	
AdcPullDownDiagnosticEnable	
• AdcMultiplexerDiagnosticEnable	
AdcConverterDiagnosticEnable	

## 1.2.8 Structure: Adc\_kHwUnit[x]Grp[name]\_Config[\_<variant>][y]

Table 111 Adc\_kHwUnit[x]Grp[name]\_Config[\_<variant>][y]

Table 111 Add	knwonit[x]Grp[name]_con	iigl_>v	ai iaiil-	1 []			
Name	Adc_kHwUnit[x]Grp[name]_Config[_ <variant>][y]</variant>						
Туре	Adc_GroupDefType						
Description	Configuration structure of ADC driver for an array of configured analog channels and result registers. ('x' = Hw Unit ID starting from 0 to Max HW Units available in the derivative. 'y'= Channel count ranging from 0 to Max Channels available in the Hw derivative and 'name'= Name of the group configured to the HW unit).						
Verification method	The generated structure member is present in the Adc_kHwUnit[x]Grp_Config[_ <variant>][y] structure. For a variant-aware configuration, Member name is appended with the <variant> name. For variant-unaware configuration <variant> is ignored.</variant></variant></variant>						
Example(s)	Action	Gene	Generated output				
	Configure AdcGroupDefinition and		/**Group Definition of Adc0Group_5- ID5 of HW Unit 0 */				
	AdcResRegDefinition with 8 channels from channel 0 to channel 7 to the Group 'Adc0Group_5' of HwUnit0. (variant Petrol)	Adc_{ {     /*	kHwUn: AS Loossult	gical Cha	OGroup_	Type 5_Config_Petrol[8]=  /*Analog Channel*/ nnel Diagnostic	
		{	0U,	0U,	0U,	0x00000200U },	
		{	1U,	1U,	1U,	0x00000400U },	
		{	2U,	2U,	2U,	0x00000800U },	
		{	3U,	3U,	3U,	0x00007000U },	
		{	4U,	4U,	4U,	0x00000000U },	
		{	5U,	5U,	5U,	0x00000000U },	
		{	6U,	6U,	6U,	0x00000000U },	
		{	7U,	7U,	7U,	0x0000000U }	
		};					

### 32-bit TriCore™ AURIX™ TC3xx microcontroller family





```
Configure
                      /**Group Definition of Adc1Group 0- ID32 of
AdcGroupDefinition and
                      HW Unit 1 */
AdcResRegDefinition with
                      static const Adc GroupDefType
6 channels from channel 0
                      Adc kHwUnit1GrpAdc1Group 0 Config[6]=
to channel 5 to the Group
'Adc1Group_0' of
                        /*AS Logical Channel*/ /*Analog Channel*/
HwUnit1.
                      /*Result Register*/ /*Channel Diagnostic
(variant unaware)
                      Data*/
                        { OU,
                                    OU,
                                             OU,
                                                    0x00000200U },
                                                    0x00000400U },
                           1U,
                                    1U,
                                             1U,
                           2U,
                                             2U,
                                                    0x00000800U },
                                    2U,
                            3U,
                                    3U,
                                             3U,
                                                    0 \times 00007000U },
                            4U,
                                    4U,
                                             4U,
                                                    0x0000000U },
                                                    0x0000000U }
                            5U,
                                    5U,
                                             5U,
                      };
```

### 1.2.8.1 Member: ASChannelld

#### Table 112 ASChannelld

Table 112 AS	Citatiliettu					
Name	ASChannelld					
Туре	Adc_ChannelType					
Description	Indicates the index of channel in	Indicates the index of channel in the Adc Channel array configured to the group.				
Verification method	The structure member is generated as a value of index of the Adc Channel array configured to the group.					
Example(s)	Action	Generated output				
	Configure AdcGroupDefinition with 2 channels from channel 0 to channel 1.	/*AS Logical Channel*/ /*Analog Channel*/ /*Result Register*/ /*Channel Diagnostic Data*/				
		{ OU, OU, OU, 0x00000200U },				
		{ 1U, 1U, 1U, 0x00000400U }				
	Configure AdcGroupDefinition with 5 channels from channel 0 to channel 4.	/*AS Logical Channel*/ /*Analog Channel*/ /*Result Register*/ /*Channel Diagnostic Data*/				
		{ OU, OU, OU, 0x00000200U },				
		{ 1U, 1U, 1U, 0x00000400U },				
		{ 2U, 2U, 2U, 0x00000800U },				
		{ 3U, 3U, 3U, 0x00007000U },				
		{ 4U, 4U, 4U, 0x00000000U }				

## 1.2.8.2 Member: AnalogChannelNo

### Table 113 AnalogChannelNo

## 32-bit TriCore™ AURIX™ TC3xx microcontroller family





Name	AnalogChannelNo		
Туре	Adc_ChannelType		
Description	Indicates the channel number of channels in the Adc Channel array configured to the group.		
Verification method	The structure member is generated as a value of channel number of the Adc Channel array configured to the group.		
Example(s)	ample(s) Action Generated output		
	Configure AdcGroupDefinition with 2 channels from channel 0 to channel 1.	/*AS Logical Channel*/ /*Analog Channel*/ /*Result Register*/ /*Channel Diagnostic Data*/	
		{ OU, OU, OU, 0x00000200U },	
		{ 1U, 1U, 1U, 0x00000400U }	
	Configure AdcGroupDefinition with 4 channels from channel 0 to channel 3.	/*AS Logical Channel*/ /*Analog Channel*/ /*Result Register*/ /*Channel Diagnostic Data*/	
		{ OU, OU, OU, 0x00000200U },	
		{ 1U, 1U, 1U, 0x00000400U },	
		{ 2U, 2U, 2U, 0x00000800U },	
		{ 3U, 3U, 3U, 0x00007000U }	

## 1.2.8.3 Member: ResultReg

### Table 114 ResultReg

Name	ResultReg			
Туре	Adc_ResultRegType			
Description	Indicates the result register for storing the result of channels used in the Adc Channel array configured to the group.			
Verification method	The structure member is generated as a value of result register for storing the result of channels used in the Adc Channel array configured to the group.			
Example(s)	Action	Generated output		
	Configure AdcResRegDefinition with 2 channels from channel 0 to channel 1.	<pre>/*AS Logical Channel*/ /*Analog Channel*/ /*Result Register*/ /*Channel Diagnostic Data*/ {     OU,     OU,     Ox00000200U },      {     1U,     1U,     1U,     0x00000400U }</pre>		
	Configure AdcResRegDefinition with 4 channels from channel 0 to channel 3.	/*AS Logical Channel*/ /*Analog Channel*/ /*Result Register*/ /*Channel Diagnostic Data*/ { OU, OU, OU, Ox00000200U }, { 1U, 1U, 1U, Ox00000400U }, { 2U, 2U, 2U, Ox00000800U }, { 3U, 3U, 3U, Ox00007000U }		



Adc driver

## 1.2.8.4 Member: AnChDiagnosticsCfg

### Table 115 AnChDiagnosticsCfg

Name	AnChDiagnosticsCfg	AnChDiagnosticsCfg		
Туре	uint32			
Description	_	Indicates the diagnostic value to be stored in the QINR register of channels used in the Adc Channel array configured to the group.		
Verification	The structure member is generate	ed as a value of diagnostics of the Adc Channel array		
method	configured to the group.  Bit 9 stores the value configured in the AdcPullDownDiagnosticEnable parameter.  Bits 10-11 store the value configured in the AdcMultiplexerDiagnosticLevel parameter, if AdcMultiplexerDiagnosticEnable parameter is true.  Bit 12 stores the value configured in the AdcConverterDiagnosticEnable parameter.  Bits 13-14 store the value configured in the AdcConverterDiagnosticsLevel parameter, if AdcConverterDiagnosticEnable parameter is true.  Other bits are always generated as 0.			
Example(s)	Action	Generated output		
	Configure AdcGroupDefinition with 2 channels from channel 0 to channel 1 with following configurations:  Configure channel0 with AdcPullDownDiagnosticEnab le as true.  Configure channel1 with AdcMultiplexerDiagnosticLev el as ADC_MD_PULL_UP	{ OU, OU, OXOOOO200U },		
	Configure AdcGroupDefinition with 4 channels from channel 0 to channel 3 with following configurations:  Configure channel0 with AdcConverterDiagnosticsLev el as ADC_CD_PULL_DEVICE_VDD M.  Configure channel1 with AdcMultiplexerDiagnosticLev el as ADC_MD_PULL_DOWN  Don't configure any diagnostics to channel2 and	/*AS Logical Channel*/ /*Analog Channel*/ /*Result Register*/ /*Channe Diagnostic Data*/ { 0U, 0U, 0U, 0x00001000U }, { 1U, 1U, 1U, 0x00000400U }, { 2U, 2U, 2U, 0x0000000U }, { 3U, 3U, 3U, 0x00000000U }		

## 1.2.9 Structure: Adc\_kHwUnit[x]Grp[name]EruTrig\_Config[\_<variant>]

### Table 116 Adc\_kHwUnit[x]Grp[name]EruTrig\_Config[\_<variant>]



Adc driver

Name	Adc_kHwUnit[x]Grp[name]EruTrig_Config[_ <variant>]</variant>	
Туре	Adc_EruChannelCfgType	
Description	Configuration structure of ADC driver for configured ERU trigger. ('x' = HwUnit ID starting from 0 to Max HwUnits available in the derivative and 'name'= Name of the group configured to the HW unit).	
Verification method	The generated structure member is present in the Adc_kHwUnit[x]Grp_Config[_ <variant>][y] structure. For a variant-aware configuration, Member name is appended with the <variant> name. For variant-unaware configuration <variant> is ignored.</variant></variant></variant>	
Example(s)	Action	Generated output
	Configure ERU trigger to group 'Adc0Group_5' of HwUnit0. (variant Petrol)	<pre>static const Adc_EruChannelCfgType Adc_kHwUnit0GrpAdc0Group_5EruTrig_Config_Petrol= {     0x3b20U, /*EICR register configuration*/     0x4000U, /*IGCR register configuration*/     7U, /*ERS channel*/     3U /*OGU channel*/ };</pre>
	Configure ERU trigger to group 'Adc1Group_0' of HwUnit1. (variant unaware)	<pre>static const Adc_EruChannelCfgType Adc_kHwUnit1GrpAdc1Group_0EruTrig_Config= {     0x3b20U, /*EICR register configuration*/     0x4000U, /*IGCR register configuration*/     7U, /*ERS channel*/     3U /*OGU channel*/ };</pre>

## 1.2.9.1 Member: EruEicrCfg

### Table 117 EruEicrCfg

Name	EruEicrCfg
Туре	uint16
Description	Indicates the value of external input channel configured to the group.
Verification method	The structure member is generated as a value of external input channel configured to the group for EICR register.  Bits 4-6 store the suffixed value after _SEL of 'AdcEruErsInputPin'.  Bits 8-9 store the value configured in AdcHwTrigSignal.  Bits 12-14 store the suffixed value of '/Mcu/Mcu/McuHardwareResourceAllocationConf_0/McuEruAllocationConf_0/McuEruChannelOutputUnitConf_0' after  McuEruChannelOutputUnitConf
	Note: This parameter is user configurable only when AdcGroupTriggSrc is 'ADC_TRIGG_SRC_HW ' and AdcHwExtTrigSelect is 'ERUIOUT'.

## **MCAL Configuration Verification Manual for ADC**

## 32-bit TriCore™ AURIX™ TC3xx microcontroller family





	9	AdcEruErsInputPin' is used to determine the bit position of tarts from bit position is 16, and even channel starts from bit	
Example(s)	Action	Generated output	
	Configure AdcHwTrigSignal as ADC_HW_TRIG_BOTH_EDGES.	0x0b00U /*EICR register configuration*/	
	Configure AdcEruOguRef as     McuEruChannelOutputUnitConf_     0.		
	Configure AdcEruErsInputPin as ERS_REQ0A_PORTS_P15_4_SEL0 .		
	<ul> <li>Configure AdcHwTrigSignal as ADC_HW_TRIG_RISING_EDGE.</li> <li>Configure AdcEruOguRef as McuEruChannelOutputUnitConf_</li> </ul>	0x0a20U /*EICR register configuration*/	

## 1.2.9.2 Member: ErulgcrCfg

2.

Configure AdcEruErsInputPin as ERS\_REQ7C\_PORTS\_P15\_1\_SEL

### Table 118 ErulgcrCfg

rable 118	ErulgcrCfg	
Name	ErulgcrCfg	
Туре	uint16	
Description	Indicates the value of gating control of	configured to the group.
Verification method	The structure member is generated as a value of gating control configured to the group for IGCR register.  Bits 0-13 always generate 0.  Bits 14-15 always generate 1.  Note: This parameter is generated only when AdcGroupTriggSrc is 'ADC_TRIGG_SRC_HW' and AdcHwExtTrigSelect is 'ERUIOUT'.  Note: ERS channel configured in 'AdcEruErsInputPin' is used to determine the bit position of EICR SFR i.e. Odd Channel starts from bit position is 16, and even channel starts from bit position is 0.	
Example(s)	Action	Generated output
	Generate Adc[_ <variant>]_PBcfg.c</variant>	0x4000U /*IGCR register configuration*/



Adc driver

### 1.2.9.3 Member: ErsChannel

### Table 119 ErsChannel

Name	ErsChannel	
Name	Erschanner	
Туре	uint8	
Description	Indicates the value of ERS channel configured to the group.	
Verification method	The structure member is generated with a suffixed value specified in the configuration parameter '/Mcu/Mcu/McuHardwareResourceAllocationConf_0/ McuEruAllocationConf_0/McuEruChannelInputLineConf_3' after McuEruChannelInputLineConf  Note: This parameter is user configurable only when AdcGroupTriggSrc is 'ADC_TRIGG_SRC_HW' and AdcHwExtTrigSelect is 'ERUIOUT'.	
Example(s)	Action Generated output	
	Configure AdcEruErsRef as McuEruAllocationConf_0/McuEruChannelInputLineConf_3.	3U /*ERS channel*/
	Configure AdcEruErsRef as McuEruAllocationConf_0/McuEruChannelInputLineConf_7.	7U /*ERS channel*/

## 1.2.9.4 Member: OguChannel

### Table 120 OguChannel

Name	OguChannel			
Туре	uint8			
Description	Indicates the value of OGU channel configured to the group.			
Verification method	The structure member is generated with a suffixed value specified in the configuration parameter '/Mcu/Mcu/McuHardwareResourceAllocationConf_0/ McuEruAllocationConf_0/McuEruChannelOutputUnitConf_0' after McuEruChannelOutputUnitConf  Note: This parameter is user configurable only when AdcGroupTriggSrc is 'ADC_TRIGG_SRC_HW ' and AdcHwExtTrigSelect is 'ERUIOUT'.			
Example(s)	Action Generated output			
	Configure AdcEruErsRef as McuEruAllocationConf_0/McuEruChannelOutputUnitConf_2.	2U /*OGU channel*/		
	Configure AdcEruErsRef as McuEruAllocationConf_0/McuEruChannelOutputUnitConf_6.	6U /*OGU channel*/		

## 1.2.10 Structure: Adc\_kHwUnit[x]Grp[name]EruGate\_Config[\_<variant>]

### Table 121 Adc\_kHwUnit[x]Grp[name]EruGate\_Config[\_<variant>]

Name	Adc_kHwUnit[x]Grp[name]EruGate_Config[_ <variant>]</variant>	
Туре	Adc_EruChannelCfgType	

## 32-bit TriCore™ AURIX™ TC3xx microcontroller family





Description	Configuration structure of ADC driver for configured ERU gate. ('x' = HwUnit ID starting from 0 to Max HwUnits available in the derivative and 'name' = Name of the group configured to the HW unit).  The generated structure member is present in the Adc_kHwUnit[x]Grp_Config[_ <variant>][y] structure. For a variant-aware configuration, Member name is appended with the <variant> name. For variant-unaware configuration <variant> is ignored.</variant></variant></variant>	
Verification method		
Example(s)	Action	Generated output
Configure ERU gate to group 'Adc0Group_5' of HwUnit0. (variant Petrol)	<pre>static const Adc_EruChannelCfgType Adc_kHwUnit0GrpAdc0Group_5EruGate_Config_Petrol= {     0x0520U, /*EICR register configuration*/     0x0001U, /*IGCR register configuration*/     0U, /*ERS channel*/     0U /*OGU channel*/ };</pre>	
	Configure ERU gate to group 'Adc1Group_0' of HwUnit1. (variant unaware)	<pre>static const Adc_EruChannelCfgType Adc_kHwUnit1GrpAdc1Group_0EruGate_Config= {     0x0600U, /*EICR register configuration*/     0x0020U, /*IGCR register configuration*/     5U, /*ERS channel*/     3U /*OGU channel*/ };</pre>

## 1.2.10.1 Member: EruEicrCfg

### Table 122 EruEicrCfg

I able 122	Littleicies	
Name	EruEicrCfg	
Туре	uint16	
Description	Indicates the value of external input channel configured to the group.	
Verification method	The structure member is generated as a value of external input channel configured to the group for EICR register.  Bits 4-6 store the suffixed value after _SEL of 'AdcEruErsInputPin'.  Bits 8-9 store the value configured in AdcHwTrigSignal.  Bit 10 always generates 1.	
	Note: This parameter is user configurable only when AdcGroupTriggSrc is 'ADC_TRIGG_SRC_HW ' and AdcHwExtTrigSelect is 'ERUIOUT'.  Note: ERS channel configured in 'AdcEruErsInputPin' is used to determine the bit position of EICR SFR i.e. Odd Channel starts from bit position is 16, and even channel starts from bit position is 0.	

## 32-bit TriCore™ AURIX™ TC3xx microcontroller family





Example(s)	Action	Generated output
	Configure AdcHwGateSignal as ADC_GATE_LVL_HIGH.	0x0600U /*EICR register configuration*/
	Configure AdcEruErsInputPin as ERS_REQ5A_PORTS_P15_8_SEL     .	
	Configure AdcHwGateSignal as ADC_GATE_LVL_LOW.	0x0510U /*EICR register configuration*/
	Configure AdcEruErsInputPin as ERS_REQ5B_GTM_TOM1_12_SE 1.	

## 1.2.10.2 Member: ErulgcrCfg

### Table 123 ErulgcrCfg

Name	ErulgcrCfg		
Туре	uint16		
Description	Indicates the value of gating control configured to the group.		
Verification method	The structure member is generated as a value of gating control configured to the group for IGCR register.  Bits 0-7 select the channel based on the suffix value specified in the configuration parameter '/Mcu/Mcu/McuHardwareResourceAllocationConf_0/  McuEruAllocationConf_0/McuEruChannelInputLineConf_3' after McuEruChannelInputLineConf_  Note: This parameter is generated only when AdcGroupTriggSrc is 'ADC_TRIGG_SRC_HW' and AdcHwExtTrigSelect is 'ERUIOUT'.  Note: ERS channel configured in 'AdcEruErsInputPin' is used to determine the bit position of EICR SFR i.e. Odd Channel starts from bit position is 16, and even channel starts from bit position is 0.		
Example(s)	Action	Generated output	
	Configure AdcEruErsRef as McuEruChannelInputLineConf_0	0x0001U /*IGCR register configuration*/	
	Configure AdcEruErsRef as McuEruChannelInputLineConf_5	0x0020U /*IGCR register configuration*/	

### 1.2.10.3 Member: ErsChannel

### Table 124 ErsChannel

Name	ErsChannel
Туре	uint8
Description	Indicates the value of ERS channel configured to the group.
Verification	The structure member is generated with a suffixed value specified in the configuration parameter



Adc driver

method	'/Mcu/Mcu/McuHardwareResourceAllocationConf_0/ McuEruAllocationConf_0/McuEruChannelInputLineConf_3' after McuEruChannelInputLineConf  Note: This parameter is user configurable only when AdcGroupTriggSrc is 'ADC_TRIGG_SRC_HW' and AdcHwExtTrigSelect is 'ERUIOUT'.	
Example(s)	Action Generated output	
	Configure AdcEruErsRef as McuEruChannelInputLineConf_3	3U /*ERS channel*/
	Configure AdcEruErsRef as McuEruChannelInputLineConf_7	7U /*ERS channel*/

## 1.2.10.4 Member: OguChannel

### Table 125 OguChannel

	O .	
Name	OguChannel	
Туре	uint8	
Description	Indicates the value of OGU channel configured to the group.	
Verification method	The structure member is generated with a suffixed value specified in the configuration parameter '/Mcu/Mcu/McuHardwareResourceAllocationConf_0/ McuEruAllocationConf_0/McuEruChannelOutputUnitConf_0' after McuEruChannelOutputUnitConf  Note: This parameter is user configurable only when AdcGroupTriggSrc is 'ADC_TRIGG_SRC_HW' and AdcHwExtTrigSelect is 'ERUIOUT'.	
Example(s)	) Action Generated output	
	Configure AdcEruErsRef as McuEruChannelOutputUnitConf_2	2U /*OGU channel*/
	Configure AdcEruErsRef as McuEruChannelOutputUnitConf_6	6U /*OGU channel*/

## 1.2.11 Structure: Adc\_kHwUnit[x]Grp[name]GtmTrig\_Config[\_<variant>]

### Table 126 Adc\_kHwUnit[x]Grp[name]GtmTrig\_Config[\_<variant>]

Example(s)	Action	Generated output
	name. For variant-unaware configuration <variant> is ignored.</variant>	
method	structure. For a variant-aware configuration, Member name is appended with the <variant></variant>	
Verification	The generated structure member is present in the Adc_kHwUnit[x]Grp_Config[_ <variant>][y]</variant>	
	0 to Max HwUnits availab HW unit).	ole in the derivative and 'name'= Name of the group configured to the
Description	Configuration structure of ADC driver for configured GTM trigger. ('x' = HwUnit ID starting from	
Туре	Mcu_17_Gtm_TomAtomChConfigType	
Name	Adc_kHwUnit[x]Grp[name]GtmTrig_Config[_ <variant>]</variant>	

## 32-bit TriCore™ AURIX™ TC3xx microcontroller family





```
Configure GTM trigger
                  static const Mcu 17 Gtm TomAtomChConfigType
to group 'Adc0Group_5'
                  Adc kHwUnitOGrpAdcOGroup 5GtmTrig Config Petrol=
of HwUnit0.
(variant Petrol)
                    MCU GTM TIMER TOM, /*GTM TOM Timer Type Used*/
                    0x00000006U, /* Timer ID */
                    0x00002800U, /*Control Register Value for
                  GTM TOM 0 */
                    0x0000000U, /*CNO Register value*/
                    0x000003d0U, /*CMO register value*/
                    0x000001e8U, /*CM1 register value*/
                    0x000003d0U, /*SR0 register value*/
                    0x000001e8U, /*SR1 register value*/
                    0x00U /*Interrupt Enable and Interrupt Mode
                  values*/
                  };
Configure GTM trigger
                  static const Mcu 17 Gtm TomAtomChConfigType
to group 'Adc0Group_8'
                  Adc kHwUnitOGrpAdcOGroup 8GtmTrig Config=
of HwUnit0.
(variant unaware)
                    MCU GTM TIMER ATOM, /*GTM ATOM Timer Type
                  Used*/
                    0x00000305U, /* Timer ID */
                    0x00005802U, /*Control Register Value for
                  GTM ATOM 3 */
                    0x0000000U, /*CNO Register value*/
                    0x00001388U, /*CMO register value*/
                    0x000009c4U, /*CM1 register value*/
                    0x00001388U, /*SR0 register value*/
                    0x000009c4U, /*SR1 register value*/
                    0x00U /*Interrupt Enable and Interrupt Mode
                  values*/
                  };
```

### 1.2.11.1 Member: TimerType

#### Table 127 TimerType

Name	TimerType		
Туре	Mcu_17_Gtm_TimerOutType	Mcu_17_Gtm_TimerOutType	
Description	TOM/ATOM channel used to s	TOM/ATOM channel used to service the ADC driver.	
Verification method	The structure member is general driver.	The structure member is generated with TOM/ATOM timer type used to service the ADC driver.	
Example(s)	Action	Generated output	

## 32-bit TriCore™ AURIX™ TC3xx microcontroller family





Adc driver

M C: T MI I: C ( C	MCU_GTM_TIMER_TOM /*GTM_TOM Timer Type Used*/
McuGtmAtomAllocationConf_0 /McuGtmAtomChannelAllocation Conf_0 in	MCU_GTM_TIMER_ATOM /*GTM_ATOM Timer Type Used*/
GtmTimerConfiguration_0	

### 1.2.11.2 Member: TimerId

### Table 128 TimerId

Name	TimerId	
Туре	Mcu_17_Gtm_TimerChIdentifierType	
Description	TOM/ATOM channel identifier.	
Verification method	The structure member is generated as numeric value used to represent timer module number and channel number.	
Example(s)	Action	Generated output
	Configure GtmTimerUsed = McuGtmAtomAllocationConf_3 /McuGtmAtomChannelAllocati onConf_3 in GtmTimerConfiguration_0	0x00000303U /* Timer ID */
	Configure GtmTimerUsed = McuGtmTomAllocationConf_0 /McuGtmTomChannelAllocation Conf_6 in GtmTimerConfiguration_0	0x0000006U /* Timer ID */

## 1.2.11.3 Member: TimerChCtrlReg

### Table 129 TimerChCtrlReg

Name	TimerChCtrlReg
Туре	uint32
Description	TOM/ATOM channel control registers value.
Verification method	The structure member is generated as value of the control register for TOM/ATOM channel. Steps to calculate TimerChCtrlReg:
	Fixed value for TimerChCtrlReg is 0x00000802 for ATOM and 0x00000800 for TOM
	<ul> <li>Based on the GtmTimerClockSelect, value of clock select is left shifted by 12 and OR'ed with TimerChCtrlReg.</li> </ul>

## **MCAL Configuration Verification Manual for ADC**

## 32-bit TriCore™ AURIX™ TC3xx microcontroller family





Adc driver

	TImerChCtrlReg = (TImerChCtrlReg   (Clo	ockSelect<<12))
	Left shift 1 by 11 and OR'ed with TimerC	hCtrlReg.
	TImerChCtrlReg = (TImerChCtrlReg   (1<	<11))
	If GTM Timer Type is 'ATOM' then Timer	ChCtrlReg OR'ed with 2.
	TImerChCtrlReg = (TImerChCtrlReg   2)	
Example(s)	Action	Generated output
	<ul> <li>Configure GtmTimerUsed =         McuGtmTomAllocationConf_1         /McuGtmTomChannelAllocationConf_6         in GtmTimerConfiguration_0.</li> </ul>	0x00002800U /*Control Register Value for GTM_TOM_1 */
	<ul> <li>Configure GtmTimerClockSelect = GTM_FIXED_CLOCK_2 in GtmTimerConfiguration_0.</li> </ul>	
	<ul> <li>Configure GtmTimerUsed =         McuGtmAtomAllocationConf_3/         McuGtmAtomChannelAllocationConf_5         GtmTimerConfiguration_0.</li> <li>Configure GtmTimerClockSelect =</li> </ul>	0x00005802U /*Control Register Value for GTM_ATOM_3 */
	GTM_CONFIGURABLE_CLOCK_5 in GtmTimerConfiguration_0	

#### **Member: TimerChCN0Reg** 1.2.11.4

#### Table 130 TimerChCN0Reg

Name _	TimerChCN0Reg	
Туре	uint32	
Description	TOM/ATOM channel CN0 register value.	
Verification method	The structure member is generated as value of the CN0 register for TOM/ATOM channel.  Note: This member is not configurable by the user and always generated as 0.	
Example(s)	Action	Congressed output
Example(3)	ACTION	Generated output

#### 1.2.11.5 **Member: TimerChCM0Reg**

#### Table 131 TimerChCM0Reg

Name	TimerChCM0Reg

# Infineon

### Table of contents

Туре	uint32		
Description	TOM/ATOM channel CM0 register value.		
Verification method	The structure member is generated as value of the CM0 register for TOM/ATOM channel.  Steps to calculate TimerChCM0Reg:  GTM frequency calculation  fGtm=(( McuGTMFrequency * GtmDenominator)/ GtmNumerator).  Derive the TOM and ATOM timer from the configure parameter GtmTimerClockSelect.  Calculate the fGTM:  fGtm=( fGtm / GtmClusterDivVal)  fGtm= fGtm/ ClockDivider  Calculate TomChCM0Reg:  TomChCM0Reg: = ((GtmTimerTimePeriod * fGtm)/100000)		
Example(s)	Action	Generated output	
	<ul> <li>Configure GtmTimerUsed =         McuGtmAtomAllocationConf_1/         McuGtmAtomChannelAllocationConf_6 in         GtmTimerConfiguration_0.</li> <li>Configure GtmTimerClockSelect =         GTM_CONFIGURABLE_CLOCK_4 in         GtmTimerConfiguration_0</li> <li>Configure GtmTimerTimePeriod= 6000 in         GtmTimerConfiguration_0.</li> <li>Configure         CLS_CLK_CFG_ENABLED_WITH_DIV_SEL2         in GtmGlobalConfiguration_0/         GtmClusterConf/ GtmClusterConf_0/         GtmCmuClusterInputClockDividerEnable.</li> <li>Configure GtmClusterConfClock4Src=         CMU_CONF_CLOCK4_SEL0 in         GtmGlobalConfiguration/*[1]/GtmCluster         Conf/ GtmClusterConf_1/         GtmClusterConfClockSetting.</li> </ul>	0x00000bb8U /*CMO register value*/	
	<ul> <li>Configre GTM frequency = 50MHZ.</li> <li>Configure GtmTimerUsed =</li> </ul>	0x00001770U /*CM0 register	
	McuGtmAtomAllocationConf_1/ McuGtmAtomChannelAllocationConf_6 in	value*/ value*/	

# infineon

### Table of contents

	GtmTimerConfiguration_0.	
	· ·	
•	Configure GtmTimerClockSelect =	
	GTM_CONFIGURABLE_CLOCK_4 in	
	GtmTimerConfiguration_0.	
•	Configure GtmTimerTimePeriod = 6000 in	
	GtmTimerConfiguration_0.	
•	Configure CLS_CLK_CFG_ENABLED_WITHOUT_DIV_S	
	EL1 in GtmGlobalConfiguration_0/	
	GtmClusterConf/ GtmClusterConf_0/	
	GtmCmuClusterInputClockDividerEnable.	
	·	
•	Configure GtmClusterConfClock4Src=	
	CMU_CONF_CLOCK8_SEL1 in	
	GtmGlobalConfiguration/*[1]/GtmCluster	
	Conf/ GtmClusterConf_0/	
	GtmClusterConfClockSetting.	
•	Configre GTM frequency = 50MHZ.	
•	Configure GtmTimerUsed =	0x00000262U /*CM0 register
	McuGtmTomAllocationConf_3/	value*/
	McuGtmTomChannelAllocationConf_3 in	
	GtmTimerConfiguration_0.	
	Configure GtmTimerClockSelect =	
•		
	GTM_FIXED_CLOCK_3 in	
•	GTM_FIXED_CLOCK_3 in	
•	GTM_FIXED_CLOCK_3 in GtmTimerConfiguration_0.	
•	GTM_FIXED_CLOCK_3 in GtmTimerConfiguration_0.  Configure GtmTimerTimePeriod = 100000	
•	GTM_FIXED_CLOCK_3 in GtmTimerConfiguration_0.  Configure GtmTimerTimePeriod = 100000 in GtmTimerConfiguration_0.  Configure	
•	GTM_FIXED_CLOCK_3 in GtmTimerConfiguration_0.  Configure GtmTimerTimePeriod = 100000 in GtmTimerConfiguration_0.  Configure CLS_CLK_CFG_ENABLED_WITH_DIV_SEL2	
•	GTM_FIXED_CLOCK_3 in GtmTimerConfiguration_0.  Configure GtmTimerTimePeriod = 100000 in GtmTimerConfiguration_0.  Configure CLS_CLK_CFG_ENABLED_WITH_DIV_SEL2 in GtmGlobalConfiguration_0/	
•	GTM_FIXED_CLOCK_3 in GtmTimerConfiguration_0.  Configure GtmTimerTimePeriod = 100000 in GtmTimerConfiguration_0.  Configure CLS_CLK_CFG_ENABLED_WITH_DIV_SEL2 in GtmGlobalConfiguration_0/ GtmClusterConf/ GtmClusterConf_0/	
•	GTM_FIXED_CLOCK_3 in GtmTimerConfiguration_0.  Configure GtmTimerTimePeriod = 100000 in GtmTimerConfiguration_0.  Configure CLS_CLK_CFG_ENABLED_WITH_DIV_SEL2 in GtmGlobalConfiguration_0/	
•	GTM_FIXED_CLOCK_3 in GtmTimerConfiguration_0.  Configure GtmTimerTimePeriod = 100000 in GtmTimerConfiguration_0.  Configure CLS_CLK_CFG_ENABLED_WITH_DIV_SEL2 in GtmGlobalConfiguration_0/ GtmClusterConf/ GtmClusterConf_0/	



### **Table of contents**

GtmGlobalConfiguration/*[1]/GtmCluster
Conf/ GtmClusterConf_0/
GtmClusterConfClockSetting.
Configre GTM frequency = 50MHZ.

## 1.2.11.6 Member: TimerChCM1Reg

### Table 132 TimerChCM1Reg

Name	TimerChCM1Reg		
Туре	uint32		
Description	TOM/ATOM channel CM1 register value.		
Verification method	The structure member is generated as value of the CM1 register for TOM/ATOM channel.  Calculate TimerChCM1Reg:  TimerChCM1Reg = (TimerChCM0Reg/2)  (TimerChCM0Reg value is derived as mentioned in the Table 131 verification method)  Note: This member is not configurable by the user		
Example(s)	Action Generated output		
	Generate Adc[_ <variant>]_PBcfg.c for below configurations used for generation of TimerChCM0Reg</variant>	0x00000131U /*CM1 register value*/	
	<ul> <li>Configure GtmTimerUsed =         McuGtmAtomAllocationConf_1/         McuGtmAtomChannelAllocationConf_6 in         GtmTimerConfiguration_0.</li> </ul>		
	<ul> <li>Configure GtmTimerClockSelect = GTM_CONFIGURABLE_CLOCK_4 in GtmTimerConfiguration_0.</li> </ul>		
	<ul> <li>GtmTimerTimePeriod = 6000 in GtmTimerConfiguration_0.</li> </ul>		
	<ul> <li>Configure CLS_CLK_CFG_ENABLED_WITH_ DIV_SEL2 in GtmGlobalConfiguration_0/ GtmClusterConf/ GtmClusterConf_0/ GtmCmuClusterInputClockDividerEnable.</li> <li>Configure GtmClusterConfClock4Src=</li> </ul>		
	CMU_CONF_CLOCK4_SEL0 in	1	

# infineon

### Table of contents

GtmGlobalConfiguration/*[1]/GtmCluster	
Conf/ GtmClusterConf_0/	
GtmClusterConfClockSetting.	
• Configre GTM frequency = 50MHZ.	
Generate Adc[_ <variant>]_PBcfg.c for below</variant>	0x00000bb8U /*CM1 register
configurations used for generation of	value*/
TimerChCM0Reg	
<ul><li>Configure GtmTimerUsed =</li></ul>	
McuGtmAtomAllocationConf_1/	
McuGtmAtomChannelAllocationConf_6 in	
GtmTimerConfiguration_0.	
edin i i i i i i i i i i i i i i i i i i	
<ul> <li>Configure GtmTimerClockSelect =</li> </ul>	
GTM CONFIGURABLE CLOCK 4 in	
GtmTimerConfiguration_0.	
Configure GtmTimerTimePeriod=6000 in	
GtmTimerConfiguration_0.	
Configure	
CLS_CLK_CFG_ENABLED_WITHOUT_DIV_S	
EL1 in GtmGlobalConfiguration_0/	
GtmClusterConf/ GtmClusterConf_0/	
GtmCmuClusterInputClockDividerEnable.	
Configure GtmClusterConfClock4Src=	
CMU_CONF_CLOCK8_SEL1 in	
GtmGlobalConfiguration/*[1]/GtmCluster	
Conf/ GtmClusterConf_0/	
GtmClusterConfClockSetting.	
• Configre GTM frequency = 50MHZ.	



**Table of contents** 

## 1.2.11.7 Member: TimerChSR0Reg

### Table 133 TimerChSR0Reg

Name	TimerChSR0Reg		
Туре	uint32		
Description	TOM/ATOM channel SR0 register value.		
Verification method	7		
Example(s)	Action	Generated output	
	Generate Adc[_ <variant>]_PBcfg.c for below configurations used for generation of TimerChCM0Reg  • Configure GtmTimerUsed = McuGtmAtomAllocationConf_1/ McuGtmAtomChannelAllocationConf_6 in GtmTimerConfiguration_0.  • Configure GtmTimerClockSelect = GTM_CONFIGURABLE_CLOCK_4 in GtmTimerConfiguration_0.  • Configure GtmTimerTimePeriod= 6000 in GtmTimerConfiguration_0.  • Configure CLS_CLK_CFG_ENABLED_WITH_DIV_SEL2 in GtmGlobalConfiguration_0/GtmClusterConf/ GtmClusterConf_0/GtmCmuClusterInputClockDividerEnable.  • Configure GtmClusterConfClock4Src= CMU_CONF_CLOCK4_SEL0 in</variant>	0x00000bb8U /*SR0 register value*/	
	GtmGlobalConfiguration/*[1]/GtmCluster Conf/ GtmClusterConf_0/ GtmClusterConfClockSetting.  • Configre GTM frequency = 50MHZ.		

# infineon

#### **Table of contents**

Generate Adc[\_<variant>]\_PBcfg.c for below 0x00001770U /\*SR0 register configurations used for generation of value\*/ value\*/ TimerChCM0Reg • Configure GtmTimerUsed = McuGtmAtomAllocationConf\_1/ McuGtmAtomChannelAllocationConf\_6 in GtmTimerConfiguration\_0. Configure GtmTimerClockSelect = GTM\_CONFIGURABLE\_CLOCK\_4 in GtmTimerConfiguration\_0. Configure GtmTimerTimePeriod = 6000 in GtmTimerConfiguration\_0. Configure CLS\_CLK\_CFG\_ENABLED\_WITHOUT\_DIV\_S EL1 in GtmGlobalConfiguration\_0/ GtmClusterConf/ GtmClusterConf\_0/  ${\sf GtmCmuClusterInputClockDividerEnable}.$ Configure GtmClusterConfClock4Src= CMU\_CONF\_CLOCK8\_SEL1 in GtmGlobalConfiguration/\*[1]/GtmCluster Conf/ GtmClusterConf\_0/ GtmClusterConfClockSetting.

### 1.2.11.8 Member: TimerChSR1Reg

Configre GTM frequency = 50MHZ.

#### Table 134 TimerChSR1Reg

Name	TimerChSR1Reg	
Туре	uint32	
Description	TOM/ATOM channel SR1 register value.	
Verification method	The structure member is generated as value of the SR1 register for TOM/ATOM channel.  Calculate TimerChSR1Reg:  TimerChSR1Reg = (TimerChCM0Reg/2)  (TimerChCM0Reg value is derived as mentioned in the Table 131 verification method)  Note: This member is not configurable by the user	



### Table of contents

Example(s)	Action	Generated output
	Generate Adc[_ <variant>]_PBcfg.c for below configurations used for generation of TimerChCM0Reg</variant>	0x000005dcU /*SR1 register value*/
	<ul> <li>Configure GtmTimerUsed =         McuGtmAtomAllocationConf_1/         McuGtmAtomChannelAllocationConf_6 in         GtmTimerConfiguration_0.</li> </ul>	
	<ul> <li>Configure GtmTimerClockSelect = GTM_CONFIGURABLE_CLOCK_4 in GtmTimerConfiguration_0</li> </ul>	
	Configure GtmTimerTimePeriod= 6000 in GtmTimerConfiguration_0.	
	Configure     CLS_CLK_CFG_ENABLED_WITH_DIV_SEL2     in GtmGlobalConfiguration_0/     GtmClusterConf/ GtmClusterConf_0/     GtmCmuClusterInputClockDividerEnable.	
	<ul> <li>Configure GtmClusterConfClock4Src=         CMU_CONF_CLOCK4_SEL0 in         GtmGlobalConfiguration/*[1]/GtmCluster         Conf/ GtmClusterConf_1/         GtmClusterConfClockSetting.</li> </ul>	
	<ul> <li>Configre GTM frequency = 50MHZ.</li> </ul>	
	Generate Adc[_ <variant>]_PBcfg.c for below configurations used for generation of TimerChCM0Reg</variant>	0x00000bb8U /*SR1 register value*/
	<ul> <li>Configure GtmTimerUsed =         McuGtmAtomAllocationConf_1/         McuGtmAtomChannelAllocationConf_6 in         GtmTimerConfiguration_0.</li> </ul>	
	<ul> <li>Configure GtmTimerClockSelect = GTM_CONFIGURABLE_CLOCK_4 in GtmTimerConfiguration_0.</li> </ul>	

# infineon

#### **Table of contents**

- Configure GtmTimerTimePeriod = 6000 in GtmTimerConfiguration\_0.
- Configure
   CLS\_CLK\_CFG\_ENABLED\_WITHOUT\_DIV\_S
   EL1 in GtmGlobalConfiguration\_0/
   GtmClusterConf/ GtmClusterConf\_0/
   GtmCmuClusterInputClockDividerEnable.
- Configure GtmClusterConfClock4Src= CMU\_CONF\_CLOCK8\_SEL1 in GtmGlobalConfiguration/\*[1]/GtmCluster Conf/ GtmClusterConf\_0/ GtmClusterConfClockSetting.
- Configre GTM frequency = 50MHZ.

### 1.2.11.9 Member: TimerChIntEnMode

### Table 135 TimerChIntEnMode

Name	TimerChIntEnMode	
Туре	uint8	
Description	TOM/ATOM channel interrupt enable and interrupt mode values.	
Verification method	The structure member is generated as value of the interrupt enable and interrupt mode for TOM/ATOM.  Note: This member is not configurable by the user	
Example(s)	Action Generated output	
	Generate 0x00U /*Interrupt Enable and Interrupt Mode values*/	

## 1.2.12 Structure: Adc\_kHwUnit[x]Grp[name]GtmGate\_Config[\_<variant>]

### Table 136 Adc\_kHwUnit[x]Grp[name]GtmGate\_Config[\_<variant>]

Name	Adc_kHwUnit[x]Grp[name]GtmGate_Config[_ <variant>]</variant>	
Туре	Mcu_17_Gtm_TomAtomChConfigType	
Description	n Configuration structure of ADC driver for configured GTM gate. ('x' = HwUnit ID starting from 0 to Max HwUnits available in the derivative and 'name'= Name of the group configured to the HW unit).	
Verification The generated structure member is present in the Adc_kHwUnit[x]Grp_Config[_ <variant> structure. For a variant-aware configuration, Member name is appended with the <variant <variant="" configuration="" for="" name.="" variant-unaware=""> is ignored.</variant></variant>		



### **Table of contents**

Example(s)	Action	Generated output		
	Configure GTM gate to group 'Adc0Group_5' of HwUnit0.	<pre>static const Mcu_17_Gtm_TomAtomChConfigType Adc_kHwUnit0GrpAdc0Group_5GtmGate_Config_Petrol= .</pre>		
	(variant Petrol)	{   MCU GTM TIMER TOM, /*GTM TOM Timer Type Used*/		
		0x0000006U, /* Timer ID */		
		0x00002800U, /*Control Register Value for GTM_TOM_0 */		
		0x0000000U, /*CN0 Register value*/		
		0x000003d0U, /*CM0 register value*/		
		0x000001e8U, /*CM1 register value*/		
		0x000003d0U, /*SR0 register value*/		
		0x000001e8U, /*SR1 register value*/		
		0x00U /*Interrupt Enable and Interrupt Mode values*/		
		};		
	Configure GTM gate to group 'Adc0Group_8' of HwUnit0. (variant unaware)	<pre>static const Mcu_17_Gtm_TomAtomChConfigType Adc_kHwUnit0GrpAdc0Group_8GtmGate_Config= {    MCU_GTM_TIMER_ATOM, /*GTM_ATOM Timer Type</pre>		
		Used*/		
		0x00000305U, /* Timer ID */ 0x00005802U, /*Control Register Value for GTM_ATOM_3 */		
		0x0000000U, /*CN0 Register value*/		
		0x00001388U, /*CM0 register value*/		
		0x000009c4U, /*CM1 register value*/		
		0x00001388U, /*SR0 register value*/		
		0x000009c4U, /*SR1 register value*/		
		0x00U /*Interrupt Enable and Interrupt Mode values*/		
		};		

## **1.2.12.1** Member: TimerType

### Table 137 TimerType

Name TimerType	
Type Mcu_17_Gtm_TimerOutType	
<b>Description</b> TOM/ATOM channel used to service the ADC driver.	
Verification method	The structure member is generated with TOM/ATOM timer type used to service the ADC driver.



### **Table of contents**

Example(s)	Action	Generated output
	Configure GtmTimerUsed =  McuGtmTomAllocationConf_0  /McuGtmTomChannelAllocation	MCU_GTM_TIMER_TOM /*GTM_TOM Timer Type Used*/
	Conf_0 in GtmTimerConfiguration_0	
	Configure GtmTimerUsed =  McuGtmAtomAllocationConf_0 /McuGtmAtomChannelAllocation	MCU_GTM_TIMER_ATOM /*GTM_ATOM Timer Type Used*/
	Conf_0 in GtmTimerConfiguration_0	

### 1.2.12.2 Member: TimerId

#### Table 138 TimerId

Tuble 250 Timeria			
Name	TimerId	TimerId	
Туре	Mcu_17_Gtm_TimerChIdentifierType		
Description	TOM/ATOM channel identifier.		
Verification method	The structure member is generated as numeric value used to represent timer module number and channel number.		
Example(s)	Action	Generated output	
	Configure GtmTimerUsed = McuGtmAtomAllocationConf_3 /McuGtmAtomChannelAllocati onConf_3 in GtmTimerConfiguration_0	0x00000303U /* Timer ID */	
	Configure GtmTimerUsed = McuGtmTomAllocationConf_0 /McuGtmTomChannelAllocation Conf_6 in GtmTimerConfiguration_0	0x0000006U /* Timer ID */	

## 1.2.12.3 Member: TimerChCtrlReg

### Table 139 TimerChCtrlReg

Name	TimerChCtrlReg	
Туре	uint32	
Description	<b>TOM/ATOM channel control registers value.</b>	
<b>Verification</b> The structure member is generated as value of the control register for TOM/ATOM cha		
method	Steps to calculate TimerChCtrlReg:	
	Fixed value for TimerChCtrlReg is 0x000000802 for ATOM and 0x00000800 for TOM	
	Based on the GtmTimerClockSelect, value of clock select is left shifted by 12 and OR'ed	



### **Table of contents**

-		
	with TimerChCtrlReg.	
TImerChCtrlReg = (TImerChCtrlReg   (ClockSelect<<12))		ckSelect<<12))
	• Left shift 1 by 11 and OR'ed with TimerC	hCtrlReg.
	TImerChCtrlReg = (TImerChCtrlReg   (1<<	<del>(</del> 11))
	• If GTM Timer Type is 'ATOM' then Timer(	ChCtrlReg OR'ed with 2.
	TImerChCtrlReg = (TImerChCtrlReg   2)	
Example(s)	Action	Generated output
	<ul> <li>Configure GtmTimerUsed =         McuGtmTomAllocationConf_1         /McuGtmTomChannelAllocation         Conf_6 in GtmTimerConfiguration_0.</li> <li>Configure GtmTimerClockSelect =         GTM_FIXED_CLOCK_2         in GtmTimerConfiguration_0.</li> </ul>	0x00002800U /*Control Register Value for GTM_TOM_1 */
	<ul> <li>Configure GtmTimerUsed =         McuGtmAtomAllocationConf_3/         McuGtmAtomChannelAllocationConf_5         GtmTimerConfiguration_0.</li> <li>Configure GtmTimerClockSelect =         GTM_CONFIGURABLE_CLOCK_5 in GtmTimerConfiguration_0.</li> </ul>	0x00005802U /*Control Register Value for GTM_ATOM_3 */

## 1.2.12.4 Member: TimerChCN0Reg

#### Table 140 TimerChCN0Reg

iable 140 illilei Ciic	the 140 Timer checkeg		
Name	TimerChCN0Reg	TimerChCN0Reg	
Туре	uint32		
Description	TOM/ATOM channel CN0 regi	TOM/ATOM channel CN0 register value.	
Verification method	The structure member is generated as value of the CN0 register for TOM/ATOM channel.  Note: This member is not configurable by the user		
Example(s)	Action Generated output		
	Generate	0x00000000 /*CN0 Register value*/	



**Table of contents** 

## 1.2.12.5 Member: TimerChCM0Reg

### Table 141 TimerChCM0Reg

Name	TimerChCM0Reg	
Туре	uint32	
Description	TOM/ATOM channel CM0 register value.	
Verification method		
Example(s)	Action	Generated output
	<ul> <li>Configure GtmTimerUsed =         McuGtmAtomAllocationConf_1/         McuGtmAtomChannelAllocationConf_6 in         GtmTimerConfiguration_0.</li> <li>Configure GtmTimerClockSelect =         GTM_CONFIGURABLE_CLOCK_4 in         GtmTimerConfiguration_0</li> <li>Configure GtmTimerTimePeriod= 6000 in         GtmTimerConfiguration_0.</li> <li>Configure         CLS_CLK_CFG_ENABLED_WITH_DIV_SEL2         in GtmGlobalConfiguration_0/         GtmClusterConf/ GtmClusterConf_0/         GtmClusterInputClockDividerEnable.</li> <li>Configure GtmClusterConfClock4Src=         CMU_CONF_CLOCK4_SEL0 in         GtmGlobalConfiguration/*[1]/GtmCluster         Conf/ GtmClusterConf_1/         GtmClusterConfClockSetting.</li> </ul>	0x00000bb8U /*CMO register value*/

# infineon

### Table of contents

•	Configre GTM frequency = 50MHZ.	
•	Configure GtmTimerUsed =	0x00001770U /*CM0 register
	McuGtmAtomAllocationConf_1/	value*/ value*/
	McuGtmAtomChannelAllocationConf_6 in GtmTimerConfiguration_0.	
•	Configure GtmTimerClockSelect =	
	GTM_CONFIGURABLE_CLOCK_4 in GtmTimerConfiguration_0.	
•	Configure GtmTimerTimePeriod = 6000 in	
	GtmTimerConfiguration_0.	
•	Configure	
	CLS_CLK_CFG_ENABLED_WITHOUT_DIV_S EL1 in GtmGlobalConfiguration_0/	
	GtmClusterConf/ GtmClusterConf_0/	
	${\sf GtmCmuClusterInputClockDividerEnable}.$	
•	Configure GtmClusterConfClock4Src=	
	CMU_CONF_CLOCK8_SEL1 in	
	GtmGlobalConfiguration/*[1]/GtmCluster	
	Conf/ GtmClusterConf_0/	
	GtmClusterConfClockSetting.	
•	Configre GTM frequency = 50MHZ.	
•	Configure GtmTimerUsed =	0x00000262U /*CM0 register
	McuGtmTomAllocationConf_3/	value*/
	McuGtmTomChannelAllocationConf_3 in GtmTimerConfiguration_0.	
•	Configure GtmTimerClockSelect =	
	GTM_FIXED_CLOCK_3 in	
	GtmTimerConfiguration_0.	
•	Configure GtmTimerTimePeriod = 100000	
	in GtmTimerConfiguration_0.	
•	Configure	
	CLS_CLK_CFG_ENABLED_WITH_DIV_SEL2	
	in GtmGlobalConfiguration_0/	
	GtmClusterConf/ GtmClusterConf_0/	

## **MCAL Configuration Verification Manual for ADC** 32-bit TriCore™ AURIX™ TC3xx microcontroller family



### Table of contents

	${\sf GtmCmuClusterInputClockDividerEnable}.$	
•	Configure GtmClusterConfClock4Src=	
	CMU_CONF_CLOCK4_SEL0 in	
	GtmGlobalConfiguration/*[1]/GtmCluster	
	Conf/ GtmClusterConf_0/	
	GtmClusterConfClockSetting.	
•	Configre GTM frequency = 50MHZ.	

able 142 Tir	nerChCM1Reg	
Name	TimerChCM1Reg	
Туре	uint32	
Description	TOM/ATOM channel CM1 register value.	
Verification method	The structure member is generated as value of Steps to calculate TimerChCM1Reg  TimerChCM1Reg = (TimerChCM0Reg/2) (TimerChCM0Reg value is derived as mention Note: This member is not configurable by the structure of the structur	oned in the Table 141verification method)
Example(s)	Action	Generated output
	Generate Adc[_ <variant>]_PBcfg.c for below configurations used for generation of TimerChCM0Reg  • Configure GtmTimerUsed =</variant>	0x000005dcU /*CM1 register value*/
	McuGtmAtomAllocationConf_1/ McuGtmAtomChannelAllocationConf_6 in GtmTimerConfiguration_0.  • Configure GtmTimerClockSelect = GTM_CONFIGURABLE_CLOCK_4 in GtmTimerConfiguration_0.	
	<ul> <li>GtmTimerTimePeriod = 6000 in GtmTimerConfiguration_0.</li> <li>Configure CLS_CLK_CFG_ENABLED_WITH_ DIV_SEL2 in GtmGlobalConfiguration_0/</li> </ul>	

## 32-bit TriCore™ AURIX™ TC3xx microcontroller family



#### **Table of contents**

 ${\sf GtmCmuClusterInputClockDividerEnable}.$ 

- Configure GtmClusterConfClock4Src= CMU\_CONF\_CLOCK4\_SEL0 in GtmGlobalConfiguration/\*[1]/GtmCluster Conf/ GtmClusterConf\_0/ GtmClusterConfClockSetting.
- Configre GTM frequency = 50MHZ.

Generate Adc[\_<variant>]\_PBcfg.c for below configurations used for generation of TimerChCM0Reg

0x00000bb8U /\*CM1 register
value\*/

- Configure GtmTimerUsed =
   McuGtmAtomAllocationConf\_1/
   McuGtmAtomChannelAllocationConf\_6 in
   GtmTimerConfiguration\_0.
- Configure GtmTimerClockSelect = GTM\_CONFIGURABLE\_CLOCK\_4 in GtmTimerConfiguration\_0.
- Configure GtmTimerTimePeriod=6000 in GtmTimerConfiguration\_0.
- Configure
   CLS\_CLK\_CFG\_ENABLED\_WITHOUT\_DIV\_S
   EL1 in GtmGlobalConfiguration\_0/
   GtmClusterConf/ GtmClusterConf\_0/
   GtmCmuClusterInputClockDividerEnable.
- Configure GtmClusterConfClock4Src= CMU\_CONF\_CLOCK8\_SEL1 in GtmGlobalConfiguration/\*[1]/GtmCluster Conf/ GtmClusterConf\_0/ GtmClusterConfClockSetting.
- Configre GTM frequency = 50MHZ.

### 1.2.12.7 Member: TimerChSR0Reg

#### Table 143 TimerChSR0Reg

Name	TimerChSR0Reg

# MCAL Configuration Verification Manual for ADC 32-bit TriCore™ AURIX™ TC3xx microcontroller family



### Table of contents

Туре	uint32	
Description	TOM/ATOM channel SR0 register value.	
Verification method	The structure member is generated as value of Steps to calculate TimerChSR0Reg  TimerChSR0Reg = (TimerChCM0Reg)  (TimerChCM0Reg value is derived as mention Note: This member is not configurable by the state of the structure of	oned in the Table 141verification method)
Example(s)	Action	Generated output
Evample(2)	Generate Adc[_ <variant>]_PBcfg.c for below configurations used for generation of TimerChCM0Reg  • Configure GtmTimerUsed = McuGtmAtomAllocationConf_1/ McuGtmAtomChannelAllocationConf_6 in GtmTimerConfiguration_0.  • Configure GtmTimerClockSelect = GTM_CONFIGURABLE_CLOCK_4 in GtmTimerConfiguration_0.  • Configure GtmTimerTimePeriod= 6000 in GtmTimerConfiguration_0.  • Configure CLS_CLK_CFG_ENABLED_WITH_DIV_SEL2 in GtmGlobalConfiguration_0/ GtmClusterConf/ GtmClusterConf_0/ GtmCmuClusterInputClockDividerEnable.  • Configure GtmClusterConfClock4Src= CMU_CONF_CLOCK4_SEL0 in GtmGlobalConfiguration/*[1]/GtmCluster Conf/ GtmClusterConf_0/ GtmClusterConfClockSetting.</variant>	0x00000bb8U /*SR0 register value*/
	Generate Adc[_ <variant>]_PBcfg.c for below configurations used for generation of TimerChCM0Reg</variant>	0x00001770U /*SR0 register value*/ value*/
	Configure GtmTimerUsed =	

# MCAL Configuration Verification Manual for ADC 32-bit TriCore™ AURIX™ TC3xx microcontroller family



#### **Table of contents**

McuGtmAtomAllocationConf\_1/
McuGtmAtomChannelAllocationConf\_6 in
GtmTimerConfiguration\_0.

- Configure GtmTimerClockSelect = GTM\_CONFIGURABLE\_CLOCK\_4 in GtmTimerConfiguration\_0.
- Configure GtmTimerTimePeriod = 6000 in GtmTimerConfiguration\_0.
- Configure
   CLS\_CLK\_CFG\_ENABLED\_WITHOUT\_DIV\_S
   EL1 in GtmGlobalConfiguration\_0/
   GtmClusterConf/ GtmClusterConf\_0/
   GtmCmuClusterInputClockDividerEnable.
- Configure GtmClusterConfClock4Src= CMU\_CONF\_CLOCK8\_SEL1 in GtmGlobalConfiguration/\*[1]/GtmCluster Conf/ GtmClusterConf\_0/ GtmClusterConfClockSetting.
- Configre GTM frequency = 50MHZ.



Adc driver

## 1.2.12.8 Member: TimerChSR1Reg

### Table 144 TimerChSR1Reg

i able 144 i ir	merCnSR1Reg				
Name	TimerChSR1Reg				
Туре	uint32				
Description	TOM/ATOM channel SR1 register value.				
Verification method	The structure member is generated as value of the SR1 register for TOM/ATOM channel.  Steps to calculate TimerChSR1Reg  • TimerChSR1Reg = (TimerChCM0Reg/2)  (TimerChCM0Reg value is derived as mentioned in the Table 141verification method)  Note: This member is not configurable by the user				
Example(s)	Action Generated output				
	Generate Adc[_ <variant>]_PBcfg.c for below configurations used for generation of TimerChCM0Reg  • Configure GtmTimerUsed = McuGtmAtomAllocationConf_1/ McuGtmAtomChannelAllocationConf_6 in GtmTimerConfiguration_0.  • Configure GtmTimerClockSelect = GTM_CONFIGURABLE_CLOCK_4 in GtmTimerConfiguration_0  • Configure GtmTimerTimePeriod= 6000 in GtmTimerConfiguration_0.  • Configure CLS_CLK_CFG_ENABLED_WITH_DIV_SEL2 in GtmGlobalConfiguration_0/ GtmClusterConf/ GtmClusterConf_0/ GtmCmuClusterInputClockDividerEnable.</variant>	0x000005dcU /*SR1 register value*/			
	<ul> <li>Configure GtmClusterConfClock4Src= CMU_CONF_CLOCK4_SEL0 in GtmGlobalConfiguration/*[1]/GtmCluster Conf/ GtmClusterConf_1/ GtmClusterConfClockSetting.</li> </ul>				
	<ul> <li>Configre GTM frequency = 50MHZ.</li> </ul>				

# MCAL Configuration Verification Manual for ADC 32-bit TriCore™ AURIX™ TC3xx microcontroller family

# infineon

Adc driver

Generate Adc[\_<variant>]\_PBcfg.c for below configurations used for generation of TimerChCM0Reg

0x00000bb8U /\*SR1 register
value\*/

- Configure GtmTimerUsed =
   McuGtmAtomAllocationConf\_1/
   McuGtmAtomChannelAllocationConf\_6 in
   GtmTimerConfiguration\_0.
- Configure GtmTimerClockSelect = GTM\_CONFIGURABLE\_CLOCK\_4 in GtmTimerConfiguration\_0.
- Configure GtmTimerTimePeriod = 6000 in GtmTimerConfiguration\_0.
- Configure
   CLS\_CLK\_CFG\_ENABLED\_WITHOUT\_DIV\_S
   EL1 in GtmGlobalConfiguration\_0/
   GtmClusterConf/ GtmClusterConf\_0/
   GtmCmuClusterInputClockDividerEnable.
- Configure GtmClusterConfClock4Src= CMU\_CONF\_CLOCK8\_SEL1 in GtmGlobalConfiguration/\*[1]/GtmCluster Conf/ GtmClusterConf\_0/ GtmClusterConfClockSetting.
- Configre GTM frequency = 50MHZ.

### 1.2.12.9 Member: TimerChIntEnMode

#### Table 145 TimerChIntEnMode

Name	TimerChIntEnMode		
Туре	uint8		
Description	TOM/ATOM channel interrupt enable and interrupt mode values.		
Verification method	The structure member is generated as value of the interrupt enable and interrupt mode for TOM/ATOM.  Note: This member is not configurable by the user.		
Example(s)	Action	Generated output	
	Generate Adc[_ <variant>]_PBcfg.c</variant>	0x00U /*Interrupt Enable and Interrupt Mode values*/	





Adc driver

## 1.2.13 Function declaration: Adc\_NotifyFnPtrType

### Table 146 Adc\_NotifyFnPtrType

Name	Adc_NotifyFnPtrType		
Туре	Adc_NotifyFnPtrType *		
Description	The extern declaration of the user defined notification function which would be invoked on completion of Adc group conversion.		
Verification method	The function configured in 'AdcNotification' extern qualifier.  Note: This parameter is user configured AdcGrpNotifCapability' is enabled Note: This prototype would not be generally in 'AdcNotification'.	ed.	
Example(s)	Action	Generated output	
	Configure 'loHwAb_AdcNotification1' Notify function in 'AdcNotification' container.	extern void IoHwAb_AdcNotification1(void);	
	Configure 'IoHwAb_AdcNotification5' Notify function in 'AdcNotification' container.	extern void IoHwAb_AdcNotification5(void);	

## 1.3 File: Adc[\_<variant>]\_PBcfg.h

The generated header file contains the declaration of the root configuration structure. Post-build time configuration mechanism allows configurable functionality of ADC driver that is deployed as object code. The file is generated in 'inc' folder.

## **1.3.1** Structure: Adc\_Config[\_<variant>]

Table 147 Adc\_Config[\_<varaint>]

Name	Adc_Config[_ <variant>]</variant>		
Туре	Adc_ConfigType		
Description	Extern declaration of root configuration structure of ADC driver which will be used during initialization.		
Verification method	The generated structure is present in Adc[_ <variant>]_PBcfg.h file. The <variant> indicates the name of the post-build variant. For a variant-aware configuration the structure name is appended with the <variant> name. For variant-unaware configuration <variant> is ignored.</variant></variant></variant></variant>		
Example(s)	Action  Configure HW unit0 to core0, and HW unit1 to core1 in ResourceMAllocation of resource manager. (variant unaware)	<pre>Generated output  /* Extern declaration of Adc Config Root */ extern const Adc_ConfigType Adc_Config;</pre>	

## **MCAL Configuration Verification Manual for ADC**

## 32-bit TriCore™ AURIX™ TC3xx microcontroller family






Configure HW unit0 to core0,
and HW unit1 to core1 in
ResourceMAllocation of
resource manager and
(variant Petrol)

/\* Extern declaration of Adc Config
Root for Petrol \*/
extern const Adc\_ConfigType

Adc Config Petro $\overline{1}$ ;

# MCAL Configuration Verification Manual for ADC





**Revision history** 

## **Revision history**

### Major changes since the last revision

Date	Version	Description
2023-05-23	2.0	Document Released.
2023-05-19	1.1	Documentation updated to change DEM to Productions error where applicable in sections 1.1.34, 1.1.35, 1.1.36, 1.1.37
2020-12-02	1.0	Document Released.
2020-12-01	0.1	<ul> <li>- ADC driver chapter moved from MC-ISAR_TC3xx_Config_Verification_Manual_BASIC.pdf to this document.</li> <li>- Added derived configuration parameter and configuration structure member for Runtime Error Detection, EMUX and diagnostic features.</li> </ul>

#### Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2023-05-23 Published by Infineon Technologies AG 81726 Munich, Germany

© 2023 Infineon Technologies AG. All Rights Reserved.

Do you have a question about this document?

Email: erratum@infineon.com

Document reference Doc\_Number

#### **IMPORTANT NOTICE**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

#### WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.