

MCAL Configuration Verification Manual for Wdg_17_Scu

32-bit TriCore™ AURIX™ TC3xx microcontroller family

About this document

Scope and purpose

This Configuration Data Reference document is applicable to all TC3xx devices in the TriCore™ AURIX™ family of 32-bit microcontrollers.

The purpose of this document is to facilitate the integrator to verify the generated code based on the input configuration parameters. This document describes details of structures, defines, macros and variables generated from the configuration parameters.

Intended audience

This document is intended for integrators who need to understand the logic of the generated configuration code of AURIX™ AUTOSAR MCAL.

Reference documents

This document should be read in conjunction with the following documents:

• AURIX™ TC3xx MCAL User Manual Wdg_17_Scu

MCAL Configuration Verification Manual for Wdg_17_Scu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Wdg_17_Scu driver

Table of contents

About	t this documentt this document	1
Table	e of contents	2
1	Wdg_17_Scu driver	4
1.1	File: Wdg_17_Scu_Cfg.h	
1.1.1	Macro: WDG_17_SCU_AR_RELEASE_MAJOR_VERSION	
1.1.2	Macro: WDG_17_SCU_AR_RELEASE_MINOR_VERSION	
1.1.3	Macro: WDG_17_SCU_AR_RELEASE_REVISION_VERSION	
1.1.4	Macro: WDG_17_SCU_SW_MAJOR_VERSION	
1.1.5	Macro: WDG_17_SCU_SW_MINOR_VERSION	
1.1.6	Macro: WDG_17_SCU_SW_PATCH_VERSION	
1.1.7	Macro: WDG_17_SCU_SAFETY_ENABLE	
1.1.8	Macro: WDG_17_SCU_INIT_CHECK_API	
1.1.9	Macro: WDG_17_SCU_RUNTIME_API_MODE	
1.1.10		
1.1.11		
1.1.12	Macro: WDG_17_SCU_VERSION_INFO_API	8
1.1.13		
1.1.14	Macro: WDG_17_SCU_MAX_TIMERS	8
1.1.15		
1.1.16		
1.1.17	Macro: WDG_17_SCU_DISABLE_REJECT_DEM_REPORT	10
1.1.18	Macro: WDG_17_SCU_E_DISABLE_REJECTED	10
1.1.19	Macro: WDG_17_SCU_MODE_FAIL_DEM_REPORT	11
1.1.20	Macro: WDG_17_SCU_E_MODE_FAILED	11
1.2	File: Wdg_17_Scu[_ <variant>]_PBcfg.c</variant>	13
1.2.1	Structure: Wdg_17_Scu_Config_x[_ <variant>]</variant>	13
1.2.1.	1 Member: WdgStmConfig_x[_ <variant>]</variant>	14
1.2.1.2	2 Member: Wdg_GtmConfig_x[_ <variant>]</variant>	15
1.2.1.3	3 Member: FastModeReloadValue	15
1.2.1.4	4 Member: SlowModeReloadValue	16
1.2.1.	5 Member: FastModeRefreshTime	16
1.2.1.6	6 Member: SlowModeRefreshTime	17
1.2.1.	7 Member: InitialRefreshTime	17
1.2.1.8	8 Member: MaxTimeOutTime	18
1.2.1.9	9 Member: DefaultMode	18
1.2.1.	10 Member: WdgDisableAllowed	18
1.2.1.	11 Member: WdgCoreID	19
1.2.1.	12 Member: WdgPassword	19
1.2.2	Structure: Wdg_GtmConfig_ <x>[_<variant>] [2]</variant></x>	19
1.2.2.	1 Member: TimerType	23
1.2.2.2		
1.2.2.3	3 Member: TimerChCtrlReg	25
1.2.2.4	8	
1.2.2.5	5 Member: TimerChCM0Reg	26
1.2.2.6	6 Member: TimerChCM1Reg	29

MCAL Configuration Verification Manual for Wdg_17_Scu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Revision b	nistory	40
1.3.1	Structure: Wdg_17_Scu_Config_ <x>[_<variant>]</variant></x>	39
1.3	File: Wdg_17_Scu[_ <variant>]_PBcfg.h</variant>	39
1.2.3.5	Member: reserved	39
1.2.3.4	Member: CmconRegVal	
1.2.3.3	Member: CMPRegId	38
1.2.3.2	Member: StmTimerId	
1.2.3.1	Member: CompareRegVal	37
1.2.3	Structure: Wdg_StmConfig_ <x>[_<variant>]</variant></x>	36
1.2.2.10	Member: TimerChIntEnMode	35
1.2.2.9	Member: TimerChPortOutConfig	35
1.2.2.8	Member: TimerChSR1Reg	33
1.2.2.7	Member: TimerChSR0Reg	30

MCAL Configuration Verification Manual for Wdg_17_Scu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Wdg_17_Scu driver

1 Wdg_17_Scu driver

This chapter describes the details of the configuration data generated from the WDG driver.

1.1 File: Wdg_17_Scu_Cfg.h

The generated header file contains all pre-compile configuration parameters. Pre-compile time configuration allows decoupling of the static configuration from implementation. The file is generated in 'inc' folder.

1.1.1 Macro: WDG_17_SCU_AR_RELEASE_MAJOR_VERSION

Table 1 WDG_17_SCU_AR_RELEASE_MAJOR_VERSION

Name	WDG_17_SCU_AR_RELEASE_MAJOR_VERSION	
Description	Major version number of AUTOSAR release on which the Wdg_17_Scu implementation is based on.	
Verification method		
	'CommonPublishedInformation/ArMajorVersion'. Note: The macro is not user configurable.	
Example(s) Action Generated output		Generated output
	Generate Wdg_17_Scu_Cfg.h file	#define WDG_17_SCU_AR_RELEASE_MAJOR_VERSION (4U)

1.1.2 Macro: WDG_17_SCU_AR_RELEASE_MINOR_VERSION

Table 2 WDG_17_SCU_AR_RELEASE_MINOR_VERSION

Name	WDG_17_SCU_AR_RELEASE_MINOR_VERSION	
Description	Minor version number of AUTOSAR release on which the Wdg_17_Scu implementation is based on.	
Verification method	The macro is generated with the value present in 'CommonPublishedInformation/ArMinorVersion'. Note: The macro is not user configurable.	
Example(s)	Action Generated output Generate Wdg_17_Scu_Cfg.h #define WDG_17_SCU_AR_RELEASE_MINOR_VERSI (2U)	

1.1.3 Macro: WDG_17_SCU_AR_RELEASE_REVISION_VERSION

Table 3 WDG_17_SCU_AR_RELEASE_REVISION_VERSION

MCAL Configuration Verification Manual for Wdg_17_Scu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Wdg_17_Scu driver

Name	WDG_17_SCU_AR_RELEASE_REVISION_VERSION	
Description	Revision version number of AUTOSAR release on which the Wdg_17_Scu implementation is based on.	
Verification method	The macro is generated with the value present in 'CommonPublishedInformation/ArPatchVersion'. Note: The macro is not user configurable.	
Example(s)	Action Generated output	
	Generate Wdg_17_Scu_Cfg.h file	#define WDG_17_SCU_AR_RELEASE_REVISION_VERSION (2U)

1.1.4 Macro: WDG_17_SCU_SW_MAJOR_VERSION

Table 4 WDG_17_SCU_SW_MAJOR_VERSION

Name	WDG_17_SCU_SW_MAJOR_VERSION		
Description	Major version number of the Wdg_17_Scu module.		
Verification method	The macro is generated with the value present in 'CommonPublishedInformation/SwMajorVersion'. Note: The macro is not user configurable.		
Example(s)	Action Generated output		
	Generate Wdg_17_Scu_Cfg.h file with SwMajorVersion 10	<pre>#define WDG_17_SCU_SW_MAJOR_VERSION (10U)</pre>	

1.1.5 Macro: WDG_17_SCU_SW_MINOR_VERSION

Table 5 WDG_17_SCU_SW_MINOR_VERSION

Name	WDG_17_SCU_SW_MINOR_VERSION		
Description	Minor version number of the Wdg_17_Scu module.		
Verification method	The macro is generated with the value present in 'CommonPublishedInformation/SwMinorVersion'. Note: The macro is not user configurable.		
Example(s)	Action Generated output		
	Generate Wdg_17_Scu_Cfg.h file with SwMinorVersion 10	#define WDG_17_SCU_SW_MINOR_VERSION (10U)	

MCAL Configuration Verification Manual for Wdg_17_Scu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Wdg_17_Scu driver

1.1.6 Macro: WDG_17_SCU_SW_PATCH_VERSION

Table 6 WDG_17_SCU_SW_PATCH_VERSION

Name	WDG_17_SCU_SW_PATCH_VERSION		
Description	Patch level version number of the Wdg_17_Scu module.		
Verification method	The macro is generated with the value present in 'CommonPublishedInformation/SwPatchVersion'. Note: The macro is not user configurable.		
Example(s)	Action	Generated output	
	Generate Wdg_17_Scu_Cfg.h file with SwPatchVersion 0	<pre>#define WDG_17_SCU_SW_PATCH_VERSION (0U)</pre>	

1.1.7 Macro: WDG_17_SCU_SAFETY_ENABLE

Table 7 WDG_17_SCU_SAFETY_ENABLE

Name	WDG_17_SCU_SAFETY_ENABLE	
Description	Enables/disables safety features	
Verification method	The macro is generated as STD_ON if 'WdgGeneral/WdgSafetyEnable' configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
Example(s)	Action	Generated output
	WdgSafetyEnable = True	<pre>#define WDG_17_SCU_SAFETY_ENABLE (STD_ON)</pre>
	WdgSafetyEnable = False	<pre>#define WDG_17_SCU_SAFETY_ENABLE (STD_OFF)</pre>

1.1.8 Macro: WDG_17_SCU_INIT_CHECK_API

Table 8 WDG_17_SCU_INIT_CHECK_API

Name	WDG_17_SCU_INIT_CHECK_API		
Description	Enables/disables Wdg_17_Scu_InitCheck API		
Verification method	The macro is generated as STD_ON if 'WdgGeneral/WdgInitCheckApi' configuration parameter is set to 'True' else the macro is generated as STD_OFF.		
Example(s) Action Generated output		Generated output	
	WdgInitCheckApi = True	<pre>#define WDG_17_SCU_INIT_CHECK_API (STD_ON)</pre>	
	WdgInitCheckApi = False	<pre>#define WDG_17_SCU_INIT_CHECK_API (STD_OFF)</pre>	

MCAL Configuration Verification Manual for Wdg_17_Scu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Wdg_17_Scu driver

1.1.9 Macro: WDG_17_SCU_RUNTIME_API_MODE

Table 9 WDG_17_SCU_RUNTIME_API_MODE

Name	WDG_17_SCU_RUNTIME_API_MODE	
Description	Decides the mode of execution of Run Time API's	
Verification method	The macro is generated as WDG_17_SCU_MCAL_SUPERVISOR if 'WdgGeneral/WdgRuntimeApiMode' configuration parameter is set to 'WDG_MCAL_SUPERVISOR' else the macro is generated as WDG_MCAL_USER1.	
Example(s) Action		Generated output
	WdgRuntimeApiMode = WDG_MCAL_SUPERVISOR	#define WDG_17_SCU_RUNTIME_API_MODE WDG_17_SCU_MCAL_SUPERVISOR
	WdgRuntimeApiMode = WDG_MCAL_USER1	#define WDG_17_SCU_RUNTIME_API_MODE WDG_MCAL_USER1

1.1.10 Macro: WDG_17_SCU_INIT_API_MODE

Table 10 WDG_17_SCU_INIT_API_MODE

Name	WDG_17_SCU_INIT_API_MODE	
Description	Decides the mode of execution of Init API.	
Verification method	The macro is generated as WDG_17_SCU_MCAL_SUPERVISOR if 'WdgGeneral/WdgInitApiMode' configuration parameter is set to 'WDG_MCAL_SUPERVISOR' else the macro is generated as WDG_MCAL_USER1.	
Example(s) Action		Generated output
	WdgInitApiMode = WDG_MCAL_SUPERVISOR	#define WDG_17_SCU_INIT_API_MODE WDG_MCAL_SUPERVISOR
	WdgInitApiMode = WDG_MCAL_USER1	#define WDG_17_SCU_INIT_API_MODE WDG_MCAL_USER1

1.1.11 Macro: WDG_17_SCU_DEV_ERROR_DETECT

Table 11 WDG_17_SCU_DEV_ERROR_DETECT

Name	WDG_17_SCU_DEV_ERROR_DETECT	
Description	Enables/disables the Developme	nt Error Detection.
Verification method	The macro is generated as STD_ON if 'WdgGeneral/WdgDevErrorDetect' configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
Example(s)	Action Generated output	
	WdgDevErrorDetect = True	<pre>#define WDG_17_SCU_DEV_ERROR_DETECT (STD_ON)</pre>
	WdgDevErrorDetect = False	#define WDG_17_SCU_DEV_ERROR_DETECT

MCAL Configuration Verification Manual for Wdg_17_Scu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Wdg_17_Scu driver

	(STD_OFF)

1.1.12 Macro: WDG_17_SCU_VERSION_INFO_API

Table 12 WDG_17_SCU_VERSION_INFO_API

Name	WDG_17_SCU_VERSION_INFO_API	
Description	Enables/disables Wdg_17_Scu_6	GetVersionInfo API
Verification method	The macro is generated as STD_ON if 'WdgGeneral/WdgVersionInfoApi' configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
Example(s)	Action Generated output	
	WdgVersionInfoApi = True	<pre>#define WDG_17_SCU_VERSION_INFO_API (STD_ON)</pre>
	WdgVersionInfoApi = False	<pre>#define WDG_17_SCU_VERSION_INFO_API (STD_OFF)</pre>

1.1.13 Macro: WDG_17_SCU_INSTANCE_ID

Table 13 WDG_17_SCU_INSTANCE_ID

Name	WDG_17_SCU_INSTANCE_ID	
Description	Instance ID of WDG module.	
Verification method	The macro is generated as a numeric value set in the configuration parameter 'WdgGeneral/WdgIndex'	
Example(s)	Action Generated output	
	Set WdgIndex as 0	#define WDG_17_SCU_INSTANCE_ID (0U)
	Set WdgIndex as 240	#define WDG_17_SCU_INSTANCE_ID (240U)

1.1.14 Macro: WDG_17_SCU_MAX_TIMERS

Table 14 WDG_17_SCU_MAX_TIMERS

Name	WDG_17_SCU_MAX_TIMERS	
Description	Maximum number of WDG timers available in hardware.	
	Note: This macro is not configurable by the user	
Verification method	The macro is generated based on maximum number of WDG timers available.	
Example(s)	Action Generated output	
	Device has 4 cores, one WDG timer per core	#define WDG_17_SCU_MAX_TIMERS (4U)

MCAL Configuration Verification Manual for Wdg_17_Scu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Wdg_17_Scu driver

Device has 6 cores, one WDG	#define WDG 17 SCU MAX TIMERS (6U)
timer per core	

Macro: WDG_17_SCU_CONFIGURED_CORE<x> 1.1.15

Table 15 WDG_17	Table 15 WDG_17_SCU_CONFIGURED_CORE <x></x>		
Name	WDG_17_SCU_CONFIGURED_CO	WDG_17_SCU_CONFIGURED_CORE <x></x>	
Description	Indicates the core on which the Wdg has been configured.		
Verification method	The macro is generated as STD_0 not configured.	ON if CORE <x> configured else STD_OFF if CORE<x></x></x>	
Example(s)	Action	Generated output	
	Configure Core 0,Core 2 and Core 3 in	<pre>#define WDG_17_SCU_CONFIGURED_CORE0 (STD_ON)</pre>	
	WdgSettingsConfig_x/ WdgCoreId	<pre>#define WDG_17_SCU_CONFIGURED_CORE1 (STD_OFF)</pre>	
		<pre>#define WDG_17_SCU_CONFIGURED_CORE2 (STD_ON)</pre>	
		<pre>#define WDG_17_SCU_CONFIGURED_CORE3 (STD_ON)</pre>	
		<pre>#define WDG_17_SCU_CONFIGURED_CORE4 (STD_OFF)</pre>	
		<pre>#define WDG_17_SCU_CONFIGURED_CORE5 (STD_OFF)</pre>	
	Configure Core5 in WdgSettingsConfig_0/	<pre>#define WDG_17_SCU_CONFIGURED_CORE0 (STD_OFF)</pre>	
	WdgCoreId	#define WDG_17_SCU_CONFIGURED_CORE1	
		(STD_OFF)	
		<pre>#define WDG_17_SCU_CONFIGURED_CORE2 (STD_OFF)</pre>	
		<pre>#define WDG_17_SCU_CONFIGURED_CORE3 (STD_OFF)</pre>	
		<pre>#define WDG_17_SCU_CONFIGURED_CORE4 (STD_OFF)</pre>	
		<pre>#define WDG_17_SCU_CONFIGURED_CORE5 (STD_ON)</pre>	

Macro: WDG_17_SCU_TRIG_SELECT 1.1.16

WDG_17_SCU_TRIG_SELECT Table 16

Name	WDG_17_SCU_TRIG_SELECT
Description	Hardware timer selection to service WDG during window period.

MCAL Configuration Verification Manual for Wdg_17_Scu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Wdg_17_Scu driver

Verification method	The macro is generated as WDG_17_SCU_GTM_TIMER if 'WdgGeneral/WdgTriggerTimerSelection' configuration parameter is set to 'GTM_TIMER' else the macro is generated as WDG_17_SCU_STM_TIMER.	
Example(s)	Example(s) Action Generated output	
	WdgTriggerTimerSelection = GTM_TIMER	#define WDG_17_SCU_TRIG_SELECT (WDG_17_SCU_GTM_TIMER)
	WdgTriggerTimerSelection = STM_TIMER	<pre>#define WDG_17_SCU_TRIG_SELECT (WDG_17_SCU_STM_TIMER)</pre>

1.1.17 Macro: WDG_17_SCU_DISABLE_REJECT_DEM_REPORT

Table 17 WDG_17_SCU_DISABLE_REJECT_DEM_REPORT

145(01)		LI OKI
Name	WDG_17_SCU_DISABLE_REJECT_DEM_REPORT	
Description	Enables/Disables Production erro WDG_17_SCU_DISABLE_REJECT_	
Verification method	The macro is generated as WDG_17_SCU_ENABLE_DEM_REPORT if node exists in 'WdgDemEventParameterRefs/WdgDemEventParameterRefs_0/ WDG_E_DISABLE_REJECTED' else the macro is generated as WDG_17_SCU_DISABLE_DEM_REPORT.	
Example(s)	Action Generated output	
	In WdgDemEventParameterRefs/ WdgDemEventParameterRefs_0 configure DEM for WDG_E_DISABLE_REJECTED	#define WDG_17_SCU_DISABLE_REJECT_DEM_REPORT (WDG_17_SCU_ENABLE_DEM_REPORT)
	In WdgDemEventParameterRefs/ WdgDemEventParameterRefs_0 if DEM not configured.	<pre>#define WDG_17_SCU_DISABLE_REJECT_DEM_REPORT (WDG_17_SCU_DISABLE_DEM_REPORT)</pre>

1.1.18 Macro: WDG_17_SCU_E_DISABLE_REJECTED

Table 18 WDG_17_SCU_E_DISABLE_REJECTED

Name	WDG_17_SCU_E_DISABLE_REJECTED		
Description	Specifies the value configured for	Specifies the value configured for Production error for watchdog disable failure.	
Verification method	The macro is generated as 'DemConf_DemEventParameter_x' where x is the node value configured in 'WdgDemEventParameterRefs_0/ WDG_E_DISABLE_REJECTED'.		
Example(s)	Action	Generated output	
	Configure node in WdgDemEventParameterRefs/ WdgDemEventParameterRefs_0/	<pre>#define WDG_17_SCU_E_DISABLE_REJECTED (DemConf_DemEventParameter_</pre>	

MCAL Configuration Verification Manual for Wdg_17_Scu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Wdg_17_Scu driver

WDG_E_DISABLE_REJECTED =	DemEventParameter_0)
DemEventParameter_0	
Configure node in	#define
WdgDemEventParameterRefs/	WDG_17_SCU_E_DISABLE_REJECTED
WdgDemEventParameterRefs_0/	(DemConf_DemEventParameter_
WDG_E_DISABLE_REJECTED =	DemEventParameter 1)
DemEventParameter_1	<u> </u>

1.1.19 Macro: WDG_17_SCU_MODE_FAIL_DEM_REPORT

Table 19 WDG 17 SCU MODE FAIL DEM REPORT

Table 19 WDG_	II_3CO_MODE_FAIL_DEM_REPOR	VI
Name	WDG_17_SCU_MODE_FAIL_DEM_REPORT	
Description	Enables/Disables Production error reporting for WDG_17_SCU_MODE_FAIL_DEM_REPORT.	
Verification method	The macro is generated as WDG_17_SCU_ENABLE_DEM_REPORT if node exists in 'WdgDemEventParameterRefs/WdgDemEventParameterRefs_0/WDG_E_MODE_FAILED' else the macro is generated as WDG_17_SCU_DISABLE_DEM_REPORT.	
Example(s)	Action	Generated output
	In WdgDemEventParameterRefs/ WdgDemEventParameterRefs_0 configure DEM for WDG_E_MODE_FAILED	#define WDG_17_SCU_MODE_FAIL_DEM_REPORT (WDG_17_SCU_ENABLE_DEM_REPORT)
	In WdgDemEventParameterRefs/ WdgDemEventParameterRefs_0 if DEM not configured.	<pre>#define WDG_17_SCU_MODE_FAIL_DEM_REPORT (WDG_17_SCU_DISABLE_DEM_REPORT)</pre>

1.1.20 Macro: WDG_17_SCU_E_MODE_FAILED

Table 20 WDG_17_SCU_E_MODE_FAILED

Name	WDG_17_SCU_E_MODE_FAILED	
Description	Specifies the value configured for Production error for watchdog mode failure.	
Verification method	The macro is generated as 'DemConf_DemEventParameter_x' where x is the node value configured in 'WdgDemEventParameterRefs/WdgDemEventParameterRefs_0/WDG_E_MODE_FAILED'.	
Example(s)	Action	Generated output
	Configure node in	#define WDG_17_SCU_E_MODE_FAILED
	WdgDemEventParameterRefs/	(DemConf DemEventParameter
	WdgDemEventParameterRefs_0/ WDG_E_DISABLE_REJECTED =	DemEventParameter_0)
	DemEventParameter_0	
	Configure node in	#define WDG_17_SCU_E_MODE_FAILED

MCAL Configuration Verification Manual for Wdg_17_Scu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



WdgDemEventParameterRefs/	(DemConf_DemEventParameter_
WdgDemEventParameterRefs_0/	DemEventParameter_1)
WDG_E_DISABLE_REJECTED =	
DemEventParameter_1	



Wdg_17_Scu driver

1.2 File: Wdg_17_Scu[_<variant>]_PBcfg.c

The generated file contains all post-build configuration parameters. Post-build time configuration mechanism allows configurable functionality of WDG driver that is deployed as object code. The file is generated in 'src' folder.

1.2.1 Structure: Wdg_17_Scu_Config_x[_<variant>]

Table 21 Wdg_17_Scu_Config_x[_<variant>]

Table 21 Wdg_17	_Scu_Config_x[_ <variant>]</variant>	
Name	Wdg_17_Scu_Config_x[_ <variant>]</variant>	
Туре	Wdg_17_Scu_ConfigType	
Description	Root configuration structure of WDG driver which will be used during initialization.	
Verification method	The generated structure is present in Wdg_17_Scu[_ <variant>]_PBcfg.c file. <variant <variant="" a="" appended="" configuration="" for="" indicates="" is="" name="" name.="" of="" post-build="" structure="" the="" variant="" variant-aware="" variant-unaware="" variant.="" with=""> is ignored.</variant></variant>	
Example(s)	Action	Generated output
	Configure WdgTriggerTimerSelection as GTM_TIMER In WdgSettingsConfig container configure WdgCoreId = 0 WdgCPUDisableAllowed = True WdgCPUInitialTimeout=2.0 WdgCPUMaxTimeout=20.0 WdgCPUInitialPassowrd=111 WdgDefaultMode = WDGIF_SLOW_MODE WdgFastModeTimeoutValue =0.16 WdgSlowModeTimeoutValue = 1.0 WdgSlowRefreshTime = 0.33 WdgFastRefreshTime = 0.11 (variant-unaware)	<pre>const Wdg_17_Scu_ConfigType Wdg_17_Scu_Config_0 = { Wdg_GtmConfig_0, /*FastMode reload value*/ (uint16)3036, /*SlowMode reload value*/ 59432, /*Fast refresh time*/ 110, /*Slow refresh time*/ 330, /*Wdg initial timeout*/ 2000, /*Wdg maximum timeout*/ 20000, /*Default mode*/ WDGIF_SLOW_MODE, /*Core Disable allowed status*/ TRUE, /*Core Id*/ 0,</pre>



Wdg_17_Scu driver

```
/*CPU Wdg Password*/
                             111
                          };
Configure
                          const struct Wdg 17 Scu ConfigType
WdgTriggerTimerSelection as
                          Wdg 17 Scu Config 0 Petrol =
STM_TIMER
In WdgSettingsConfig container
                          /*STM compare Reg used for
configure
                          Servicing*/
WdgCoreld = 0
                             &Wdg StmConfig 0 Petrol,
WdgCPUDisableAllowed = True
WdgCPUInitialTimeout=5.0
WdgCPUMaxTimeout=65.0
                             /*FastMode reload value*/
WdgCPUInitialPassowrd=111
                             (uint16)3036,
WdgDefaultMode =
                             /*SlowMode reload value*/
WDGIF_SLOW_MODE
WdgFastModeTimeoutValue
                             53328,
=0.16
                             /*Fast refresh time*/
WdgSlowModeTimeoutValue =
                             150,
2.0
WdgSlowRefreshTime = 1.0
                             /*Slow refresh time*/
WdgFastRefreshTime = 0.15
                             1000,
(variant-aware. Variant name is
                             /*Wdg initial timeout*/
'Petrol')
                             5000,
                             /*Wdg maximum timeout*/
                             65000,
                             /*Default mode*/
                             WDGIF SLOW MODE,
                             /*Core Disable allowed status*/
                             TRUE,
                             /*Core Id*/
                             0,
                             /*CPU Wdg Password*/
                             111
                          };
```

1.2.1.1 Member: WdgStmConfig_x[_<variant>]

Table 22 WdgStmConfig_x[_<variant>]

	0
Name	WdgStmConfig_x[_ <variant>]</variant>
Туре	Mcu_17_Stm_TimerConfigType *
Description	Pointer to STM timer configuration structure.



Wdg_17_Scu driver

Verification method		r is present in the Wdg_17_Scu_Config_x[_ <variant>] r is generated as a pointer to STM timer</variant>
Example(s)	Action Configure WdgTriggerTimerSelection = STM_TIMER for Core 0 (variant-unaware)	<pre>Generated output { /*STM compare Reg used for Servicing*/ &Wdg_StmConfig_0, }</pre>
	Configure WdgTriggerTimerSelection = STM_TIMER for Core 0 (variant-aware. Variant name is 'Petrol')	<pre>{ /*STM compare Reg used for Servicing*/ &Wdg_StmConfig_0_Petrol, }</pre>

1.2.1.2 Member: Wdg_GtmConfig_x[_<variant>]

Table 23 Wdg_GtmConfig_x[_<variant>]

_		
Name	Wdg_GtmConfig_x[_ <variant>]</variant>	
Туре	Mcu_17_Gtm_TomAtomChConfigType *	
Description	Pointer to GTM timer configurati	on structure.
Verification method	The generated structure member is present in the Wdg_17_Scu_Config_x[_ <variant>] structure. The structure member is generated as a pointer to GTM timer configuration.</variant>	
Example(s)	Action	Generated output
	Configure WdgTriggerTimerSelection = GTM_TIMER for Core 0 (variant-unaware)	<pre>{ Wdg_GtmConfig_0, }</pre>
	Configure WdgTriggerTimerSelection = GTM_TIMER for Core 0 (variant-aware. Variant name is 'Petrol')	<pre>{ Wdg_GtmConfig_0_Petrol, }</pre>

1.2.1.3 Member: FastModeReloadValue

Table 24 FastModeReloadValue

Name	FastModeReloadValue
Туре	uint16
Description	Fast mode reload value in ticks.



Wdg_17_Scu driver

Verification method	Steps to calculate FastModeRelo 1. TimeoutVal = WdgFastModeT 2. Reload value is calculated as ReloadValue = (((System Clock)))	TimeoutValue * 1000. follows k * TimeoutVal)/1000)/Clock divider) ency of SPB in MHz and Clock divider is 256 for fast Value).
Example(s)	Action Configure WdgFastModeTimeoutValue = 0.05 in WdgSettingsConfig_0/ WdgSettingsFast container	<pre>Generated output { /*FastMode reload value*/ (uint16) 46004, }</pre>

1.2.1.4 Member: SlowModeReloadValue

Table 25 SlowModeReloadValue

Name	SlowModeReloadValue	
Туре	uint16	
Description	Slow mode reload value in ticks.	
User configurable	Yes	
Verification method	Steps to calculate SlowModeRelo 1. TimeoutVal = WdgSlowModeT 2. Reload value is calculated as ReloadValue = (((System Clock	TimeoutValue * 1000. follows k * TimeoutVal)/1000)/Clock divider) ncy of SPB in MHz and Clock divider is 16384 for slow Value).
Example(s)	Action Configure WdgSlowModeTimeoutValue = 1.0 in WdgSettingsConfig_0/ WdgSettingsSlow container	<pre>Generated output { /*SlowMode reload value*/ 59432, }</pre>

1.2.1.5 Member: FastModeRefreshTime

Table 26 FastModeRefreshTime



Wdg_17_Scu driver

Name	FastModeRefreshTime	
Туре	uint16	
Description	Fast mode GTM/STM callback period in seconds for WDTx.	
Verification method	The structure member is generated as value in terms of GTM/STM callback period. • WdgFastRefreshTime = (WdgFastRefreshTime * 1000).	
Example(s)	Action Configure WdgFastRefreshTime = 0.001 in WdgSettingsConfig_0/ WdgTriggerTimerSetting	<pre>Generated output { /*Fast refresh time*/ 1,</pre>
	1 5 55	

1.2.1.6 Member: SlowModeRefreshTime

Table 27 SlowModeRefreshTime

Name	SlowModeRefreshTime	
Туре	uint16	
Description	Slow mode GTM/STM callback period in seconds for WDTx.	
Verification method	The structure member is generated as value in terms of GTM/STM callback period. • WdgSlowRefreshTime = (WdgSlowRefreshTime * 1000).	
Example(s)	Action	Generated output
	Configure WdgSlowRefreshTime = 0.2 in WdgSettingsConfig_0/ WdgTriggerTimerSetting container	<pre>{ /*Slow refresh time*/ 200, }</pre>

1.2.1.7 Member: InitialRefreshTime

Table 28 InitialRefreshTime

Name	InitialRefreshTime		
Туре	uint16		
Description	This is the initial window period that is active as soon as Wdg_17_Scu_Init is called for the core. It is used to calculate the value of the trigger counter which is used to service the WDT just after initialization.		
Verification method	The structure member is generated as value in terms of initial window period used to calculate the trigger counter. • WdgCPUInitialTimeout = (WdgCPUInitialTimeout * 1000).		
Example(s)	Action	Generated output	
	Configure WdgCPUInitialTimeout = 2.0 in WdgSettingsConfig_0 container	{ /*Wdg initial timeout*/	

MCAL Configuration Verification Manual for Wdg_17_Scu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Wdg_17_Scu driver

	2000,
	}

Member: MaxTimeOutTime 1.2.1.8

Table 29 MaxTimeOutTime					
Name	MaxTimeOutTime				
Туре	uint16				
Description	This is the maximum window period for the core specific watchdog timer.				
Verification method	The structure member is generated as maximum window period. • WdgCPUMaxTimeout = (WdgCPUMaxTimeout * 1000).				
Example(s)	Action Configure WdgCPUMaxTimeout = 20.0 in WdgSettingsConfig_0 container	<pre>Generated output { /* Wdg maximum timeout */ 20000, }</pre>			

Member: DefaultMode 1.2.1.9


Table 30 DefaultMode

Name	DefaultMode	DefaultMode		
Туре	WdgIf_ModeType	WdgIf_ModeType		
Description	Default mode of WDG Driver initialization for WDG timer.			
Verification method	The structure member is generated as default mode for WDG timer.			
Example(s)	Action	Generated output		
	Configure WdgDefaultMode = WDGIF_SLOW_MODE in WdgSettingsConfig_0 container	<pre>{ /*Default mode*/ WDGIF_SLOW_MODE, }</pre>		

Member: WdgDisableAllowed 1.2.1.10

WdgDisableAllowed Table 31

Name	WdgDisableAllowed			
Туре	boolean	boolean		
Description	Enables/disables the permission	Enables/disables the permission to disable the watchdog.		
Verification method	The macro is generated as TRUE if WdgDisableAllowed configuration parameter is set to 'True' else the macro is generated as FALSE.			
Example(s)	Action Generated output			
	Configure	{		







WdgCPUDisableAllowed = TRUE in WdgSettingsConfig_0 container	}	/*Core	Disable	allowed	status*/
Configure WdgCPUDisableAllowed = FALSE in WdgSettingsConfig_0 container	{	/*Core	Disable	allowed	status*/

Member: WdgCoreID 1.2.1.11

Table 32 WdgCoreID

Name	WdgCoreID		
Туре	uint32		
Description	CoreID of the WDG timer.		
Verification method	The macro is generated as a numeric value set in the configuration parameter 'WdgSettingsConfig_0/ WdgCoreId'		
Example(s)	Action	Generated output	
	Configure WdgCoreId = 4 in WdgSettingsConfig_0 container	{ /*Core Id*/ 4,	

Member: WdgPassword 1.2.1.12

Table 33 WdgPassword

Table 33 Wugras	SWOIU			
Name	WdgPassword			
Туре	uint32	uint32		
Description	Initial password for the password access of the CPU WDG.			
Verification method	The macro is generated as a numeric value set in the configuration parameter 'WdgSettingsConfig_0/ WdgCPUInitialPassowrd'			
Example(s)	Action Generated output			
	Configure WdgCPUInitialPassword= 111 in WdgSettingsConfig_0 container	{ /*CPU Wdg Password*/ 111 }		

Structure: Wdg_GtmConfig_ <x>[_<variant>] [2] 1.2.2

Table 34 Wdg_GtmConfig_ <x>[_<variant>] [2]



Name	Wdg_GtmConfig_ <x>[_<variant></variant></x>	Wdg_GtmConfig_ <x>[_<variant>] [2]</variant></x>			
Туре	Mcu_17_Gtm_TomAtomChConfig	Mcu_17_Gtm_TomAtomChConfigType			
Description	Contains GTM timer configuration	n information for slow mode and fast mode.			
Verification method	post-build variant. For a variant-	ure if GTM timers is selected as ned to Core <x>. <variant> indicates the name of the aware configuration the structure name is appended nt-unaware configuration <variant> is ignored.</variant></variant></x>			
Example(s)	Action	Generated output			
Example(s)	Configure WdgTriggerTimerSelection = GTM_TIMER for Core 0 In GtmTimerConfiguration_0/ GtmTimerOutputModule Configuration Configure GtmTimerUsed=TOM0Channel0 GtmTimerClockSelect= GTM_FIXED_CLOCK_2 (variant-unaware)	<pre>Senerated output static const Mcu_17_Gtm_TomAtomChConfigType Wdg_GtmConfig_0[2] = { /*GTM channel structure for Slow*/ { /*Gtm module used to services wdg*/ MCU_GTM_TIMER_TOM, /* Timer Number Module No Timer Channel No */ 0x0, /* Ctrl register load value */ 10240, /*Timer Channel CNO value*/ 0x0U, /*Timer Channel CMO value*/ 64453U, /*Timer Channel SRO value*/ 0x0U, /*Timer Channel Interrupt Enable value*/ 0x8U /*Ox8TM channel structure for Fast*/</pre>			
		0x81U },			



```
MCU GTM TIMER TOM,
                             /* Timer Number Module No | Timer
                         Channel No */
                             0x0,
                             /* Ctrl register load value */
                             10240,
                             /*Timer Channel CNO value*/
                             /*Timer Channel CMO value*/
                             21484U,
                             /*Timer Channel CM1 value*/
                             0x0U,
                             /*Timer Channel SR0 value*/
                             21484U.
                             /*Timer Channel SR1 value*/
                             0x0U,
                              /*Channel to Port Value*/
                             /*Timer Channel Interrupt Enable
                         value*/
                             0x81U
                           }
                         };
Configure
                         static const
WdgTriggerTimerSelection =
                         Mcu 17 Gtm TomAtomChConfigType
GTM_TIMER for Core 0
                         Wdg GtmConfig 0 Petrol[2] =
In GtmTimerConfiguration_0/
GtmTimerOutputModule
                           /*GTM channel structure for Slow*/
Configuration
Configure
GtmTimerUsed=TOM0Channel0
                             /*Gtm module used to services wdg*/
GtmTimerClockSelect=
                             MCU GTM TIMER TOM,
GTM_FIXED_CLOCK_2
                             /* Timer Number Module No | Timer
(variant-aware. Variant name is
                         Channel No */
'Petrol')
                             0x0,
                             /* Ctrl register load value */
                             10240,
                             /*Timer Channel CNO value*/
                             0x0U,
                             /*Timer Channel CMO value*/
```



```
64453U,
    /*Timer Channel CM1 value*/
    0x0U,
    /*Timer Channel SRO value*/
    64453U,
    /*Timer Channel SR1 value*/
    0x0U,
    /*Channel to Port Value*/
    /*Timer Channel Interrupt Enable
value*/
    0x81U
  /*GTM channel structure for Fast*/
    /*Gtm module used to services wdg*/
    MCU GTM TIMER TOM,
    /* Timer Number Module No | Timer
Channel No */
    0x0,
    /* Ctrl register load value */
    /*Timer Channel CNO value*/
    0x0U,
    /*Timer Channel CMO value*/
    21484U,
    /*Timer Channel CM1 value*/
    0x0U,
    /*Timer Channel SRO value*/
    21484U,
    /*Timer Channel SR1 value*/
    0x0U,
    /*Channel to Port Value*/
    /*Timer Channel Interrupt Enable
value*/
    0x81U
  }
};
```



Wdg_17_Scu driver

1.2.2.1 Member: TimerType

Table 35 TimerType

Table 35	imerType				
Name	TimerType	TimerType			
Туре	Mcu_17_Gtm_TimerOutType	Mcu_17_Gtm_TimerOutType			
Description	TOM/ATOM channel used to servi	TOM/ATOM channel used to service the watchdog.			
Verification method	The structure member is generat watchdog.	ed with TOM/ATOM timer type used to service the			
Example(s)	Action	Generated output			
Example(5)	Configure GtmTimerUsed = McuGtmTomAllocationConf_0 /McuGtmTomChannelAllocation Conf_0 in GtmTimerConfiguration_0	static const Mcu 17 Gtm TomAtomChConfigType			
	Configure GtmTimerUsed = McuGtmAtomAllocationConf_0/ McuGtmAtomChannelAllocation Conf_0 in GtmTimerConfiguration_0	<pre>static const Mcu_17_Gtm_TomAtomChConfigType Wdg_GtmConfig_0[2] = { /*GTM channel structure for Slow*/ { /*Gtm module used to services wdg*/ MCU_GTM_TIMER_ATOM, } /*GTM channel structure for Fast*/ {</pre>			



Wdg_17_Scu driver

,	
	<pre>/*Gtm module used to services</pre>
	wdg*/
	MCU_GTM_TIMER_ATOM,
	}
	}

1.2.2.2 Member: TimerId

Name	TimerId	TimerId			
Туре	Mcu_17_Gtm_TimerChIdentifier	Туре			
Description	TOM/ATOM channel identifier.				
Verification method	The structure member is general number and channel number.	ted as numeric value used to represent timer module			
Example(s)	Action	Generated output			
	Configure GtmTimerUsed = McuGtmAtomAllocationConf_0 /McuGtmAtomChannelAllocati onConf_4 in GtmTimerConfiguration_0	<pre>/*GTM channel structure for Slow*/ { /* Timer Number Module No Timer Channel No */ 0x4, } /*GTM channel structure for Fast*/ { /* Timer Number Module No Timer Channel No */ 0x4, }</pre>			
	Configure GtmTimerUsed = McuGtmTomAllocationConf_1 /McuGtmTomChannelAllocation Conf_6 in GtmTimerConfiguration_0	<pre>/*GTM channel structure for Slow*/ { /* Timer Number Module No Timer Channel No */ 0x106, } /*GTM channel structure for Fast*/ { /* Timer Number Module No Timer Channel No */ 0x106,,</pre>			

MCAL Configuration Verification Manual for Wdg_17_Scu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Wdg_17_Scu driver

	}

1.2.2.3 **Member: TimerChCtrlReg**

Table 37 **TimerChCtrlReg**

Name Type	TimerChCtrlReg uint32	
Description	TOM/ATOM channel control registers value.	
Verification method	The structure member is generated as value of the control register for TOM/ATOM channel. Steps to calculate TimerChCtrlReg Fixed value for TimerChCtrlReg is 0x00000802 for ATOM and 0x00000800 for TOM Based on the GtmTimerClockSelect, value of clock select is left shifted by 12 and OR'ed with TimerChCtrlReg.	
Example(s)	TImerChCtrlReg = (TImerChCt Action	Generated output

Example(3)	ACCIOII	Generated output
	Configure GtmTimerUsed = McuGtmTomAllocationConf_1 /McuGtmTomChannelAllocation	<pre>/*GTM channel structure for Slow*/ {</pre>
	Conf_6 and GtmTimerClockSelect = GTM_FIXED_CLOCK_2	<pre>/* Ctrl register load value */ 10240, }</pre>
	in GtmTimerConfiguration_0	<pre>/*GTM channel structure for Fast*/ {</pre>
		<pre>/* Ctrl register load value */ 10240,</pre>
		}
	Configure GtmTimerUsed = McuGtmAtomAllocationConf_0	/*GTM channel structure for Slow*/

nConf_0 and

GtmTimerClockSelect =

in GtmTimerConfiguration_0



Wdg_17_Scu driver

Member: TimerChCN0Reg 1.2.2.4

Table 38 Timer(ChCN0Reg	
Name	TimerChCN0Reg	
Туре	uint32	
Description	TOM/ATOM channel CN0 register v	alue.
Verification method	The structure member is generated as value of the CN0 register for TOM/ATOM channel.	
	Note: This macro is not configurable by the user	
Example(s)	Action	Generated output
	Generate configuration file Wdg_17_Scu[_ <variant>]_PBcfg.c</variant>	<pre>/*GTM channel structure for Slow*/ {</pre>
		/*Timer Channel CNO value*/
		0x0U,
		}
		/*GTM channel structure for Fast*/
		{
		/*Timer Channel CNO value*/
		0x0U,
		}

Member: TimerChCM0Reg 1.2.2.5

Table 39 TimerChCM0Reg

Name	TimerChCM0Reg	
Туре	uint32	
Description	TOM/ATOM channel CM0 register value.	
Verification	The structure member is generated as value of the CM0 register for TOM/ATOM channel.	
method	Steps to calculate TimerChCM0Reg	
	GTM frequency calculation	
	fGtm=((McuGTMFrequency * GtmDenominator)/ GtmNumerator)	
	fGtm=(fGtm / GtmClusterDivVal)	
	fGtm= fGtm/ ClockDivider	
	TimerChCM0Reg value is calculated based on RefreshTime. Refresh time can be SlowRefreshTime/ FastRefreshTime depending on the mode of the watchdog.	
	TimerChCM0Reg = ((RefreshTime*1000) * fGtm)/1000)	



xample(s)	Action	Generated output
	Configure GtmTimerUsed = McuGtmAtomAllocationConf_0 / McuGtmAtomChannelAllocatio nConf_0 and GtmTimerClockSelect = GTM_CONFIGURABLE_CLOCK_4 in GtmTimerConfiguration_0 GTM frequency = 50MHZ In GtmGlobalConfiguration_0/ GtmClusterConf/ GtmClusterConf_0/ GtmCmuClusterInputClockDividerEnable= CLS_CLK_CFG_ENABLED_WITH_ DIV_SEL2	<pre>/*GTM channel structure for Slow*/ { /*Timer Channel CMO value*/ 16500000U, } /*GTM channel structure for Fast*/ { /*Timer Channel CMO value*/ 5500000U, }</pre>
	Configure GtmClusterConfClock4Src= CMU_CONF_CLOCK4_SEL0 in GtmGlobalConfiguration/*[1]/GtmCluster Conf/ GtmClusterConf_1/ GtmClusterConfClockSetting In WdgSettingsConfig_0/WdgTrigg erTimerSetting Configure WdgSlowRefreshTime=0.33 WdgFastRefreshTime=0.11	
	Configure GtmTimerUsed = McuGtmAtomAllocationConf_0 / McuGtmAtomChannelAllocatio nConf_0 and GtmTimerClockSelect = GTM_CONFIGURABLE_CLOCK_4 in GtmTimerConfiguration_0	<pre>/*GTM channel structure for Slow*/ { /*Timer Channel CMO value*/ 500000U, } /*GTM channel structure for Fast*/</pre>
	In GtmGlobalConfiguration_0/ GtmClusterConf/ GtmClusterConf_0/ GtmCmuClusterInputClockDivid erEnable= CLS_CLK_CFG_ENABLED_WITHO UT_DIV_SEL1	<pre>{ /*Timer Channel CMO value*/ 400000U, }</pre>



```
Configure GtmClusterConfClock4Src=
CMU_CONF_CLOCK8_SEL1 in
GtmGlobalConfiguration/*[1]/GtmClusterCo
nf/ GtmClusterConf_0/
GtmClusterConfClockSetting
In WdgSettingsConfig_0/WdgTrigg
erTimerSetting
Configure WdgSlowRefreshTime=0.005
WdgFastRefreshTime=0.004
Configure GtmTimerUsed =
                                          /*GTM channel structure for
{\tt McuGtmTomAllocationConf\_1/McuGtm}
                                         Slow*/
TomChannelAllocationConf_1
GtmTimerClockSelect =
                                            /*Timer Channel CMO value*/
GTM_FIXED_CLOCK_2 in
                                              1367U,
GtmTimerConfiguration_0
                                          /*GTM channel structure for
In GtmGlobalConfiguration_0/
                                         Fast*/
GtmClusterConf/ GtmClusterConf_0/
GtmCmuClusterInputClockDivid
                                            /*Timer Channel CMO value*/
erEnable=
                                              781U,
CLS CLK CFG ENABLED WITHO
UT_DIV_SEL1
In GtmGlobalConfiguration_0/
GtmClusterConf/ GtmClusterConf_1/
GtmCmuClusterInputClockDivid
erEnable=
CLS_CLK_CFG_ENABLED_WITH_DIV
_SEL2
Configure GtmCmuFixedClockSel =
CMU_GLOBAL_CLOCK_SEL0 in
GtmGlobalConfiguration_0/
GtmFixedClockSetting
In WdgSettingsConfig_0/WdgTrigg
erTimerSetting
Configure WdgSlowRefreshTime=0.007
WdgFastRefreshTime=0.004
```



Wdg_17_Scu driver

```
Configure GtmTimerUsed =
                                         /*GTM channel structure for
McuGtmTomAllocationConf_1/McuGtm
                                         Slow*/
TomChannelAllocationConf_1
GtmTimerClockSelect =
                                           /*Timer Channel CMO value*/
GTM_FIXED_CLOCK_0 in
                                              3500U,
GtmTimerConfiguration_0
                                         /*GTM channel structure for
In GtmGlobalConfiguration_0/
                                         Fast*/
GtmClusterConf/ GtmClusterConf_0/
GtmCmuClusterInputClockDivid
                                           /*Timer Channel CMO value*/
erEnable=
                                              2000U,
CLS_CLK_CFG_ENABLED_WITHO
UT_DIV_SEL1
Configure
GtmCmuGlobalClockNumerator=100
GtmCmuGlobalClockDenominator = 1 in
GtmGlobalConfiguration/*[1]/McuGtmClockMa
nagementConf/
In GtmGlobalConfiguration_0/
GtmClusterConf/ GtmClusterConf_1/
GtmCmuClusterInputClockDivid
erEnable=
CLS CLK CFG ENABLED WITH DIV
_SEL2
Configure GtmCmuFixedClockSel =
CMU_GLOBAL_CLOCK_SEL0 in
GtmGlobalConfiguration_0/
GtmFixedClockSetting
In WdgSettingsConfig_0/WdgTrigg
erTimerSetting
Configure WdgSlowRefreshTime=0.007
WdgFastRefreshTime=0.004
```

1.2.2.6 Member: TimerChCM1Reg

Table 40 TimerChCM1Reg

Name	TimerChCM1Reg
Туре	uint32



Wdg_17_Scu driver

Description	TOM/ATOM channel CM1 register value.	
Verification method	The structure member is generated as value of the CM1 register for TOM/ATOM channel. Note: This macro is not configurable by the user	
Example(s)	Action Generated output	
	Generate configuration file	/*GTM channel structure for Slow*/
	Wdg_17_Scu[_ <variant>]_PBcfg.c</variant>	{
		/*Timer Channel CM1 value*/
		0x0U,
		}
		/*GTM channel structure for Fast*/
		{
		/*Timer Channel CM1 value*/
		0x0U,
		}

1.2.2.7 Member: TimerChSR0Reg

Table 41 TimerChSR0Reg

Name	TimerChSR0Reg		
Туре	uint32		
Description	TOM/ATOM channel SR0 register value.		
Verification method	The structure member is generated as value of the SR0 register for TOM/ATOM channel. Steps to calculate TimerChCM0Reg • GTM frequency calculation fGtm=((McuGTMFrequency * GtmDenominator)/ GtmNumerator) fGtm=(fGtm / GtmClusterDivVal) fGtm= fGtm/ ClockDivider • TimerChCM0Reg value is calculated based on RefreshTime. Refresh time can be SlowRefreshTime/ FastRefreshTime depending on the mode of the watchdog. TimerChCM0Reg = ((RefreshTime*1000) * fGtm)/1000)		
Example(s)	Action	Generated output	
	Configure GtmTimerUsed = McuGtmAtomAllocationConf_0 / McuGtmAtomChannelAllocatio nConf_0 and GtmTimerClockSelect =	<pre>/*GTM channel structure for Slow*/ { /*Timer Channel CMO value*/</pre>	



```
16500000U,
GTM_CONFIGURABLE_CLOCK_4
in GtmTimerConfiguration_0
                                         }
                                         /*GTM channel structure for
GTM frequency = 50MHZ
                                         Fast*/
In GtmGlobalConfiguration_0/
                                           /*Timer Channel CMO value*/
GtmClusterConf/ GtmClusterConf_0/
                                             5500000U,
GtmCmuClusterInputClockDivid
erEnable=
CLS_CLK_CFG_ENABLED_WITH_
DIV_SEL2
Configure GtmClusterConfClock4Src=
CMU_CONF_CLOCK4_SEL0 in
GtmGlobalConfiguration/*[1]/GtmCluster
Conf/ GtmClusterConf_1/
GtmClusterConfClockSetting
In WdgSettingsConfig_0/WdgTrigg
erTimerSetting
Configure WdgSlowRefreshTime=0.33
WdgFastRefreshTime=0.11
Configure GtmTimerUsed =
                                         /*GTM channel structure for
McuGtmAtomAllocationConf_0
                                        Slow*/
/ McuGtmAtomChannelAllocatio
nConf 0 and
                                           /*Timer Channel CMO value*/
GtmTimerClockSelect =
                                             500000U,
GTM_CONFIGURABLE_CLOCK_4
in GtmTimerConfiguration_0
                                         /*GTM channel structure for
                                        Fast*/
In GtmGlobalConfiguration_0/
                                         {
GtmClusterConf/ GtmClusterConf_0/
                                           /*Timer Channel CMO value*/
GtmCmuClusterInputClockDivid
                                             400000U,
erEnable=
CLS_CLK_CFG_ENABLED_WITHO
UT_DIV_SEL1
Configure GtmClusterConfClock4Src=
CMU_CONF_CLOCK8_SEL1 in
GtmGlobalConfiguration/*[1]/GtmClusterCo
nf/ GtmClusterConf_0/
```



	T
GtmClusterConfClockSetting	
In WdgSettingsConfig_0/WdgTrigg	
erTimerSetting	
Configure WdgSlowRefreshTime=0.005	
WdgFastRefreshTime=0.004	
Configure GtmTimerUsed =	/*GTM channel structure for Slow*/
McuGtmTomAllocationConf_1/McuGtm	
TomChannelAllocationConf_1	{
GtmTimerClockSelect =	/*Timer Channel CMO value*/
GTM_FIXED_CLOCK_2 in	1367U,
GtmTimerConfiguration_0	}
	/*GTM channel structure for
In GtmGlobalConfiguration_0/	Fast*/
GtmClusterConf/ GtmClusterConf_0/	{
GtmCmuClusterInputClockDivid	/*Timer Channel CMO value*/
erEnable=	781U,
CLS_CLK_CFG_ENABLED_WITHO	}
UT_DIV_SEL1	
In GtmGlobalConfiguration_0/	
GtmClusterConf/ GtmClusterConf_1/	
GtmCmuClusterInputClockDivid	
erEnable=	
CLS CLK CFG ENABLED WITH DIV	
SEL2	
CMU_GLOBAL_CLOCK_SEL0 in	
GtmGlobalConfiguration_0/ GtmFixedClockSetting	
- Sam Medicine Carrie	
In WdgSettingsConfig_0/WdgTrigg	
erTimerSetting	
Configure WdgSlowRefreshTime=0.007	
WdgFastRefreshTime=0.004 Configure GtmTimerUsed =	
McuGtmTomAllocationConf_1/McuGtm	/*GTM channel structure for Slow*/
·	
TomChannelAllocationConf_1	(4.7)
GtmTimerClockSelect =	/*Timer Channel CMO value*/



Wdg_17_Scu driver

```
3500U,
GTM_FIXED_CLOCK_0 in
GtmTimerConfiguration_0
                                         }
                                         /*GTM channel structure for
                                         Fast*/
In GtmGlobalConfiguration_0/
GtmClusterConf/ GtmClusterConf_0/
GtmCmuClusterInputClockDivid
                                            /*Timer Channel CMO value*/
erEnable=
                                              2000U,
CLS_CLK_CFG_ENABLED_WITHO
UT_DIV_SEL1
Configure
GtmCmuGlobalClockNumerator=100
GtmCmuGlobalClockDenominator = 1 in
GtmGlobalConfiguration/*[1]/McuGtmClockMa
nagementConf/
In GtmGlobalConfiguration_0/
GtmClusterConf/ GtmClusterConf_1/
GtmCmuClusterInputClockDivid
erEnable=
CLS CLK CFG ENABLED WITH DIV
_SEL2
Configure GtmCmuFixedClockSel =
CMU_GLOBAL_CLOCK_SEL0 in
GtmGlobalConfiguration_0/
GtmFixedClockSetting
In WdgSettingsConfig_0/WdgTrigg
erTimerSetting
Configure WdgSlowRefreshTime=0.007
WdgFastRefreshTime=0.004
```

1.2.2.8 Member: TimerChSR1Reg

Table 42 TimerChSR1Reg

Name	TimerChSR1Reg	
Туре	uint32	
Description	TOM/ATOM channel SR1 register value.	
Verification method	ethod The structure member is generated as value of the SR1 register for TOM/ATOM	

MCAL Configuration Verification Manual for Wdg_17_Scu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



	channel. Note: This macro is not configurable by the user	
Example(s)	Action	Generated output
	Generate configuration file	/*GTM channel structure for Slow*/
	Wdg_17_Scu[_ <variant>]_PBcfg</variant>	3.c {
		/*Timer Channel SR1 value*/
		0x0U,
		}
		/*GTM channel structure for Fast*/
		{
		/*Timer Channel SR1 value*/
		0x0U,
		}



Wdg_17_Scu driver

1.2.2.9 Member: TimerChPortOutConfig

Table 43 TimerChPortOutConfig

Table 43 TimerC	hPortOutConfig	
Name	TimerChPortOutConfig	
Туре	uint32	
Description	TOM/ATOM to port configuration.	
Verification method	The structure member is generated as value of the port configuration for TOM/ATOM	
	Note: This macro is not co	onfigurable by the user
Example(s)	Action	Generated output
	Generate configuration file	/*GTM channel structure for Slow*/
	Wdg_17_Scu[_ <variant>]_PBcfg.c</variant>	{
		/*Channel to Port Value*/
		0x0U,
		}
		/*GTM channel structure for Fast*/
		{
		/*Channel to Port Value*/
		0x0U,
		}
		1

1.2.2.10 Member: TimerChIntEnMode

Table 44 TimerChIntEnMode

Name	TimerChIntEnMode		
Туре	uint8	uint8	
Description	TOM/ATOM channel interrupt ena	TOM/ATOM channel interrupt enable and interrupt mode values.	
Verification method	The structure member is generated as value of the interrupt enable and interrupt mode for TOM/ATOM . Note: This macro is not configurable by the user		
Example(s)	Action	Generated output	
	Generate configuration file	/*GTM channel structure for Slow*/	
	Wdg_17_Scu[_ <variant>]_PBcfg.c</variant>	{	
		/*Timer Channel Interrupt Enable	



Wdg_17_Scu driver

```
value*/
    0x81U,
}
/*GTM channel structure for Fast*/
{
    /*Timer Channel Interrupt Enable
value*/
    0x81U,
}
```

1.2.3 Structure: Wdg_StmConfig_ <x>[_<variant>]

1.2.5	structure. wag_stillcomig_	cture: wug_stilicolling_ \x>[_\varialit>]		
Table 45	Wdg_StmConfig_ <x>[_<variant>]</variant></x>	StmConfig_ <x>[_<variant>]</variant></x>		
Name	Wdg_StmConfig_ <x>[_<variar< th=""><th colspan="2">Wdg_StmConfig_ <x>[_<variant>]</variant></x></th></variar<></x>	Wdg_StmConfig_ <x>[_<variant>]</variant></x>		
Туре	Mcu_17_Stm_TimerConfigTyp	oe		
Description	Contains STM timer configurat	tion information.		
Verification method	WdgTriggerTimerSelection ass post-build variant. For a varian	The generated file has this structure if STM timer is selected as WdgTriggerTimerSelection assigned to Core <x>. <variant> indicates the name of the post-build variant. For a variant-aware configuration the structure name is appended with the variant name. For variant-unaware configuration <variant> is ignored.</variant></variant></x>		
Example(s)	Action	Generated output		
	Configure WdgTriggerTimerSelection = STM_TIMER Allocate STM TIMER 1 in Resource Manager to Core0 In MCU allocate STM CMP0 to Watchdog. (variant-unaware)	<pre>static const Mcu_17_Stm_TimerConfigType Wdg_StmConfig_0 = { /*STM compare Reg */ 0x00000000U, /* StmTimerId*/ 0x1U, /*Cmp Register Id*/ 0x0U, /* Value for the CMCON register */ 0x1FU, /* Reserved */ 0x00U };</pre>		
Configure WdgTriggerTimerSelection = STM_TIMER Allocate STM TIMER 4 in Resource Manager to Core0 In MCU allocate STM CMP1 to Watchdog.	<pre>static const Mcu_17_Stm_TimerConfigType Wdg_StmConfig_0_Petrol = { /*STM compare Reg */ 0x0000000U, /* StmTimerId*/</pre>			



Wdg_17_Scu driver

(variant-aware. Variant name	0x4U,
is 'Petrol')	/*Cmp Register Id*/
	0x1U,
	/st Value for the CMCON register $st/$
	0x1FU,
	/* Reserved */
	0x00U
	};

1.2.3.1 Member: CompareRegVal

Table 46 CompareRegVal

rubic 40 compa	renegrat	circ2 var	
Name	CompareRegVal		
Туре	uint32		
Description	Compare register value for STM timer.		
Verification method	The structure member is generated as value of the compare register for STM timer.		
	Note: This macro is not configurable by the user		
Example(s)	Action	Generated output	
	Generate configuration file	{	
	Wdg_17_Scu[_ <variant>]_PBcfg.c</variant>	/*STM compare Reg */	
		0x0000000U,	
		}	

1.2.3.2 Member: StmTimerId

Table 47 StmTimerId

Name	StmTimerId	
Туре	unsigned_int	
Description	STM timer number configured for Core.	
Verification method	The structure member is generated as value of STM timer configured to Core.	
Example(s)	Action Generated output	
	Configure WdgTriggerTimerSelection = STM_TIMER Allocate STM TIMER 4 in Resource Manager to Core0	<pre>{ /* StmTimerId*/ 0x4U, }</pre>



Wdg_17_Scu driver

1.2.3.3 Member: CMPRegld

Table 48 CMPRegio	Table 48	CMPRegld
-------------------	----------	----------

)· ··	
Name	CMPRegld	
Туре	unsigned_int	
Description	Compare register for STM timer.	
Verification method	The structure member is generated as value of compare register used for STM .	
Example(s)	Action	Generated output
	Configure WdgTriggerTimerSelection = STM_TIMER Allocate STM TIMER 4 in Resource Manager to Core0 In MCU allocate STM CMP1 to Watchdog.	<pre>{ /*Cmp Register Id*/ 0x1U, }</pre>
	Configure WdgTriggerTimerSelection = STM_TIMER Allocate STM TIMER 4 in Resource Manager to Core0 In MCU allocate STM CMP0 to Watchdog.	<pre>{ /*Cmp Register Id*/ 0x0U, }</pre>

1.2.3.4 Member: CmconRegVal

Table 49 CmconRegVal

Tuble 45 Cilicoli	meonice State	
Name	CmconRegVal	
Туре	unsigned_int	
Description	Compare match control register value.	
Verification method	The structure member is generated as value of the compare match control register for STM timer. Note: This macro is not configurable by the user	
Example(s)	Action	Generated output
	Generate configuration file Wdg_17_Scu[_ <variant>]_PBcfg.c</variant>	<pre>{ /* Value for the CMCON register */ 0x1FU, }</pre>



Wdg_17_Scu driver

1.2.3.5 Member: reserved

Table 50	reserved
----------	----------

Tuble 30 Teserve		
Name	reserved	
Туре	unsigned_int	
Description	Reserved.	
Verification method	The structure member is generated as value zero used as reserved value.	
Example(s)	Note: This macro is not configurable by the user Action Generated output	
	Generate configuration file Wdg_17_Scu[_ <variant>]_PBcfg.c</variant>	{

1.3 File: Wdg_17_Scu[_<variant>]_PBcfg.h

The generated header file contains the declaration of the root configuration structure. Post-build time configuration mechanism allows configurable functionality of WDG driver that is deployed as object code. The file is generated in 'inc' folder.

1.3.1 Structure: Wdg_17_Scu_Config_<x>[_<variant>]

Table 1 Wdg_17_Scu_Config_<x>[_<varaint>]

Name	Wdg_17_Scu_Config_ <x>[_<variant>]</variant></x>	
Туре	Wdg_17_Scu_ConfigType	
Description	Root configuration structure of WDG driver which will be used during core specific initialization. (x in the range of 0 to 5)	
Verification method	The generated structure is present in Wdg_17_Scu[_ <variant>]_PBcfg.h file. The <variant> indicates the name of the post-build variant. For a variant-aware configuration the structure name is appended with the variant name. For variant-unaware configuration <variant> is ignored.</variant></variant></variant>	
Example(s)	Action	Generated output
	Configure WDG for Core 0 (variant-unaware)	extern const Wdg_17_Scu_ConfigType Wdg_17_Scu_Config_0;
	Configure WDG for Core 2 (variant-aware. Variant name is 'Petrol')	extern const Wdg_17_Scu_ConfigType Wdg_17_Scu_Config_2_Petrol;

MCAL Configuration Verification Manual for Wdg_17_Scu 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Wdg_17_Scu driver

Revision history

Major changes since the last revision

Date	Version	Description
2023-05-19	V6.0	Document Released.
2023-05-18	V5.1	Documentation updated to change DEM to Productions error where applicable in sections 1.1.17, 1.1.18, 1.1.19, 1.1.20
2020-10-19	v5.0	Document Released
2020-10-16	v4.1	Wdg_17_Scu driver chapter moved from MC- ISAR_TC3xx_Config_Verification_Manual_BASIC.pdf to this document
2019-07-19	v4.0	Updated the version and revision history. No other changes identified compared to the previous version.
2019-02-27	v1.10.0_3.0	Added Pbcfg.h
2019-02-25	v1.10.0_2.0	Section 1.2.2.5, 1.2.2.7 updated for JIRA 0000053912-5573
2019-02-20	v1.10.0_1.0	Initial Version

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2023-05-19 Published by Infineon Technologies AG 81726 Munich, Germany

© 2023 Infineon Technologies AG. All Rights Reserved.

Do you have a question about this document?

Email: erratum@infineon.com

Document reference Doc_Number

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.