

## MCAL Configuration Verification Manual for Eth\_17\_GEthMacV2

## 32-bit TriCore™ AURIX™ TC3xx microcontroller family

### **About this document**

#### Scope and purpose

This Configuration Data Reference document is applicable to all TC3xx devices in the TriCore™ AURIX™ family of 32-bit microcontrollers.

The purpose of this document is to facilitate the integrator to verify the generated code based on the input configuration parameters. This document describes details of structures, defines, macros and variables generated from the configuration parameters.

#### **Intended audience**

This document is intended for integrators who need to understand the logic of the generated configuration code of AURIX™ AUTOSAR MCAL.

#### **Reference documents**

This document should be read in conjunction with the following documents:

• AURIX™ TC3XX MCAL User Manual Eth\_17\_GEthMacV2

# MCAL Configuration Verification Manual for Eth\_17\_GEthMacV2 32-bit TriCore™ AURIX™ TC3xx microcontroller family



## **Table of contents**

## **Table of contents**

Abou	t this document	1
Table	e of contents	2
1	Eth_17_GEthMacV2 driver	5
1.1	File: Eth_17_GEthMacV2_Cfg.h	
1.1.1	Macro: ETH_17_GETHMACV2_AR_RELEASE_MAJOR_VERSION	
1.1.2	Macro: ETH_17_GETHMACV2_AR_RELEASE_MINOR_VERSION	
1.1.3	Macro: ETH_17_GETHMACV2_AR_RELEASE_REVISION_VERSION	
1.1.4	Macro: ETH_17_GETHMACV2_SW_MAJOR_VERSION	
1.1.5	Macro: ETH_17_GETHMACV2_SW_MINOR_VERSION	
1.1.6	Macro: ETH_17_GETHMACV2_SW_PATCH_VERSION	
1.1.7	Macro: ETH_17_GETHMACV2_DEV_ERROR_DETECT	
1.1.8	Macro: ETH_17_GETHMACV2_VERSION_INFO_API	
1.1.9	Macro: Eth_17_GEthMacV2Conf_EthCtrlConfig_ <container name=""></container>	8
1.1.10		
1.1.11	L Macro: ETH_17_GETHMACV2_ENA_MII_API	8
1.1.12	Macro: ETH_17_GETHMACV2_RX_IRQHDLR	9
1.1.13	Macro: ETH_17_GETHMACV2_TX_IRQHDLR	9
1.1.14	4 Macro: ETH_17_GETHMACV2_MAXTIMEOUT_COUNT	9
1.1.15	Macro: ETH_17_GETHMACV2_SWT_MANAGEMENT_SUPPORT	10
1.1.16	Macro: ETH_17_GETHMACV2_FIFO <ingressfifoindex>_CTRL<ctrlindex>_RXBUF_COUNT</ctrlindex></ingressfifoindex>	10
1.1.17	7 Macro: ETH_17_GETHMACV2_FIFO <ingressfifoindex>_CTRL<ctrlindex>_RXBUF_SIZE</ctrlindex></ingressfifoindex>	11
1.1.18	Macro: ETH_17_GETHMACV2_CTRL <ctrlindex>_RXFIFO_CFGD</ctrlindex>	12
1.1.19	Macro: ETH_17_GETHMACV2_FIFO <egressfifoindex>_CTRL<ctrlindex>_TXBUF_COUNT</ctrlindex></egressfifoindex>	12
1.1.20	Macro: ETH_17_GETHMACV2_FIFO <egressfifoindex>_CTRL<ctrlindex>_TXBUF_SIZE</ctrlindex></egressfifoindex>	13
1.1.21		
1.1.22		
1.1.23		
1.1.24		
1.1.25		
1.1.26		
1.1.27		
1.1.28		
1.1.29		
1.1.30		
1.1.31		
1.1.32		
1.1.33		
1.1.34		
1.1.35		
1.1.36		
1.1.37		
1.1.38		
1.1.39		
1.1.40		
1.1.41		
1.1.42		
1.2	File: Eth_17_GEthMacV2[_ <variant>]_PBcfg.c</variant>	23

# MCAL Configuration Verification Manual for Eth\_17\_GEthMacV2 32-bit TriCore™ AURIX™ TC3xx microcontroller family



## Table of contents

1.2.1	Structure: Eth_17_GEthMacV2_TxFifoCfgCtrl <ctrlldx>[_Variant][Egress FIFO count]</ctrlldx>	23
1.2.1.1	Member: HiCredit	28
1.2.1.2	Member: LoCredit	28
1.2.1.3	Member: NumOfTxBuffers	29
1.2.1.4	Member: TxBufferSize	29
1.2.1.5	Member: TxBufferAlignSize	30
1.2.1.6	Member: IdleSlopeCredit	30
1.2.1.7	Member: SendSlopeCredit	31
1.2.1.8	Member: TxFifoldx	31
1.2.1.9	Member: TxDmaChnlWght	32
1.2.1.10	Member: TxQueueMode	32
1.2.1.11	Member: TxQueueSize	33
1.2.2	Array: Eth_17_GEthMacV2_TxFifoChnlMapCtrl <ctrlidx>[_Variant][Egress FIFO count]</ctrlidx>	34
1.2.3	Array: Eth_17_GEthMacV2_TxChnlFifoMapCtrl <ctrlidx>[_Variant][Max supported DMA</ctrlidx>	
	channels]	
1.2.4	Array: Eth_17_GEthMacV2_TxPrioFifoMapCtrl <ctrlidx>[_Variant][Max supported priorities].</ctrlidx>	
1.2.5	Structure: Eth_17_GEthMacV2_RxFifoCfgCtrl <ctrlldx>[_Variant][Ingress FIFO count]</ctrlldx>	
1.2.5.1	Member: NumOfRxBuffers	
1.2.5.2	Member: RxBufferSize	
1.2.5.3	Member: RxBufferAlignSize	
1.2.5.4	Member: RxFifoldx	
1.2.5.5	Member: RxFifoPriority	
1.2.5.6	Member: RxQueueSize	
1.2.6	Array: Eth_17_GEthMacV2_RxFifoChnlMapCtrl <ctrlidx>[_Variant][Ingress FIFO count]</ctrlidx>	43
1.2.7	Array: Eth_17_GEthMacV2_RxChnlFifoMapCtrl <ctrlidx>[_Variant][Max supported DMA</ctrlidx>	
	channels]	
1.2.8	Structure: Eth_17_GEthMacV2_CoreCtrlCfgCore <core id="">[_Variant][Max controllers configu</core>	
	to the core]	
1.2.8.1	Member: EthSkewDelay	
1.2.8.2	Member: EthGptclRegVal	
1.2.8.3	Member: EthBkRegWrWaitTime	
1.2.8.4	Member: EthTxFifoCfgPtr	
1.2.8.5	Member: EthTxFifoChnlMapPtr	
1.2.8.6	Member: EthTxChnlFifoMapPtr	
1.2.8.7	Member: EthTxPrioFifoMapPtr	
1.2.8.8	Member: EthRxFifoCfgPtr	
1.2.8.9	Member: EthRxFifoChnlMapPtr	
1.2.8.10	Member: EthRxChnlFifoMapPtr	
1.2.8.11	Member: EthCtrlProperties	
1.2.8.12	Member: EthDemAccess	
1.2.8.13	Member: EthDemFramesLost	
1.2.8.14	Member: EthDemAlignment	
1.2.8.15	Member: EthDemCRC	
1.2.8.16	Member: EthDemUndersize	
1.2.8.17	Member: EthDemOversize	
1.2.8.18	Member: EthDemSingleCollision	
1.2.8.19	Member: EthDemMultipleCollision	
1.2.8.20	Member: EthDemLateCollision	
1.2.8.21	Member: EthMacAddress [6]	
1.2.8.22	Member: EthCtrlIdx	61

# MCAL Configuration Verification Manual for Eth\_17\_GEthMacV2 32-bit TriCore™ AURIX™ TC3xx microcontroller family



### **Table of contents**

1.2.8.23	Member: EthNumTxChnls	61
1.2.8.24	Member: EthDmaTxArbAlg	62
1.2.8.25	Member: EthMtlTxSchAlg	62
1.2.8.26	Member: EthNumRxChnls	63
1.2.8.27	Member: EthUntagRxQueue	63
1.2.8.28	Member: EthMdcRegVal	63
1.2.9	Structure: Eth_17_GEthMacV2_ConfigCore <core id="">[_Variant]</core>	64
1.2.9.1	Member: EthCoreCntrlPtr	
1.2.9.2	Member: EthMaxControllers	65
1.2.10	Structure: Eth_17_GEthMacV2_Config[_Variant]	
1.2.10.1	Member: EthCoreAdd[ETH_17_GETHMACV2_MAX_CORES]	67
1.2.10.2	Member: EthNodeIdxMapPtr	
1.2.11	Array: Eth_17_GEthMacV2_ControllerIndexMap[_Variant][Max Controllers]	68
1.3	File: Eth_17_GEthMacV2[_ <variant>]_PBcfg.h</variant>	69
1.3.1	Structure: Eth_17_GEthMacV2_Config[_ <variant>]</variant>	69
Revision l	nistory	70

## MCAL Configuration Verification Manual for Eth\_17\_GEthMacV2 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Eth\_17\_GEthMacV2 driver

## 1 Eth\_17\_GEthMacV2 driver

This chapter describes the details of the configuration data generated from the Eth\_17\_GEthMacV2 driver.

## 1.1 File: Eth\_17\_GEthMacV2\_Cfg.h

The generated header file contains all pre-compile configuration parameters. Pre-compile time configuration allows decoupling of the static configuration from implementation. The file is generated in 'inc' folder.

## 1.1.1 Macro: ETH\_17\_GETHMACV2\_AR\_RELEASE\_MAJOR\_VERSION

Table 1 ETH\_17\_GETHMACV2\_AR\_RELEASE\_MAJOR\_VERSION

Name	ETH_17_GETHMACV2_AR_RELEASE_MAJOR_VERSION		
Description	Major version number of AUTOSAR release on which the Eth_17_GEthMacV2 implementation is based on.		
Verification method	The macro is generated with the value present in 'CommonPublishedInformation/ArMajorVersion'.  Note: The macro is not user configurable.		
Example(s)	Action Generated output		
	Generate Eth_17_GEthMacV2_Cfg.h file with ArMajorVersion 4	#define ETH_17_GETHMACV2_AR_RELEASE_MAJOR_VERSION (4U)	

## 1.1.2 Macro: ETH\_17\_GETHMACV2\_AR\_RELEASE\_MINOR\_VERSION

#### Table 2 ETH\_17\_GETHMACV2\_AR\_RELEASE\_MINOR\_VERSION

Name	ETH_17_GETHMACV2_AR_RELEASE_MINOR_VERSION	
Description	Minor version number of AUTOSAR release on which the Eth_17_GEthMacV2 implementation is based on.	
Verification method	The macro is generated with the value present in 'CommonPublishedInformation/ArMinorVersion'.  Note: The macro is not user configurable.	
Example(s)	Action	Generated output
	Generate Eth_17_GEthMacV2_Cfg.h file with ArMinorVersion 4	#define ETH_17_GETHMACV2_AR_RELEASE_MINOR_VERSION (4U)

## MCAL Configuration Verification Manual for Eth\_17\_GEthMacV2 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Eth\_17\_GEthMacV2 driver

## 1.1.3 Macro: ETH\_17\_GETHMACV2\_AR\_RELEASE\_REVISION\_VERSION

## Table 3 ETH\_17\_GETHMACV2\_AR\_RELEASE\_REVISION\_VERSION

Name	ETH_17_GETHMACV2_AR_R	ETH_17_GETHMACV2_AR_RELEASE_REVISION_VERSION	
Description	Revision version number of AUTOSAR release on which the Eth_17_GEthMacV2 implementation is based on.		
Verification method	The macro is generated with the value present in 'CommonPublishedInformation/ArPatchVersion'.  Note: The macro is not user configurable.		
Example(s)	s) Action Generated output		
	Generate Eth_17_GEthMacV2_Cfg.h file with ArPatchVersion 0  #define ETH_17_GETHMACV2_AR_RELEASE_REVISION_VERSIO (0U)		

### 1.1.4 Macro: ETH\_17\_GETHMACV2\_SW\_MAJOR\_VERSION

### Table 4 ETH\_17\_GETHMACV2\_SW\_MAJOR\_VERSION

· <u> </u>		
Name	ETH_17_GETHMACV2_SW_MAJOR_VERSION	
Description	Major version number of the Eth_17_GEthMacV2 module.	
Verification method	The macro is generated with the value present in 'CommonPublishedInformation/SwMajorVersion'.  Note: The macro is not user configurable.	
Example(s)	Action Generated output	
	Generate Eth_17_GEthMacV2_Cfg.h file with SwMajorVersion 20	#define ETH_17_GETHMACV2_SW_MAJOR_VERSION (20U)

## 1.1.5 Macro: ETH\_17\_GETHMACV2\_SW\_MINOR\_VERSION

### Table 5 ETH\_17\_GETHMACV2\_SW\_MINOR\_VERSION

Name	ETH_17_GETHMACV2_SW_MINOR_VERSION		
Description	Minor version number of the Eth_17_GEthMacV2 module.		
Verification method	The macro is generated with the value present in 'CommonPublishedInformation/SwMinorVersion'.  Note: The macro is not user configurable.		
Example(s)	Action Generated output		
	Generate Eth_17_GEthMacV2_Cfg.h file with SwMinorVersion 0	#define ETH_17_GETHMACV2_SW_MINOR_VERSION (0U)	

## MCAL Configuration Verification Manual for Eth\_17\_GEthMacV2 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Eth\_17\_GEthMacV2 driver

## 1.1.6 Macro: ETH\_17\_GETHMACV2\_SW\_PATCH\_VERSION

#### Table 6 ETH\_17\_GETHMACV2\_SW\_PATCH\_VERSION

Name	ETH_17_GETHMACV2_SW_PATCH_VERSION	
Description	Patch version number of the Eth_17_GEthMacV2 module.	
Verification method	The macro is generated with the value present in 'CommonPublishedInformation/SwPatchVersion'.  Note: The macro is not user configurable.	
Example(s)	Action Generated output	
	Generate Eth_17_GEthMacV2_Cfg.h file with SwPatchVersion 1	#define ETH_17_GETHMACV2_SW_PATCH_VERSION (1U)

## 1.1.7 Macro: ETH\_17\_GETHMACV2\_DEV\_ERROR\_DETECT

### Table 7 ETH\_17\_GETHMACV2\_DEV\_ERROR\_DETECT

Name	ETH_17_GETHMACV2_DEV_ERROR_DETECT		
Description	Enables/disables the Development Error Detection.		
Verification method	The macro is generated as STD_ON if EthDevErrorDetect configuration parameter is set to 'True' else the macro is generated as STD_OFF.		
Example(s)	Action	Generated output	
	Set EthDevErrorDetect as True	#define ETH_17_GETHMACV2_DEV_ERROR_DETECT (STD_ON)	
C 1511 D . 5 . D . 1		#define ETH_17_GETHMACV2_DEV_ERROR_DETECT (STD_OFF)	

## 1.1.8 Macro: ETH\_17\_GETHMACV2\_VERSION\_INFO\_API

### Table 8 ETH\_17\_GETHMACV2\_VERSION\_INFO\_API

Name	ETH_17_GETHMACV2_VERSION_INFO_API		
Description	Enables/ disables the Eth_17_GE	thMacV2_GetVersionInfo API	
Verification method	The macro is generated as STD_ON if EthVersionInfoApi configuration parameter is set to 'True' else the macro is generated as STD_OFF.		
Example(s)	Action Generated output		
	Set EthVersionInfoApi as True	#define ETH_17_GETHMACV2_VERSION_INFO_API (STD_ON)	
	Set EthVersionInfoApi as False	#define ETH_17_GETHMACV2_VERSION_INFO_API (STD_OFF)	



Eth\_17\_GEthMacV2 driver

## 1.1.9 Macro: Eth\_17\_GEthMacV2Conf\_EthCtrlConfig\_<Container Name>

## Table 9 Eth\_17\_GEthMacV2Conf\_EthCtrlConfig\_<Container Name>

Name	Eth_17_GEthMacV2Conf_EthCtrlConfig_ <container name=""></container>		
Description	The macro is the symbolic name generated for the configuration parameter EthCtrlIdx		
Verification method	The macro is generated with a numeric value that is configured in EthCtrlldx. < Container Name > is the name of the Ethernet controller container.		
Example(s)	Action  If EthCtrlIdx is 1 and Ethernet controller container name is EthCtrlConfig_0	#define Eth_17_GEthMacV2Conf_EthCtrlConfig_EthCtrlConfig_0 (1U)	

## 1.1.10 Macro: ETH\_17\_GETHMACV2\_INDEX

### Table 10 ETH\_17\_GETHMACV2\_INDEX

Name	ETH_17_GETHMACV2_INDEX	
Description	Ethernet driver instance ID.	
Verification method	The macro is generated as a numeric value that is set in the configuration parameter 'EthGeneral/EthIndex'	
Example(s)	Action Generated output	
	Set EthIndex as 0	#define ETH_17_GETHMACV2_INDEX (0U)
Set EthIndex as 5 #define ETH_17_GETHMA		#define ETH_17_GETHMACV2_INDEX (5U)

## 1.1.11 Macro: ETH\_17\_GETHMACV2\_ENA\_MII\_API

### Table 11 ETH\_17\_GETHMACV2\_ENA\_MII\_API

	1		
Name	ETH_17_GETHMACV2_ENA_MII_API		
Description	Enables/ disables Eth_17_GEthMacV2_WriteMii and Eth_17_GEthMacV2_ReadMii APIs		
Verification method	The macro is generated as STD_ON if EthCtrlEnableMii configuration parameter is set to 'True' else the macro is generated as STD_OFF.		
Example(s)	Action	Generated output	
	Set EthCtrlEnableMii as True	#define ETH_17_GETHMACV2_ENA_MII_API (STD_ON)	
	Set EthCtrlEnableMii as False	#define ETH_17_GETHMACV2_ENA_MII_API (STD_OFF)	



Eth\_17\_GEthMacV2 driver

## 1.1.12 Macro: ETH\_17\_GETHMACV2\_RX\_IRQHDLR

### Table 12 ETH\_17\_GETHMACV2\_RX\_IRQHDLR

Name	ETH_17_GETHMACV2_RX_IRQHDLR	
Description	Enables/ disables the receive interrupt handler Eth_17_GEthMacV2_RxDmaIrqHdlr	
Verification method	The macro is generated as STD_ON if EthCtrlEnableRxInterrupt configuration parameter is set to 'True' for any of the configured Ethernet controllers else the macro is generated as STD_OFF.	
Example(s)	Action	Generated output
	Set EthCtrlEnableRxInterrupt as True for any controller configured within EthCtrlConfig container	#define ETH_17_GETHMACV2_RX_IRQHDLR (STD_ON)
	Set EthCtrlEnableRxInterrupt as False for all controllers configured within EthCtrlConfig container	#define ETH_17_GETHMACV2_RX_IRQHDLR (STD_OFF)

## 1.1.13 Macro: ETH\_17\_GETHMACV2\_TX\_IRQHDLR

### Table 13 ETH\_17\_GETHMACV2\_TX\_IRQHDLR

Name	ETH_17_GETHMACV2_TX_IRQHDLR	
Description	Enables/ disables the transmit interrupt handler Eth_17_GEthMacV2_TxDmaIrqHdlr	
Verification method	The macro is generated as STD_ON if EthCtrlEnableTxInterrupt configuration parameter is set to 'True' for any of the configured Ethernet controllers else the macro is generated as STD_OFF.	
Example(s) Action		Generated output
	Set EthCtrlEnableTxInterrupt as True for any controller configured within EthCtrlConfig container	#define ETH_17_GETHMACV2_TX_IRQHDLR (STD_ON)
	Set EthCtrlEnableTxInterrupt as False for all controllers configured within EthCtrlConfig container	#define ETH_17_GETHMACV2_TX_IRQHDLR (STD_OFF)

## 1.1.14 Macro: ETH\_17\_GETHMACV2\_MAXTIMEOUT\_COUNT

## Table 14 ETH\_17\_GETHMACV2\_MAXTIMEOUT\_COUNT

Name	ETH_17_GETHMACV2_MAXTIMEOUT_COUNT
Description	Specifies maximum timeout count in nanoseconds to wait for hardware timeout
Verification method	The macro is generated as the value set in the configuration parameter 'EthGeneral/EthTimeoutCount'.

## MCAL Configuration Verification Manual for Eth\_17\_GEthMacV2 32-bit TriCore™ AURIX™ TC3xx microcontroller family



### Eth\_17\_GEthMacV2 driver

Example(s)	Action	Generated output
	Set EthTimeoutCount as 100	#define ETH_17_GETHMACV2_MAXTIMEOUT_COUNT (100U)
	Set EthTimeoutCount as 4294967295	#define ETH_17_GETHMACV2_MAXTIMEOUT_COUNT (4294967295U)

## 1.1.15 Macro: ETH\_17\_GETHMACV2\_SWT\_MANAGEMENT\_SUPPORT

#### Table 15 ETH\_17\_GETHMACV2\_SWT\_MANAGEMENT\_SUPPORT

Name	ETH_17_GETHMACV2_SWT_MANAGEMENT_SUPPORT		
Description	Enables/ disables the Ethernet Sv	Enables/ disables the Ethernet Switch Management support functionality	
Verification method	The macro is generated as STD_ON if the configuration parameter 'EthSwtGeneral/EthSwtManagementSupportApi' within the EthSwt module is set to 'True' else the macro is generated as STD_OFF. If the EthSwt module is not added to the configuration project, the macro is generated as STD_OFF.		
Example(s) Action Generated output		Generated output	
	Set EthSwtManagementSupportApi (within the EthSwt module) as True	#define ETH_17_GETHMACV2_SWT_MANAGEMENT_SUPPORT (STD_ON)	
	Set EthSwtManagementSupportApi (within the EthSwt module) as False	#define ETH_17_GETHMACV2_SWT_MANAGEMENT_SUPPORT (STD_OFF)	
	Do not include the EthSwt module in the project configuration.	#define ETH_17_GETHMACV2_SWT_MANAGEMENT_SUPPORT (STD_OFF)	

### 1.1.16 Macro:

# ETH\_17\_GETHMACV2\_FIFO<IngressFifoIndex>\_CTRL<CtrlIndex>\_RXBU F\_COUNT

Table 16 ETH\_17\_GETHMACV2\_FIFO<IngressFifoIndex>\_CTRL<CtrlIndex>\_RXBUF\_COUNT

Example(s)	Action	Generated output	
Verification method	<u> </u>	The macro is generated as a numeric value which is configured in the configuration parameter 'EthCtrlConfigIngressFifo/EthCtrlConfigIngressFifoBufTotal' for an ingress FIFO.	
Description		Indicates the total number of buffers configured within the ingress FIFO with <ingressfifoindex> for the Eth controller with <ctrlindex>.</ctrlindex></ingressfifoindex>	
Name	ETH_17_GETHMACV2_FIFO <ingre< th=""><th colspan="2">ETH_17_GETHMACV2_FIFO<ingressfifoindex>_CTRL<ctrlindex>_RXBUF_COUNT</ctrlindex></ingressfifoindex></th></ingre<>	ETH_17_GETHMACV2_FIFO <ingressfifoindex>_CTRL<ctrlindex>_RXBUF_COUNT</ctrlindex></ingressfifoindex>	



## Eth\_17\_GEthMacV2 driver

Set EthCtrlConfigIngressFifoBufTotal as 4 for ingress FIFO with EthCtrlConfigIngressFifoIdx 0 for EthCtrlIdx 0.	#define ETH_17_GETHMACV2_FIFO0_CTRL0_RXBUF_COUNT (4U)
Set EthCtrlConfigIngressFifoBufTotal as 255 for ingress FIFO with EthCtrlConfigIngressFifoIdx 3 for EthCtrlIdx 1.	#define ETH_17_GETHMACV2_FIFO3_CTRL1_RXBUF_COUNT (255U)

#### 1.1.17 Macro:

## ETH\_17\_GETHMACV2\_FIFO<IngressFifoIndex>\_CTRL<CtrlIndex>\_RXBU

Table 17	ETH_17_GET	HMACV2_FIFO <ingressfifoindex>_0</ingressfifoindex>	CTRL <ctrlindex>_RXBUF_SIZE</ctrlindex>
Name	ETH_17_GE	THMACV2_FIFO <ingressfifoindex>_C</ingressfifoindex>	TRL <ctrlindex>_RXBUF_SIZE</ctrlindex>
Descriptio n	Total size of RAM allocated for the configured buffers of ingress FIFO with <ingressfifoindex> for the Eth controller with <ctrlindex>.</ctrlindex></ingressfifoindex>		
Verificatio n method			
Example(s	Action		Generated output
)	Set EthCtrlConfigIngressFifoBufTotal to 255 and EthCtrlConfigIngressFifoBufLenByte to 1522 for ingress FIFO with EthCtrlConfigIngressFifoIdx 0 for EthCtrlIdx 0		#define ETH_17_GETHMACV2_FIFO0_CTRL0_RXBUF_SI ZE (389640U)
	Note:	8 byte alignment for EthCtrlConfigIngressFifoBufLenBy te: if (EthCtrlConfigIngressFifoBufLenB yte mod 8!=0) then ((1522/8)+1)*8 = 191 * 8 = 1528	
	EthCtrlConfi	onfigIngressFifoBufTotal to 1 and gIngressFifoBufLenByte to 1522 for with EthCtrlConfigIngressFifoIdx 2 x 1	#define ETH_17_GETHMACV2_FIFO2_CTRL1_RXBUF_SI ZE (1528U)



### Eth\_17\_GEthMacV2 driver

Note:	8 byte alignment for EthCtrlConfigIngressFifoBufLenBy te: if (EthCtrlConfigIngressFifoBufLenB yte mod 8!=0) then ((1522/8)+1)*8 = 191 * 8 = 1528	
Set EthCtrlConfigIngressFifoBufTotal to 4 and EthCtrlConfigIngressFifoBufLenByte to 64 for ingress FIFO with EthCtrlConfigIngressFifoIdx 1 for EthCtrlIdx 0		#define ETH_17_GETHMACV2_FIFO2_CTRL1_RXBUF_SI ZE (256U)
Note:	EthCtrlConfigIngressFifoBufLenBy te is 8 byte aligned	

## 1.1.18 Macro: ETH\_17\_GETHMACV2\_CTRL<CtrlIndex>\_RXFIFO\_CFGD

### Table 18 ETH\_17\_GETHMACV2\_CTRL<Ctrlindex>\_RXFIFO\_CFGD

Name	ETH_17_GETHMACV2_CTRL <ctrlindex>_RXFIFO_CFGD</ctrlindex>	
Description	Indicates the total number of ingress FIFOs configured for the Eth controller with <ctrlindex>.</ctrlindex>	
Verification method	The macro is generated as a numeric value that corresponds to the number of ingress FIFO containers 'EthCtrlConfigIngressFifo' configured.	
Example(s)	Action Generated output	
	Configure one ingress FIFO container EthCtrlConfigIngressFifo for EthCtrlIdx 0.	#define ETH_17_GETHMACV2_CTRL0_RXFIFO_CFGD (1U)
	Configure 4 ingress FIFO containers EthCtrlConfigIngressFifo for EthCtrlldx 1.	#define ETH_17_GETHMACV2_CTRL1_RXFIFO_CFGD (4U)

## 1.1.19 Macro:

# ETH\_17\_GETHMACV2\_FIFO<EgressFifoIndex>\_CTRL<CtrlIndex>\_TXBUF \_COUNT

### Table 19 ETH\_17\_GETHMACV2\_FIFO<EgressFifoIndex>\_CTRL<CtrlIndex>\_TXBUF\_COUNT

Name	ETH_17_GETHMACV2_FIFO <egressfifoindex>_CTRL<ctrlindex>_TXBUF_COUNT</ctrlindex></egressfifoindex>
-	Indicates the total number of buffers configured within the egress FIFO with <egressfifoindex> for the Eth controller with <ctrlindex>.</ctrlindex></egressfifoindex>



## Eth\_17\_GEthMacV2 driver

Verification method	The macro is generated as a numeric value which is configured in the configuration parameter 'EthCtrlConfigEgressFifo/EthCtrlConfigEgressFifoBufTotal' for an egress FIFO.	
Example(s)	Action	Generated output
	Set EthCtrlConfigEgressFifoBufTotal as 4 for egress FIFO with EthCtrlConfigEgressFifoIdx 0 for EthCtrlIdx 0.	#define ETH_17_GETHMACV2_FIFO0_CTRL0_TXBUF_COUNT (4U)
	Set EthCtrlConfigEgressFifoBufTotal as 255 for egress FIFO with EthCtrlConfigEgressFifoIdx 3 for EthCtrlIdx 1.	#define ETH_17_GETHMACV2_FIFO3_CTRL1_TXBUF_COUNT (255U)

### 1.1.20 Macro:

# ETH\_17\_GETHMACV2\_FIFO<EgressFifoIndex>\_CTRL<CtrlIndex>\_TXBUF \_SIZE

## Table 20 ETH\_17\_GETHMACV2\_FIFO<EgressFifoIndex>\_CTRL<CtrlIndex>\_TXBUF\_SIZE

Name	ETH_17_GETHN	/IACV2_FIFO <egressfifoindex>_C</egressfifoindex>	FRL <ctrlindex>_TXBUF_SIZE</ctrlindex>
Descriptio n	Total size of RAM allocated for the configured buffers of egress FIFO with <egressfifoindex> for the Eth controller with <ctrlindex>.</ctrlindex></egressfifoindex>		
Verificatio n method	The macro is generated as the total transmit buffer size with 8 byte alignment required for an egress FIFO (value of the macro is a product of the values provided in EthCtrlConfigEgressFifoBufTotal and EthCtrlConfigEgressFifoBufLenByte configuration parameters for the egress FIFO).		
	Note: If EthCtrlConfigEgressFifoBufLenByte is not 8-byte aligned, it is changed to not byte aligned value. This is done to align the Tx buffers on 8-byte aligned address for maximum hardware performance.		align the Tx buffers on 8-byte aligned addresses
Example(s	Action		Generated output
)	EthCtrlConfigE	igEgressFifoBufTotal to 255 and gressFifoBufLenByte to 1522 for h EthCtrlConfigEgressFifoIdx 0	#define ETH_17_GETHMACV2_FIFO0_CTRL0_TXBUF_S ZE (389640U)
		8 byte alignment for EthCtrlConfigEgressFifoBufLenBy te: if (EthCtrlConfigEgressFifoBufLenB yte mod 8!=0) then ((1522/8)+1)*8 = 191 * 8 = 1528	
	EthCtrlConfigE	igEgressFifoBufTotal to 1 and gressFifoBufLenByte to 1522 for h EthCtrlConfigEgressFifoIdx 2	#define ETH_17_GETHMACV2_FIFO2_CTRL1_TXBUF_S ZE (1528U)

## MCAL Configuration Verification Manual for Eth\_17\_GEthMacV2 32-bit TriCore™ AURIX™ TC3xx microcontroller family



### Eth\_17\_GEthMacV2 driver

Note:	8 byte alignment for EthCtrlConfigEgressFifoBufLenBy te:if (EthCtrlConfigEgressFifoBufLenB yte mod 8!=0) then ((1522/8)+1)*8 = 191 * 8 = 1528	
Set EthCtrlConfigEgressFifoBufTotal to 4 and EthCtrlConfigEgressFifoBufLenByte to 64 for egress FIFO with EthCtrlConfigEgressFifoIdx 1 for EthCtrlIdx 0		#define ETH_17_GETHMACV2_FIFO2_CTRL1_TXBUF_SI ZE (256U)
Note:	EthCtrlConfigEgressFifoBufLenBy te is 8 byte aligned	

## 1.1.21 Macro: ETH\_17\_GETHMACV2\_CTRL<CtrlIndex>\_TXFIFO\_CFGD

### Table 21 ETH\_17\_GETHMACV2\_CTRL<Ctrlindex>\_TXFIFO\_CFGD

Name	ETH_17_GETHMACV2_CTRL <ctrlindex>_TXFIFO_CFGD</ctrlindex>	
Description	Indicates the total number of egress FIFOs configured for the Eth controller with	

## 1.1.22 Macro: ETH\_17\_GETHMACV2\_FSPB\_PERIOD\_IN\_NANOSEC

## Table 22 ETH\_17\_GETHMACV2\_FSPB\_PERIOD\_IN\_NANOSEC

Name	ETH_17_GETHMACV2_FSPB_PERIOD_IN_NANOSEC
Description	SPB frequency in nanoseconds.
Verification method	The macro is generated as the time period value in nanoseconds of the frequency value configured by the user in EthPeripheralBusFrequency configuration parameter which in turn refers McuSPBFrequency configuration parameter in the MCU module.

# MCAL Configuration Verification Manual for Eth\_17\_GEthMacV2 32-bit TriCore™ AURIX™ TC3xx microcontroller family



## Eth\_17\_GEthMacV2 driver

Example(s)	Action	Generated output
	EthPeripheralBusFrequency = McuSPBFrequency = 1000000000	#define ETH_17_GETHMACV2_FSPB_PERIOD_IN_NANOSEC (10U)
	EthSpbPeriodInNanoSeconds =10000000000/ EthPeripheralBusFrequency =10	
	EthPeripheralBusFrequency = McuSPBFrequency = 50000000	#define ETH_17_GETHMACV2_FSPB_PERIOD_IN_NANOSEC (20U)
	EthSpbPeriodInNanoSeconds =1000000000/ EthPeripheralBusFrequency	
	=20	

## 1.1.23 Macro: ETH\_17\_GETHMACV2\_TIMESTAMP\_ADDEND\_VAL

## Table 23 ETH\_17\_GETHMACV2\_TIMESTAMP\_ADDEND\_VAL

Name	ETH_17_GETHMACV2_TIMESTAN	/IP_ADDEND_VAL
Description	Timestamp Addend register value required for fine update to achieve 20 naneseconds resolution	
Verification method	The macro is generated as the value computed using the below equation: value = (4294967295)/ (EthOperateFrequency / 50 MHz) , where, EthOperateFrequency is the frequency value configured by the user in EthOperationFrequency configuration parameter which in turn refers McuGEthFrequency configuration parameter in the MCU module.	
Example(s)	Action  EthOperateFrequency =  McuGEthFrequency =  150000000  EthAddendValue = 4294967295/ (150000000/ 50000000)  = 1431655765	#define ETH_17_GETHMACV2_TIMESTAMP_ADDEND_VAL (1431655765U)
	EthOperateFrequency = McuGEthFrequency = 1000000000  EthAddendValue = 4294967295/ (100000000/ 50000000) = 2147483647	#define ETH_17_GETHMACV2_TIMESTAMP_ADDEND_VAL (2147483647U)



Eth\_17\_GEthMacV2 driver

## 1.1.24 Macro: ETH\_17\_GETHMACV2\_KRNLRST\_RGMII\_WAITCNT

## Table 24 ETH\_17\_GETHMACV2\_KRNLRST\_RGMII\_WAITCNT

Name	ETH_17_GETHMACV2_KRNLRST_RGMII_WAITCNT	
Description	Wait time in nanoseconds after a kernel reset in RGMII mode	
Verification method	The macro is generated as 35 times the time period value in nanoseconds of the frequency value configured by the user in EthPeripheralBusFrequency configuration parameter which in turn refers McuSPBFrequency configuration parameter in the MCU module, that is, generated value = 35 fSPB cycles.	
Example(s)	Action	Generated output
	EthPeripheralBusFrequency = McuSPBFrequency = 100000000  WaitCnt = 35 * EthSpbPeriodInNanoSeconds = 35 * (1000000000/ EthPeripheralBusFrequency) =350	#define ETH_17_GETHMACV2_KRNLRST_RGMII_WAITCNT (350U)
	EthPeripheralBusFrequency = McuSPBFrequency = 500000000  WaitCnt = 35 * EthSpbPeriodInNanoSeconds = 35 * (1000000000/ EthPeripheralBusFrequency) = 700	#define ETH_17_GETHMACV2_KRNLRST_RGMII_WAITCNT (700U)

## 1.1.25 Macro: ETH\_17\_GETHMACV2\_KRNLRST\_MII\_WAITCNT

### Table 25 ETH\_17\_GETHMACV2\_KRNLRST\_MII\_WAITCNT

Name	ETH_17_GETHMACV2_KRNLRST_MII_WAITCNT			
Description	Wait time in nanoseconds after a	Wait time in nanoseconds after a kernel reset in MII/ RMII mode		
Verification method	The macro is generated as 70 times the time period value in nanoseconds of the frequency value configured by the user in EthPeripheralBusFrequency configuration parameter which in turn refers McuSPBFrequency configuration parameter in the MCU module, that is, generated value = 70 fSPB cycles.			
Example(s)	Action  EthPeripheralBusFrequency =  McuSPBFrequency =	#define		
	100000000	ETH_17_GETHMACV2_KRNLRST_MII_WAITCNT (700U)		
	WaitCnt = 70 *			
	EthSpbPeriodInNanoSeconds =			

## MCAL Configuration Verification Manual for Eth\_17\_GEthMacV2



## 32-bit TriCore™ AURIX™ TC3xx microcontroller family

### Eth\_17\_GEthMacV2 driver

70 * (1000000000/ EthPeripheralBusFrequency) =700	
EthPeripheralBusFrequency = McuSPBFrequency = 50000000	#define ETH_17_GETHMACV2_KRNLRST_MII_WAITCNT (1400U)
WaitCnt = 70 * EthSpbPeriodInNanoSeconds = 70 * (1000000000/ EthPeripheralBusFrequency) =1400	

## 1.1.26 Macro: ETH\_17\_GETHMACV2\_GETCNTRVALUES\_API

### Table 26 ETH\_17\_GETHMACV2\_GETCNTRVALUES\_API

Name	ETH_17_GETHMACV2_GETCNTRVALUES_API	
Description	Enables/ disables Eth_17_GEthMacV2_GetCounterValues API	
Verification method	The macro is generated as STD_ON if EthGetDropCountApi configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
Example(s)	Action	Generated output
	Set EthGetDropCountApi as True	#define ETH_17_GETHMACV2_GETCNTRVALUES_API (STD_ON)
	Set EthGetDropCountApi as False	#define ETH_17_GETHMACV2_GETCNTRVALUES_API (STD_OFF)

## 1.1.27 Macro: ETH\_17\_GETHMACV2\_GETRXSTATS\_API

### Table 27 ETH\_17\_GETHMACV2\_GETRXSTATS\_API

Name	ETH_17_GETHMACV2_GETRXSTATS_API	
Description	Enables/ disables Eth_17_GEthMacV2_GetRxStats API	
Verification method	The macro is generated as STD_ON if EthGetEtherStatsApi configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
Example(s)	Action Generated output	
	Set EthGetEtherStatsApi as True	#define ETH_17_GETHMACV2_GETRXSTATS_API (STD_ON)
	Set EthGetEtherStatsApi as False	#define ETH_17_GETHMACV2_GETRXSTATS_API (STD_OFF)



Eth\_17\_GEthMacV2 driver

## 1.1.28 Macro: ETH\_17\_GETHMACV2\_GETTXSTATS\_API

### Table 28 ETH\_17\_GETHMACV2\_GETTXSTATS\_API

Name	ETH_17_GETHMACV2_GETTXSTATS_API	
Description	Enables/ disables Eth_17_GEthMacV2_GetTxStats API	
Verification method	The macro is generated as STD_ON if EthGetTxStatsApi configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
Example(s)	Action	Generated output
	Set EthGetTxStatsApi as True	#define ETH_17_GETHMACV2_GETTXSTATS_API (STD_ON)
	Set EthGetTxStatsApi as False	#define ETH_17_GETHMACV2_GETTXSTATS_API (STD_OFF)

## 1.1.29 Macro: ETH\_17\_GETHMACV2\_GETTXERRCNTRVAL\_API

#### Table 29 ETH\_17\_GETHMACV2\_GETTXERRCNTRVAL\_API

Name	ETH_17_GETHMACV2_GETTXERRCNTRVAL_API	
Description	Enables/ disables Eth_17_GEthMacV2_GetTxErrorCounterValues API	
Verification method	The macro is generated as STD_ON if EthGetTxErrorCounterValuesApi configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
Example(s)	Action	Generated output
	Set EthGetTxErrorCounterValuesApi as True	#define ETH_17_GETHMACV2_GETTXERRCNTRVAL_API (STD_ON)
	Set EthGetTxErrorCounterValuesApi as False	#define ETH_17_GETHMACV2_GETTXERRCNTRVAL_API (STD_OFF)

## 1.1.30 Macro: ETH\_17\_GETHMACV2\_GLOBALTIMESUPPORT

### Table 30 ETH\_17\_GETHMACV2\_GLOBALTIMESUPPORT

Name	ETH_17_GETHMACV2_GLOBALTIMESUPPORT	
Description	Enables/disables Eth_17_GEthMacV2_GetCurrentTime, Eth_17_GEthMacV2_EnableEgressTimeStamp, Eth_17_GEthMacV2_GetEgressTimeStamp, Eth_17_GEthMacV2_GetIngressTimeStamp APIs	
Verification method	The macro is generated as STD_ON if EthGlobalTimeSupport configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
Example(s)	Action Set EthGlobalTimeSupport as True	#define ETH_17_GETHMACV2_GLOBALTIMESUPPORT (STD_ON)

## MCAL Configuration Verification Manual for Eth\_17\_GEthMacV2 32-bit TriCore™ AURIX™ TC3xx microcontroller family



### Eth\_17\_GEthMacV2 driver

Set EthGlobalTimeSupport as False	#define ETH_17_GETHMACV2_GLOBALTIMESUPPORT (STD_OFF)
-----------------------------------	--

## 1.1.31 Macro: ETH\_17\_GETHMACV2\_MULTICORE\_ERROR\_DETECT

#### Table 31 ETH\_17\_GETHMACV2\_MULTICORE\_ERROR\_DETECT

<del>-</del> -		_
Name	ETH_17_GETHMACV2_MULTICORE_ERROR_DETECT	
Description	Enables/disables multi core error detection and reporting from the core.	
Verification method	The macro is generated as STD_ON if EthMultiCoreErrorDetect configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
Example(s)	Action	Generated output
	Set EthMultiCoreErrorDetect as True	#define ETH_17_GETHMACV2_MULTICORE_ERROR_DETECT (STD_ON)
	Set EthMultiCoreErrorDetect as False	#define ETH_17_GETHMACV2_MULTICORE_ERROR_DETECT (STD_OFF)

## 1.1.32 Macro: ETH\_17\_GETHMACV2\_ICMP\_CHECKSUMOFFLOAD\_ENABLE

### Table 32 ETH\_17\_GETHMACV2\_ICMP\_CHECKSUMOFFLOAD\_ENABLE

Name	ETH_17_GETHMACV2_ICMP_CHECKSUMOFFLOAD_ENABLE		
Descriptio	Enables/ disables the checksum offloa	ading of ICMP frames for both transmission and reception.	
n			
Verificatio n method	The macro is generated as STD_ON if EthCtrlEnableOffloadChecksumICMP configuration parameter is set to 'True' else the macro is generated as STD_OFF.		
Example(s)	e(s) Action Generated output		
	Set EthCtrlEnableOffloadChecksumICM P as True	#define ETH_17_GETHMACV2_ICMP_CHECKSUMOFFLOAD_ENABL E (STD_ON)	
	Set EthCtrlEnableOffloadChecksumICM P as False	#define ETH_17_GETHMACV2_ICMP_CHECKSUMOFFLOAD_ENABL E (STD_OFF)	

## 1.1.33 Macro: ETH\_17\_GETHMACV2\_IPV4\_CHECKSUMOFFLOAD\_ENABLE

### Table 33 ETH\_17\_GETHMACV2\_IPV4\_CHECKSUMOFFLOAD\_ENABLE

Name	ETH_17_GETHMACV2_IPV4_CHECKSUMOFFLOAD_ENABLE	
Description	Enables/ disables the checksum offloading of IPv4 frames for both transmission and reception.	
	The macro is generated as STD_ON if EthCtrlEnableOffloadChecksumIPv4 configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
Example(s)	Action Generated output	

## ${\bf MCAL\ Configuration\ Verification\ Manual\ for\ Eth\_17\_GEthMacV2}$



## 32-bit TriCore™ AURIX™ TC3xx microcontroller family

### Eth\_17\_GEthMacV2 driver

Set EthCtrlEnableOffloadChecksumIPv 4 as True	#define ETH_17_GETHMACV2_IPV4_CHECKSUMOFFLOAD_ENABL E (STD_ON)
Set EthCtrlEnableOffloadChecksumIPv 4 as False	#define ETH_17_GETHMACV2_IPV4_CHECKSUMOFFLOAD_ENABL E (STD_OFF)

## 1.1.34 Macro: ETH\_17\_GETHMACV2\_TCP\_CHECKSUMOFFLOAD\_ENABLE

### Table 34 ETH\_17\_GETHMACV2\_TCP\_CHECKSUMOFFLOAD\_ENABLE

Name	ETH_17_GETHMACV2_TCP_CHECKSUMOFFLOAD_ENABLE	
Description	Enables/ disables the checksum offlo	ading of TCP frames for both transmission and reception.
Verification method	The macro is generated as STD_ON if EthCtrlEnableOffloadChecksumTCP configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
Example(s)	e(s) Action Generated output	
	Set EthCtrlEnableOffloadChecksumTCP as True	#define ETH_17_GETHMACV2_TCP_CHECKSUMOFFLOAD_ENABLE (STD_ON)
	Set EthCtrlEnableOffloadChecksumTCP as False	#define ETH_17_GETHMACV2_TCP_CHECKSUMOFFLOAD_ENABLE (STD_OFF)

## 1.1.35 Macro: ETH\_17\_GETHMACV2\_UDP\_CHECKSUMOFFLOAD\_ENABLE

### Table 35 ETH\_17\_GETHMACV2\_UDP\_CHECKSUMOFFLOAD\_ENABLE

Name	ETH_17_GETHMACV2_UDP_CHECKSUMOFFLOAD_ENABLE	
Ivaille	ETH_T7_GETHMACV2_ODF_CHECKSOMOFFLOAD_ENABLE	
Description	Enables/ disables the checksum offloa	ading of UDP frames for both transmission and reception.
Verificatio n method	The macro is generated as STD_ON if EthCtrlEnableOffloadChecksumUDP configuration parameter is set to 'True' else the macro is generated as STD_OFF.	
Example(s)	Action Generated output	
	Set EthCtrlEnableOffloadChecksumUD P as True	#define ETH_17_GETHMACV2_UDP_CHECKSUMOFFLOAD_ENABL E (STD_ON)
	Set EthCtrlEnableOffloadChecksumUD P as False	#define ETH_17_GETHMACV2_UDP_CHECKSUMOFFLOAD_ENABL E (STD_OFF)

## MCAL Configuration Verification Manual for Eth\_17\_GEthMacV2 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Eth\_17\_GEthMacV2 driver

## 1.1.36 Macro: ETH\_17\_GETHMACV2\_INIT\_API\_MODE

### Table 36 ETH\_17\_GETHMACV2\_INIT\_API\_MODE

Name	ETH_17_GETHMACV2_INIT_API_MODE	
Description	Decides the mode of execution of the Init API.	
Verification method	The macro is generated as ETH_17_GETHMACV2_MCAL_SUPERVISOR if EthInitApiMode configuration parameter is set to 'ETH_MCAL_SUPERVISOR' else the macro is generated as ETH_17_GETHMACV2_MCAL_USER1.	
Example(s)	Action	Generated output
	Set EthInitApiMode as ETH_MCAL_USER1	#define ETH_17_GETHMACV2_INIT_API_MODE (ETH_17_GETHMACV2_MCAL_USER1)
	Set EthInitApiMode as ETH_MCAL_SUPERVISOR	#define ETH_17_GETHMACV2_INIT_API_MODE (ETH_17_GETHMACV2_MCAL_SUPERVISOR)

## 1.1.37 Macro: ETH\_17\_GETHMACV2\_RUNTIME\_API\_MODE

#### Table 37 ETH 17 GETHMACV2 RUNTIME API MODE

Name	ETH_17_GETHMACV2_RUNTIME_API_MODE	
Description	Decides the mode of execution of	of Run Time APIs
Verification method	The macro is generated as ETH_17_GETHMACV2_MCAL_SUPERVISOR if EthRuntimeApiMode configuration parameter is set to 'ETH_MCAL_SUPERVISOR' else the macro is generated as ETH_17_GETHMACV2_MCAL_USER1.	
Example(s)	Action Generated output	
	Set EthRuntimeApiMode as ETH_MCAL_USER1	#define ETH_17_GETHMACV2_RUNTIME_API_MODE (ETH_17_GETHMACV2_MCAL_USER1)
	Set EthRuntimeApiMode as ETH_MCAL_SUPERVISOR	#define ETH_17_GETHMACV2_RUNTIME_API_MODE (ETH_17_GETHMACV2_MCAL_SUPERVISOR)

## 1.1.38 Macro: ETH\_17\_GETHMACV2\_CTRL<CtrlIndex>\_CORE<CoreId>

## Table 38 ETH\_17\_GETHMACV2\_CTRL<CtrlIndex>\_CORE<CoreId>

Name	ETH_17_GETHMACV2_CTRL <ctrlindex>_CORE<coreid></coreid></ctrlindex>	
Description	Indicates the core Id to which the ethernet controller with <ctrlindex> is assigned.  Controller<ctrlindex> configured to <core id="">.</core></ctrlindex></ctrlindex>	
Verification method	The macro is generated as STD_ON if available controller is configured to any core else the macro will not be generated.	
Example(s)	Action Generated output	
	Configure controller 0 to Core 1	#define ETH_17_GETHMACV2_CTRL0_CORE1 (STD_ON)

## MCAL Configuration Verification Manual for Eth\_17\_GEthMacV2 32-bit TriCore™ AURIX™ TC3xx microcontroller family



### Eth\_17\_GEthMacV2 driver

	#define ETH_17_GETHMACV2_CTRL1_CORE2 (STD_ON)
--	---

## 1.1.39 Macro: ETH\_17\_GETHMACV2\_CTRL<CtrlIndex>\_CONFIGURED

### Table 39 ETH\_17\_GETHMACV2\_CTRL<Ctrlindex>\_CONFIGURED

Name	ETH_17_GETHMACV2_CTRL <ctrlindex>_CONFIGURED</ctrlindex>		
Description	Controllers configured in the pro	Controllers configured in the project.	
Verification method	The macro is generated as STD_ON if available controller is configured else the macro will not be generated.		
Example(s)	Action Generated output		
	Configure controller 0.	#define ETH_17_GETHMACV2_CTRL0_CONFIGURED (STD_ON)	
	Configure controller 1.	#define ETH_17_GETHMACV2_CTRL1_CONFIGURED (STD_ON)	

## 1.1.40 Macro: ETH\_17\_GETHMACV2\_MAX\_CTRL\_CORE<CoreId>

#### Table 40 ETH\_17\_GETHMACV2\_MAX\_CTRL\_CORE<CoreId>

Name	ETH_17_GETHMACV2_MAX_CTRL_CORE <coreid></coreid>		
Description	Maximum Controllers allocated	Maximum Controllers allocated to core with <coreid></coreid>	
•	Value 255 - represents core is no	t available in current device.	
Verification method	The macro is generated as a numeric value that corresponds to the max controllers configured in the particular core.		
Example(s)	Action Generated output		
	Configure controller 0 and 1 to Core 0.	#define ETH_17_GETHMACV2_MAX_CTRL_CORE0 (2U)	
	No controller configured to Core 1.	#define ETH_17_GETHMACV2_MAX_CTRL_CORE1 (0U)	

## 1.1.41 Macro: ETH\_17\_GETHMACV2\_MAX\_CORES

## Table 41 ETH\_17\_GETHMACV2\_MAX\_CORES

Name	ETH_17_GETHMACV2_MAX_CORES	
Description	Maximum available cores in the device.	
	Note: This macro is not configurable by the user.	
<b>Verification method</b>	The macro is generated based on maximum number of cores available.	
Example(s)	Action Generated output	
	Device has 6 cores.	#define ETH_17_GETHMACV2_MAX_CORES (6U)

## MCAL Configuration Verification Manual for Eth\_17\_GEthMacV2 32-bit TriCore™ AURIX™ TC3xx microcontroller family



## Eth\_17\_GEthMacV2 driver

Device has 4 cores. #define ETH_17_GETHMACV2_MAX_CORES (4L	J)
--	----

## 1.1.42 Macro: ETH\_17\_GETHMACV2\_MAX\_CONTROLLERS

#### Table 42 ETH\_17\_GETHMACV2\_MAX\_CONTROLLERS

Name	ETH_17_GETHMACV2_MAX_CONTROLLERS	
Description	Maximum available controllers in the device.	
	Note: This macro is not configurable by the user.	
Verification method	The macro is generated based on maximum number of controllers available in the	
	device.	
Example(s)	Action	Generated output
	Device has 1 controller.	#define ETH_17_GETHMACV2_MAX_CONTROLLERS (1U)
	Device has 2 controllers.	#define ETH_17_GETHMACV2_MAX_CONTROLLERS (2U)

## 1.2 File: Eth\_17\_GEthMacV2[\_<variant>]\_PBcfg.c

The generated source file contains all post-build configuration parameters. Post-build time configuration mechanism allows configurable functionality of Ethernet driver that is deployed as object code. The file is generated in 'src' folder.

## 1.2.1 Structure: Eth\_17\_GEthMacV2\_TxFifoCfgCtrl<Ctrlldx>[\_Variant][Egress FIFO count]

Table 43 Eth\_17\_GEthMacV2\_TxFifoCfgCtrl<Ctrlldx>[\_Variant][Egress FIFO count]

Name	Eth_17_GEthMacV2_TxFifoCfgCtrl <ctrlidx>[_Variant][Egress FIFO count]</ctrlidx>	
Туре	Eth_17_GEthMacV2_TxFifoCfgT	ype
Description	Structure to store the configure	d parameters of egress FIFOs.
Verification method	The generated structure is present in Eth_17_GEthMacV2[_ <variant>]_PBcfg.c file. The <variant> indicates the name of the post-build variant. For a variant-aware configuration the structure name is appended with the variant name. For variant-unaware configuration <variant> is ignored.</variant></variant></variant>	
Example(s)	Action  Configure controller 0 with 4 egress FIFOs and schedule these 4 egress FIFOs for transmission.	/* Egress FIFO configuration */ static const Eth_17_GEthMacV2_TxFifoCfgType Eth_17_GEthMacV2_TxFifoCfgCtrl0[4] = { {



```
/* HiCredit Value */
 (uint32)0x0U,
 /* LoCredit Value */
 (uint32)0x0U,
 /* Egress Fifo buffer total */
 (uint16)10U,
 /* Egress Fifo length byte */
 (uint16)1522U,
 /* Egress Fifo length byte aligned */
 (uint16)1528U,
 /* Idle Slope Credit Value or
 Configured weight for WRR algorithm */
 (uint16)0x0U,
 /* Send Slope Credit Value */
 (uint16)0x0U,
 /* Egress Fifo Index*/
 (uint8)0U,
 /* DMA Channel Weight */
 (uint8)0U,
 /* Egress Queue Mode */
 (uint8)0x2U,
 /* Egress Queue Size */
 (uint8)0x7U
},
{
 /* HiCredit Value */
 (uint32)0x0U,
 /* LoCredit Value */
 (uint32)0x0U,
 /* Egress Fifo buffer total */
 (uint16)4U,
 /* Egress Fifo length byte */
 (uint16)1000U,
 /* Egress Fifo length byte aligned */
 (uint16)1000U,
 /* Idle Slope Credit Value or
 Configured weight for WRR algorithm */
```



```
(uint16)0x0U,
 /* Send Slope Credit Value */
 (uint16)0x0U,
/* Egress Fifo Index*/
 (uint8)1U,
/* DMA Channel Weight */
 (uint8)0U,
/* Egress Queue Mode */
 (uint8)0x2U,
/* Egress Queue Size */
 (uint8)0x5U
},
{
/* HiCredit Value */
(uint32)0x0U,
/* LoCredit Value */
 (uint32)0x0U,
/* Egress Fifo buffer total */
 (uint16)4U,
/* Egress Fifo length byte */
 (uint16)1000U,
/* Egress Fifo length byte aligned */
 (uint16)1000U,
/* Idle Slope Credit Value or
 Configured weight for WRR algorithm */
 (uint16)0x0U,
/* Send Slope Credit Value */
 (uint16)0x0U,
/* Egress Fifo Index*/
 (uint8)2U,
 /* DMA Channel Weight */
 (uint8)0U,
/* Egress Queue Mode */
 (uint8)0x2U,
/* Egress Queue Size */
 (uint8)0x5U
},
```



```
/* HiCredit Value */
                                   (uint32)0x0U,
                                   /* LoCredit Value */
                                   (uint32)0x0U,
                                  /* Egress Fifo buffer total */
                                   (uint16)4U,
                                  /* Egress Fifo length byte */
                                   (uint16)500U,
                                  /* Egress Fifo length byte aligned */
                                   (uint16)504U,
                                  /* Idle Slope Credit Value or
                                   Configured weight for WRR algorithm */
                                   (uint16)0x0U,
                                  /* Send Slope Credit Value */
                                   (uint16)0x0U,
                                   /* Egress Fifo Index*/
                                   (uint8)3U,
                                   /* DMA Channel Weight */
                                   (uint8)0U,
                                  /* Egress Queue Mode */
                                   (uint8)0x2U,
                                  /* Egress Queue Size */
                                   (uint8)0x3U
                                 }
                                 };
Configure controller 1 with 2
                                 /* Egress FIFO configuration */
egress FIFOs and schedule
                                 static const Eth_17_GEthMacV2_TxFifoCfgType
these 2 egress FIFOs for
                                 Eth_17_GEthMacV2_TxFifoCfgCtrl1_Petrol[2] =
transmission
(variant-aware, variant name is | {
'Petrol').
                                  /* HiCredit Value */
                                   (uint32)0x0U,
                                  /* LoCredit Value */
                                   (uint32)0x0U,
                                   /* Egress Fifo buffer total */
                                   (uint16)10U,
```



```
/* Egress Fifo length byte */
 (uint16)1522U,
 /* Egress Fifo length byte aligned */
 (uint16)1528U,
 /* Idle Slope Credit Value or
 Configured weight for WRR algorithm */
 (uint16)0x0U,
 /* Send Slope Credit Value */
 (uint16)0x0U,
/* Egress Fifo Index*/
 (uint8)0U,
/* DMA Channel Weight */
 (uint8)0U,
/* Egress Queue Mode */
 (uint8)0x2U,
/* Egress Queue Size */
 (uint8)0x7U
},
{
/* HiCredit Value */
 (uint32)0x0U,
/* LoCredit Value */
 (uint32)0x0U,
/* Egress Fifo buffer total */
 (uint16)4U,
/* Egress Fifo length byte */
 (uint16)1000U,
 /* Egress Fifo length byte aligned */
 (uint16)1000U,
/* Idle Slope Credit Value or
 Configured weight for WRR algorithm */
 (uint16)0x0U,
/* Send Slope Credit Value */
 (uint16)0x0U,
/* Egress Fifo Index*/
 (uint8)1U,
 /* DMA Channel Weight */
```



## Eth\_17\_GEthMacV2 driver

(uint8)0U,
/* Egress Queue Mode */
(uint8)0x2U,
/* Egress Queue Size */
(uint8)0x5U
}
}

## 1.2.1.1 Member: HiCredit

Table 44 HiCredit

Table 44 HiCredit			
Name	HiCredit	HiCredit	
Туре	uint32		
Description	The maximum value that can be shaper algorithm.	accumulated in the credit value for the credit-based	
Verification method	EthCtrlConfigShaperHiCredit val EthCtrlConfigShaper container is	Credit should be configured only when credit-based	
Example(s)	Action	Generated output	
	Set EthCtrlConfigShaperHiCredit to 8192 within the EthCtrlConfigShaper container.	(uint32)8388608,	
	HiCredit = 8192 * 1024 = 8388608		
	Do not configure EthCtrlConfigShaper container.	(uint32)0,	

## 1.2.1.2 Member: LoCredit

Table 45 LoCredit

Name	LoCredit
Туре	uint32
Description	The minimum value that can be accumulated in the credit value for the credit-based shaper algorithm.
Verification method	The structure member is generated as the two's complement value of the configuration parameter EthCtrlConfigShaperLoCredit value scaled by 1024. The generated value is 0 if EthCtrlConfigShaper container is not configured.

# MCAL Configuration Verification Manual for Eth\_17\_GEthMacV2 32-bit TriCore™ AURIX™ TC3xx microcontroller family



## Eth\_17\_GEthMacV2 driver

Note: EthCtrlConfigShaperLoCredit should be configured only when shaper feature is required.		3
Example(s)	Action	Generated output
	Set EthCtrlConfigShaperLoCredit to 4096 within the EthCtrlConfigShaper container.	(uint32)532676608,
	HiCredit = two's complement of (4096 * 1024) = 532676608	
	Do not configure EthCtrlConfigShaper container.	(uint32)0,

## 1.2.1.3 Member: NumOfTxBuffers

## Table 46 NumOfTxBuffers

Name NumOfTxBuffers		
Name	NulliOffxbullets	
Туре	uint16	
Description	Number of transmit buffers configured within an egress FIFO of the Ethernet controller	
Verification method	The structure member is generated with the value configured in EthCtrlConfigEgressFifoBufTotal parameter within the EthCtrlConfigEgressFifo container.	
Example(s)	Action	Generated output
	Set EthCtrlConfigEgressFifoBufTotal = 10 within the corresponding EthCtrlConfigEgressFifo container.	(uint16)10U,
Set EthCtrlConfigEgressFifoBufTotal = 4 within the corresponding EthCtrlConfigEgressFifo container.  (uint16)4U, (uint16)4U,		(uint16)4U,

## 1.2.1.4 Member: TxBufferSize

#### Table 47 TxBufferSize

Name	TxBufferSize	
Туре	uint16	
Description	Configured length of each buffer in bytes within the egress FIFO.	
Verification method	The structure member is generated with the value configured in EthCtrlConfigEgressFifoBufLenByte parameter within the EthCtrlConfigEgressFifo container.	
Example(s)	Action Generated output	

# MCAL Configuration Verification Manual for Eth\_17\_GEthMacV2 32-bit TriCore™ AURIX™ TC3xx microcontroller family



## Eth\_17\_GEthMacV2 driver

Set	(uint16)120U,
Eth Ctrl Config Egress Fifo Buf Len Byte	(
= 120 within the corresponding	
EthCtrlConfigEgressFifo container.	
Set	(uint16)1522U,
Eth Ctrl Config Egress Fifo Buf Len Byte	(4111(10)13220,
= 1522 within the corresponding	
EthCtrlConfigEgressFifo container.	

## 1.2.1.5 Member: TxBufferAlignSize

### Table 48 TxBufferAlignSize

Name	TxBufferAlignSize		
Туре	uint16		
Description	The length of each buffer in bytes aligned to 8-byte boundary within the egress FIFO.		
Verification method	The structure member is generated with the 8-byte aligned value configured in EthCtrlConfigEgressFifoBufLenByte parameter within the EthCtrlConfigEgressFifo container.		
Example(s)	Action	Generated output	
	Set EthCtrlConfigEgressFifoBufLenByte = 60 within the corresponding EthCtrlConfigEgressFifo container.	(uint16)64U,	
	Set EthCtrlConfigEgressFifoBufLenByte = 1522 within the corresponding EthCtrlConfigEgressFifo container.	(uint16)1528U,	

## 1.2.1.6 Member: IdleSlopeCredit

## Table 49 IdleSlopeCredit

uint16	
Element to store the idleSlopeCredit value required for the credit-based shaper algorithm. If credit-based shaper is not used and if the Tx scheduling algorithm is chosen as Weighted Round Robin (WRR), then this element stores the weight required for the WRR algorithm).	
The structure member is generated as the computed idleSlope credit in bits per cycle scaled by 1024. The configuration parameter EthCtrlConfigShaperIdleSlope is divided by the PortTransmitRate (MAC speed) to get the idle bandwidth value which is then multiplied by creditValue and scaled by 1024.	
The structure member is generated as the value configured in EthCtrlConfigSchedulerPredecessorOrder parameter if the Tx scheduling algorithm is thosen as Weighted Round Robin.  The generated value is 0 if EthCtrlConfigShaper container is not configured and the Tx	
Recorded Files	

# MCAL Configuration Verification Manual for Eth\_17\_GEthMacV2 32-bit TriCore™ AURIX™ TC3xx microcontroller family



## Eth\_17\_GEthMacV2 driver

Example(s)	Action	Generated output
	Configure EthCtrlConfigShaper container with EthCtrlConfigShaperIdleSlope = 70000000.	(uint16)2867U,
	Set EthCtrlMacLayerSpeed =	
	ETH_MAC_LAYER_SPEED_100M,	
	EthCtrlMacLayerType =	
	ETH_MAC_LAYER_TYPE_XGMII,	
	EthCtrlMacLayerSubType= RGMII.	
	IdleSlopeCredit = (70000000/ 100000000) * 4 *	
	1024 = 2867	
	Configure EthCtrlConfigSchedulerAlgorithm =	(uint16)2U,
	ETH_SCHEDULER_WEIGHTED_ROUND_ROBIN	
	and EthCtrlConfigSchedulerPredecessorOrder	
	= 2.	
	Set EthCtrlConfigSchedulerAlgorithm =	(uint16)0U,
	ETH_SCHEDULER_STRICT_PRIORITY and do	, ,
	not configure EthCtrlConfigShaper container.	

## 1.2.1.7 Member: SendSlopeCredit

## Table 50 SendSlopeCredit

Name	SendSlopeCredit	
Туре	uint16	
Description	Element to store the sendSlope Credit value required for the credit-based shaper algorithm.	
Verification method	The structure member is generated as the computed sendSlope credit in bits per cycle scaled by 1024. The value of sendSlope is derived from the configuration parameter EthCtrlConfigShaperIdleSlope value. The generated value is (1 - the idle bandwidth value derived earlier), which is then multiplied by creditValue and scaled by 1024.  The generated value is 0 if EthCtrlConfigShaper container is not configured.	
		Generated output
	<u> </u>	
	Do not configure EthCtrlConfigShaper container.	(uint16)0U,

## 1.2.1.8 Member: TxFifoldx

#### Table 51 TxFifoIdx

# MCAL Configuration Verification Manual for Eth\_17\_GEthMacV2 32-bit TriCore™ AURIX™ TC3xx microcontroller family



## Eth\_17\_GEthMacV2 driver

Name	TxFifoldx		
Туре	uint8	uint8	
Description	Index of the configured egress FIFO		
Verification method	The structure member is generated with the value configured in EthCtrlConfigEgressFifoIdx parameter within the EthCtrlConfigEgressFifo container.		
Example(s)	Action	Generated output	
	Set EthCtrlConfigEgressFifoldx = 0 within the corresponding EthCtrlConfigEgressFifo container.	(uint8)0U,	
	Set EthCtrlConfigEgressFifoIdx = 3 within the corresponding EthCtrlConfigEgressFifo container.	(uint8)3U,	

## 1.2.1.9 Member: TxDmaChnlWght

## Table 52 TxDmaChnlWght

i able 32 i	ADINACINITWENT		
Name	TxDmaChnlWght		
Туре	uint8		
Description	Configured weight of the Transmit DMA channel in case of Strict Priority DMA scheduling mechanism.	of Weighted Round Robin or Weighted	
Verification method	The structure member is generated with the value configured in EthCtrlConfigDMAArbitrationWeight parameter of EthCtrlConfigDMAWeightAssignment container for the egress FIFO which inturn is within the EthCtrlConfigDMAArbitration container. The generated value is 0, if the Tx DMA scheduling mechanism is chosen as Fixed Priority.		
Example(s)	) Action Generated output		
	Set EthCtrlConfigDMAArbitrationAlgorithm = ETH_DMA_ARBITRATION_WEIGHTED_ROUND_ROBIN and EthCtrlConfigDMAArbitrationWeight = 4 for the	(uint8)4U,	
	corresponding egress FIFO.  Set EthCtrlConfigDMAArbitrationAlgorithm =	( :	
	ETH_DMA_ARBITRATION_WEIGHTED_STRICT_PRIORITY and EthCtrlConfigDMAArbitrationWeight = 8 for the corresponding egress FIFO.	(uint8)8U,	
	Set EthCtrlConfigDMAArbitrationAlgorithm = ETH_DMA_ARBITRATION_FIXED_PRIORITY.	(uint8)0U,	

## 1.2.1.10 Member: TxQueueMode

## Table 53 TxQueueMode

Name	TxQueueMode
Туре	uint8
Description	Indicates the mode of the transmit queue, either Normal mode or CBS mode.
Verification method	The structure member is generated with the value 2 if the EthCtrlConfigShaper container is not configured for the corresponding egress FIFO, that is, normal mode Tx queue operation.



## Eth\_17\_GEthMacV2 driver

	The generated value is 1 (CBS mode of Tx queue operation), if the EthCtrlcontainer is configured for the corresponding egress FIFO referenced by EthCtrlConfigShaperPredecessorFifoRef parameter.	
Example(s)	Action	Generated output
	Configure egress FIFOs with valid parameters, but do not configure EthCtrlConfigShaper container for any of the egress FIFOs.	(uint8)2U,
	Configure egress FIFOs with valid parameters, and configure EthCtrlConfigShaper container for the egress FIFO referenced by EthCtrlConfigShaperPredecessorFifoRef parameter. Check the generated output for this referenced egress FIFO.	(uint8)1U,

## 1.2.1.11 Member: TxQueueSize

### Table 54 TxQueueSize

Table 54 TXQ	ueueSize		
Name	TxQueueSize		
Туре	uint8		
Description	Indicates the size of the allocated Transmit queues in blocks of 256 bytes, where the value 0 indicates size of 256 bytes.  The allocated queue size = (TxQueueSize + 1) * 256 bytes.		
Verification method	The structure member is generated based on the values configured in EthCtrlConfigEgressFifoBufLenByte and EthCtrlConfigEgressFifoBufTotal parameters. The MTL Tx FIFO size of 4 kB is allocated among the Tx queues based on the configured egress FIFO buffer length (EthCtrlConfigEgressFifoBufLenByte) and also on the egress FIFO buffer count (EthCtrlConfigEgressFifoBufTotal), and the computed queue size (multiple of 256) is divided by 256 and then reduced by 1 to get TxQueueSize value.		
Example(s)	Action	Generated output	
	Configure 4 egress FIFOs and set EthCtrlConfigEgressFifoBufTotal = 4 and EthCtrlConfigEgressFifoBufLenByte = 64 for all egress FIFOs. Check the generated output for the element TxQueueSize of all egress FIFOs.	(uint8)3U,	
	MTL Tx FIFO size of 4 kB is equally distributed amoung the 4 egress FIFOs, that is, 1 Kb for each FIFO.  TxQueueSize = (1024/ 256) – 1 = 3		
	Configure 4 egress FIFOs and set EthCtrlConfigEgressFifoBufTotal = 4 and EthCtrlConfigEgressFifoBufLenByte = 64 for first two egress FIFOs, EthCtrlConfigEgressFifoBufTotal = 4 and EthCtrlConfigEgressFifoBufLenByte =	{First FIFO:} (uint8)1U, {Second FIFO:} (uint8)1U, {Third FIFO:} (uint8)7U, {Fourth FIFO:} (uint8)3U,	



## Eth\_17\_GEthMacV2 driver

1522 for third egress FIFO, and EthCtrlConfigEgressFifoBufTotal = 4 and EthCtrlConfigEgressFifoBufLenByte = 512 for the fourth egress FIFO. Check the generated output for the element TxQueueSize of the individual egress FIFOs. The allocation is done such that atleast one complete frame of EthCtrlConfigEgressFifoBufLenByte size can be placed within the corresponding queue mapped to the egress FIFO, and the remaining space is distributed between them. MTL Tx FIFO size of 4 kB is distributed among the 4 egress FIFOs as below: First FIFO: TxQueueSize = (512/256) - 1 = 1 Second FIFO: TxQueueSize = (512/256) - 1 = 1 Third FIFO: TxQueueSize = (2048/256) - 1 = Fourth FIFO: TxQueueSize = (1024/256) - 1

## 1.2.2 Array: Eth\_17\_GEthMacV2\_TxFifoChnlMapCtrl<CtrlIdx>[\_Variant][Egress FIFO count]

Table 55 Eth\_17\_GEthMacV2\_TxFifoChnlMapCtrl<CtrlIdx>[\_Variant][Egress FIFO count]

Name	Eth_17_GEthMacV2_TxFifoChnlMapCtrl <ctrlidx>[_Variant][Egress FIFO count]</ctrlidx>		
Туре	uint8		
Description	Array to store mapping between the configured egress FIFO indices to Tx channels		
Verification method	Eth_17_GEthMacV2_TxFifoChnlMapCtrl[ <x>][<y>], where <x> = Index of controller configured and <y> is the number of egress FIFOs configured and scheduled for transmission within the controller<x>.</x></y></x></y></x>		
	The egress FIFO indices are mapped to the Tx channels based on their priorities that are determined by the EthCtrlConfigSchedulerPredecessorOrder parameter. The egress FIFO that is referenced (via Shaper or directly) by the scheduler with the highest value of EthCtrlConfigSchedulerPredecessorOrder is the FIFO with the highest priority and this FIFO is assigned to Tx channel 3. The FIFO with the next higher priority is assigned to Tx channel 2 and so on. <variant> indicates the name of the post-build variant. For a variant aware configuration the structure name is appended with the variant name. For variant unaware configuration</variant>		
	<variant> is ignored.</variant>		
Example(s)	Action	Generated output	
	Configure 4 egress FIFOs within controller 0 and set the EthCtrlConfigSchedulerPredecessorOrder	static const uint8 Eth_17_GEthMacV2_TxFifoChnlMapCtrl0[4] =	
Configuration Data	Reference 34 of 71	Version 1.0	



## Eth\_17\_GEthMacV2 driver

values to the referenced egress FIFOs as below: Order 0 – EthCtrlConfigEgressFifoldx 0 Order 1 - EthCtrlConfigEgressFifoldx 3 Order 2 – EthCtrlConfigEgressFifoldx 1 Order 3 – EthCtrlConfigEgressFifoldx 2	{
Configure 4 egress FIFOs within controller 1 and set the EthCtrlConfigSchedulerPredecessorOrder values to the referenced egress FIFOs as below: Order 0 – EthCtrlConfigEgressFifoldx 0 Order 1 - EthCtrlConfigEgressFifoldx 1 Order 2 – EthCtrlConfigEgressFifoldx 2 Order 3 – EthCtrlConfigEgressFifoldx 3 (variant-aware, variant name is 'Petrol').	static const uint8 Eth 17 GEthMacV2 TxFifoChnlMapCtrl1 Petrol[4]

# 1.2.3 Array: Eth\_17\_GEthMacV2\_TxChnlFifoMapCtrl<CtrlIdx>[\_Variant][Max supported DMA channels]

Table 56 Eth\_17\_GEthMacV2\_TxChnlFifoMapCtrl<CtrlIdx>[\_Variant][Max supported DMA channels]

Table 30	Eth_17_GEthMacv2_1XchiltrifoMapetit<	striak [_tariant][max supported binit chainlets]
Name	Eth_17_GEthMacV2_TxChnlFifoMapCtrl <ctrlidx>[_Variant][Max supported DMA channels]</ctrlidx>	
Туре	uint8	
Description	Array to store mapping between the Tx channels to the configured egress FIFO indices	
Verification method	Eth_17_GEthMacV2_TxChnlFifoMapCtrl[ <x>][<y>], where <x> = Index of controller configured and <y> is the maximum supported Tx DMA channels by the controller<x>.  The values are generated by performing the reverse mapping of the array Eth_17_GEthMacV2_TxFifoChnlMapCtrl<ctrlidx>[_Variant][Egress FIFO count] and if the Tx channel is not used, the generated value is 255.  <variant> indicates the name of the post-build variant. For a variant aware configuration the structure name is appended with the variant name. For variant unaware configuration <variant> is ignored.</variant></variant></ctrlidx></x></y></x></y></x>	
Example(s)	Action	Generated output
Example(s)	Action  Configure 4 egress FIFOs within controller 0 and set the EthCtrlConfigSchedulerPredecessorOrder values to the referenced egress FIFOs as below: Order 0 – EthCtrlConfigEgressFifoIdx 0 Order 1 - EthCtrlConfigEgressFifoIdx 3 Order 2 – EthCtrlConfigEgressFifoIdx 1 Order 3 – EthCtrlConfigEgressFifoIdx 2	Eth 17 GEthMacV2 TxChnlFifoMapCtrl0[4] =



### Eth\_17\_GEthMacV2 driver

```
Configure 3 egress FIFOs within controller
                                          static const uint8
1 and set the
                                          Eth_17_GEthMacV2_TxChnlFifoMapCtrl1_Petrol[4]
EthCtrlConfigSchedulerPredecessorOrder
values to the referenced egress FIFOs as
                                          {
below:
Order 0 - EthCtrlConfigEgressFifoIdx 0
                                           0U,
Order 1 - EthCtrlConfigEgressFifoIdx 1
                                           1U,
Order 2 – EthCtrlConfigEgressFifoIdx 2
                                           2U,
(variant-aware, variant name is 'Petrol').
                                           255U
                                          };
```

# 1.2.4 Array: Eth\_17\_GEthMacV2\_TxPrioFifoMapCtrl<CtrlIdx>[\_Variant][Max supported priorities]

Table 57 Eth\_17\_GEthMacV2\_TxPrioFifoMapCtrl<Ctrlldx>[\_Variant][Max supported priorities]

able 51	Etn_17_GEtnMacv2_1xPrioFifoMapCtri <ctriidx>[_variant][Max supported priorities]</ctriidx>		
Name	Eth_17_GEthMacV2_TxPrioFifoMapCtrl <ctrlidx>[_Variant][Max supported priorities]</ctrlidx>		
Гуре	uint8		
Description	Array to store mapping between the configured priorities to the egress FIFO indices		
Verification method	Eth_17_GEthMacV2_TxPrioFifoMapCtrl[ <x>][<y>], where <x> = Index of controller configured and <y> is the maximum number of priorities supported (value 8).  The priority values 0 – 7 are mapped to the egress FIFO indices based on the values configured within the EthCtrlConfigEgressFifoPriorityAssignment container. If a priority value is not configured, the value is generated as 0xFF against the corresponding index.  <variant> indicates the name of the post-build variant. For a variant aware configuration the structure name is appended with the variant name. For variant unaware configuration</variant></y></x></y></x>		
Example(s)	<pre><variant> is ignored. Action</variant></pre>	Generated output	
	Configure 4 egress FIFOs within controller 0 and set the priority values within EthCtrlConfigEgressFifoPriorityAssignment container of each egress FIFO as below: EthCtrlConfigEgressFifoIdx 0 – Priority values 0, 1, 2 EthCtrlConfigEgressFifoIdx 1 – Priority values 3 EthCtrlConfigEgressFifoIdx 2 – Priority values 4, 5 EthCtrlConfigEgressFifoIdx 3 – Priority values 6, 7	static const uint8 Eth_17_GEthMacV2_TxPrioFifoMapCtrl0[8] = {	



#### Eth\_17\_GEthMacV2 driver

```
Configure 2 egress FIFOs within controller
                                            static const uint8
1 and set the priority values within
                                            Eth_17_GEthMacV2_TxPrioFifoMapCtrl1_Petrol[4]
EthCtrlConfigEgressFifoPriorityAssignment
container of each egress FIFO as below:
                                            {
EthCtrlConfigEgressFifoIdx 0 - Priority
values 0, 1, 2
                                             0x0U,
EthCtrlConfigEgressFifoIdx 1 - Priority
                                             0x0U,
values 4, 6, 7
                                             0x0U,
(variant-aware, variant name is 'Petrol').
                                             0xFFU,
                                             0x1U,
                                             0xFFU,
                                             0x1U,
                                             0x1U
                                            };
```

# 1.2.5 Structure: Eth\_17\_GEthMacV2\_RxFifoCfgCtrl<CtrlIdx>[\_Variant][Ingress FIFO count]

Table 58 Eth\_17\_GEthMacV2\_RxFifoCfgCtrl<CtrlIdx>[\_Variant][Ingress FIFO count]

Table 36 Etti_11_	56 Etil_17_Gettimacv2_kxFiloCigCtit\Ctitlux>[_varialit][highess FiFO count]	
Name	Eth_17_GEthMacV2_RxFifoCfgC	trl <ctrlidx>[_Variant][Ingress FIFO count]</ctrlidx>
Туре	Eth_17_GEthMacV2_RxFifoCfgType	
Description	Structure to store the configure	d parameters of ingress FIFOs.
Verification method	The generated structure is present in Eth_17_GEthMacV2[_ <variant>]_PBcfg.c file. The <variant> indicates the name of the post-build variant. For a variant-aware configuration the structure name is appended with the variant name. For variant-unaware configuration <variant> is ignored.</variant></variant></variant>	
Example(s)	Action	Generated output
	Configure controller 0 with 4	/* Ingress FIFO configuration */
	ingress FIFOs.	static const Eth_17_GEthMacV2_RxFifoCfgType Eth_17_GEthMacV2_RxFifoCfgCtrl0[4] =
		{
		{
		/*Ingress Fifo buffer total */
		(uint16)4U,
		/* Ingress Fifo length byte */
		(uint16)1522U,
		/* Ingress Fifo length byte aligned */
		(uint16)1528U,
		/* Ingress Fifo Index*/
		(uint8)0U,



```
/* Priority Configured for FIFO
 (the set bits are the configured priorities) */
 (uint8)0x0fU,
 /* Ingress queue size */
 (uint8)7U
},
{
 /*Ingress Fifo buffer total */
 (uint16)4U,
 /* Ingress Fifo length byte */
 (uint16)1522U,
 /* Ingress Fifo length byte aligned */
 (uint16)1528U,
 /* Ingress Fifo Index*/
 (uint8)1U,
 /* Priority Configured for FIFO
 (the set bits are the configured priorities) */
 (uint8)0x30U,
 /* Ingress queue size */
 (uint8)7U
},
{
 /*Ingress Fifo buffer total */
 (uint16)4U,
 /* Ingress Fifo length byte */
 (uint16)1522U,
 /* Ingress Fifo length byte aligned */
 (uint16)1528U,
 /* Ingress Fifo Index*/
 (uint8)2U,
 /* Priority Configured for FIFO
 (the set bits are the configured priorities) */
 (uint8)0x40U,
 /* Ingress queue size */
 (uint8)7U
},
{
```



```
/*Ingress Fifo buffer total */
                                   (uint16)4U,
                                   /* Ingress Fifo length byte */
                                   (uint16)1522U,
                                   /* Ingress Fifo length byte aligned */
                                   (uint16)1528U,
                                   /* Ingress Fifo Index*/
                                   (uint8)3U,
                                   /* Priority Configured for FIFO
                                   (the set bits are the configured priorities) */
                                   (uint8)0x80U,
                                   /* Ingress queue size */
                                   (uint8)7U
                                  }
                                 };
Configure controller 1 with 1
                                 /* Ingress FIFO configuration */
ingress FIFO.
                                 static const Eth_17_GEthMacV2_RxFifoCfgType
(variant-aware, variant name is
                                 Eth_17_GEthMacV2_RxFifoCfgCtrl1_Petrol[1] =
'Petrol').
                                 {
                                  {
                                   /*Ingress Fifo buffer total */
                                   (uint16)4U,
                                   /* Ingress Fifo length byte */
                                   (uint16)1522U,
                                   /* Ingress Fifo length byte aligned */
                                   (uint16)1528U,
                                   /* Ingress Fifo Index*/
                                   (uint8)0U,
                                   /* Priority Configured for FIFO
                                   (the set bits are the configured priorities) */
                                   (uint8)0xffU,
                                   /* Ingress queue size */
                                   (uint8)31U
                                  }
```



Eth\_17\_GEthMacV2 driver

### 1.2.5.1 Member: NumOfRxBuffers

#### Table 59 NumOfRxBuffers

Name	NumOfRxBuffers	
Туре	uint16	
Description	Number of receive buffers configured within an ingress FIFO of the Ethernet controller	
Verification method	The structure member is generated with the value configured in EthCtrlConfigIngressFifoBufTotal parameter within the EthCtrlConfigIngressFifo container.	
Example(s)	Action	Generated output
	Set EthCtrlConfigIngressFifoBufTotal = 4 within the corresponding EthCtrlConfigIngressFifo container.	(uint16)4U,
	Set EthCtrlConfigIngressFifoBufTotal = 10 within the corresponding EthCtrlConfigIngressFifo container.	(uint16)10U,

### 1.2.5.2 Member: RxBufferSize

#### Table 60 RxBufferSize

Name	RxBufferSize	
Туре	uint16	
Description	Configured length of each buffer in bytes within the ingress FIFO.	
Verification method	The structure member is generated with the value configured in EthCtrlConfigIngressFifoBufLenByte parameter within the EthCtrlConfigIngressFifo container.	
Example(s)	Action	Generated output
	Set EthCtrlConfigIngressFifoBufLenByte = 250 within the corresponding EthCtrlConfigIngressFifo container.	(uint16)250U,
	Set EthCtrlConfigIngressFifoBufLenByte = 1522 within the corresponding EthCtrlConfigIngressFifo container.	(uint16)1522U,

## 1.2.5.3 Member: RxBufferAlignSize

### Table 61 RxBufferAlignSize

Name	RxBufferAlignSize
Туре	uint16

# MCAL Configuration Verification Manual for Eth\_17\_GEthMacV2 32-bit TriCore™ AURIX™ TC3xx microcontroller family



### Eth\_17\_GEthMacV2 driver

Description	The length of each buffer in bytes aligned to 8-byte boundary within the ingress FIFO.	
Verification method	The structure member is generated with the 8-byte aligned value configured in EthCtrlConfigIngressFifoBufLenByte parameter within the EthCtrlConfigIngressFifo container.	
Example(s)	Action	Generated output
	Set EthCtrlConfigIngressFifoBufLenByte = 60 within the corresponding EthCtrlConfigIngressFifo container.	(uint16)64U,
	Set EthCtrlConfigIngressFifoBufLenByte = 1522 within the corresponding EthCtrlConfigIngressFifo container.	(uint16)1528U,

### 1.2.5.4 Member: RxFifoldx

#### Table 62 RxFifoIdx

I abic 02 KAI II Olax		
Name	RxFifoldx	
Туре	uint8	
Description	Index of the configured ingress FIFO	
Verification method	The structure member is generated with the value configured in EthCtrlConfigIngressFifoldx parameter within the EthCtrlConfigIngressFifo container.	
Example(s)	Action	Generated output
	Set EthCtrlConfigIngressFifoIdx = 0 within the corresponding EthCtrlConfigIngressFifo container.	(uint8)0U,
	Set EthCtrlConfigIngressFifoIdx = 3 within the corresponding EthCtrlConfigIngressFifo container.	(uint8)3U,

## 1.2.5.5 Member: RxFifoPriority

### Table 63 RxFifoPriority

Name	RxFifoPriority	
Туре	uint8	
Description	The priorities configured for the ingress FIFO; the set bits within the value indicate the configured priorities.	
Verification method	The structure member is generated with a value that has the bits set for the corresponding positions of priority values configured under EthCtrlConfigIngressFifoPriorityAssignment container within the EthCtrlConfigIngressFifo container.	
Example(s)	Action Generated output	
	Configure one ingress FIFO with EthCtrlConfigIngressFifoPriorityAssignment container having all the possible priorties 0	(uint8)0xffU,

## MCAL Configuration Verification Manual for Eth\_17\_GEthMacV2 32-bit TriCore™ AURIX™ TC3xx microcontroller family



### Eth\_17\_GEthMacV2 driver

La 7 million de la companya din a	
to 7 within the corresponding	
EthCtrlConfigIngressFifo container.	
Configure four ingress FIFOs with	{First FIFO:} (uint8)0x07U,
EthCtrlConfigIngressFifoPriorityAssignment	Trist Firo.; (unito)0x070,
container configured with the below	{Second FIFO:} (uint8)0x18U,
mentioned values within the	{Third FIFO:} (uint8)0x20U,
corresponding EthCtrlConfigIngressFifo	{Fourth FIFO:} (uint8)0xC0U
container.	Courtin in O.j (anito)oxeoo
First FIFO: Priority values 0-2	
Second FIFO: Priority values 3-4	
Third FIFO: Priority value 5	
Fourth FIFO: Priority values 6-7	
Check the generated output for the	
element RxFifoPriority of the individual	
ingress FIFOs.	

## 1.2.5.6 Member: RxQueueSize

#### Table 64 RxQueueSize

гарте 64 кх с	¿ueuesize	
Name	RxQueueSize	
Туре	uint8	
Description	Indicates the size of the allocated Receive queues in blocks of 256 bytes, where the value 0 indicates size of 256 bytes.  The allocated queue size = (RxQueueSize + 1) * 256 bytes.	
Verification method	The structure member is generated based on the values configured in EthCtrlConfigIngressFifoBufLenByte and EthCtrlConfigIngressFifoBufTotal parameters. The MTL Rx FIFO size of 8 kB is allocated among the Rx queues based on the configured ingress FIFO buffer length (EthCtrlConfigIngressFifoBufLenByte) and also on the ingress FIFO buffer count (EthCtrlConfigIngressFifoBufTotal), and the computed queue size (multiple of 256) is divided by 256 and then reduced by 1 to get RxQueueSize value.	
Example(s)	Action	Generated output
	Configure 4 ingress FIFOs and set EthCtrlConfigIngressFifoBufTotal = 4 and EthCtrlConfigIngressFifoBufLenByte = 1522 for all ingress FIFOs. Check the generated output for the element RxQueueSize of all ingress FIFOs.  MTL Rx FIFO size of 8 kB is equally distributed amoung the 4 ingress FIFOs, that is, 2 Kb for each FIFO. RxQueueSize = (2048/256) – 1 = 7	(uint8)7U,
	Configure 4 ingress FIFOs and set EthCtrlConfigIngressFifoBufTotal = 2 and EthCtrlConfigIngressFifoBufLenByte =	{First FIFO:} (uint8)11U, {Second FIFO:} (uint8)11U,



#### Eth\_17\_GEthMacV2 driver

1522 for the first ingress FIFO,
EthCtrlConfigIngressFifoBufTotal = 6 and
EthCtrlConfigIngressFifoBufLenByte =
1000 for the second ingress FIFO,
EthCtrlConfigIngressFifoBufTotal = 10 and
EthCtrlConfigIngressFifoBufLenByte = 250
for the third ingress FIFO, and
EthCtrlConfigIngressFifoBufTotal = 10 and
EthCtrlConfigIngressFifoBufLenByte = 128
for the fourth ingress FIFO.

Check the generated output for the element RxQueueSize of the individual ingress FIFOs.

The allocation is done such that atleast one complete frame of EthCtrlConfigIngressFifoBufLenByte size can be received within the corresponding queue mapped to the ingress FIFO, and the remaining space is distributed between them based on configured parameters.

MTL Rx FIFO size of 8 kB is distributed among the 4 ingress FIFOs as below: First FIFO: RxQueueSize = (3072/256) – 1 = 11

Second FIFO: RxQueueSize = (3072/256) – 1 = 11

Third FIFO: RxQueueSize = (1024/256) – 1 = 3

Fourth FIFO: TxQueueSize = (1024/256) – 1 = 3

{Third FIFO:} (uint8)3U, {Fourth FIFO:} (uint8)3U,

# 1.2.6 Array: Eth\_17\_GEthMacV2\_RxFifoChnlMapCtrl<CtrlIdx>[\_Variant][Ingress FIFO count]

#### Table 65 Eth\_17\_GEthMacV2\_RxFifoChnlMapCtrl<CtrlIdx>[\_Variant][Ingress FIFO count]

Name	Eth_17_GEthMacV2_RxFifoChnlMapCtrl <ctrlidx>[_Variant][Ingress FIFO count]</ctrlidx>	
Туре	uint8	
Description	Array to store mapping between the configured ingress FIFO indices to Rx channels	
Verification method	Eth_17_GEthMacV2_RxFifoChnlMapCtrl[ <x>][<y>], where <x> = Index of controller configured and <y> is the number of ingress FIFOs configured within the controller<x>.  The ingress FIFO indices are mapped to the Rx channels based on their priorities that are assigned within the EthCtrlConfigIngressFifoPriorityAssignment container. The ingress FIFO with the highest priority value configured in EthCtrlConfigIngressFifoPriorityAssignment is considered as the FIFO with the highest priority and this FIFO is assigned to Rx channel 3. The FIFO with the next higher priority value is assigned to Rx channel 2 and so on.</x></y></x></y></x>	



### Eth\_17\_GEthMacV2 driver

	<variant> indicates the name of the post-but structure name is appended with the variant <variant> is ignored.</variant></variant>	ild variant. For a variant aware configuration the name. For variant unaware configuration
Example(s)	Action	Generated output
	Configure 4 ingress FIFOs within controller 0 and set the priority values within EthCtrlConfigIngressFifoPriorityAssignment as below: EthCtrlConfigIngressFifoIdx 0 – Priority	static const uint8 Eth_17_GEthMacV2_RxFifoChnlMapCtrl0[4] = {
	values 0, 1	00,
	EthCtrlConfigIngressFifoIdx 1 – Priority	10,
	values 2, 3	2U,
	EthCtrlConfigIngressFifoIdx 2 – Priority	3U
	values 4, 5 EthCtrlConfigIngressFifoIdx 3 – Priority values 6, 7	};
	Configure 4 ingress FIFOs within controller 0 and set the priority values within EthCtrlConfigIngressFifoPriorityAssignment as below:	static const uint8 Eth_17_GEthMacV2_RxFifoChnlMapCtrl1_Petrol[4] =
	EthCtrlConfigIngressFifoIdx 0 – Priority	<b>\</b>
	values 1, 6	2U,
	EthCtrlConfigIngressFifoIdx 1 – Priority	0U,
	values 0, 2	3U,
	EthCtrlConfigIngressFifoIdx 2 – Priority values 4, 7	
	EthCtrlConfigIngressFifoIdx 3 – Priority values 3, 5	];
	(variant-aware, variant name is 'Petrol').	

# 1.2.7 Array: Eth\_17\_GEthMacV2\_RxChnlFifoMapCtrl<CtrlIdx>[\_Variant][Max supported DMA channels]

### Table 66 Eth\_17\_GEthMacV2\_RxChnlFifoMapCtrl<CtrlIdx>[\_Variant][Max supported DMA channels]

Example(s)	Action	
	<variant> indicates the name of the post-build variant. For a variant aware configuration the structure name is appended with the variant name. For variant unaware configuration  <variant> is ignored.</variant></variant>	
	The values are generated by performing the reverse mapping of the array Eth_17_GEthMacV2_RxFifoChnlMapCtrl <ctrlidx>[_Variant][Ingress FIFO count] and if the Rx channel is not used, the generated value is 255.</ctrlidx>	
Verification method	Eth_17_GEthMacV2_RxChnlFifoMapCtrl[ <x>][<y>], where <x> = Index of controller configured and <y> is the maximum supported Rx DMA channels by the controller<x>.</x></y></x></y></x>	
Description	Array to store mapping between the Rx channels to the configured ingress FIFO indices	
Туре	uint8	
Name	Eth_17_GEthMacV2_RxChnlFifoMapCtrl <ctrlidx>[_Variant][Max supported DMA channels]</ctrlidx>	



### Eth\_17\_GEthMacV2 driver

Configure 4 ingress FIFOs within controller 0 and set the priority values within EthCtrlConfigIngressFifoPriorityAssignment as below: EthCtrlConfigIngressFifoIdx 0 – Priority values 1, 3 EthCtrlConfigIngressFifoIdx 1 – Priority values 0, 2 EthCtrlConfigIngressFifoIdx 2 – Priority values 4, 7 EthCtrlConfigIngressFifoIdx 3 – Priority values 5, 6	<pre>static const uint8 Eth_17_GEthMacV2_RxFifoChnlMapCtrl0[4] = {    1U,    0U,    3U,    2U };</pre>
Configure 3 ingress FIFOs within controller 0 and set the priority values within EthCtrlConfigIngressFifoPriorityAssignment as below: EthCtrlConfigEgressFifoIdx 0 – Priority values 1, 3, 4 EthCtrlConfigEgressFifoIdx 1 – Priority values 5, 7 EthCtrlConfigEgressFifoIdx 2 – Priority values 0, 2, 6 (variant-aware, variant name is 'Petrol').	static const uint8 Eth_17_GEthMacV2_RxFifoChnlMapCtrl1_Petrol[4] = {     0U,     2U,     1U,     255U };

# 1.2.8 Structure: Eth\_17\_GEthMacV2\_CoreCtrlCfgCore<Core Id>[\_Variant][Max controllers configured to the core]

Table 67 Eth\_17\_GEthMacV2\_CoreCtrlCfgCore<Core Id>[\_Variant][Max controllers configured]

Name	Eth_17_GEthMacV2_CoreCoreCoreCoreCoreCoreCoreCoreCoreCore	Eth_17_GEthMacV2_CoreCtrlCfgCore <core id="">[_Variant][Max controllers configured to the core]</core>		
Type Description		Eth_17_GEthMacV2_CoreCtrlConfigType  Array of structures to store controller configuration data for a core.		
Verification method	<variant> indicates the nan the structure name is appe</variant>	The generated structure is present in Eth_17_GEthMacV2[_ <variant>]_PBcfg.c file. The <variant> indicates the name of the post-build variant. For a variant-aware configuration the structure name is appended with the variant name. For variant-unaware configuration <variant> is ignored.</variant></variant></variant>		
Example(s)	Action  Configure all the parameters available for the Ethernet controller 0(variant-unaware) and allocate the controller 0 to Core0.	static const Eth_17_GEthMacV2_CoreCtrlConfigType Eth_17_GEthMacV2_CoreCtrlCfgCore0[1]= {		



```
/* Element to store GETH_GPCTL register value for current
controller */
 (uint32)2,
 /* Recommended time(in ns) to wait for back to back
register write */
 (uint32)60,
 /* Address of Egress fifo Configuration */
 Eth_17_GEthMacV2_TxFifoCfgCtrl0,
 /* Address of Egress Queue Mapping */
 Eth_17_GEthMacV2_TxFifoChnlMapCtrl0,
 /* Channel to Egress FIFO Map */
 Eth_17_GEthMacV2_TxChnlFifoMapCtrl0,
 /* Address of fifo Priority Mapping */
 Eth_17_GEthMacV2_TxPrioFifoMapCtrl0,
 /* Address of Ingress fifo Configuration */
 Eth_17_GEthMacV2_RxFifoCfgCtrl0,
 /* Address of Ingress Queue Mapping */
 Eth_17_GEthMacV2_RxFifoChnlMapCtrl0,
 /* Channel to Ingress FIFO Map */
 Eth_17_GEthMacV2_RxChnlFifoMapCtrl0,
 /* Properties of Ethernet Controller
 Bit[0] - Port Select(PS)
 0 for 1000Mbps
 1 for 10 or 100 Mbps
 Bit[1] - Speed(FES)
 0 for 10 Mbps when PS bit is 1 and 1 Gbps when PS bit is 0
 1 for 100 Mbps when PS bit is 1
 Bit[2:4] - PhyInterface (000-MII, 100-RMII,001-RGMII)
 Bit[5] - Mode of the Controller [0 - HALFDUPLEX, 1-
FULLDUPLEX]
 Bit[6] - Tx Interrupt Enable/Disable [0 - Disabled, 1- Enabled]
 Bit[7] - Rx Interrupt Enable/Disable [0 - Disabled, 1- Enabled]
 Bit[8] - CRC Stripping Enable/Disable [0 - Disabled, 1-
Enabled]
 */
 (uint16)228,
 /*DEM Id for Ethernet controller hardware test failure*/
 DemConf_DemEventParameter_ETH_E_ACCESS,
```



```
/*DEM Id for Ethernet controller Frames Lost Error*/
 DemConf_DemEventParameter_ETH_E_RX_FRAMESLOST,
 /*DEM Id for Ethernet controller Frames Alignment Error*/
 DemConf_DemEventParameter_ETH_E_ALIGNMENT,
 /*DEM Id for Ethernet controller Frames CRC Error*/
 DemConf_DemEventParameter_ETH_E_CRC,
 /*DEM Id for Ethernet controller Undersize frame Error*/
 DemConf_DemEventParameter_ETH_E_UNDERSIZEFRAME,
 /*DEM Id for Ethernet controller Oversize frame Error*/
 DemConf_DemEventParameter_ETH_E_OVERSIZEFRAME,
 /*DEM Id for Ethernet controller Single collision Error*/
 DemConf_DemEventParameter_ETH_E_SINGLECOLLISION,
 /*DEM Id for Ethernet controller Multiple collision Error*/
DemConf_DemEventParameter_ETH_E_MULTIPLECOLLISION,
 /*DEM Id for Ethernet controller Late collision Error*/
 DemConf_DemEventParameter_ETH_E_LATECOLLISION,
 /* MAC address of the controller in network byte order */
  (uint8)0x00U,
  (uint8)0x03U,
  (uint8)0x19U,
  (uint8)0x00U,
  (uint8)0x00U,
  (uint8)0x01U
 },
 /* Eth Controller Index */
 (uint8)0U,
 /* Total Egress Queue */
 (uint8)4U,
 /* DMA transmit arbitration algorithm */
 (uint8)0U,
 /* MTL transmit scheduling algorithm */
 (uint8)3U,
 /* Total Ingress Queue */
 (uint8)4U,
 /* Queue where the untagged Rx frames are routed */
```



	(uint8)0U,
	/* Clock configuration for MDC */
	(uint8)0x0U
	},
	};
Configure all the parameters available for the Ethernet controller 0 and allocate the controller	static const Eth_17_GEthMacV2_CoreCtrlConfigType Eth_17_GEthMacV2_CoreCtrlCfgCore0_Petrol[1]= {
0 to Core0 (variant-aware,	{
variant name is 'Petrol').	/*Specifies the Tx[0:3]/Rx[4:7] clock delay in RGMII mode for transmit skew timing*/
	(uint32)0,
	/* Element to store GETH_GPCTL register value for current controller */
	(uint32)2,
	/* Recommended time(in ns) to wait for back to back register write */
	(uint32)60,
	/* Address of Egress fifo Configuration */
	Eth_17_GEthMacV2_TxFifoCfgCtrl0_Petrol,
	/* Address of Egress Queue Mapping */
	Eth_17_GEthMacV2_TxFifoChnlMapCtrl0_Petrol,
	/* Channel to Egress FIFO Map */
	Eth_17_GEthMacV2_TxChnlFifoMapCtrl0_Petrol,
	/* Address of fifo Priority Mapping */
	Eth_17_GEthMacV2_TxPrioFifoMapCtrl0_Petrol,
	/* Address of Ingress fifo Configuration */
	Eth_17_GEthMacV2_RxFifoCfgCtrl0_Petrol,
	/* Address of Ingress Queue Mapping */
	Eth_17_GEthMacV2_RxFifoChnlMapCtrl0_Petrol,
	/* Channel to Ingress FIFO Map */
	Eth_17_GEthMacV2_RxChnlFifoMapCtrl0_Petrol,
	/* Properties of Ethernet Controller
	Bit[0] - Port Select(PS)
	0 for 1000Mbps
	1 for 10 or 100 Mbps
	Bit[1] - Speed(FES)
	0 for 10 Mbps when PS bit is 1 and 1 Gbps when PS bit is 0



```
1 for 100 Mbps when PS bit is 1
 Bit[2:4] - PhyInterface (000-MII, 100-RMII,001-RGMII)
 Bit[5] - Mode of the Controller [0 - HALFDUPLEX, 1-
FULLDUPLEX]
 Bit[6] - Tx Interrupt Enable/Disable [0 - Disabled, 1- Enabled]
 Bit[7] - Rx Interrupt Enable/Disable [0 - Disabled, 1- Enabled]
 Bit[8] - CRC Stripping Enable/Disable [0 - Disabled, 1-
Enabled]
 */
 (uint16)228,
 /*DEM Id for Ethernet controller hardware test failure*/
 DemConf_DemEventParameter_ETH_E_ACCESS,
 /*DEM Id for Ethernet controller Frames Lost Error*/
 DemConf_DemEventParameter_ETH_E_RX_FRAMESLOST,
 /*DEM Id for Ethernet controller Frames Alignment Error*/
 DemConf_DemEventParameter_ETH_E_ALIGNMENT,
 /*DEM Id for Ethernet controller Frames CRC Error*/
 DemConf_DemEventParameter_ETH_E_CRC,
 /*DEM Id for Ethernet controller Undersize frame Error*/
 DemConf_DemEventParameter_ETH_E_UNDERSIZEFRAME,
 /*DEM Id for Ethernet controller Oversize frame Error*/
 DemConf_DemEventParameter_ETH_E_OVERSIZEFRAME,
 /*DEM Id for Ethernet controller Single collision Error*/
 DemConf_DemEventParameter_ETH_E_SINGLECOLLISION,
 /*DEM Id for Ethernet controller Multiple collision Error*/
DemConf_DemEventParameter_ETH_E_MULTIPLECOLLISION,
 /*DEM Id for Ethernet controller Late collision Error*/
 DemConf_DemEventParameter_ETH_E_LATECOLLISION,
 /* MAC address of the controller in network byte order */
  (uint8)0x00U,
  (uint8)0x03U,
  (uint8)0x19U,
  (uint8)0x00U,
  (uint8)0x00U,
  (uint8)0x01U
 },
```



### Eth\_17\_GEthMacV2 driver

/* Eth Controller Index */
(uint8)0U,
/* Total Egress Queue */
(uint8)4U,
/* DMA transmit arbitration algorithm */
(uint8)0U,
/* MTL transmit scheduling algorithm */
(uint8)3U,
/* Total Ingress Queue */
(uint8)4U,
/* Queue where the untagged Rx frames are routed */
(uint8)0U,
/* Clock configuration for MDC */
(uint8)0x0U
},
};

## 1.2.8.1 Member: EthSkewDelay

#### Table 68 EthSkewDelay

Table 66 Elliske	wbetay	
Name	EthSkewDelay	
Туре	uint32	
Description	Tx/Rx clock delay in RGMII mode for skew timing	
Verification method	The structure member is generated from the configuration parameter  EthSkewTxClockDelay and EthSkewRxClockDelay. The bits [0:3] correspond to the value of EthSkewTxClockDelay and bits [4:7] correspond to the value of  EthSkewRxClockDelay.  Note: The EthSkewTxClockDelay and EthSkewRxClockDelay skew delay is allowed to be configured only in RGMII mode.	
Example(s)	Action	Generated output
	Set EthSkewTxClockDelay to 8 And EthSkewRxClockDelay to	(uint32)168
	10 Set EthSkewTxClockDelay to 1	(uint32)1
	And EthSkewRxClockDelay to 0	(dirio2)1



Eth\_17\_GEthMacV2 driver

### 1.2.8.2 Member: EthGptclRegVal

Name	EthGptclRegVal	
Туре	uint32	
Description	Element to store general purpose control register value for the controller.	
Verification method	The structure member is generated from the values configured in EthMdioAlternateInput, EthRxClkInput, EthRxErrMIIInput, EthCarrierSenseMIIInput, EthRecDataValidMIIInput, EthTxClockMIIInput, EthCollisionMII, EthRefClkRMIIInput, EthCRSDVRMIIInput, EthReceiveData0Input, EthReceiveData1Input, EthReceiveData2Input and EthReceiveData3Input configuration parameters where port selection is done.  Note: The configuration parameters will be available for selection based on the selected mode (MII/RMII and RGMI).	
Example(s)	Action	Generated output
	Set EthPhyInterface = RGMII EthMdioAlternateInput = ALT3_SELECT_P21_3 EthRxclkInput = ALT0_SELECT_P11_12 EthReceiveData0Input = ALT3_SELECT_NONE EthReceiveData1Input = ALT3_SELECT_NONE	(uint32)3

# EthCRSDVRMIIInput = ALT3\_SELECT\_NONE

EthReceiveData0Input = ALT0\_SELECT\_P11\_10

EthReceiveData1Input =

ALT3\_SELECT\_NONE
Set EthPhyInterface = RMII

EthMdioAlternateInput = ALT3\_SELECT\_P21\_3
EthRefClkRMIIInput = ALT3\_SELECT\_NONE

ALTO\_SELECT\_P11\_9

Member: EthBkRegWrWaitTime

### Table 70 EthSkewDelay

Name	EthBkRegWrWaitTime
Туре	uint32

(uint32)15

1.2.8.3

# MCAL Configuration Verification Manual for Eth\_17\_GEthMacV2 32-bit TriCore™ AURIX™ TC3xx microcontroller family



### Eth\_17\_GEthMacV2 driver

Description	Recommended time in nanoseconds to wait between back to back write operations		
Description	to the same register		
Verification method	The structure member is generated as 6 times the time period value in nanoseconds of the frequency value configured by the user in EthPeripheralBusClock configuration parameter which in turn refers McuSPBFrequency configuration parameter in the MCU module, when the configured speed (in the EthCtrlMacLayerSpeed parameter) is 1 Gbps. For 10 Mbps speed, the structure member is generated with the value 2400, and for 100 Mbps speed, the generated vaue is 240.		
Example(s)	Action	Generated output	
	Set EthCtrlMacLayerSpeed to ETH_MAC_LAYER_SPEED_1G. Configure EthPeripheralBus = McuSPBFrequency = 100000000  EthBkRegWrWaitTime = 6 * EthSpbPeriodInNanoSeconds = 6 * (1000000000/ EthPeripheralBusFrequency)	(uint32)60	
	=60		
	Set EthCtrlMacLayerSpeed to ETH_MAC_LAYER_SPEED_10M.	(uint32)2400	
	Set EthCtrlMacLayerSpeed to ETH_MAC_LAYER_SPEED_100M.	(uint32)240	

## 1.2.8.4 Member: EthTxFifoCfgPtr

### Table 71 EthTxFifoCfgPtr

Name	EthTxFifoCfgPtr		
Туре	Eth_17_GEthMacV2_TxFifoCfgType *		
Description	Pointer to the configuration of egress FIFO related parameters		
Verification method	The structure member is generated with the address that stores the egress FIFO configuration.		
Example(s)	Action	Generated output	
	Configure at least one egress FIFO with valid parameters for the Ethernet controller 0.	Eth_17_GEthMacV2_TxFifoCfgCtrl0,	
	Configure at least one egress FIFO with valid parameters for the Ethernet controller 1 (variant-aware, variant name is 'Petrol').	Eth_17_GEthMacV2_TxFifoCfgCtrl1_Petrol,	
	Do not configure any egress FIFO for the Ethernet controller 0.	NULL_PTR,	



Eth\_17\_GEthMacV2 driver

## 1.2.8.5 Member: EthTxFifoChnlMapPtr

#### Table 72 EthTxFifoChnlMapPtr

Table 12 Ethix Filocini mapeti			
Name	EthTxFifoChnlMapPtr		
Туре	uint8 *		
Description	Pointer to the array that maps the configured egress FIFO indices to Tx channels		
Verification method	The structure member is generated with the address (array name) that maps the configured egress FIFO indices to Tx channels.		
Example(s)	Action	Generated output	
	Configure at least one egress FIFO with valid parameters for the Ethernet controller 0.	Eth_17_GEthMacV2_TxFifoChnlMapCtrl0,	
	Configure at least one egress FIFO with valid parameters for the Ethernet controller 1 (variant-aware, variant name is 'Petrol').	Eth_17_GEthMacV2_TxFifoChnlMapCtrl1_Petrol,	

## 1.2.8.6 Member: EthTxChnlFifoMapPtr

### Table 73 EthTxChnlFifoMapPtr

Name	EthTxChnlFifoMapPtr		
Туре	uint8 *		
Description	Pointer to the array that maps the Tx channels to the configured egress FIFO indices		
Verification method	The structure member is generated with the address (array name) that maps the Tx channels to the configured egress FIFO indices.		
Example(s)	Action	Generated output	
	Configure at least one egress FIFO with valid parameters for the Ethernet controller 0.	Eth_17_GEthMacV2_TxChnlFifoMapCtrl0,	
	Configure at least one egress FIFO with valid parameters for the Ethernet controller 1 (variant-aware, variant name is 'Petrol').	Eth_17_GEthMacV2_TxChnlFifoMapCtrl1_Petrol,	

### 1.2.8.7 Member: EthTxPrioFifoMapPtr

Table 74 EthTxPrioFifoMapPtr

Name	EthTxPrioFifoMapPtr	
Туре	uint8 *	
Description	Pointer to the array that maps the configured priorities to the egress FIFO indices	
Verification method	The structure member is generated with the address (array name) that maps the configured priorities to the egress FIFO indices.	
Example(s)	Action Generated output	

# MCAL Configuration Verification Manual for Eth\_17\_GEthMacV2 32-bit TriCore™ AURIX™ TC3xx microcontroller family



### Eth\_17\_GEthMacV2 driver

C C		
Configure at least one egress	Eth_17_GEthMacV2_TxPrioFifoMapCtrl0,	
FIFO with valid parameters for	,	
the Ethernet controller 0.		
Configure at least one egress	Eth 17 CEthMacV2 TyDria Fifa Man Ctrl 1 Datrol	
FIFO with valid parameters for	Eth_17_GEthMacV2_TxPrioFifoMapCtrl1_Petrol,	
the Ethernet controller 1		
(variant-aware, variant name is		
'Petrol').		

## 1.2.8.8 Member: EthRxFifoCfgPtr

#### Table 75 EthRxFifoCfgPtr

	•	
Name	EthRxFifoCfgPtr	
Туре	Eth_17_GEthMacV2_RxFifoCfgType *	
Description	Pointer to the configuration of ingress FIFO related parameters	
Verification method	The structure member is generated with the address that stores the ingress FIFO configuration.	
Example(s)	Action	Generated output
	Configure at least one ingress FIFO with valid parameters for the Ethernet controller 0.	Eth_17_GEthMacV2_RxFifoCfgCtrl0,
	Configure at least one ingress FIFO with valid parameters for the Ethernet controller 1 (variant-aware, variant name is 'Petrol').	Eth_17_GEthMacV2_RxFifoCfgCtrl1_Petrol,
	Do not configure any ingress FIFO for the Ethernet controller 0.	NULL_PTR,

## 1.2.8.9 Member: EthRxFifoChnlMapPtr

Table 76 EthRxFifoChnlMapPtr

Name	EthRxFifoChnlMapPtr	
Туре	uint8 *	
Description	Pointer to the array that maps the configured ingress FIFO indices to Rx channels	
Verification method	The structure member is generated with the address (array name) that maps the configured ingress FIFO indices to Rx channels.	
Example(s) Action Generated output		Generated output
	Configure at least one ingress FIFO with valid parameters for the Ethernet controller 0.	Eth_17_GEthMacV2_RxFifoChnlMapCtrl0,
	Configure at least one ingress FIFO with valid parameters for the Ethernet controller 1 (variant-aware, variant name is	Eth_17_GEthMacV2_RxFifoChnlMapCtrl1_Petrol,
	'Petrol').	

# MCAL Configuration Verification Manual for Eth\_17\_GEthMacV2 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Eth\_17\_GEthMacV2 driver

## 1.2.8.10 Member: EthRxChnlFifoMapPtr

#### Table 77 EthRxChnlFifoMapPtr

aute i Etilikeliiki lienapi ki			
Name	EthRxChnlFifoMapPtr		
Туре	uint8 *		
Description	Pointer to the array that maps the Rx channels to the configured ingress FIFO indices		
Verification method	The structure member is generated with the address (array name) that maps the Rx channels to the configured ingress FIFO indices.		
Example(s) Action		Generated output	
	Configure at least one ingress FIFO with valid parameters for the Ethernet controller 0.	Eth_17_GEthMacV2_RxChnlFifoMapCtrl0,	
	Configure at least one ingress FIFO with valid parameters for the Ethernet controller 1 (variant-aware, variant name is 'Petrol').	Eth_17_GEthMacV2_RxChnlFifoMapCtrl1_Petrol,	

## 1.2.8.11 Member: EthCtrlProperties

### Table 78 EthCtrlProperties

rable 18	EthCtrlProperties		
Name	EthCtrlProperties		
Туре	uint16		
Description	Properties of Ethernet Controlle	r.	
Verification method	The structure member is generated based on the values configured in EthCtrlMacLayerSpeed, EthCtrlMacLayerType, EthCtrlMacLayerSubType, EthOpMode, EthCtrlEnableTxInterrupt, EthCtrlEnableRxInterrupt and EthCtrlEnableCrcStripping.		
Example(s)	Action	Generated output	
	Set EthCtrlMacLayerSpeed = ETH_MAC_LAYER_SPEED_100M	(uint16)499,	
	EthCtrlMacLayerType = ETH_MAC_LAYER_TYPE_XMII EthCtrlMacLayerSubType = REDUCED EthOpMode = FULLDUPLEX EthCtrlEnableRxInterrupt = True EthCtrlEnableTxInterrupt =True		
	EthCtrlEnableCrcStripping = True		
	Set Set EthCtrlMacLayerSpeed = ETH_MAC_LAYER_SPEED_1G	(uint16)36,	
	EthCtrlMacLayerType = ETH_MAC_LAYER_TYPE_XGMII		

# MCAL Configuration Verification Manual for Eth\_17\_GEthMacV2 32-bit TriCore™ AURIX™ TC3xx microcontroller family



### Eth\_17\_GEthMacV2 driver

-			
	EthCtrlMacLayerSubType =		
	REDUCED		
	EthOpMode = FULLDUPLEX		
	EthCtrlEnableRxInterrupt =		
	False		
	EthCtrlEnableTxInterrupt =		
	False		
	EthCtrlEnableCrcStripping =		
	False		

### 1.2.8.12 Member: EthDemAccess

Table 70	FAL Dam Assess
Table 79	EthDemAccess

Table 19	EthDemAccess	
Name	EthDemAccess	
Туре	Dem_EventIdType	
Description	DEM Id for ETH_E_ACCESS Fai	ilure
Verification method	DEM Id is generated for ETH_E_ACCESS as DemConf_DemEventParameter_ <container name="">.  If DEM is not configured, then DEM Id is generated as  ETH_17_GETHMACV2_DISABLE_DEM_REPORT.  Note: <container name=""> is the DemEventParameter container in DEM module.</container></container>	
Example(s)	Action Generated output	
	Add EthDemEventParameterRefs container and configure ETH_E_ACCESS.	DemConf_DemEventParameter_ETH_E_ACCESS
	Do not configure ETH_E_ACCESS within the EthDemEventParameterRefs	ETH_17_GETHMACV2_DISABLE_DEM_REPORT

### 1.2.8.13 Member: EthDemFramesLost

#### Table 80 EthDemFramesLost

Example(s)	Action	Generated output
	Note: <container name=""> is the DemEventParameter container in DEM module.</container>	
Verification method	DEM Id is generated for ETH_E_RX_FRAMES_LOST as DemConf_DemEventParameter _ <container name="">. If DEM is not configured, then DEM Id is generated as ETH_17_GETHMACV2_DISABLE_DEM_REPORT.</container>	
Description	DEM Id for ETH_E_RX_FRAMES_LOST Failure.	
Туре	Dem_EventIdType	
Name	EthDemFramesLost	

# MCAL Configuration Verification Manual for Eth\_17\_GEthMacV2 32-bit TriCore™ AURIX™ TC3xx microcontroller family



### Eth\_17\_GEthMacV2 driver

Add	DemConf_DemEventParameter_ETH_E_RX_FRAMES_LOST
EthDemEventParameterRef	
container and configure	
ETH_E_RX_FRAMES_LOST.	
Do not configure	ETH 17 GETHMACV2 DISABLE DEM REPORT
ETH_E_RX_FRAMES_LOST	
within the	
EthDemEventParameterRefs	
container.	

## 1.2.8.14 Member: EthDemAlignment

### Table 81 EthDemAlignment

I anie ot	Ethibemaughment	
Name	EthDemAlignment	
Туре	Dem_EventIdType	
Description	DEM Id for ETH_E_ALIGNMENT Failure	
Verification method	DEM Id is generated for ETH_E_ALIGNMENT as DemConf_DemEventParameter_ <container name="">. If DEM is not configured, then DEM Id is generated as ETH_17_GETHMACV2_DISABLE_DEM_REPORT.  Note: <containser name=""> is the DemEventParameter container in DEM module.</containser></container>	
Example(s)	e(s) Action Generated output	
	Add EthDemEventParameterRefs container and configure ETH_E_ALIGNMENT.	DemConf_DemEventParameter_ETH_E_ALIGNMENT
	Do not configure	ETH_17_GETHMACV2_DISABLE_DEM_REPORT

### 1.2.8.15 Member: EthDemCRC

container.

ETH\_E\_ALIGNMENT within EthDemEventParameterRefs

#### Table 82 EthDemCRC

Name	EthDemCRC	
Туре	Dem_EventIdType	
Description	DEM Id for ETH_E_CRC Failure	
Verification method	DEM Id is generated for ETH_E_CRC as DemConf_DemEventParameter_ <container name="">. If DEM is not configured, then DEM Id is generated as ETH_17_GETHMACV2_DISABLE_DEM_REPORT.  Note: <container name=""> is the DemEventParameter container in DEM module.</container></container>	
Example(s)	Generated output	
	Add FthDemEventParameterRefs	DemConf_DemEventParameter_ETH_E_CRC

# MCAL Configuration Verification Manual for Eth\_17\_GEthMacV2 32-bit TriCore™ AURIX™ TC3xx microcontroller family



### Eth\_17\_GEthMacV2 driver

container and configure ETH_E_CRC.	
Do not configure ETH_E_CRC within	ETH_17_GETHMACV2_DISABLE_DEM_REPORT
EthDemEventParameterRefs	
container.	

### 1.2.8.16 Member: EthDemUndersize

#### Table 83 EthDemUndersize

Table 05	Ltil Delilonder 312e	
Name	EthDemUndersize	
Туре	Dem_EventIdType	
Description	DEM Id for ETH_E_UNDERSIZE	FRAME Failure
Verification method	DemConf_DemEventParamete generated as ETH_17_GETHM/	er_ <container name="">. If DEM is not configured, then DEM Id is</container>
Example(s)	Action	Generated output
	Add	DemConf_DemEventParameter_ETH_E_UNDERSIZEFRAME

Example(s)	Action	Generated output
	Add EthDemEventParameterRefs container and configure ETH_E_UNDERSIZEFRAME.	DemConf_DemEventParameter_ETH_E_UNDERSIZEFRAME
	Do not configure ETH_E_UNDERSIZEFRAME within EthDemEventParameterRefs container.	ETH_17_GETHMACV2_DISABLE_DEM_REPORT

### 1.2.8.17 Member: EthDemOversize

ETH\_E\_OVERSIZEFRAME.

#### Table 84 EthDemOversize

Table 04	Ethothioversize	
Name	EthDemOversize	
Туре	Dem_EventIdType	
Description	DEM Id for ETH_E_OVERSIZEF	RAME Failure
Verification method	DEM Id is generated for ETH_E_OVERSIZEFRAME as DemConf_DemEventParameter _ <container name="">. If DEM is not configured, then DEM Id is generated as ETH_17_GETHMACV2_DISABLE_DEM_REPORT.  Note: <container name=""> is the DemEventParameter contained in DEM module.</container></container>	
Example(s)	Action	Generated output
	Add EthDemEventParameterRefs container and configure	DemConf_DemEventParameter_ETH_E_OVERSIZEFRAME

## MCAL Configuration Verification Manual for Eth\_17\_GEthMacV2 32-bit TriCore™ AURIX™ TC3xx microcontroller family



### Eth\_17\_GEthMacV2 driver

Do not configure ETH_E_OVERSIZEFRAME	ETH_17_GETHMACV2_DISABLE_DEM_REPORT
within	
EthDemEventParameterRefs	
container.	

#### Member: EthDemSingleCollision 1.2.8.18

#### Table 85 **EthDemSingleCollision**

Name	EthDemSingleCollision	
Туре	Dem_EventIdType	
Description	DEM Id for ETH_E_SINGLECOLLISION Failure	
Verification method	DEM Id is generated for ETH_E_SINGLECOLLISION as  DemConf_DemEventParameter_ <container name="">. If DEM is not configured, then DEM Id is generated as ETH_17_GETHMACV2_DISABLE_DEM_REPORT.  Note: <container name=""> is the DemEventParameter contained in DEM module.</container></container>	

Example(s)	Action	Generated output
	Add EthDemEventParameterRefs container and configure ETH_E_SINGLECOLLISION.	DemConf_DemEventParameter_ETH_E_SINGLECOLLISION
	Do not configure ETH_E_SINGLECOLLISION within EthDemEventParameterRefs container.	ETH_17_GETHMACV2_DISABLE_DEM_REPORT

#### Member: EthDemMultipleCollision 1.2.8.19

#### Table 86 EthDemMultipleCollision

Name	EthDemMultipleCollision	
Туре	Dem_EventIdType	
Description	DEM Id for ETH_E_MULTIPLECOLLISION Failure	
Verification method DEM Id is generated for ETH_E_MULTIPLECOLLISION as DemConf_DemEventParameter_ <container name="">. If DEM is not configured, then DE generated as ETH_17_GETHMACV2_DISABLE_DEM_REPORT.</container>		
	Note: <container name=""> is the DemEventParameter contained in DEM module</container>	

#### Example

le(s)	Action	Generated output
	Add	DemConf_DemEventParameter_ETH_E_MULTIPLECOLLISION
	EthDemEventParameterRefs	
	container and configure	
	ETH_E_MULTIPLECOLLISION.	

# MCAL Configuration Verification Manual for Eth\_17\_GEthMacV2 32-bit TriCore™ AURIX™ TC3xx microcontroller family



### Eth\_17\_GEthMacV2 driver

Do not configure ETH_E_MULTIPLECOLLISION within	ETH_17_GETHMACV2_DISABLE_DEM_REPORT
EthDemEventParameterRefs container.	

### 1.2.8.20 Member: EthDemLateCollision

#### Table 87 EthDemLateCollision

Name	EthDemLateCollision
Туре	Dem_EventIdType
Description	DEM Id for ETH_E_LATECOLLISION Failure
Verification method	DEM Id is generated for ETH_E_LATECOLLISION as DemConf_DemEventParameter _ <container name="">. If DEM is not configured, then DEM Id is generated as ETH_17_GETHMACV2_DISABLE_DEM_REPORT.</container>

Note: <container name> is the DemEventParameter contained in DEM module.

Example(s)	Action	Generated output
	Add EthDemEventParameterRefs container and configure ETH_E_LATECOLLISION.	DemConf_DemEventParameter_ETH_E_LATECOLLISION
	Do not configure ETH_E_LATECOLLISION within EthDemEventParameterRefs container.	ETH_17_GETHMACV2_DISABLE_DEM_REPORT

## 1.2.8.21 Member: EthMacAddress [6]

#### Table 88 EthMacAddress [6]

Name	EthMacAddress [6]	
Туре	uint8	
Description	MAC address of the Ethernet controller in Network Byte order	
Verification method	The generated structure member contains an array entry for user-configured PHY MAC address in Network Byte order as configured in the configuration parameter EthCtrlPhyAddress.	
Example(s)	Action	Generated output
	Set EthCtrlPhyAddress to 00:03:19:00:001	{
	00.00.13.00.00.01	(uint8)0x00U,
		(uint8)0x03U,
		(uint8)0x19U,
		(uint8)0x00U,

# MCAL Configuration Verification Manual for Eth\_17\_GEthMacV2 32-bit TriCore™ AURIX™ TC3xx microcontroller family



## Eth\_17\_GEthMacV2 driver

	(uint8)0x00U,
	(uint8)0x01U
	},
Set EthCtrlPhyAddress to	{
12:34:56:78:00:09	(uint8)0x12U,
	(uint8)0x34U,
	(uint8)0x56U,
	(uint8)0x78U,
	(uint8)0x00U,
	(uint8)0x09U
	},

### 1.2.8.22 Member: EthCtrlldx

#### Table 89 EthCtrlldx

Name	EthCtrlldx	
Туре	uint8	
Description	Index of Ethernet controller	
<b>Verification method</b>	The structure member is generated with the value configured in EthCtrlIdx parameter	
Example(s)	Action Generated output	
Example(3)	Action	Generated output
Example(s)	Set EthCtrlldx = 0	(uint8)0U,

### 1.2.8.23 Member: EthNumTxChnls

### Table 90 EthNumTxChnls

Name	EthNumTxChnls	
Туре	uint8	
Description	Number of transmit channels internally used within the Ethernet controller	
Verification method	The structure member is generated with the number of egress FIFOs configured for transmit scheduling under the EthCtrlConfigSchedulerPredecessor configuration container.	
Example(s)	Action Generated output	
	Configure four egress FIFOs with valid parameters and add all the four egress FIFOs for transmit scheduling under EthCtrlConfigSchedulerPredecessor container.	(uint8)4U,
	Configure one egress FIFO with valid parameters and add this	(uint8)1U,

# MCAL Configuration Verification Manual for Eth\_17\_GEthMacV2 32-bit TriCore™ AURIX™ TC3xx microcontroller family



### Eth\_17\_GEthMacV2 driver

egress FIFO for transmit scheduling
under
EthCtrlConfigSchedulerPredecessor
container.

## 1.2.8.24 Member: EthDmaTxArbAlg

#### Table 91 EthDmaTxArbAlg

Table 91	EthDmaTxArbAlg		
Name	EthDmaTxArbAlg		
Туре	uint8		
Description	Indicates the selected arbitration algorithm among the transmit DMA channels		
Verification method	The structure member is generated with a value that corresponds to a selected Tx DMA arbitration algorithm configured in EthCtrlConfigDMAArbitrationAlgorithm parameter. The valu generated is:  0 - Fixed Priority  1 - Weighted Strict Priority  2 - Weighted Round Robin		
Example(s)	Action	Generated output	
	Configure EthCtrlConfigDMAArbitrationAlgorithm to ETH_DMA_ARBITRATION_FIXED_PRIORITY within EthCtrlConfigDMAArbitration container.	(uint8)0U,	
	Configure EthCtrlConfigDMAArbitrationAlgorithm to ETH_DMA_ARBITRATION_WEIGHTED_STRICT_PRIORITY within EthCtrlConfigDMAArbitration container.	(uint8)1U,	
	Configure EthCtrlConfigDMAArbitrationAlgorithm to ETH_DMA_ARBITRATION_WEIGHTED_ROUND_ROBIN within EthCtrlConfigDMAArbitration container.	(uint8)2U,	

## 1.2.8.25 Member: EthMtlTxSchAlg

Table 92 EthMtlTxSchAlg

Name	EthMtlTxSchAlg		
Туре	uint8		
Description	Indicates the selected transmit scheduling algo	orithm at the MTL layer.	
Verification method	The structure member is generated with a value that corresponds to a selected Tx scheduler algorithm configured in EthCtrlConfigSchedulerAlgorithm parameter.  The value generated is:  0 - ETH_SCHEDULER_WEIGHTED_ROUND_ROBIN  3 - ETH_SCHEDULER_STRICT_PRIORITY		
Example(s)	Action Generated output		
	Configure EthCtrlConfigSchedulerAlgorithm to	(uint8)0U,	
	ETH_SCHEDULER_WEIGHTED_ROUND_ROBIN		
	within EthCtrlConfigScheduler container.		
	Configure EthCtrlConfigSchedulerAlgorithm	(uint8)3U,	
	to ETH_SCHEDULER_STRICT_PRIORITY within		
	EthCtrlConfigScheduler container.		

# MCAL Configuration Verification Manual for Eth\_17\_GEthMacV2 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Eth\_17\_GEthMacV2 driver

### 1.2.8.26 Member: EthNumRxChnls

#### Table 93 EthNumRxChnls

uble 33 Ethitumixemis			
Name	EthNumRxChnls		
Туре	uint8		
Description	Maximum transmit buffer length (frame length) aligned to 8 bytes.		
Verification method	The structure member is generated with the number of ingress FIFOs configured under EthCtrlConfigIngressFifo container.		
Example(s)	Action	Generated output	
	Configure four ingress FIFOs with valid parameters under EthCtrlConfigIngressFifo container.	(uint8)4U,	
	Configure one ingress FIFO with valid parameters under EthCtrlConfigIngressFifo container.	(uint8)1U,	

## 1.2.8.27 Member: EthUntagRxQueue

### Table 94 EthUntagRxQueue

Name	EthUntagRxQueue	
Туре	uint8	
Description	Queue index where the received untagged frames are routed	
Verification method	The structure member is generated with the value of Ingress FIFO index (EthCtrlConfigIngressFifoIdx parameter) that is referenced by the EthCtrlConfigIngressUntaggedPktsFifoRef parameter.	
Example(s)	Action	Generated output
	Configure four ingress FIFOs with valid parameters and select the ingress FIFO having EthCtrlConfigIngressFifoIdx = 3 in EthCtrlConfigIngressUntaggedPktsFifoRef parameter.	(uint8)3U,
	Configure one ingress FIFO with valid parameters and select the ingress FIFO having EthCtrlConfigIngressFifoIdx = 0 in EthCtrlConfigIngressUntaggedPktsFifoRef parameter.	(uint8)0U,

## 1.2.8.28 Member: EthMdcRegVal

#### Table 95 EthMdcRegVal

Name	EthMdcRegVal
Туре	uint8
Description	CSR clock divider register field value required for the generation of MDC clock



### Eth\_17\_GEthMacV2 driver

	1		
Verification method	The structure member is general EthMDCClockFrequency parame	ted based on the value configured in	
		egister field value, the frequency value configured by	
	the user in EthPeripheralBusClock configuration parameter (which in turn refers McuSPBFrequency configuration parameter in the MCU module) is divided by the		
	1	parameter to obtain a divider value.	
	If divider value = 4, then EthMdcI		
	If divider value > 4 and <= 6, then EthMdcRegVal = 9 If divider value > 6 and <= 8, then EthMdcRegVal = 0xA If divider value > 8 and <= 10, then EthMdcRegVal = 0xB If divider value > 10 and <= 12, then EthMdcRegVal = 0xC		
	If divider value > 12 and <= 14, th	•	
	If divider value > 14 and <= 16, th	•	
	If divider value > 16 and <= 18, th	•	
	If divider value > 18 and <= 26, th	en EthMdcRegVal = 3	
	If divider value > 26 and <= 42, th	en EthMdcRegVal = 0	
Example(s)	Action	Generated output	
	Set EthMDCClockFrequency =	(uint8)0x0U	
	2500000.	(diffe)0x00	
	Configure EthPeripheralBus =		
	McuSPBFrequency =		
	100000000.		
	Clock divider value =		
	McuSPBFrequency/		
	EthMDCClockFrequency = 40		
	Set EthMDCClockFrequency =	(uint8)0xAU	
	12500000.		
	Configure EthPeripheralBus =		
	McuSPBFrequency =		
	100000000.		
	Clock divider value =		
	McuSPBFrequency/		
	EthMDCClockFrequency = 8		

## 1.2.9 Structure: Eth\_17\_GEthMacV2\_ConfigCore<Core Id>[\_Variant]

### Table 96 Eth\_17\_GEthMacV2\_ConfigCore<Core Id>[\_Variant]

Example(s)	Action	Generated output	
Verification method	The generated structure is present in Eth_17_GEthMacV2[_ <variant>]_PBcfg.c file. The <variant> indicates the name of the post-build variant. For a variant-aware configuration the structure name is appended with the variant name. For variant-unaware configuration <variant> is ignored.</variant></variant></variant>		
Description	Structure to store core specific configuration data.		
Туре	Eth_17_GEthMacV2_CoreConfigType		
Name	Eth_17_GEthMacV2_ConfigCore <core id="">[_Variant]</core>		



### Eth\_17\_GEthMacV2 driver

Configure controller 0 and controller 1 to core 1.	static const Eth_17_GEthMacV2_CoreConfigType Eth_17_GEthMacV2_ConfigCore1 =
	{
	(Eth_17_GEthMacV2_CoreCtrlConfigType*)
	Eth_17_GEthMacV2_CoreCtrlCfgCore1,
	2U /* Maximum controllers allocated to core1 */
	<b>}</b> ;
Configure controller 0 to core 0 (variant-aware, variant name is 'Petrol').	static const Eth_17_GEthMacV2_CoreConfigType Eth_17_GEthMacV2_ConfigCore0_Petrol = {
	(Eth_17_GEthMacV2_CoreCtrlConfigType*) Eth_17_GEthMacV2_CoreCtrlCfgCore0_
	Petrol,
	1U /* Maximum controllers allocated to core0 */
	<b>}</b> ;

### 1.2.9.1 Member: EthCoreCtrlPtr

#### Table 97 EthCoreCtrlPtr

Name	EthCoreCtrlPtr		
Туре	Eth_17_GEthMacV2_CoreCtrlConfigType		
Description	Pointer to the configuration of controller allocated to that core.		
Verification method	The structure member is generated with address which stores controller configuration allocated to that core.		
Example(s)	Action	Generated output	
	Configure controller 0 to Core	(Eth_17_GEthMacV2_CoreCtrlConfigType*) Eth_17_GEthMacV2_CoreCtrlCfgCore1,	
	Configure controller 0 to core 0 (variant-aware, variant name is 'Petrol').	TIELLI II GELLIMACVZ COPECLITICOTTISTADE I	

### 1.2.9.2 Member: EthMaxControllers

### Table 98EthMaxControllers

Name	EthMaxControllers		
Туре	uint8		
Description	Maximum controllers allocated to the core.		
Verification method	The structure member is generated as the maximum controllers configured to the		
	core.		
Example(s)	Action Generated output		



### Eth\_17\_GEthMacV2 driver

Configure controller 0 and controller 1 to Core 1	2U
Configure controller 0 to core 0.	1U

## 1.2.10 Structure: Eth\_17\_GEthMacV2\_Config[\_Variant]

Name	Eth_17_GEthMacV2_Config[_Variant]	
Туре	Eth_17_GEthMacV2_ConfigType	
Description	Ethernet driver configuration ro	ot structure.
Verification method	The generated structure is present in Eth_17_GEthMacV2[_ <variant>]_PBcfg.c The <variant> indicates the name of the post-build variant. For a variant-awar configuration the structure name is appended with the variant name. For variant unaware configuration <variant> is ignored.</variant></variant></variant>	
Example(s)	Action	Generated output
	Configure controller 0 to Core0	const Eth_17_GEthMacV2_ConfigType
	and controller 1 to core 1.	Eth_17_GEthMacV2_Config =
		{
		/* starting address of Core <x></x>
		Configuration data */
		{
		(Eth_17_GEthMacV2_CoreConfigType*)
		&Eth_17_GEthMacV2_ConfigCore0,
		(Eth_17_GEthMacV2_CoreConfigType*)
		&Eth_17_GEthMacV2_ConfigCore1,
		NULL_PTR
		},
		/* Address of index mapping array */
		(uint8*)
		Eth_17_GEthMacV2_ControllerIndexMap
		<b>}</b> ;
	Configure controller 0 and	const Eth_17_GEthMacV2_ConfigType
	controller 1 to core 0.(variant-aware, variant name is 'Petrol').	File 17 CFILM NO Confin Dated
	aware, variant name is Petrot ).	{
		/* starting address of Core <x></x>
		Configuration data */
		{
		(Eth_17_GEthMacV2_CoreConfigType*)



### Eth\_17\_GEthMacV2 driver

&Eth_17_GEthMacV2_ConfigCore0_
Petrol,
NULL_PTR,
NULL_PTR
},
/* Address of index mapping array */
(uint8*)
Eth_17_GEthMacV2_ControllerIndexMap
_Petrol
<b>}</b> ;

## 1.2.10.1 Member: EthCoreAdd[ETH\_17\_GETHMACV2\_MAX\_CORES]

Table 100 EthCore	Add[ETH_17_GETHMACV2_MAX_	_CORES]	
Name	EthCoreAdd[ETH_17_GETHMACV2_MAX_CORES]		
Туре	Eth_17_GEthMacV2_CoreConfigType *		
Description	Array to store starting address of	f core configuration data.	
Verification method	The generated structure member is present in the Eth_17_GEthMacV2_Config[_ <variant>] structure. If at least one controller <y> is allocated to one Core<x>, then the element shall be generated as '&amp;Eth_17_GEthMacV2_ConfigCore<x>' else 'NULL_PTR' is generated.(x in range 0 to 5 and y in range 0 or 1 depending on the derivative).</x></x></y></variant>		
Example(s)	Action	Generated output	
	Configure controller 0 to Core0 and controller 1 to core 1.	/* starting address of Core <x> Configuration data */ {     (Eth_17_GEthMacV2_CoreConfigType*)     &amp;Eth_17_GEthMacV2_ConfigCore0,     (Eth_17_GEthMacV2_CoreConfigType*)     &amp;Eth_17_GEthMacV2_CorefigCore1,     NULL_PTR },</x>	
	Configure controller 0 and controller 1 to core 0 (variant-aware, variant name is 'Petrol').	/* starting address of Core <x> Configuration data */ {   (Eth_17_GEthMacV2_CoreConfigType*)   &amp;Eth_17_GEthMacV2_ConfigCore0_Petrol,   NULL_PTR,   NULL_PTR },</x>	

## MCAL Configuration Verification Manual for Eth\_17\_GEthMacV2 32-bit TriCore™ AURIX™ TC3xx microcontroller family



Eth\_17\_GEthMacV2 driver

### 1.2.10.2 Member: EthNodeldxMapPtr

#### Table 101 EthNodeIdxMapPtr

Table 101 Etimodelaxinapi ti			
Name	EthNodeldxMapPtr		
Туре	uint8 *		
Description	Pointer to the array index of the controller in the current core.		
Verification method	The structure member is generated as pointer to the array index of the controller.		
Example(s)	Action	Generated output	
	Configure controller 0 and controller 1 to core 0.	(uint8*)Eth_17_GEthMacV2_ControllerIndexMap	
	Configure controller 0 and controller 1 to core 0 (variant-aware, variant name is 'Petrol').	(uint8*) Eth_17_GEthMacV2_ControllerIndexMap_Petrol	

# 1.2.11 Array: Eth\_17\_GEthMacV2\_ControllerIndexMap[\_Variant][Max Controllers]

Table 102 Eth\_17\_GEthMacV2\_ControllerIndexMap[\_Variant][Max Controllers]

Table 102 Em_11_Obdimacv2_controllerinackmap[_variants][max controllers]				
Name	Eth_17_GEthMacV2_ControllerIr	Eth_17_GEthMacV2_ControllerIndexMap[_Variant][Max Controllers]		
Туре	uint8			
Description	Array to store index of the contro	oller in the allocated core.		
Verification method	Eth_17_GEthMacV2_ControllerIndexMap [ <x>] = Index of (Controller = <x>) in the allocated core. <variant> indicates the name of the post-build variant. For a variant aware configuration the structure name is appended with the variant name. For variant unaware configuration <variant> is ignored.</variant></variant></x></x>			
Example(s)	Action	Generated output		
	Configure controller 0 to core 0 and controller 1 to core 1.	static const uint8 Eth_17_GEthMacV2_ControllerIndexMap [2] = {     0x0U,     0x0U, };		
	Configure controller 0 and controller 1 to core 0 (variant-aware, variant name is 'Petrol').	static const uint8 Eth_17_GEthMacV2_ControllerIndexMap_Petrol [2] = { 0x0U, 0x1U,		

# MCAL Configuration Verification Manual for Eth\_17\_GEthMacV2 32-bit TriCore™ AURIX™ TC3xx microcontroller family



32-	DIT	i ricore AURIX	1 C3XX microcontroller	Tan
Eth	17	GEthMacV2 driver		

Ltii_11_OLtiimutv2 uiii	
	};

## 1.3 File: Eth\_17\_GEthMacV2[\_<variant>]\_PBcfg.h

The generated header file contains the declaration of the root configuration structure. Post-build time configuration mechanism allows configurable functionality of Ethernet driver that is deployed as object code. The file is generated in 'inc' folder.

## 1.3.1 Structure: Eth\_17\_GEthMacV2\_Config[\_<variant>]

Table 103 Eth\_17\_GEthMacV2\_Config[\_<varaint>]

Table 105 Eth_11_Octimacv2_coning[_variants]				
Name	Eth_17_GEthMacV2_Config[_ <variant>]</variant>			
Туре	Eth_17_GEthMacV2_ConfigType			
Description	Declaration of root configuration structure of Ethernet driver which will be used during initialization.			
Verification method	The generated structure is present in Eth_17_GEthMacV2[_ <variant>]_PBcfg.h file. The <variant> indicates the name of the post-build variant. For a variant-aware configuration the structure name is appended with the variant name. For variant-unaware configuration <variant> is ignored.</variant></variant></variant>			
Example(s)	Action	Generated output		
	Configure all the parameter available for the Ethernet controller (variant-unaware).	extern const Eth_17_GEthMacV2_ConfigType Eth_17_GEthMacV2_Config;		
	Configure all the parameter available for the Ethernet controller (variant-aware, variant name is 'Petrol').	extern const Eth_17_GEthMacV2_ConfigType Eth_17_GEthMacV2_Config_Petrol;		

# MCAL Configuration Verification Manual for Eth\_17\_GEthMacV2 32-bit TriCore™ AURIX™ TC3xx microcontroller family



**Revision history** 

## **Revision history**

### Major changes since the last revision

Date	Version	Description
2020-12-04	v1.0	Review comments fixed. Released version.
2020-12-02	v0.1	Initial Version

#### Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2020-12-04 Published by Infineon Technologies AG 81726 Munich, Germany

© 2020 Infineon Technologies AG. All Rights Reserved.

Do you have a question about this document?

Email: erratum@infineon.com

Document reference Doc\_Number

#### IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

#### WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.