

# MCAL Configuration Verification Manual for Eth\_17\_GEthMacV2

**32-bit TriCore™ AURIX™ TC3xx microcontroller family**

## About this document

### Scope and purpose

This Configuration Data Reference document is applicable to all TC3xx devices in the TriCore™ AURIX™ family of 32-bit microcontrollers.

The purpose of this document is to facilitate the integrator to verify the generated code based on the input configuration parameters. This document describes details of structures, defines, macros and variables generated from the configuration parameters.

### Intended audience

This document is intended for integrators who need to understand the logic of the generated configuration code of AURIX™ AUTOSAR MCAL.

### Reference documents

This document should be read in conjunction with the following documents:

- AURIX™ TC3XX MCAL User Manual Eth\_17\_GEthMacV2

## Table of contents

|  |          |
|--|----------|
| <b>About this document.....</b>  | <b>1</b> |
| <b>Table of contents.....</b>  | <b>2</b> |
| <b>1 Eth_17_GEthMacV2 driver .....</b>   | <b>5</b> |
| 1.1 File: Eth_17_GEthMacV2_Cfg.h.....  | 5        |
| 1.1.1 Macro: ETH_17_GETHMACV2_AR_RELEASE_MAJOR_VERSION .....                           | 5        |
| 1.1.2 Macro: ETH_17_GETHMACV2_AR_RELEASE_MINOR_VERSION .....                           | 5        |
| 1.1.3 Macro: ETH_17_GETHMACV2_AR_RELEASE_REVISION_VERSION .....                        | 6        |
| 1.1.4 Macro: ETH_17_GETHMACV2_SW_MAJOR_VERSION .....                                   | 6        |
| 1.1.5 Macro: ETH_17_GETHMACV2_SW_MINOR_VERSION .....                                   | 6        |
| 1.1.6 Macro: ETH_17_GETHMACV2_SW_PATCH_VERSION .....                                   | 7        |
| 1.1.7 Macro: ETH_17_GETHMACV2_DEV_ERROR_DETECT.....                                    | 7        |
| 1.1.8 Macro: ETH_17_GETHMACV2_VERSION_INFO_API .....                                   | 7        |
| 1.1.9 Macro: Eth_17_GEthMacV2Conf_EthCtrlConfig_<Container Name>.....                  | 8        |
| 1.1.10 Macro: ETH_17_GETHMACV2_INDEX.....  | 8        |
| 1.1.11 Macro: ETH_17_GETHMACV2_ENA_MII_API.....  | 8        |
| 1.1.12 Macro: ETH_17_GETHMACV2_RX_IRQHDLR .....  | 9        |
| 1.1.13 Macro: ETH_17_GETHMACV2_TX_IRQHDLR .....  | 9        |
| 1.1.14 Macro: ETH_17_GETHMACV2_MAXTIMEOUT_COUNT .....                                  | 9        |
| 1.1.15 Macro: ETH_17_GETHMACV2_SWT_MANAGEMENT_SUPPORT .....                            | 10       |
| 1.1.16 Macro: ETH_17_GETHMACV2_FIFO<IngressFifoIndex>_CTRL<CtrlIndex>_RXBUF_COUNT..... | 10       |
| 1.1.17 Macro: ETH_17_GETHMACV2_FIFO<IngressFifoIndex>_CTRL<CtrlIndex>_RXBUF_SIZE ..... | 11       |
| 1.1.18 Macro: ETH_17_GETHMACV2_CTRL<CtrlIndex>_RXFIFO_CFGD .....                       | 12       |
| 1.1.19 Macro: ETH_17_GETHMACV2_FIFO<EgressFifoIndex>_CTRL<CtrlIndex>_TXBUF_COUNT ..... | 12       |
| 1.1.20 Macro: ETH_17_GETHMACV2_FIFO<EgressFifoIndex>_CTRL<CtrlIndex>_TXBUF_SIZE.....   | 13       |
| 1.1.21 Macro: ETH_17_GETHMACV2_CTRL<CtrlIndex>_TXFIFO_CFGD .....                       | 14       |
| 1.1.22 Macro: ETH_17_GETHMACV2_FSPB_PERIOD_IN_NANOSEC .....                            | 14       |
| 1.1.23 Macro: ETH_17_GETHMACV2_TIMESTAMP_ADDEND_VAL.....                               | 15       |
| 1.1.24 Macro: ETH_17_GETHMACV2_KRNLRST_RGMII_WAITCNT .....                             | 16       |
| 1.1.25 Macro: ETH_17_GETHMACV2_KRNLRST_MII_WAITCNT .....                               | 16       |
| 1.1.26 Macro: ETH_17_GETHMACV2_GETCNTRVALUES_API.....                                  | 17       |
| 1.1.27 Macro: ETH_17_GETHMACV2_GETRXSTATS_API.....                                     | 17       |
| 1.1.28 Macro: ETH_17_GETHMACV2_GETTXSTATS_API.....                                     | 18       |
| 1.1.29 Macro: ETH_17_GETHMACV2_GETTXERRCNTRVAL_API .....                               | 18       |
| 1.1.30 Macro: ETH_17_GETHMACV2_GLOBALTIMESUPPORT .....                                 | 18       |
| 1.1.31 Macro: ETH_17_GETHMACV2_MULTICORE_ERROR_DETECT .....                            | 19       |
| 1.1.32 Macro: ETH_17_GETHMACV2_ICMP_CHECKSUMOFFLOAD_ENABLE .....                       | 19       |
| 1.1.33 Macro: ETH_17_GETHMACV2_IPV4_CHECKSUMOFFLOAD_ENABLE .....                       | 19       |
| 1.1.34 Macro: ETH_17_GETHMACV2_TCP_CHECKSUMOFFLOAD_ENABLE .....                        | 20       |
| 1.1.35 Macro: ETH_17_GETHMACV2_UDP_CHECKSUMOFFLOAD_ENABLE .....                        | 20       |
| 1.1.36 Macro: ETH_17_GETHMACV2_INIT_API_MODE.....                                      | 21       |
| 1.1.37 Macro: ETH_17_GETHMACV2_RUNTIME_API_MODE.....                                   | 21       |
| 1.1.38 Macro: ETH_17_GETHMACV2_CTRL<CtrlIndex>_CORE<CoreId> .....                      | 21       |
| 1.1.39 Macro: ETH_17_GETHMACV2_CTRL<CtrlIndex>_CONFIGURED .....                        | 22       |
| 1.1.40 Macro: ETH_17_GETHMACV2_MAX_CTRL_CORE<CoreId> .....                             | 22       |
| 1.1.41 Macro: ETH_17_GETHMACV2_MAX_CORES .....   | 22       |
| 1.1.42 Macro: ETH_17_GETHMACV2_MAX_CONTROLLERS .....                                   | 23       |
| 1.2 File: Eth_17_GEthMacV2[_<variant>]_PBCfg.c.....                                    | 23       |

## Table of contents

|          |  |    |
|----------|--|----|
| 1.2.1    | Structure: Eth_17_GEthMacV2_TxFifoCfgCtrl<CtrlIdx>[_Variant][Egress FIFO count] .....                        | 23 |
| 1.2.1.1  | Member: HiCredit .....   | 28 |
| 1.2.1.2  | Member: LoCredit .....   | 28 |
| 1.2.1.3  | Member: NumOfTxBuffers .....   | 29 |
| 1.2.1.4  | Member: TxBufferSize .....   | 29 |
| 1.2.1.5  | Member: TxBufferAlignSize .....  | 30 |
| 1.2.1.6  | Member: IdleSlopeCredit .....  | 30 |
| 1.2.1.7  | Member: SendSlopeCredit .....  | 31 |
| 1.2.1.8  | Member: TxFifoldx .....  | 31 |
| 1.2.1.9  | Member: TxDmaChnlWght .....  | 32 |
| 1.2.1.10 | Member: TxQueueMode .....  | 32 |
| 1.2.1.11 | Member: TxQueueSize .....  | 33 |
| 1.2.2    | Array: Eth_17_GEthMacV2_TxFifoChnlMapCtrl<CtrlIdx>[_Variant][Egress FIFO count] .....                        | 34 |
| 1.2.3    | Array: Eth_17_GEthMacV2_TxChnlFifoMapCtrl<CtrlIdx>[_Variant][Max supported DMA channels] .....               | 35 |
| 1.2.4    | Array: Eth_17_GEthMacV2_TxPrioFifoMapCtrl<CtrlIdx>[_Variant][Max supported priorities] .....                 | 36 |
| 1.2.5    | Structure: Eth_17_GEthMacV2_RxFifoCfgCtrl<CtrlIdx>[_Variant][Ingress FIFO count] .....                       | 37 |
| 1.2.5.1  | Member: NumOfRxBuffers .....   | 40 |
| 1.2.5.2  | Member: RxBufferSize .....   | 40 |
| 1.2.5.3  | Member: RxBufferAlignSize .....  | 40 |
| 1.2.5.4  | Member: RxFifoldx .....  | 41 |
| 1.2.5.5  | Member: RxFifoPriority .....   | 41 |
| 1.2.5.6  | Member: RxQueueSize .....  | 42 |
| 1.2.6    | Array: Eth_17_GEthMacV2_RxFifoChnlMapCtrl<CtrlIdx>[_Variant][Ingress FIFO count] .....                       | 43 |
| 1.2.7    | Array: Eth_17_GEthMacV2_RxChnlFifoMapCtrl<CtrlIdx>[_Variant][Max supported DMA channels] .....               | 44 |
| 1.2.8    | Structure: Eth_17_GEthMacV2_CoreCtrlCfgCore<Core Id>[_Variant][Max controllers configured to the core] ..... | 45 |
| 1.2.8.1  | Member: EthSkewDelay .....   | 50 |
| 1.2.8.2  | Member: EthGptclRegVal .....   | 51 |
| 1.2.8.3  | Member: EthBkRegWrWaitTime .....   | 51 |
| 1.2.8.4  | Member: EthTxFifoCfgPtr .....  | 52 |
| 1.2.8.5  | Member: EthTxFifoChnlMapPtr .....  | 53 |
| 1.2.8.6  | Member: EthTxChnlFifoMapPtr .....  | 53 |
| 1.2.8.7  | Member: EthTxPrioFifoMapPtr .....  | 53 |
| 1.2.8.8  | Member: EthRxFifoCfgPtr .....  | 54 |
| 1.2.8.9  | Member: EthRxFifoChnlMapPtr .....  | 54 |
| 1.2.8.10 | Member: EthRxChnlFifoMapPtr .....  | 55 |
| 1.2.8.11 | Member: EthCtrlProperties .....  | 55 |
| 1.2.8.12 | Member: EthDemAccess .....   | 56 |
| 1.2.8.13 | Member: EthDemFramesLost .....   | 56 |
| 1.2.8.14 | Member: EthDemAlignment .....  | 57 |
| 1.2.8.15 | Member: EthDemCRC .....  | 57 |
| 1.2.8.16 | Member: EthDemUndersize .....  | 58 |
| 1.2.8.17 | Member: EthDemOversize .....   | 58 |
| 1.2.8.18 | Member: EthDemSingleCollision .....  | 59 |
| 1.2.8.19 | Member: EthDemMultipleCollision .....  | 59 |
| 1.2.8.20 | Member: EthDemLateCollision .....  | 60 |
| 1.2.8.21 | Member: EthMacAddress [6] .....  | 60 |
| 1.2.8.22 | Member: EthCtrlIdx .....   | 61 |

## Table of contents

|                               |   |           |
|-------------------------------|---|-----------|
| 1.2.8.23                      | Member: EthNumTxChnls .....   | 61        |
| 1.2.8.24                      | Member: EthDmaTxArbAlg .....  | 62        |
| 1.2.8.25                      | Member: EthMtlTxSchAlg .....  | 62        |
| 1.2.8.26                      | Member: EthNumRxChnls .....   | 63        |
| 1.2.8.27                      | Member: EthUntagRxQueue .....   | 63        |
| 1.2.8.28                      | Member: EthMdcRegVal .....  | 63        |
| 1.2.9                         | Structure: Eth_17_GEthMacV2_ConfigCore<Core Id>[_Variant] .....             | 64        |
| 1.2.9.1                       | Member: EthCoreCntrlPtr .....   | 65        |
| 1.2.9.2                       | Member: EthMaxControllers .....   | 65        |
| 1.2.10                        | Structure: Eth_17_GEthMacV2_Config[_Variant] .....                          | 66        |
| 1.2.10.1                      | Member: EthCoreAdd[ETH_17_GETHMACV2_MAX_CORES] .....                        | 67        |
| 1.2.10.2                      | Member: EthNodeIdxMapPtr .....  | 68        |
| 1.2.11                        | Array: Eth_17_GEthMacV2_ControllerIndexMap[_Variant][Max Controllers] ..... | 68        |
| 1.3                           | File: Eth_17_GEthMacV2[_<variant>]_PBcfg.h .....                            | 69        |
| 1.3.1                         | Structure: Eth_17_GEthMacV2_Config[_<variant>] .....                        | 69        |
| <b>Revision history .....</b> |   | <b>70</b> |

## 1 Eth\_17\_GEthMacV2 driver

This chapter describes the details of the configuration data generated from the Eth\_17\_GEthMacV2 driver.

### 1.1 File: Eth\_17\_GEthMacV2\_Cfg.h

The generated header file contains all pre-compile configuration parameters. Pre-compile time configuration allows decoupling of the static configuration from implementation. The file is generated in 'inc' folder.

#### 1.1.1 Macro: ETH\_17\_GETHMACV2\_AR\_RELEASE\_MAJOR\_VERSION

**Table 1** ETH\_17\_GETHMACV2\_AR\_RELEASE\_MAJOR\_VERSION

|                            |   |  |
|----------------------------|---|--|
| <b>Name</b>                | ETH_17_GETHMACV2_AR_RELEASE_MAJOR_VERSION   |  |
| <b>Description</b>         | Major version number of AUTOSAR release on which the Eth_17_GEthMacV2 implementation is based on.   |  |
| <b>Verification method</b> | The macro is generated with the value present in 'CommonPublishedInformation/ArMajorVersion'.<br><br><i>Note: The macro is not user configurable.</i> |  |
| <b>Example(s)</b>          | <b>Action</b>   | <b>Generated output</b>                                      |
|                            | Generate Eth_17_GEthMacV2_Cfg.h file with ArMajorVersion 4  | #define<br>ETH_17_GETHMACV2_AR_RELEASE_MAJOR_VERSION<br>(4U) |

#### 1.1.2 Macro: ETH\_17\_GETHMACV2\_AR\_RELEASE\_MINOR\_VERSION

**Table 2** ETH\_17\_GETHMACV2\_AR\_RELEASE\_MINOR\_VERSION

|                            |   |  |
|----------------------------|---|--|
| <b>Name</b>                | ETH_17_GETHMACV2_AR_RELEASE_MINOR_VERSION   |  |
| <b>Description</b>         | Minor version number of AUTOSAR release on which the Eth_17_GEthMacV2 implementation is based on.   |  |
| <b>Verification method</b> | The macro is generated with the value present in 'CommonPublishedInformation/ArMinorVersion'.<br><br><i>Note: The macro is not user configurable.</i> |  |
| <b>Example(s)</b>          | <b>Action</b>   | <b>Generated output</b>                                      |
|                            | Generate Eth_17_GEthMacV2_Cfg.h file with ArMinorVersion 4  | #define<br>ETH_17_GETHMACV2_AR_RELEASE_MINOR_VERSION<br>(4U) |

### 1.1.3 Macro: ETH\_17\_GETHMACV2\_AR\_RELEASE\_REVISION\_VERSION

**Table 3 ETH\_17\_GETHMACV2\_AR\_RELEASE\_REVISION\_VERSION**

|                            |   |   |
|----------------------------|---|---|
| <b>Name</b>                | ETH_17_GETHMACV2_AR_RELEASE_REVISION_VERSION  |   |
| <b>Description</b>         | Revision version number of AUTOSAR release on which the Eth_17_GEthMacV2 implementation is based on.  |   |
| <b>Verification method</b> | The macro is generated with the value present in 'CommonPublishedInformation/ArPatchVersion'.<br><br><i>Note: The macro is not user configurable.</i> |   |
| <b>Example(s)</b>          | <b>Action</b>   | <b>Generated output</b>                                   |
|                            | Generate Eth_17_GEthMacV2_Cfg.h file with ArPatchVersion 0  | #define ETH_17_GETHMACV2_AR_RELEASE_REVISION_VERSION (0U) |

### 1.1.4 Macro: ETH\_17\_GETHMACV2\_SW\_MAJOR\_VERSION

**Table 4 ETH\_17\_GETHMACV2\_SW\_MAJOR\_VERSION**

|                            |   |   |
|----------------------------|---|---|
| <b>Name</b>                | ETH_17_GETHMACV2_SW_MAJOR_VERSION   |   |
| <b>Description</b>         | Major version number of the Eth_17_GEthMacV2 module.  |   |
| <b>Verification method</b> | The macro is generated with the value present in 'CommonPublishedInformation/SwMajorVersion'.<br><br><i>Note: The macro is not user configurable.</i> |   |
| <b>Example(s)</b>          | <b>Action</b>   | <b>Generated output</b>                         |
|                            | Generate Eth_17_GEthMacV2_Cfg.h file with SwMajorVersion 20   | #define ETH_17_GETHMACV2_SW_MAJOR_VERSION (20U) |

### 1.1.5 Macro: ETH\_17\_GETHMACV2\_SW\_MINOR\_VERSION

**Table 5 ETH\_17\_GETHMACV2\_SW\_MINOR\_VERSION**

|                            |   |  |
|----------------------------|---|--|
| <b>Name</b>                | ETH_17_GETHMACV2_SW_MINOR_VERSION   |  |
| <b>Description</b>         | Minor version number of the Eth_17_GEthMacV2 module.  |  |
| <b>Verification method</b> | The macro is generated with the value present in 'CommonPublishedInformation/SwMinorVersion'.<br><br><i>Note: The macro is not user configurable.</i> |  |
| <b>Example(s)</b>          | <b>Action</b>   | <b>Generated output</b>                        |
|                            | Generate Eth_17_GEthMacV2_Cfg.h file with SwMinorVersion 0  | #define ETH_17_GETHMACV2_SW_MINOR_VERSION (0U) |

### 1.1.6 Macro: ETH\_17\_GETHMACV2\_SW\_PATCH\_VERSION

**Table 6 ETH\_17\_GETHMACV2\_SW\_PATCH\_VERSION**

|                            |   |  |
|----------------------------|---|--|
| <b>Name</b>                | ETH_17_GETHMACV2_SW_PATCH_VERSION   |  |
| <b>Description</b>         | Patch version number of the Eth_17_GEthMacV2 module.  |  |
| <b>Verification method</b> | The macro is generated with the value present in 'CommonPublishedInformation/SwPatchVersion'.<br><br><i>Note: The macro is not user configurable.</i> |  |
| <b>Example(s)</b>          | <b>Action</b>   | <b>Generated output</b>                        |
|                            | Generate Eth_17_GEthMacV2_Cfg.h file with SwPatchVersion 1  | #define ETH_17_GETHMACV2_SW_PATCH_VERSION (1U) |

### 1.1.7 Macro: ETH\_17\_GETHMACV2\_DEV\_ERROR\_DETECT

**Table 7 ETH\_17\_GETHMACV2\_DEV\_ERROR\_DETECT**

|                            |  |   |
|----------------------------|--|---|
| <b>Name</b>                | ETH_17_GETHMACV2_DEV_ERROR_DETECT  |   |
| <b>Description</b>         | Enables/disables the Development Error Detection.  |   |
| <b>Verification method</b> | The macro is generated as STD_ON if EthDevErrorDetect configuration parameter is set to 'True' else the macro is generated as STD_OFF. |   |
| <b>Example(s)</b>          | <b>Action</b>  | <b>Generated output</b>                             |
|                            | Set EthDevErrorDetect as True  | #define ETH_17_GETHMACV2_DEV_ERROR_DETECT (STD_ON)  |
|                            | Set EthDevErrorDetect as False   | #define ETH_17_GETHMACV2_DEV_ERROR_DETECT (STD_OFF) |

### 1.1.8 Macro: ETH\_17\_GETHMACV2\_VERSION\_INFO\_API

**Table 8 ETH\_17\_GETHMACV2\_VERSION\_INFO\_API**

|                            |  |   |
|----------------------------|--|---|
| <b>Name</b>                | ETH_17_GETHMACV2_VERSION_INFO_API  |   |
| <b>Description</b>         | Enables/ disables the Eth_17_GEthMacV2_GetVersionInfo API  |   |
| <b>Verification method</b> | The macro is generated as STD_ON if EthVersionInfoApi configuration parameter is set to 'True' else the macro is generated as STD_OFF. |   |
| <b>Example(s)</b>          | <b>Action</b>  | <b>Generated output</b>                             |
|                            | Set EthVersionInfoApi as True  | #define ETH_17_GETHMACV2_VERSION_INFO_API (STD_ON)  |
|                            | Set EthVersionInfoApi as False   | #define ETH_17_GETHMACV2_VERSION_INFO_API (STD_OFF) |

### 1.1.9 Macro: Eth\_17\_GEthMacV2Conf\_EthCtrlConfig\_<Container Name>

**Table 9 Eth\_17\_GEthMacV2Conf\_EthCtrlConfig\_<Container Name>**

|                            |  |   |
|----------------------------|--|---|
| <b>Name</b>                | Eth_17_GEthMacV2Conf_EthCtrlConfig_<Container Name>  |   |
| <b>Description</b>         | The macro is the symbolic name generated for the configuration parameter EthCtrlIdx  |   |
| <b>Verification method</b> | The macro is generated with a numeric value that is configured in EthCtrlIdx. < Container Name > is the name of the Ethernet controller container. |   |
| <b>Example(s)</b>          | <b>Action</b>  | <b>Generated output</b>   |
|                            | If EthCtrlIdx is 1 and Ethernet controller container name is EthCtrlConfig_0   | #define Eth_17_GEthMacV2Conf_EthCtrlConfig_EthCtrlConfig_0 (1U) |

### 1.1.10 Macro: ETH\_17\_GETHMACV2\_INDEX

**Table 10 ETH\_17\_GETHMACV2\_INDEX**

|                            |  |                                     |
|----------------------------|--|-------------------------------------|
| <b>Name</b>                | ETH_17_GETHMACV2_INDEX   |                                     |
| <b>Description</b>         | Ethernet driver instance ID.   |                                     |
| <b>Verification method</b> | The macro is generated as a numeric value that is set in the configuration parameter 'EthGeneral/EthIndex' |                                     |
| <b>Example(s)</b>          | <b>Action</b>  | <b>Generated output</b>             |
|                            | Set EthIndex as 0  | #define ETH_17_GETHMACV2_INDEX (0U) |
|                            | Set EthIndex as 5  | #define ETH_17_GETHMACV2_INDEX (5U) |

### 1.1.11 Macro: ETH\_17\_GETHMACV2\_ENA\_MII\_API

**Table 11 ETH\_17\_GETHMACV2\_ENA\_MII\_API**

|                            |   |  |
|----------------------------|---|--|
| <b>Name</b>                | ETH_17_GETHMACV2_ENA_MII_API  |  |
| <b>Description</b>         | Enables/ disables Eth_17_GEthMacV2_WriteMii and Eth_17_GEthMacV2_ReadMii APIs   |  |
| <b>Verification method</b> | The macro is generated as STD_ON if EthCtrlEnableMii configuration parameter is set to 'True' else the macro is generated as STD_OFF. |  |
| <b>Example(s)</b>          | <b>Action</b>   | <b>Generated output</b>                        |
|                            | Set EthCtrlEnableMii as True  | #define ETH_17_GETHMACV2_ENA_MII_API (STD_ON)  |
|                            | Set EthCtrlEnableMii as False   | #define ETH_17_GETHMACV2_ENA_MII_API (STD_OFF) |



### 1.1.12 Macro: ETH\_17\_GETHMACV2\_RX\_IRQHDLR

**Table 12 ETH\_17\_GETHMACV2\_RX\_IRQHDLR**

|                            |  |   |
|----------------------------|--|---|
| <b>Name</b>                | ETH_17_GETHMACV2_RX_IRQHDLR  |   |
| <b>Description</b>         | Enables/ disables the receive interrupt handler Eth_17_GEthMacV2_RxDmaIrqHdlr  |   |
| <b>Verification method</b> | The macro is generated as STD_ON if EthCtrlEnableRxInterrupt configuration parameter is set to 'True' for any of the configured Ethernet controllers else the macro is generated as STD_OFF. |   |
| <b>Example(s)</b>          | <b>Action</b>  | <b>Generated output</b>                       |
|                            | Set EthCtrlEnableRxInterrupt as True for any controller configured within EthCtrlConfig container  | #define ETH_17_GETHMACV2_RX_IRQHDLR (STD_ON)  |
|                            | Set EthCtrlEnableRxInterrupt as False for all controllers configured within EthCtrlConfig container  | #define ETH_17_GETHMACV2_RX_IRQHDLR (STD_OFF) |

### 1.1.13 Macro: ETH\_17\_GETHMACV2\_TX\_IRQHDLR

**Table 13 ETH\_17\_GETHMACV2\_TX\_IRQHDLR**

|                            |  |   |
|----------------------------|--|---|
| <b>Name</b>                | ETH_17_GETHMACV2_TX_IRQHDLR  |   |
| <b>Description</b>         | Enables/ disables the transmit interrupt handler Eth_17_GEthMacV2_TxDmaIrqHdlr   |   |
| <b>Verification method</b> | The macro is generated as STD_ON if EthCtrlEnableTxInterrupt configuration parameter is set to 'True' for any of the configured Ethernet controllers else the macro is generated as STD_OFF. |   |
| <b>Example(s)</b>          | <b>Action</b>  | <b>Generated output</b>                       |
|                            | Set EthCtrlEnableTxInterrupt as True for any controller configured within EthCtrlConfig container  | #define ETH_17_GETHMACV2_TX_IRQHDLR (STD_ON)  |
|                            | Set EthCtrlEnableTxInterrupt as False for all controllers configured within EthCtrlConfig container  | #define ETH_17_GETHMACV2_TX_IRQHDLR (STD_OFF) |

### 1.1.14 Macro: ETH\_17\_GETHMACV2\_MAXTIMEOUT\_COUNT

**Table 14 ETH\_17\_GETHMACV2\_MAXTIMEOUT\_COUNT**

|                            |  |  |
|----------------------------|--|--|
| <b>Name</b>                | ETH_17_GETHMACV2_MAXTIMEOUT_COUNT  |  |
| <b>Description</b>         | Specifies maximum timeout count in nanoseconds to wait for hardware timeout                          |  |
| <b>Verification method</b> | The macro is generated as the value set in the configuration parameter 'EthGeneral/EthTimeoutCount'. |  |

| Example(s) | Action                            | Generated output  |
|------------|-----------------------------------|---|
|            | Set EthTimeoutCount as 100        | #define<br>ETH_17_GETHMACV2_MAXTIMEOUT_COUNT (100U)           |
|            | Set EthTimeoutCount as 4294967295 | #define<br>ETH_17_GETHMACV2_MAXTIMEOUT_COUNT<br>(4294967295U) |

### 1.1.15 Macro: ETH\_17\_GETHMACV2\_SWT\_MANAGEMENT\_SUPPORT

**Table 15** ETH\_17\_GETHMACV2\_SWT\_MANAGEMENT\_SUPPORT

| Name                | ETH_17_GETHMACV2_SWT_MANAGEMENT_SUPPORT   |  |
|---------------------|---|--|
| Description         | Enables/ disables the Ethernet Switch Management support functionality  |  |
| Verification method | The macro is generated as STD_ON if the configuration parameter 'EthSwtGeneral/EthSwtManagementSupportApi' within the EthSwt module is set to 'True' else the macro is generated as STD_OFF. If the EthSwt module is not added to the configuration project, the macro is generated as STD_OFF. |  |
| Example(s)          | Action  | Generated output   |
|                     | Set EthSwtManagementSupportApi (within the EthSwt module) as True   | #define<br>ETH_17_GETHMACV2_SWT_MANAGEMENT_SUPPORT (STD_ON)  |
|                     | Set EthSwtManagementSupportApi (within the EthSwt module) as False  | #define<br>ETH_17_GETHMACV2_SWT_MANAGEMENT_SUPPORT (STD_OFF) |
| Example(s)          | Do not include the EthSwt module in the project configuration.  | #define<br>ETH_17_GETHMACV2_SWT_MANAGEMENT_SUPPORT (STD_OFF) |

### 1.1.16 Macro: ETH\_17\_GETHMACV2\_FIFO<IngressFifoIndex>\_CTRL<CtrlIndex>\_RXBUF\_COUNT

**Table 16** ETH\_17\_GETHMACV2\_FIFO<IngressFifoIndex>\_CTRL<CtrlIndex>\_RXBUF\_COUNT

| Name                | ETH_17_GETHMACV2_FIFO<IngressFifoIndex>_CTRL<CtrlIndex>_RXBUF_COUNT   |                  |
|---------------------|---|------------------|
| Description         | Indicates the total number of buffers configured within the ingress FIFO with <IngressFifoIndex> for the Eth controller with <CtrlIndex>.                                     |                  |
| Verification method | The macro is generated as a numeric value which is configured in the configuration parameter 'EthCtrlConfigIngressFifo/EthCtrlConfigIngressFifoBufTotal' for an ingress FIFO. |                  |
| Example(s)          | Action  | Generated output |

## Eth\_17\_GEthMacV2 driver

|   |   |
|---|---|
| Set EthCtrlConfigIngressFifoBufTotal as 4 for ingress FIFO with EthCtrlConfigIngressFifoldx 0 for EthCtrlIdx 0.   | #define ETH_17_GETHMACV2_FIFO0_CTRL0_RXBUF_COUNT (4U)   |
| Set EthCtrlConfigIngressFifoBufTotal as 255 for ingress FIFO with EthCtrlConfigIngressFifoldx 3 for EthCtrlIdx 1. | #define ETH_17_GETHMACV2_FIFO3_CTRL1_RXBUF_COUNT (255U) |

## 1.1.17 Macro:

### ETH\_17\_GETHMACV2\_FIFO<IngressFifoIndex>\_CTRL<CtrlIndex>\_RXBUF\_SIZE

Table 17 ETH\_17\_GETHMACV2\_FIFO&lt;IngressFifoIndex&gt;\_CTRL&lt;CtrlIndex&gt;\_RXBUF\_SIZE

| Name                | ETH_17_GETHMACV2_FIFO<IngressFifoIndex>_CTRL<CtrlIndex>_RXBUF_SIZE   |  |
|---------------------|--|--|
| Description         | Total size of RAM allocated for the configured buffers of ingress FIFO with <IngressFifoIndex> for the Eth controller with <CtrlIndex>.  |  |
| Verification method | <p>The macro is generated as the total receive buffer size with 8 byte alignment required for an ingress FIFO (value of the macro is a product of the values provided in EthCtrlConfigIngressFifoBufTotal and EthCtrlConfigIngressFifoBufLenByte configuration parameters for the ingress FIFO).</p> <p><i>Note: If EthCtrlConfigIngressFifoBufLenByte is not 8-byte aligned, it is changed to next 8-byte aligned value. This is done to align the Rx buffers on 8-byte aligned addresses for maximum hardware performance.</i></p> |  |
| Example(s)          | Action   | Generated output   |
|                     | <p>Set EthCtrlConfigIngressFifoBufTotal to 255 and EthCtrlConfigIngressFifoBufLenByte to 1522 for ingress FIFO with EthCtrlConfigIngressFifoldx 0 for EthCtrlIdx 0</p> <p><i>Note: 8 byte alignment for EthCtrlConfigIngressFifoBufLenByte: if (EthCtrlConfigIngressFifoBufLenByte mod 8 != 0) then ((1522/8)+1)*8 = 191 * 8 = 1528</i></p>  | <pre>#define ETH_17_GETHMACV2_FIFO0_CTRL0_RXBUF_SIZE (389640U)</pre> |
| Example(s)          | <p>Set EthCtrlConfigIngressFifoBufTotal to 1 and EthCtrlConfigIngressFifoBufLenByte to 1522 for ingress FIFO with EthCtrlConfigIngressFifoldx 2 for EthCtrlIdx 1</p>   | <pre>#define ETH_17_GETHMACV2_FIFO2_CTRL1_RXBUF_SIZE (1528U)</pre>   |

## Eth\_17\_GEthMacV2 driver

|  |   |
|--|---|
| <p><i>Note:</i>            8 byte alignment for<br/>EthCtrlConfigIngressFifoBufLenByte : if<br/>(EthCtrlConfigIngressFifoBufLenByte mod 8 != 0) then<br/><math>((1522/8)+1)*8 = 191 * 8 = 1528</math></p>  |   |
| <p>Set EthCtrlConfigIngressFifoBufTotal to 4 and<br/>EthCtrlConfigIngressFifoBufLenByte to 64 for<br/>ingress FIFO with EthCtrlConfigIngressFifoIdx 1<br/>for EthCtrlIdx 0</p> <p><i>Note:</i>            EthCtrlConfigIngressFifoBufLenByte<br/>is 8 byte aligned</p> | <pre>#define ETH_17_GETHMACV2_FIFO2_CTRL1_RXBUF_SIZE (256U)</pre> |

## 1.1.18 Macro: ETH\_17\_GETHMACV2\_CTRL&lt;CtrlIndex&gt;\_RXFIFO\_CFGD

Table 18 ETH\_17\_GETHMACV2\_CTRL&lt;CtrlIndex&gt;\_RXFIFO\_CFGD

|                            |  |   |
|----------------------------|--|---|
| <b>Name</b>                | ETH_17_GETHMACV2_CTRL<CtrlIndex>_RXFIFO_CFGD   |   |
| <b>Description</b>         | Indicates the total number of ingress FIFOs configured for the Eth controller with <CtrlIndex>.  |   |
| <b>Verification method</b> | The macro is generated as a numeric value that corresponds to the number of ingress FIFO containers 'EthCtrlConfigIngressFifo' configured. |   |
| <b>Example(s)</b>          | <b>Action</b>  | <b>Generated output</b>                         |
|                            | Configure one ingress FIFO container<br>EthCtrlConfigIngressFifo for EthCtrlIdx 0.   | #define ETH_17_GETHMACV2_CTRL0_RXFIFO_CFGD (1U) |
|                            | Configure 4 ingress FIFO containers<br>EthCtrlConfigIngressFifo for EthCtrlIdx 1.  | #define ETH_17_GETHMACV2_CTRL1_RXFIFO_CFGD (4U) |

1.1.19 Macro:  
ETH\_17\_GETHMACV2\_FIFO<EgressFifoIndex>\_CTRL<CtrlIndex>\_TXBUF\_COUNT

Table 19 ETH\_17\_GETHMACV2\_FIFO&lt;EgressFifoIndex&gt;\_CTRL&lt;CtrlIndex&gt;\_TXBUF\_COUNT

|                    |   |
|--------------------|---|
| <b>Name</b>        | ETH_17_GETHMACV2_FIFO<EgressFifoIndex>_CTRL<CtrlIndex>_TXBUF_COUNT  |
| <b>Description</b> | Indicates the total number of buffers configured within the egress FIFO with <EgressFifoIndex> for the Eth controller with <CtrlIndex>. |

## Eth\_17\_GEthMacV2 driver

|                            |  |   |
|----------------------------|--|---|
| <b>Verification method</b> | The macro is generated as a numeric value which is configured in the configuration parameter 'EthCtrlConfigEgressFifo/EthCtrlConfigEgressFifoBufTotal' for an egress FIFO. |   |
| <b>Example(s)</b>          | <b>Action</b>  | <b>Generated output</b>                                       |
|                            | Set EthCtrlConfigEgressFifoBufTotal as 4 for egress FIFO with EthCtrlConfigEgressFifoldx 0 for EthCtrlIdx 0.   | #define<br>ETH_17_GETHMACV2_FIFO0_CTRL0_TXBUF_COUNT<br>(4U)   |
|                            | Set EthCtrlConfigEgressFifoBufTotal as 255 for egress FIFO with EthCtrlConfigEgressFifoldx 3 for EthCtrlIdx 1.   | #define<br>ETH_17_GETHMACV2_FIFO3_CTRL1_TXBUF_COUNT<br>(255U) |

## 1.1.20 Macro:

### ETH\_17\_GETHMACV2\_FIFO<EgressFifoIndex>\_CTRL<CtrlIndex>\_TXBUF\_SIZE

Table 20 ETH\_17\_GETHMACV2\_FIFO&lt;EgressFifoIndex&gt;\_CTRL&lt;CtrlIndex&gt;\_TXBUF\_SIZE

|                            |  |  |
|----------------------------|--|--|
| <b>Name</b>                | ETH_17_GETHMACV2_FIFO<EgressFifoIndex>_CTRL<CtrlIndex>_TXBUF_SIZE  |  |
| <b>Description</b>         | Total size of RAM allocated for the configured buffers of egress FIFO with <EgressFifoIndex> for the Eth controller with <CtrlIndex>.  |  |
| <b>Verification method</b> | <p>The macro is generated as the total transmit buffer size with 8 byte alignment required for an egress FIFO (value of the macro is a product of the values provided in EthCtrlConfigEgressFifoBufTotal and EthCtrlConfigEgressFifoBufLenByte configuration parameters for the egress FIFO).</p> <p><i>Note: If EthCtrlConfigEgressFifoBufLenByte is not 8-byte aligned, it is changed to next 8-byte aligned value. This is done to align the Tx buffers on 8-byte aligned addresses for maximum hardware performance.</i></p> |  |
| <b>Example(s)</b>          | <b>Action</b>  | <b>Generated output</b>                                      |
|                            | Set EthCtrlConfigEgressFifoBufTotal to 255 and EthCtrlConfigEgressFifoBufLenByte to 1522 for egress FIFO with EthCtrlConfigEgressFifoldx 0 for EthCtrlIdx 0  | #define<br>ETH_17_GETHMACV2_FIFO0_CTRL0_TXBUF_SIZE (389640U) |
|                            | <p><i>Note: 8 byte alignment for EthCtrlConfigEgressFifoBufLenByte: if (EthCtrlConfigEgressFifoBufLenByte mod 8 != 0) then ((1522/8)+1)*8 = 191 * 8 = 1528</i></p>   |  |
|                            | Set EthCtrlConfigEgressFifoBufTotal to 1 and EthCtrlConfigEgressFifoBufLenByte to 1522 for egress FIFO with EthCtrlConfigEgressFifoldx 2 for EthCtrlIdx 1  | #define<br>ETH_17_GETHMACV2_FIFO2_CTRL1_TXBUF_SIZE (1528U)   |

|  |   |
|--|---|
| <p><i>Note:</i>            8 byte alignment for<br/>EthCtrlConfigEgressFifoBufLenByte : if<br/>(EthCtrlConfigEgressFifoBufLenByte mod 8 != 0) then<br/>((1522/8)+1)*8 = 191 * 8 = 1528</p>   |   |
| <p>Set EthCtrlConfigEgressFifoBufTotal to 4 and<br/>EthCtrlConfigEgressFifoBufLenByte to 64 for<br/>egress FIFO with EthCtrlConfigEgressFifIdx 1<br/>for EthCtrlIdx 0</p> <p><i>Note:</i>            EthCtrlConfigEgressFifoBufLenByte<br/>is 8 byte aligned</p> | <pre>#define ETH_17_GETHMACV2_FIFO2_CTRL1_TXBUF_SIZE (256U)</pre> |

### 1.1.21 Macro: ETH\_17\_GETHMACV2\_CTRL<CtrlIndex>\_TXFIFO\_CFGD

**Table 21** ETH\_17\_GETHMACV2\_CTRL<CtrlIndex>\_TXFIFO\_CFGD

|                            |  |   |
|----------------------------|--|---|
| <b>Name</b>                | ETH_17_GETHMACV2_CTRL<CtrlIndex>_TXFIFO_CFGD   |   |
| <b>Description</b>         | Indicates the total number of egress FIFOs configured for the Eth controller with <CtrlIndex>.   |   |
| <b>Verification method</b> | The macro is generated as a numeric value that corresponds to the number of egress FIFO containers 'EthCtrlConfigEgressFifo' configured. |   |
| <b>Example(s)</b>          | <b>Action</b>  | <b>Generated output</b>                         |
|                            | Configure one egress FIFO container<br>EthCtrlConfigEgressFifo for EthCtrlIdx 0.   | #define ETH_17_GETHMACV2_CTRL0_TXFIFO_CFGD (1U) |
|                            | Configure 4 egress FIFO containers<br>EthCtrlConfigEgressFifo for EthCtrlIdx 1.  | #define ETH_17_GETHMACV2_CTRL1_TXFIFO_CFGD (4U) |

### 1.1.22 Macro: ETH\_17\_GETHMACV2\_FSPB\_PERIOD\_IN\_NANOSEC

**Table 22** ETH\_17\_GETHMACV2\_FSPB\_PERIOD\_IN\_NANOSEC

|                            |   |
|----------------------------|---|
| <b>Name</b>                | ETH_17_GETHMACV2_FSPB_PERIOD_IN_NANOSEC   |
| <b>Description</b>         | SPB frequency in nanoseconds.   |
| <b>Verification method</b> | The macro is generated as the time period value in nanoseconds of the frequency value configured by the user in EthPeripheralBusFrequency configuration parameter which in turn refers McuSPBFrequency configuration parameter in the MCU module. |

| Example(s) | Action   | Generated output  |
|------------|--|---|
|            | EthPeripheralBusFrequency =<br>McuSPBFrequency =<br>100000000<br><br>EthSpbPeriodInNanoSeconds<br>=1000000000/<br>EthPeripheralBusFrequency<br>=10 | #define<br>ETH_17_GETHMACV2_FSPB_PERIOD_IN_NANOSEC<br>(10U) |
|            | EthPeripheralBusFrequency =<br>McuSPBFrequency = 50000000<br><br>EthSpbPeriodInNanoSeconds<br>=1000000000/<br>EthPeripheralBusFrequency<br>=20     | #define<br>ETH_17_GETHMACV2_FSPB_PERIOD_IN_NANOSEC<br>(20U) |

### 1.1.23 Macro: ETH\_17\_GETHMACV2\_TIMESTAMP\_ADDEND\_VAL

**Table 23 ETH\_17\_GETHMACV2\_TIMESTAMP\_ADDEND\_VAL**

|                            |  |   |
|----------------------------|--|---|
| <b>Name</b>                | ETH_17_GETHMACV2_TIMESTAMP_ADDEND_VAL  |   |
| <b>Description</b>         | Timestamp Addend register value required for fine update to achieve 20 nanoseconds resolution  |   |
| <b>Verification method</b> | The macro is generated as the value computed using the below equation:<br>$\text{value} = (4294967295) / (\text{EthOperateFrequency} / 50 \text{ MHz})$ , where, EthOperateFrequency is the frequency value configured by the user in EthOperationFrequency configuration parameter which in turn refers McuGEthFrequency configuration parameter in the MCU module. |   |
| <b>Example(s)</b>          | EthOperateFrequency =<br>McuGEthFrequency =<br>150000000<br><br>EthAddendValue = 4294967295/<br>(150000000/ 50000000)<br>= 1431655765  | #define<br>ETH_17_GETHMACV2_TIMESTAMP_ADDEND_VAL<br>(1431655765U) |
|                            | EthOperateFrequency =<br>McuGEthFrequency =<br>100000000<br><br>EthAddendValue = 4294967295/<br>(100000000/ 50000000)<br>= 2147483647  | #define<br>ETH_17_GETHMACV2_TIMESTAMP_ADDEND_VAL<br>(2147483647U) |

### 1.1.24 Macro: ETH\_17\_GETHMACV2\_KRNL\_RST\_RGMII\_WAITCNT

**Table 24 ETH\_17\_GETHMACV2\_KRNL\_RST\_RGMII\_WAITCNT**

|                            |   |  |
|----------------------------|---|--|
| <b>Name</b>                | ETH_17_GETHMACV2_KRNL_RST_RGMII_WAITCNT   |  |
| <b>Description</b>         | Wait time in nanoseconds after a kernel reset in RGMII mode   |  |
| <b>Verification method</b> | The macro is generated as 35 times the time period value in nanoseconds of the frequency value configured by the user in EthPeripheralBusFrequency configuration parameter which in turn refers McuSPBFrequency configuration parameter in the MCU module, that is, generated value = 35 fSPB cycles. |  |
| <b>Example(s)</b>          | <b>Action</b>   | <b>Generated output</b>                                      |
|                            | EthPeripheralBusFrequency =<br>McuSPBFrequency =<br>100000000<br><br>WaitCnt = 35 *<br>EthSpbPeriodInNanoSeconds =<br>35 * (1000000000/<br>EthPeripheralBusFrequency)<br>=350   | #define<br>ETH_17_GETHMACV2_KRNL_RST_RGMII_WAITCNT<br>(350U) |
| <b>Example(s)</b>          | EthPeripheralBusFrequency =<br>McuSPBFrequency = 50000000<br><br>WaitCnt = 35 *<br>EthSpbPeriodInNanoSeconds =<br>35 * (1000000000/<br>EthPeripheralBusFrequency)<br>=700   | #define<br>ETH_17_GETHMACV2_KRNL_RST_RGMII_WAITCNT<br>(700U) |

### 1.1.25 Macro: ETH\_17\_GETHMACV2\_KRNL\_RST\_MII\_WAITCNT

**Table 25 ETH\_17\_GETHMACV2\_KRNL\_RST\_MII\_WAITCNT**

|                            |   |  |
|----------------------------|---|--|
| <b>Name</b>                | ETH_17_GETHMACV2_KRNL_RST_MII_WAITCNT   |  |
| <b>Description</b>         | Wait time in nanoseconds after a kernel reset in MII/ RMII mode   |  |
| <b>Verification method</b> | The macro is generated as 70 times the time period value in nanoseconds of the frequency value configured by the user in EthPeripheralBusFrequency configuration parameter which in turn refers McuSPBFrequency configuration parameter in the MCU module, that is, generated value = 70 fSPB cycles. |  |
| <b>Example(s)</b>          | <b>Action</b>   | <b>Generated output</b>                                    |
|                            | EthPeripheralBusFrequency =<br>McuSPBFrequency =<br>100000000<br><br>WaitCnt = 70 *<br>EthSpbPeriodInNanoSeconds =  | #define<br>ETH_17_GETHMACV2_KRNL_RST_MII_WAITCNT<br>(700U) |



## Eth\_17\_GEthMacV2 driver

|  |  |
|--|--|
| 70 * (1000000000/<br>EthPeripheralBusFrequency)<br>=700  |  |
| EthPeripheralBusFrequency =<br>McuSPBFrequency = 50000000<br><br>WaitCnt = 70 *<br>EthSpbPeriodInNanoSeconds =<br>70 * (1000000000/<br>EthPeripheralBusFrequency)<br>=1400 | #define<br>ETH_17_GETHMACV2_KRNLRST_MII_WAITCNT<br>(1400U) |

## 1.1.26 Macro: ETH\_17\_GETHMACV2\_GETCNTRVALUES\_API

Table 26 ETH\_17\_GETHMACV2\_GETCNTRVALUES\_API

|                            |   |  |
|----------------------------|---|--|
| <b>Name</b>                | ETH_17_GETHMACV2_GETCNTRVALUES_API  |  |
| <b>Description</b>         | Enables/ disables Eth_17_GEthMacV2_GetCounterValues API   |  |
| <b>Verification method</b> | The macro is generated as STD_ON if EthGetDropCountApi configuration parameter is set to 'True' else the macro is generated as STD_OFF. |  |
| <b>Example(s)</b>          | <b>Action</b>   | <b>Generated output</b>                                    |
|                            | Set EthGetDropCountApi as True  | #define<br>ETH_17_GETHMACV2_GETCNTRVALUES_API<br>(STD_ON)  |
|                            | Set EthGetDropCountApi as False   | #define<br>ETH_17_GETHMACV2_GETCNTRVALUES_API<br>(STD_OFF) |

## 1.1.27 Macro: ETH\_17\_GETHMACV2\_GETRXSTATS\_API

Table 27 ETH\_17\_GETHMACV2\_GETRXSTATS\_API

|                            |  |  |
|----------------------------|--|--|
| <b>Name</b>                | ETH_17_GETHMACV2_GETRXSTATS_API  |  |
| <b>Description</b>         | Enables/ disables Eth_17_GEthMacV2_GetRxStats API  |  |
| <b>Verification method</b> | The macro is generated as STD_ON if EthGetEtherStatsApi configuration parameter is set to 'True' else the macro is generated as STD_OFF. |  |
| <b>Example(s)</b>          | <b>Action</b>  | <b>Generated output</b>                              |
|                            | Set EthGetEtherStatsApi as True  | #define ETH_17_GETHMACV2_GETRXSTATS_API<br>(STD_ON)  |
|                            | Set EthGetEtherStatsApi as False   | #define ETH_17_GETHMACV2_GETRXSTATS_API<br>(STD_OFF) |

### 1.1.28 Macro: ETH\_17\_GETHMACV2\_GETTXSTATS\_API

**Table 28 ETH\_17\_GETHMACV2\_GETTXSTATS\_API**

|                            |   |   |
|----------------------------|---|---|
| <b>Name</b>                | ETH_17_GETHMACV2_GETTXSTATS_API   |   |
| <b>Description</b>         | Enables/ disables Eth_17_GEthMacV2_GetTxStats API   |   |
| <b>Verification method</b> | The macro is generated as STD_ON if EthGetTxStatsApi configuration parameter is set to 'True' else the macro is generated as STD_OFF. |   |
| <b>Example(s)</b>          | <b>Action</b>   | <b>Generated output</b>                           |
|                            | Set EthGetTxStatsApi as True  | #define ETH_17_GETHMACV2_GETTXSTATS_API (STD_ON)  |
|                            | Set EthGetTxStatsApi as False   | #define ETH_17_GETHMACV2_GETTXSTATS_API (STD_OFF) |

### 1.1.29 Macro: ETH\_17\_GETHMACV2\_GETTXERRCNTRVAL\_API

**Table 29 ETH\_17\_GETHMACV2\_GETTXERRCNTRVAL\_API**

|                            |  |  |
|----------------------------|--|--|
| <b>Name</b>                | ETH_17_GETHMACV2_GETTXERRCNTRVAL_API   |  |
| <b>Description</b>         | Enables/ disables Eth_17_GEthMacV2_GetTxErrorCounterValues API   |  |
| <b>Verification method</b> | The macro is generated as STD_ON if EthGetTxErrorCounterValuesApi configuration parameter is set to 'True' else the macro is generated as STD_OFF. |  |
| <b>Example(s)</b>          | <b>Action</b>  | <b>Generated output</b>                                |
|                            | Set EthGetTxErrorCounterValuesApi as True  | #define ETH_17_GETHMACV2_GETTXERRCNTRVAL_API (STD_ON)  |
|                            | Set EthGetTxErrorCounterValuesApi as False   | #define ETH_17_GETHMACV2_GETTXERRCNTRVAL_API (STD_OFF) |

### 1.1.30 Macro: ETH\_17\_GETHMACV2\_GLOBALTIMESUPPORT

**Table 30 ETH\_17\_GETHMACV2\_GLOBALTIMESUPPORT**

|                            |  |   |
|----------------------------|--|---|
| <b>Name</b>                | ETH_17_GETHMACV2_GLOBALTIMESUPPORT   |   |
| <b>Description</b>         | Enables/disables Eth_17_GEthMacV2_GetCurrentTime, Eth_17_GEthMacV2_EnableEgressTimeStamp, Eth_17_GEthMacV2_GetEgressTimeStamp, Eth_17_GEthMacV2_GetIngressTimeStamp APIs |   |
| <b>Verification method</b> | The macro is generated as STD_ON if EthGlobalTimeSupport configuration parameter is set to 'True' else the macro is generated as STD_OFF.                                |   |
| <b>Example(s)</b>          | <b>Action</b>  | <b>Generated output</b>                             |
|                            | Set EthGlobalTimeSupport as True   | #define ETH_17_GETHMACV2_GLOBALTIMESUPPORT (STD_ON) |

|                                   |  |
|-----------------------------------|--|
| Set EthGlobalTimeSupport as False | #define<br>ETH_17_GETHMACV2_GLOBALTIMESUPPORT<br>(STD_OFF) |
|-----------------------------------|--|

### 1.1.31 Macro: ETH\_17\_GETHMACV2\_MULTICORE\_ERROR\_DETECT

**Table 31 ETH\_17\_GETHMACV2\_MULTICORE\_ERROR\_DETECT**

|                            |  |   |
|----------------------------|--|---|
| <b>Name</b>                | ETH_17_GETHMACV2_MULTICORE_ERROR_DETECT  |   |
| <b>Description</b>         | Enables/disables multi core error detection and reporting from the core.   |   |
| <b>Verification method</b> | The macro is generated as STD_ON if EthMultiCoreErrorDetect configuration parameter is set to 'True' else the macro is generated as STD_OFF. |   |
| <b>Example(s)</b>          | <b>Action</b>  | <b>Generated output</b>   |
|                            | Set EthMultiCoreErrorDetect as True  | #define<br>ETH_17_GETHMACV2_MULTICORE_ERROR_DETECT<br>(STD_ON)  |
|                            | Set EthMultiCoreErrorDetect as False   | #define<br>ETH_17_GETHMACV2_MULTICORE_ERROR_DETECT<br>(STD_OFF) |

### 1.1.32 Macro: ETH\_17\_GETHMACV2\_ICMP\_CHECKSUMOFFLOAD\_ENABLE

**Table 32 ETH\_17\_GETHMACV2\_ICMP\_CHECKSUMOFFLOAD\_ENABLE**

|                            |   |   |
|----------------------------|---|---|
| <b>Name</b>                | ETH_17_GETHMACV2_ICMP_CHECKSUMOFFLOAD_ENABLE  |   |
| <b>Description</b>         | Enables/ disables the checksum offloading of ICMP frames for both transmission and reception.   |   |
| <b>Verification method</b> | The macro is generated as STD_ON if EthCtrlEnableOffloadChecksumICMP configuration parameter is set to 'True' else the macro is generated as STD_OFF. |   |
| <b>Example(s)</b>          | <b>Action</b>   | <b>Generated output</b>   |
|                            | Set EthCtrlEnableOffloadChecksumICMP as True  | #define<br>ETH_17_GETHMACV2_ICMP_CHECKSUMOFFLOAD_ENABLE (STD_ON)  |
|                            | Set EthCtrlEnableOffloadChecksumICMP as False   | #define<br>ETH_17_GETHMACV2_ICMP_CHECKSUMOFFLOAD_ENABLE (STD_OFF) |

### 1.1.33 Macro: ETH\_17\_GETHMACV2\_IPV4\_CHECKSUMOFFLOAD\_ENABLE

**Table 33 ETH\_17\_GETHMACV2\_IPV4\_CHECKSUMOFFLOAD\_ENABLE**

|                            |   |                         |
|----------------------------|---|-------------------------|
| <b>Name</b>                | ETH_17_GETHMACV2_IPV4_CHECKSUMOFFLOAD_ENABLE  |                         |
| <b>Description</b>         | Enables/ disables the checksum offloading of IPv4 frames for both transmission and reception.   |                         |
| <b>Verification method</b> | The macro is generated as STD_ON if EthCtrlEnableOffloadChecksumIPv4 configuration parameter is set to 'True' else the macro is generated as STD_OFF. |                         |
| <b>Example(s)</b>          | <b>Action</b>   | <b>Generated output</b> |
|                            |   |                         |

## Eth\_17\_GEthMacV2 driver

|  |   |
|--|---|
| Set<br>EthCtrlEnableOffloadChecksumIPv4 as True  | #define<br>ETH_17_GETHMACV2_IPV4_CHECKSUMOFFLOAD_ENABLE (STD_ON)  |
| Set<br>EthCtrlEnableOffloadChecksumIPv4 as False | #define<br>ETH_17_GETHMACV2_IPV4_CHECKSUMOFFLOAD_ENABLE (STD_OFF) |

## 1.1.34 Macro: ETH\_17\_GETHMACV2\_TCP\_CHECKSUMOFFLOAD\_ENABLE

Table 34 ETH\_17\_GETHMACV2\_TCP\_CHECKSUMOFFLOAD\_ENABLE

|                            |  |  |
|----------------------------|--|--|
| <b>Name</b>                | ETH_17_GETHMACV2_TCP_CHECKSUMOFFLOAD_ENABLE  |  |
| <b>Description</b>         | Enables/ disables the checksum offloading of TCP frames for both transmission and reception.   |  |
| <b>Verification method</b> | The macro is generated as STD_ON if EthCtrlEnableOffloadChecksumTCP configuration parameter is set to 'True' else the macro is generated as STD_OFF. |  |
| <b>Example(s)</b>          | <b>Action</b>  | <b>Generated output</b>  |
|                            | Set<br>EthCtrlEnableOffloadChecksumTCP as True   | #define<br>ETH_17_GETHMACV2_TCP_CHECKSUMOFFLOAD_ENABLE (STD_ON)  |
|                            | Set<br>EthCtrlEnableOffloadChecksumTCP as False  | #define<br>ETH_17_GETHMACV2_TCP_CHECKSUMOFFLOAD_ENABLE (STD_OFF) |

## 1.1.35 Macro: ETH\_17\_GETHMACV2\_UDP\_CHECKSUMOFFLOAD\_ENABLE

Table 35 ETH\_17\_GETHMACV2\_UDP\_CHECKSUMOFFLOAD\_ENABLE

|                            |  |  |
|----------------------------|--|--|
| <b>Name</b>                | ETH_17_GETHMACV2_UDP_CHECKSUMOFFLOAD_ENABLE  |  |
| <b>Description</b>         | Enables/ disables the checksum offloading of UDP frames for both transmission and reception.   |  |
| <b>Verification method</b> | The macro is generated as STD_ON if EthCtrlEnableOffloadChecksumUDP configuration parameter is set to 'True' else the macro is generated as STD_OFF. |  |
| <b>Example(s)</b>          | <b>Action</b>  | <b>Generated output</b>  |
|                            | Set<br>EthCtrlEnableOffloadChecksumUDP as True   | #define<br>ETH_17_GETHMACV2_UDP_CHECKSUMOFFLOAD_ENABLE (STD_ON)  |
|                            | Set<br>EthCtrlEnableOffloadChecksumUDP as False  | #define<br>ETH_17_GETHMACV2_UDP_CHECKSUMOFFLOAD_ENABLE (STD_OFF) |

### 1.1.36 Macro: ETH\_17\_GETHMACV2\_INIT\_API\_MODE

**Table 36 ETH\_17\_GETHMACV2\_INIT\_API\_MODE**

|                            |  |   |
|----------------------------|--|---|
| <b>Name</b>                | ETH_17_GETHMACV2_INIT_API_MODE   |   |
| <b>Description</b>         | Decides the mode of execution of the Init API.   |   |
| <b>Verification method</b> | The macro is generated as ETH_17_GETHMACV2_MCAL_SUPERVISOR if EthInitApiMode configuration parameter is set to 'ETH_MCAL_SUPERVISOR' else the macro is generated as ETH_17_GETHMACV2_MCAL_USER1. |   |
| <b>Example(s)</b>          | <b>Action</b>  | <b>Generated output</b>   |
|                            | Set EthInitApiMode as ETH_MCAL_USER1   | #define ETH_17_GETHMACV2_INIT_API_MODE (ETH_17_GETHMACV2_MCAL_USER1)      |
|                            | Set EthInitApiMode as ETH_MCAL_SUPERVISOR  | #define ETH_17_GETHMACV2_INIT_API_MODE (ETH_17_GETHMACV2_MCAL_SUPERVISOR) |

### 1.1.37 Macro: ETH\_17\_GETHMACV2\_RUNTIME\_API\_MODE

**Table 37 ETH\_17\_GETHMACV2\_RUNTIME\_API\_MODE**

|                            |   |  |
|----------------------------|---|--|
| <b>Name</b>                | ETH_17_GETHMACV2_RUNTIME_API_MODE   |  |
| <b>Description</b>         | Decides the mode of execution of Run Time APIs  |  |
| <b>Verification method</b> | The macro is generated as ETH_17_GETHMACV2_MCAL_SUPERVISOR if EthRuntimeApiMode configuration parameter is set to 'ETH_MCAL_SUPERVISOR' else the macro is generated as ETH_17_GETHMACV2_MCAL_USER1. |  |
| <b>Example(s)</b>          | <b>Action</b>   | <b>Generated output</b>  |
|                            | Set EthRuntimeApiMode as ETH_MCAL_USER1   | #define ETH_17_GETHMACV2_RUNTIME_API_MODE (ETH_17_GETHMACV2_MCAL_USER1)      |
|                            | Set EthRuntimeApiMode as ETH_MCAL_SUPERVISOR  | #define ETH_17_GETHMACV2_RUNTIME_API_MODE (ETH_17_GETHMACV2_MCAL_SUPERVISOR) |

### 1.1.38 Macro: ETH\_17\_GETHMACV2\_CTRL<CtrlIndex>\_CORE<CoreId>

**Table 38 ETH\_17\_GETHMACV2\_CTRL<CtrlIndex>\_CORE<CoreId>**

|                            |   |   |
|----------------------------|---|---|
| <b>Name</b>                | ETH_17_GETHMACV2_CTRL<CtrlIndex>_CORE<CoreId>   |   |
| <b>Description</b>         | Indicates the core Id to which the ethernet controller with <CtrlIndex> is assigned. Controller<CtrlIndex> configured to <Core Id>. |   |
| <b>Verification method</b> | The macro is generated as STD_ON if available controller is configured to any core else the macro will not be generated.            |   |
| <b>Example(s)</b>          | <b>Action</b>   | <b>Generated output</b>                       |
|                            | Configure controller 0 to Core 1  | #define ETH_17_GETHMACV2_CTRL0_CORE1 (STD_ON) |

|                                  |   |
|----------------------------------|---|
| Configure controller 1 to Core 2 | #define ETH_17_GETHMACV2_CTRL1_CORE2 (STD_ON) |
|----------------------------------|---|

### 1.1.39 Macro: ETH\_17\_GETHMACV2\_CTRL<CtrlIndex>\_CONFIGURED

**Table 39 ETH\_17\_GETHMACV2\_CTRL<CtrlIndex>\_CONFIGURED**

|                            |  |  |
|----------------------------|--|--|
| <b>Name</b>                | ETH_17_GETHMACV2_CTRL<CtrlIndex>_CONFIGURED  |  |
| <b>Description</b>         | Controllers configured in the project.   |  |
| <b>Verification method</b> | The macro is generated as STD_ON if available controller is configured else the macro will not be generated. |  |
| <b>Example(s)</b>          | <b>Action</b>  | <b>Generated output</b>                            |
|                            | Configure controller 0.  | #define ETH_17_GETHMACV2_CTRL0_CONFIGURED (STD_ON) |
|                            | Configure controller 1.  | #define ETH_17_GETHMACV2_CTRL1_CONFIGURED (STD_ON) |

### 1.1.40 Macro: ETH\_17\_GETHMACV2\_MAX\_CTRL\_CORE<CoreId>

**Table 40 ETH\_17\_GETHMACV2\_MAX\_CTRL\_CORE<CoreId>**

|                            |  |  |
|----------------------------|--|--|
| <b>Name</b>                | ETH_17_GETHMACV2_MAX_CTRL_CORE<CoreId>   |  |
| <b>Description</b>         | Maximum Controllers allocated to core with <CoreId><br>Value 255 - represents core is not available in current device. |  |
| <b>Verification method</b> | The macro is generated as a numeric value that corresponds to the max controllers configured in the particular core.   |  |
| <b>Example(s)</b>          | <b>Action</b>  | <b>Generated output</b>                      |
|                            | Configure controller 0 and 1 to Core 0.  | #define ETH_17_GETHMACV2_MAX_CTRL_CORE0 (2U) |
|                            | No controller configured to Core 1.  | #define ETH_17_GETHMACV2_MAX_CTRL_CORE1 (0U) |

### 1.1.41 Macro: ETH\_17\_GETHMACV2\_MAX\_CORES

**Table 41 ETH\_17\_GETHMACV2\_MAX\_CORES**

|                            |  |   |
|----------------------------|--|---|
| <b>Name</b>                | ETH_17_GETHMACV2_MAX_CORES   |   |
| <b>Description</b>         | Maximum available cores in the device.<br><br><i>Note: This macro is not configurable by the user.</i> |   |
| <b>Verification method</b> | The macro is generated based on maximum number of cores available.                                     |   |
| <b>Example(s)</b>          | <b>Action</b>  | <b>Generated output</b>                 |
|                            | Device has 6 cores.  | #define ETH_17_GETHMACV2_MAX_CORES (6U) |

|  |                     |   |
|--|---------------------|---|
|  | Device has 4 cores. | #define ETH_17_GETHMACV2_MAX_CORES (4U) |
|--|---------------------|---|

### 1.1.42 Macro: ETH\_17\_GETHMACV2\_MAX\_CONTROLLERS

**Table 42** ETH\_17\_GETHMACV2\_MAX\_CONTROLLERS

|                            |  |   |
|----------------------------|--|---|
| <b>Name</b>                | ETH_17_GETHMACV2_MAX_CONTROLLERS   |   |
| <b>Description</b>         | Maximum available controllers in the device.<br><br><i>Note: This macro is not configurable by the user.</i> |   |
| <b>Verification method</b> | The macro is generated based on maximum number of controllers available in the device.                       |   |
| <b>Example(s)</b>          | <b>Action</b>  | <b>Generated output</b>                       |
|                            | Device has 1 controller.   | #define ETH_17_GETHMACV2_MAX_CONTROLLERS (1U) |
|                            | Device has 2 controllers.  | #define ETH_17_GETHMACV2_MAX_CONTROLLERS (2U) |

## 1.2 File: Eth\_17\_GEthMacV2[\_<variant>]\_PBcfg.c

The generated source file contains all post-build configuration parameters. Post-build time configuration mechanism allows configurable functionality of Ethernet driver that is deployed as object code. The file is generated in 'src' folder.

### 1.2.1 Structure: Eth\_17\_GEthMacV2\_TxFifoCfgCtrl<CtrlIdx>[\_Variant][Egress FIFO count]

**Table 43** Eth\_17\_GEthMacV2\_TxFifoCfgCtrl<CtrlIdx>[\_Variant][Egress FIFO count]

|                            |  |   |
|----------------------------|--|---|
| <b>Name</b>                | Eth_17_GEthMacV2_TxFifoCfgCtrl<CtrlIdx>[_Variant][Egress FIFO count]   |   |
| <b>Type</b>                | Eth_17_GEthMacV2_TxFifoCfgType   |   |
| <b>Description</b>         | Structure to store the configured parameters of egress FIFOs.  |   |
| <b>Verification method</b> | The generated structure is present in Eth_17_GEthMacV2[_<variant>]_PBcfg.c file. The <variant> indicates the name of the post-build variant. For a variant-aware configuration the structure name is appended with the variant name. For variant-unaware configuration <variant> is ignored. |   |
| <b>Example(s)</b>          | <b>Action</b>  | <b>Generated output</b>   |
|                            | Configure controller 0 with 4 egress FIFOs and schedule these 4 egress FIFOs for transmission.   | <pre>/* Egress FIFO configuration */ static const Eth_17_GEthMacV2_TxFifoCfgType Eth_17_GEthMacV2_TxFifoCfgCtrl0[4] = { {</pre> |

|  |   |
|--|---|
|  | <pre> /* HiCredit Value */ (uint32)0x0U, /* LoCredit Value */ (uint32)0x0U, /* Egress Fifo buffer total */ (uint16)10U, /* Egress Fifo length byte */ (uint16)1522U, /* Egress Fifo length byte aligned */ (uint16)1528U, /* Idle Slope Credit Value or Configured weight for WRR algorithm */ (uint16)0x0U, /* Send Slope Credit Value */ (uint16)0x0U, /* Egress Fifo Index*/ (uint8)0U, /* DMA Channel Weight */ (uint8)0U, /* Egress Queue Mode */ (uint8)0x2U, /* Egress Queue Size */ (uint8)0x7U }, { /* HiCredit Value */ (uint32)0x0U, /* LoCredit Value */ (uint32)0x0U, /* Egress Fifo buffer total */ (uint16)4U, /* Egress Fifo length byte */ (uint16)1000U, /* Egress Fifo length byte aligned */ (uint16)1000U, /* Idle Slope Credit Value or Configured weight for WRR algorithm */ </pre> |
|--|---|



|  |  |
|--|--|
|  | <pre> (uint16)0x0U, /* Send Slope Credit Value */ (uint16)0x0U, /* Egress Fifo Index*/ (uint8)1U, /* DMA Channel Weight */ (uint8)0U, /* Egress Queue Mode */ (uint8)0x2U, /* Egress Queue Size */ (uint8)0x5U }, { /* HiCredit Value */ (uint32)0x0U, /* LoCredit Value */ (uint32)0x0U, /* Egress Fifo buffer total */ (uint16)4U, /* Egress Fifo length byte */ (uint16)1000U, /* Egress Fifo length byte aligned */ (uint16)1000U, /* Idle Slope Credit Value or Configured weight for WRR algorithm */ (uint16)0x0U, /* Send Slope Credit Value */ (uint16)0x0U, /* Egress Fifo Index*/ (uint8)2U, /* DMA Channel Weight */ (uint8)0U, /* Egress Queue Mode */ (uint8)0x2U, /* Egress Queue Size */ (uint8)0x5U }, </pre> |
|--|--|

|  |  |
|--|--|
|  | <pre> {     /* HiCredit Value */     (uint32)0x0U,     /* LoCredit Value */     (uint32)0x0U,     /* Egress Fifo buffer total */     (uint16)4U,     /* Egress Fifo length byte */     (uint16)500U,     /* Egress Fifo length byte aligned */     (uint16)504U,     /* Idle Slope Credit Value or     Configured weight for WRR algorithm */     (uint16)0x0U,     /* Send Slope Credit Value */     (uint16)0x0U,     /* Egress Fifo Index*/     (uint8)3U,     /* DMA Channel Weight */     (uint8)0U,     /* Egress Queue Mode */     (uint8)0x2U,     /* Egress Queue Size */     (uint8)0x3U } }; </pre> |
| Configure controller 1 with 2 egress FIFOs and schedule these 2 egress FIFOs for transmission (variant-aware, variant name is 'Petrol'). | <pre> /* Egress FIFO configuration */ static const Eth_17_GEthMacV2_TxFifoCfgType Eth_17_GEthMacV2_TxFifoCfgCtrl1_Petrol[2] = {     {         /* HiCredit Value */         (uint32)0x0U,         /* LoCredit Value */         (uint32)0x0U,         /* Egress Fifo buffer total */         (uint16)10U, </pre>   |

```

/* Egress Fifo length byte */
(uint16)1522U,
/* Egress Fifo length byte aligned */
(uint16)1528U,
/* Idle Slope Credit Value or
Configured weight for WRR algorithm */
(uint16)0x0U,
/* Send Slope Credit Value */
(uint16)0x0U,
/* Egress Fifo Index*/
(uint8)0U,
/* DMA Channel Weight */
(uint8)0U,
/* Egress Queue Mode */
(uint8)0x2U,
/* Egress Queue Size */
(uint8)0x7U
},
{
/* HiCredit Value */
(uint32)0x0U,
/* LoCredit Value */
(uint32)0x0U,
/* Egress Fifo buffer total */
(uint16)4U,
/* Egress Fifo length byte */
(uint16)1000U,
/* Egress Fifo length byte aligned */
(uint16)1000U,
/* Idle Slope Credit Value or
Configured weight for WRR algorithm */
(uint16)0x0U,
/* Send Slope Credit Value */
(uint16)0x0U,
/* Egress Fifo Index*/
(uint8)1U,
/* DMA Channel Weight */

```

|  |  |  |
|--|--|--|
|  |  | <pre> (uint8)0U, /* Egress Queue Mode */ (uint8)0x2U, /* Egress Queue Size */ (uint8)0x5U } } </pre> |
|--|--|--|

### 1.2.1.1 Member: HiCredit

**Table 44** HiCredit

|                            |  |                         |
|----------------------------|--|-------------------------|
| <b>Name</b>                | HiCredit   |                         |
| <b>Type</b>                | uint32   |                         |
| <b>Description</b>         | The maximum value that can be accumulated in the credit value for the credit-based shaper algorithm.   |                         |
| <b>Verification method</b> | <p>The structure member is generated from the configuration parameter EthCtrlConfigShaperHiCredit value scaled by 1024. The generated value is 0 if EthCtrlConfigShaper container is not configured.</p> <p><i>Note: EthCtrlConfigShaperHiCredit should be configured only when credit-based shaper feature is required.</i></p> |                         |
| <b>Example(s)</b>          | <b>Action</b>  | <b>Generated output</b> |
|                            | Set EthCtrlConfigShaperHiCredit to 8192 within the EthCtrlConfigShaper container.  | (uint32)8388608,        |
|                            | HiCredit = 8192 * 1024 = 8388608   |                         |
|                            | Do not configure EthCtrlConfigShaper container.  | (uint32)0,              |

### 1.2.1.2 Member: LoCredit

**Table 45** LoCredit

|                            |   |  |
|----------------------------|---|--|
| <b>Name</b>                | LoCredit  |  |
| <b>Type</b>                | uint32  |  |
| <b>Description</b>         | The minimum value that can be accumulated in the credit value for the credit-based shaper algorithm.  |  |
| <b>Verification method</b> | The structure member is generated as the two's complement value of the configuration parameter EthCtrlConfigShaperLoCredit value scaled by 1024. The generated value is 0 if EthCtrlConfigShaper container is not configured. |  |

|            | <i>Note: EthCtrlConfigShaperLoCredit should be configured only when credit-based shaper feature is required.</i>                                    |                    |
|------------|---|--------------------|
| Example(s) | Action  | Generated output   |
|            | Set EthCtrlConfigShaperLoCredit to 4096 within the EthCtrlConfigShaper container.<br><br>HiCredit = two's complement of $(4096 * 1024) = 532676608$ | (uint32)532676608, |
|            | Do not configure EthCtrlConfigShaper container.   | (uint32)0,         |

### 1.2.1.3 Member: NumOfTxBuffers

**Table 46** NumOfTxBuffers

| <b>Name</b>                | NumOfTxBuffers   |                  |
|----------------------------|--|------------------|
| <b>Type</b>                | uint16   |                  |
| <b>Description</b>         | Number of transmit buffers configured within an egress FIFO of the Ethernet controller   |                  |
| <b>Verification method</b> | The structure member is generated with the value configured in EthCtrlConfigEgressFifoBufTotal parameter within the EthCtrlConfigEgressFifo container. |                  |
| Example(s)                 | Action   | Generated output |
|                            | Set EthCtrlConfigEgressFifoBufTotal = 10 within the corresponding EthCtrlConfigEgressFifo container.   | (uint16)10U,     |
|                            | Set EthCtrlConfigEgressFifoBufTotal = 4 within the corresponding EthCtrlConfigEgressFifo container.  | (uint16)4U,      |

### 1.2.1.4 Member: TxBufferSize

**Table 47** TxBufferSize

| <b>Name</b>                | TxBufferSize   |                  |
|----------------------------|--|------------------|
| <b>Type</b>                | uint16   |                  |
| <b>Description</b>         | Configured length of each buffer in bytes within the egress FIFO.  |                  |
| <b>Verification method</b> | The structure member is generated with the value configured in EthCtrlConfigEgressFifoBufLenByte parameter within the EthCtrlConfigEgressFifo container. |                  |
| Example(s)                 | Action   | Generated output |

|   |                |
|---|----------------|
| Set<br>EthCtrlConfigEgressFifoBufLenByte<br>= 120 within the corresponding<br>EthCtrlConfigEgressFifo container.  | (uint16)120U,  |
| Set<br>EthCtrlConfigEgressFifoBufLenByte<br>= 1522 within the corresponding<br>EthCtrlConfigEgressFifo container. | (uint16)1522U, |

### 1.2.1.5 Member: TxBufferAlignSize

**Table 48 TxBufferAlignSize**

|                            |   |                         |
|----------------------------|---|-------------------------|
| <b>Name</b>                | TxBufferAlignSize   |                         |
| <b>Type</b>                | uint16  |                         |
| <b>Description</b>         | The length of each buffer in bytes aligned to 8-byte boundary within the egress FIFO.   |                         |
| <b>Verification method</b> | The structure member is generated with the 8-byte aligned value configured in EthCtrlConfigEgressFifoBufLenByte parameter within the EthCtrlConfigEgressFifo container. |                         |
| <b>Example(s)</b>          | <b>Action</b>   | <b>Generated output</b> |
|                            | Set<br>EthCtrlConfigEgressFifoBufLenByte<br>= 60 within the corresponding<br>EthCtrlConfigEgressFifo container.   | (uint16)64U,            |
|                            | Set<br>EthCtrlConfigEgressFifoBufLenByte<br>= 1522 within the corresponding<br>EthCtrlConfigEgressFifo container.   | (uint16)1528U,          |

### 1.2.1.6 Member: IdleSlopeCredit

**Table 49 IdleSlopeCredit**

|                            |  |  |
|----------------------------|--|--|
| <b>Name</b>                | IdleSlopeCredit  |  |
| <b>Type</b>                | uint16   |  |
| <b>Description</b>         | Element to store the idleSlopeCredit value required for the credit-based shaper algorithm. If credit-based shaper is not used and if the Tx scheduling algorithm is chosen as Weighted Round Robin (WRR), then this element stores the weight required for the WRR algorithm).                           |  |
| <b>Verification method</b> | The structure member is generated as the computed idleSlope credit in bits per cycle scaled by 1024. The configuration parameter EthCtrlConfigShaperIdleSlope is divided by the PortTransmitRate (MAC speed) to get the idle bandwidth value which is then multiplied by creditValue and scaled by 1024. |  |
|                            | The structure member is generated as the value configured in EthCtrlConfigSchedulerPredecessorOrder parameter if the Tx scheduling algorithm is chosen as Weighted Round Robin.  |  |
|                            | The generated value is 0 if EthCtrlConfigShaper container is not configured and the Tx scheduling algorithm is chosen as Weighted Round Robin.   |  |

| Example(s) | Action  | Generated output |
|------------|---|------------------|
|            | Configure EthCtrlConfigShaper container with EthCtrlConfigShaperIdleSlope = 70000000.<br>Set EthCtrlMacLayerSpeed = ETH_MAC_LAYER_SPEED_100M,<br>EthCtrlMacLayerType = ETH_MAC_LAYER_TYPE_XGMII,<br>EthCtrlMacLayerSubType= RGMII.<br><br>$\text{IdleSlopeCredit} = (70000000 / 100000000) * 4 * 1024 = 2867$ | (uint16)2867U,   |
|            | Configure EthCtrlConfigSchedulerAlgorithm = ETH_SCHEDULER_WEIGHTED_ROUND_ROBIN and EthCtrlConfigSchedulerPredecessorOrder = 2.  | (uint16)2U,      |
|            | Set EthCtrlConfigSchedulerAlgorithm = ETH_SCHEDULER_STRICT_PRIORITY and do not configure EthCtrlConfigShaper container.   | (uint16)0U,      |

### 1.2.1.7 Member: SendSlopeCredit

Table 50 SendSlopeCredit

|                            |   |                         |
|----------------------------|---|-------------------------|
| <b>Name</b>                | SendSlopeCredit   |                         |
| <b>Type</b>                | uint16  |                         |
| <b>Description</b>         | Element to store the sendSlope Credit value required for the credit-based shaper algorithm.   |                         |
| <b>Verification method</b> | <p>The structure member is generated as the computed sendSlope credit in bits per cycle scaled by 1024. The value of sendSlope is derived from the configuration parameter EthCtrlConfigShaperIdleSlope value. The generated value is (1 - the idle bandwidth value derived earlier), which is then multiplied by creditValue and scaled by 1024.</p> <p>The generated value is 0 if EthCtrlConfigShaper container is not configured.</p> |                         |
| <b>Example(s)</b>          | <b>Action</b>   | <b>Generated output</b> |
|                            | Configure EthCtrlConfigShaper container with EthCtrlConfigShaperIdleSlope = 70000000.<br>Set EthCtrlMacLayerSpeed = ETH_MAC_LAYER_SPEED_100M,<br>EthCtrlMacLayerType = ETH_MAC_LAYER_TYPE_XGMII,<br>EthCtrlMacLayerSubType= RGMII.<br><br>$\text{IdleSlopeCredit} = (1 - (70000000 / 100000000)) * 4 * 1024 = 1229$   | (uint16)1229U,          |
|                            | Do not configure EthCtrlConfigShaper container.   | (uint16)0U,             |

### 1.2.1.8 Member: TxFifoldx

Table 51 TxFifoldx

|                            |   |                         |
|----------------------------|---|-------------------------|
| <b>Name</b>                | TxFifoldx   |                         |
| <b>Type</b>                | uint8   |                         |
| <b>Description</b>         | Index of the configured egress FIFO   |                         |
| <b>Verification method</b> | The structure member is generated with the value configured in EthCtrlConfigEgressFifoldx parameter within the EthCtrlConfigEgressFifo container. |                         |
| <b>Example(s)</b>          | <b>Action</b>   | <b>Generated output</b> |
|                            | Set EthCtrlConfigEgressFifoldx = 0 within the corresponding EthCtrlConfigEgressFifo container.  | (uint8)0U,              |
|                            | Set EthCtrlConfigEgressFifoldx = 3 within the corresponding EthCtrlConfigEgressFifo container.  | (uint8)3U,              |

### 1.2.1.9 Member: TxDmaChnlWght

Table 52 TxDmaChnlWght

|                            |   |                         |
|----------------------------|---|-------------------------|
| <b>Name</b>                | TxDmaChnlWght   |                         |
| <b>Type</b>                | uint8   |                         |
| <b>Description</b>         | Configured weight of the Transmit DMA channel in case of Weighted Round Robin or Weighted Strict Priority DMA scheduling mechanism.   |                         |
| <b>Verification method</b> | The structure member is generated with the value configured in EthCtrlConfigDMAArbitrationWeight parameter of EthCtrlConfigDMAWeightAssignment container for the egress FIFO which in turn is within the EthCtrlConfigDMAArbitration container. The generated value is 0, if the Tx DMA scheduling mechanism is chosen as Fixed Priority. |                         |
| <b>Example(s)</b>          | <b>Action</b>   | <b>Generated output</b> |
|                            | Set EthCtrlConfigDMAArbitrationAlgorithm = ETH_DMA_ARBITRATION_WEIGHTED_ROUND_ROBIN and EthCtrlConfigDMAArbitrationWeight = 4 for the corresponding egress FIFO.  | (uint8)4U,              |
|                            | Set EthCtrlConfigDMAArbitrationAlgorithm = ETH_DMA_ARBITRATION_WEIGHTED_STRICT_PRIORITY and EthCtrlConfigDMAArbitrationWeight = 8 for the corresponding egress FIFO.  | (uint8)8U,              |
|                            | Set EthCtrlConfigDMAArbitrationAlgorithm = ETH_DMA_ARBITRATION_FIXED_PRIORITY.  | (uint8)0U,              |

### 1.2.1.10 Member: TxQueueMode

Table 53 TxQueueMode

|                            |   |  |
|----------------------------|---|--|
| <b>Name</b>                | TxQueueMode   |  |
| <b>Type</b>                | uint8   |  |
| <b>Description</b>         | Indicates the mode of the transmit queue, either Normal mode or CBS mode.   |  |
| <b>Verification method</b> | The structure member is generated with the value 2 if the EthCtrlConfigShaper container is not configured for the corresponding egress FIFO, that is, normal mode Tx queue operation. |  |



|            | The generated value is 1 (CBS mode of Tx queue operation), if the EthCtrlConfigShaper container is configured for the corresponding egress FIFO referenced by EthCtrlConfigShaperPredecessorFifoRef parameter.                           |                  |
|------------|--|------------------|
| Example(s) | Action   | Generated output |
|            | Configure egress FIFOs with valid parameters, but do not configure EthCtrlConfigShaper container for any of the egress FIFOs.  | (uint8)2U,       |
|            | Configure egress FIFOs with valid parameters, and configure EthCtrlConfigShaper container for the egress FIFO referenced by EthCtrlConfigShaperPredecessorFifoRef parameter. Check the generated output for this referenced egress FIFO. | (uint8)1U,       |

### 1.2.1.11 Member: TxQueueSize

Table 54 TxQueueSize

| Name                | TxQueueSize  |  |
|---------------------|--|--|
| Type                | uint8  |  |
| Description         | Indicates the size of the allocated Transmit queues in blocks of 256 bytes, where the value 0 indicates size of 256 bytes.<br>The allocated queue size = (TxQueueSize + 1) * 256 bytes.  |  |
| Verification method | The structure member is generated based on the values configured in EthCtrlConfigEgressFifoBufLenByte and EthCtrlConfigEgressFifoBufTotal parameters.<br>The MTL Tx FIFO size of 4 kB is allocated among the Tx queues based on the configured egress FIFO buffer length (EthCtrlConfigEgressFifoBufLenByte) and also on the egress FIFO buffer count (EthCtrlConfigEgressFifoBufTotal), and the computed queue size (multiple of 256) is divided by 256 and then reduced by 1 to get TxQueueSize value. |  |
| Example(s)          | Action   | Generated output   |
|                     | Configure 4 egress FIFOs and set EthCtrlConfigEgressFifoBufTotal = 4 and EthCtrlConfigEgressFifoBufLenByte = 64 for all egress FIFOs.<br>Check the generated output for the element TxQueueSize of all egress FIFOs.<br><br>MTL Tx FIFO size of 4 kB is equally distributed among the 4 egress FIFOs, that is, 1 Kb for each FIFO.<br>$TxQueueSize = (1024 / 256) - 1 = 3$   | (uint8)3U,   |
|                     | Configure 4 egress FIFOs and set EthCtrlConfigEgressFifoBufTotal = 4 and EthCtrlConfigEgressFifoBufLenByte = 64 for first two egress FIFOs, EthCtrlConfigEgressFifoBufTotal = 4 and EthCtrlConfigEgressFifoBufLenByte =  | {First FIFO:} (uint8)1U,<br>{Second FIFO:} (uint8)1U,<br>{Third FIFO:} (uint8)7U,<br>{Fourth FIFO:} (uint8)3U, |

## Eth\_17\_GEthMacV2 driver

1522 for third egress FIFO, and  
EthCtrlConfigEgressFifoBufTotal = 4 and  
EthCtrlConfigEgressFifoBufLenByte = 512  
for the fourth egress FIFO.

Check the generated output for the  
element TxQueueSize of the individual  
egress FIFOs.

The allocation is done such that atleast  
one complete frame of  
EthCtrlConfigEgressFifoBufLenByte size  
can be placed within the corresponding  
queue mapped to the egress FIFO, and  
the remaining space is distributed  
between them.

MTL Tx FIFO size of 4 kB is distributed  
among the 4 egress FIFOs as below:  
First FIFO: TxQueueSize =  $(512/256) - 1 = 1$   
Second FIFO: TxQueueSize =  $(512/256) - 1$   
= 1  
Third FIFO: TxQueueSize =  $(2048/256) - 1 =$   
7  
Fourth FIFO: TxQueueSize =  $(1024/256) - 1$   
= 3

### 1.2.2 Array: Eth\_17\_GEthMacV2\_TxFifoChnlMapCtrl<CtrlIdx>[\_Variant][Egress FIFO count]

**Table 55** Eth\_17\_GEthMacV2\_TxFifoChnlMapCtrl<CtrlIdx>[\_Variant][Egress FIFO count]

| Name                | Eth_17_GEthMacV2_TxFifoChnlMapCtrl<CtrlIdx>[_Variant][Egress FIFO count]  |  |
|---------------------|---|--|
| Type                | uint8   |  |
| Description         | Array to store mapping between the configured egress FIFO indices to Tx channels  |  |
| Verification method | <p>Eth_17_GEthMacV2_TxFifoChnlMapCtrl[&lt;x&gt;][&lt;y&gt;], where &lt;x&gt; = Index of controller configured and &lt;y&gt; is the number of egress FIFOs configured and scheduled for transmission within the controller&lt;x&gt;.</p> <p>The egress FIFO indices are mapped to the Tx channels based on their priorities that are determined by the EthCtrlConfigSchedulerPredecessorOrder parameter. The egress FIFO that is referenced (via Shaper or directly) by the scheduler with the highest value of EthCtrlConfigSchedulerPredecessorOrder is the FIFO with the highest priority and this FIFO is assigned to Tx channel 3. The FIFO with the next higher priority is assigned to Tx channel 2 and so on.</p> <p>&lt;Variant&gt; indicates the name of the post-build variant. For a variant aware configuration the structure name is appended with the variant name. For variant unaware configuration &lt;variant&gt; is ignored.</p> |  |
| Example(s)          | Action  | Generated output   |
|                     | Configure 4 egress FIFOs within controller 0 and set the EthCtrlConfigSchedulerPredecessorOrder   | <pre>static const uint8 Eth_17_GEthMacV2_TxFifoChnlMapCtrl0[4] =</pre> |

## Eth\_17\_GEthMacV2 driver

|  |   |
|--|---|
| values to the referenced egress FIFOs as below:<br>Order 0 – EthCtrlConfigEgressFifIdx 0<br>Order 1 - EthCtrlConfigEgressFifIdx 3<br>Order 2 – EthCtrlConfigEgressFifIdx 1<br>Order 3 – EthCtrlConfigEgressFifIdx 2  | {<br>0U,<br>2U,<br>3U,<br>1U<br>};  |
| Configure 4 egress FIFOs within controller 1 and set the EthCtrlConfigSchedulerPredecessorOrder values to the referenced egress FIFOs as below:<br>Order 0 – EthCtrlConfigEgressFifIdx 0<br>Order 1 - EthCtrlConfigEgressFifIdx 1<br>Order 2 – EthCtrlConfigEgressFifIdx 2<br>Order 3 – EthCtrlConfigEgressFifIdx 3 (variant-aware, variant name is 'Petrol'). | static const uint8<br>Eth_17_GEthMacV2_TxFifoChnlMapCtrl1_Petrol[4] =<br>{<br>0U,<br>1U,<br>2U,<br>3U<br>}; |

### 1.2.3 Array: Eth\_17\_GEthMacV2\_TxChnlFifoMapCtrl<CtrlIdx>[\_Variant][Max supported DMA channels]

**Table 56** Eth\_17\_GEthMacV2\_TxChnlFifoMapCtrl<CtrlIdx>[\_Variant][Max supported DMA channels]

|                            |  |  |
|----------------------------|--|--|
| <b>Name</b>                | Eth_17_GEthMacV2_TxChnlFifoMapCtrl<CtrlIdx>[_Variant][Max supported DMA channels]  |  |
| <b>Type</b>                | uint8  |  |
| <b>Description</b>         | Array to store mapping between the Tx channels to the configured egress FIFO indices   |  |
| <b>Verification method</b> | <p>Eth_17_GEthMacV2_TxChnlFifoMapCtrl[&lt;x&gt;][&lt;y&gt;], where &lt;x&gt; = Index of controller configured and &lt;y&gt; is the maximum supported Tx DMA channels by the controller&lt;x&gt;.</p> <p>The values are generated by performing the reverse mapping of the array Eth_17_GEthMacV2_TxFifoChnlMapCtrl&lt;CtrlIdx&gt;[_Variant][Egress FIFO count] and if the Tx channel is not used, the generated value is 255.</p> <p>&lt;Variant&gt; indicates the name of the post-build variant. For a variant aware configuration the structure name is appended with the variant name. For variant unaware configuration &lt;variant&gt; is ignored.</p> |  |
| <b>Example(s)</b>          | <b>Action</b>  | <b>Generated output</b>  |
|                            | Configure 4 egress FIFOs within controller 0 and set the EthCtrlConfigSchedulerPredecessorOrder values to the referenced egress FIFOs as below:<br>Order 0 – EthCtrlConfigEgressFifIdx 0<br>Order 1 - EthCtrlConfigEgressFifIdx 3<br>Order 2 – EthCtrlConfigEgressFifIdx 1<br>Order 3 – EthCtrlConfigEgressFifIdx 2  | static const uint8<br>Eth_17_GEthMacV2_TxChnlFifoMapCtrl0[4] =<br>{<br>0U,<br>3U,<br>1U,<br>2U<br>}; |

## Eth\_17\_GEthMacV2 driver

|   |   |
|---|---|
| Configure 3 egress FIFOs within controller 1 and set the EthCtrlConfigSchedulerPredecessorOrder values to the referenced egress FIFOs as below:<br>Order 0 – EthCtrlConfigEgressFifIdx 0<br>Order 1 – EthCtrlConfigEgressFifIdx 1<br>Order 2 – EthCtrlConfigEgressFifIdx 2 (variant-aware, variant name is 'Petrol'). | static const uint8<br>Eth_17_GEthMacV2_TxChnlFifoMapCtrl1_Petrol[4] =<br>{<br>0U,<br>1U,<br>2U,<br>255U<br>}; |
|---|---|

### 1.2.4 Array: Eth\_17\_GEthMacV2\_TxPrioFifoMapCtrl<CtrlIdx>[\_Variant][Max supported priorities]

Table 57 Eth\_17\_GEthMacV2\_TxPrioFifoMapCtrl&lt;CtrlIdx&gt;[\_Variant][Max supported priorities]

| Name                | Eth_17_GEthMacV2_TxPrioFifoMapCtrl<CtrlIdx>[_Variant][Max supported priorities]   |  |
|---------------------|---|--|
| Type                | uint8   |  |
| Description         | Array to store mapping between the configured priorities to the egress FIFO indices   |  |
| Verification method | Eth_17_GEthMacV2_TxPrioFifoMapCtrl[<x>][<y>], where <x> = Index of controller configured and <y> is the maximum number of priorities supported (value 8).<br>The priority values 0 – 7 are mapped to the egress FIFO indices based on the values configured within the EthCtrlConfigEgressFifoPriorityAssignment container. If a priority value is not configured, the value is generated as 0xFF against the corresponding index.<br><Variant> indicates the name of the post-build variant. For a variant aware configuration the structure name is appended with the variant name. For variant unaware configuration <variant> is ignored. |  |
| Example(s)          | Action  | Generated output   |
|                     | Configure 4 egress FIFOs within controller 0 and set the priority values within EthCtrlConfigEgressFifoPriorityAssignment container of each egress FIFO as below:<br>EthCtrlConfigEgressFifIdx 0 – Priority values 0, 1, 2<br>EthCtrlConfigEgressFifIdx 1 – Priority values 3<br>EthCtrlConfigEgressFifIdx 2 – Priority values 4, 5<br>EthCtrlConfigEgressFifIdx 3 – Priority values 6, 7   | static const uint8<br>Eth_17_GEthMacV2_TxPrioFifoMapCtrl0[8] =<br>{<br>0x0U,<br>0x0U,<br>0x0U,<br>0x1U,<br>0x2U,<br>0x2U,<br>0x3U,<br>0x3U<br>}; |

## Eth\_17\_GEthMacV2 driver

|   |   |
|---|---|
| Configure 2 egress FIFOs within controller 1 and set the priority values within EthCtrlConfigEgressFifoPriorityAssignment container of each egress FIFO as below:<br>EthCtrlConfigEgressFifoIdx 0 – Priority values 0, 1, 2<br>EthCtrlConfigEgressFifoIdx 1 – Priority values 4, 6, 7<br>(variant-aware, variant name is 'Petrol'). | <pre>static const uint8 Eth_17_GEthMacV2_TxPrioFifoMapCtrl1_Petrol[4] = {     0x0U,     0x0U,     0x0U,     0xFFU,     0x1U,     0xFFU,     0x1U,     0x1U };</pre> |
|---|---|

### 1.2.5 Structure: Eth\_17\_GEthMacV2\_RxFifoCfgCtrl<CtrlIdx>[\_Variant][Ingress FIFO count]

Table 58 Eth\_17\_GEthMacV2\_RxFifoCfgCtrl&lt;CtrlIdx&gt;[\_Variant][Ingress FIFO count]

| Name                | Eth_17_GEthMacV2_RxFifoCfgCtrl<CtrlIdx>[_Variant][Ingress FIFO count]  |  |
|---------------------|--|--|
| Type                | Eth_17_GEthMacV2_RxFifoCfgType   |  |
| Description         | Structure to store the configured parameters of ingress FIFOs.   |  |
| Verification method | The generated structure is present in Eth_17_GEthMacV2[_<variant>]_PBcfg.c file. The <variant> indicates the name of the post-build variant. For a variant-aware configuration the structure name is appended with the variant name. For variant-unaware configuration <variant> is ignored. |  |
| Example(s)          | Action   | Generated output   |
|                     | Configure controller 0 with 4 ingress FIFOs.   | <pre>/* Ingress FIFO configuration */ static const Eth_17_GEthMacV2_RxFifoCfgType Eth_17_GEthMacV2_RxFifoCfgCtrl0[4] = {     {         /*Ingress Fifo buffer total */         (uint16)4U,         /* Ingress Fifo length byte */         (uint16)1522U,         /* Ingress Fifo length byte aligned */         (uint16)1528U,         /* Ingress Fifo Index*/         (uint8)0U,</pre> |

|  |  |
|--|--|
|  | <pre> /* Priority Configured for FIFO (the set bits are the configured priorities) */ (uint8)0x0fU, /* Ingress queue size */ (uint8)7U }, { /*Ingress Fifo buffer total */ (uint16)4U, /* Ingress Fifo length byte */ (uint16)1522U, /* Ingress Fifo length byte aligned */ (uint16)1528U, /* Ingress Fifo Index*/ (uint8)1U, /* Priority Configured for FIFO (the set bits are the configured priorities) */ (uint8)0x30U, /* Ingress queue size */ (uint8)7U }, { /*Ingress Fifo buffer total */ (uint16)4U, /* Ingress Fifo length byte */ (uint16)1522U, /* Ingress Fifo length byte aligned */ (uint16)1528U, /* Ingress Fifo Index*/ (uint8)2U, /* Priority Configured for FIFO (the set bits are the configured priorities) */ (uint8)0x40U, /* Ingress queue size */ (uint8)7U }, { </pre> |
|--|--|

|   |   |
|---|---|
|   | <pre> /*Ingress Fifo buffer total */ (uint16)4U, /* Ingress Fifo length byte */ (uint16)1522U, /* Ingress Fifo length byte aligned */ (uint16)1528U, /* Ingress Fifo Index*/ (uint8)3U, /* Priority Configured for FIFO (the set bits are the configured priorities) */ (uint8)0x80U, /* Ingress queue size */ (uint8)7U } }; </pre>  |
| Configure controller 1 with 1 ingress FIFO.<br>(variant-aware, variant name is 'Petrol'). | <pre> /* Ingress FIFO configuration */ static const Eth_17_GEthMacV2_RxFifoCfgType Eth_17_GEthMacV2_RxFifoCfgCtrl1_Petrol[1] = { { /*Ingress Fifo buffer total */ (uint16)4U, /* Ingress Fifo length byte */ (uint16)1522U, /* Ingress Fifo length byte aligned */ (uint16)1528U, /* Ingress Fifo Index*/ (uint8)0U, /* Priority Configured for FIFO (the set bits are the configured priorities) */ (uint8)0xffU, /* Ingress queue size */ (uint8)31U } } </pre> |

### 1.2.5.1 Member: NumOfRxBuffers

**Table 59** NumOfRxBuffers

|                            |  |                         |
|----------------------------|--|-------------------------|
| <b>Name</b>                | NumOfRxBuffers   |                         |
| <b>Type</b>                | uint16   |                         |
| <b>Description</b>         | Number of receive buffers configured within an ingress FIFO of the Ethernet controller   |                         |
| <b>Verification method</b> | The structure member is generated with the value configured in EthCtrlConfigIngressFifoBufTotal parameter within the EthCtrlConfigIngressFifo container. |                         |
| <b>Example(s)</b>          | <b>Action</b>  | <b>Generated output</b> |
|                            | Set EthCtrlConfigIngressFifoBufTotal = 4 within the corresponding EthCtrlConfigIngressFifo container.  | (uint16)4U,             |
|                            | Set EthCtrlConfigIngressFifoBufTotal = 10 within the corresponding EthCtrlConfigIngressFifo container.   | (uint16)10U,            |

### 1.2.5.2 Member: RxBufferSize

**Table 60** RxBufferSize

|                            |  |                         |
|----------------------------|--|-------------------------|
| <b>Name</b>                | RxBufferSize   |                         |
| <b>Type</b>                | uint16   |                         |
| <b>Description</b>         | Configured length of each buffer in bytes within the ingress FIFO.   |                         |
| <b>Verification method</b> | The structure member is generated with the value configured in EthCtrlConfigIngressFifoBufLenByte parameter within the EthCtrlConfigIngressFifo container. |                         |
| <b>Example(s)</b>          | <b>Action</b>  | <b>Generated output</b> |
|                            | Set EthCtrlConfigIngressFifoBufLenByte = 250 within the corresponding EthCtrlConfigIngressFifo container.  | (uint16)250U,           |
|                            | Set EthCtrlConfigIngressFifoBufLenByte = 1522 within the corresponding EthCtrlConfigIngressFifo container.   | (uint16)1522U,          |

### 1.2.5.3 Member: RxBufferAlignSize

**Table 61** RxBufferAlignSize

|             |                   |  |
|-------------|-------------------|--|
| <b>Name</b> | RxBufferAlignSize |  |
| <b>Type</b> | uint16            |  |



|                            |   |                         |
|----------------------------|---|-------------------------|
| <b>Description</b>         | The length of each buffer in bytes aligned to 8-byte boundary within the ingress FIFO.  |                         |
| <b>Verification method</b> | The structure member is generated with the 8-byte aligned value configured in EthCtrlConfigIngressFifoBufLenByte parameter within the EthCtrlConfigIngressFifo container. |                         |
| <b>Example(s)</b>          | <b>Action</b>   | <b>Generated output</b> |
|                            | Set EthCtrlConfigIngressFifoBufLenByte = 60 within the corresponding EthCtrlConfigIngressFifo container.  | (uint16)64U,            |
|                            | Set EthCtrlConfigIngressFifoBufLenByte = 1522 within the corresponding EthCtrlConfigIngressFifo container.  | (uint16)1528U,          |

#### 1.2.5.4 Member: RxFifoldx

Table 62 RxFifoldx

|                            |   |                         |
|----------------------------|---|-------------------------|
| <b>Name</b>                | RxFifoldx   |                         |
| <b>Type</b>                | uint8   |                         |
| <b>Description</b>         | Index of the configured ingress FIFO  |                         |
| <b>Verification method</b> | The structure member is generated with the value configured in EthCtrlConfigIngressFifoldx parameter within the EthCtrlConfigIngressFifo container. |                         |
| <b>Example(s)</b>          | <b>Action</b>   | <b>Generated output</b> |
|                            | Set EthCtrlConfigIngressFifoldx = 0 within the corresponding EthCtrlConfigIngressFifo container.  | (uint8)0U,              |
|                            | Set EthCtrlConfigIngressFifoldx = 3 within the corresponding EthCtrlConfigIngressFifo container.  | (uint8)3U,              |

#### 1.2.5.5 Member: RxFifoPriority

Table 63 RxFifoPriority

|                            |  |                         |
|----------------------------|--|-------------------------|
| <b>Name</b>                | RxFifoPriority   |                         |
| <b>Type</b>                | uint8  |                         |
| <b>Description</b>         | The priorities configured for the ingress FIFO; the set bits within the value indicate the configured priorities.  |                         |
| <b>Verification method</b> | The structure member is generated with a value that has the bits set for the corresponding positions of priority values configured under EthCtrlConfigIngressFifoPriorityAssignment container within the EthCtrlConfigIngressFifo container. |                         |
| <b>Example(s)</b>          | <b>Action</b>  | <b>Generated output</b> |
|                            | Configure one ingress FIFO with EthCtrlConfigIngressFifoPriorityAssignment container having all the possible priorities 0  | (uint8)0xffU,           |

|   |   |
|---|---|
| to 7 within the corresponding EthCtrlConfigIngressFifo container.   |   |
| <p>Configure four ingress FIFOs with EthCtrlConfigIngressFifoPriorityAssignment container configured with the below mentioned values within the corresponding EthCtrlConfigIngressFifo container.</p> <p>First FIFO: Priority values 0-2<br/>Second FIFO: Priority values 3-4<br/>Third FIFO: Priority value 5<br/>Fourth FIFO: Priority values 6-7</p> <p>Check the generated output for the element RxFifoPriority of the individual ingress FIFOs.</p> | <p>{First FIFO:} (uint8)0x07U,<br/>{Second FIFO:} (uint8)0x18U,<br/>{Third FIFO:} (uint8)0x20U,<br/>{Fourth FIFO:} (uint8)0xC0U</p> |

### 1.2.5.6 Member: RxQueueSize

**Table 64 RxQueueSize**

|                            |  |   |
|----------------------------|--|---|
| <b>Name</b>                | RxQueueSize  |   |
| <b>Type</b>                | uint8  |   |
| <b>Description</b>         | <p>Indicates the size of the allocated Receive queues in blocks of 256 bytes, where the value 0 indicates size of 256 bytes.</p> <p>The allocated queue size = (RxQueueSize + 1) * 256 bytes.</p>  |   |
| <b>Verification method</b> | <p>The structure member is generated based on the values configured in EthCtrlConfigIngressFifoBufLenByte and EthCtrlConfigIngressFifoBufTotal parameters. The MTL Rx FIFO size of 8 kB is allocated among the Rx queues based on the configured ingress FIFO buffer length (EthCtrlConfigIngressFifoBufLenByte) and also on the ingress FIFO buffer count (EthCtrlConfigIngressFifoBufTotal), and the computed queue size (multiple of 256) is divided by 256 and then reduced by 1 to get RxQueueSize value.</p> |   |
| <b>Example(s)</b>          | <b>Action</b>  | <b>Generated output</b>   |
|                            | <p>Configure 4 ingress FIFOs and set EthCtrlConfigIngressFifoBufTotal = 4 and EthCtrlConfigIngressFifoBufLenByte = 1522 for all ingress FIFOs.</p> <p>Check the generated output for the element RxQueueSize of all ingress FIFOs.</p> <p>MTL Rx FIFO size of 8 kB is equally distributed among the 4 ingress FIFOs, that is, 2 Kb for each FIFO.</p> <p><math>RxQueueSize = (2048 / 256) - 1 = 7</math></p>   | (uint8)7U,  |
|                            | <p>Configure 4 ingress FIFOs and set EthCtrlConfigIngressFifoBufTotal = 2 and EthCtrlConfigIngressFifoBufLenByte =</p>   | <p>{First FIFO:} (uint8)11U,<br/>{Second FIFO:} (uint8)11U,</p> |

## Eth\_17\_GEthMacV2 driver

|   |  |
|---|--|
| <p>1522 for the first ingress FIFO, EthCtrlConfigIngressFifoBufTotal = 6 and EthCtrlConfigIngressFifoBufLenByte = 1000 for the second ingress FIFO, EthCtrlConfigIngressFifoBufTotal = 10 and EthCtrlConfigIngressFifoBufLenByte = 250 for the third ingress FIFO, and EthCtrlConfigIngressFifoBufTotal = 10 and EthCtrlConfigIngressFifoBufLenByte = 128 for the fourth ingress FIFO.</p> <p>Check the generated output for the element RxQueueSize of the individual ingress FIFOs.</p> <p>The allocation is done such that atleast one complete frame of EthCtrlConfigIngressFifoBufLenByte size can be received within the corresponding queue mapped to the ingress FIFO, and the remaining space is distributed between them based on configured parameters.</p> <p>MTL Rx FIFO size of 8 kB is distributed among the 4 ingress FIFOs as below:</p> <p>First FIFO: RxQueueSize = <math>(3072 / 256) - 1 = 11</math></p> <p>Second FIFO: RxQueueSize = <math>(3072 / 256) - 1 = 11</math></p> <p>Third FIFO: RxQueueSize = <math>(1024 / 256) - 1 = 3</math></p> <p>Fourth FIFO: TxQueueSize = <math>(1024 / 256) - 1 = 3</math></p> | <p>{Third FIFO:} (uint8)3U,</p> <p>{Fourth FIFO:} (uint8)3U,</p> |
|---|--|

### 1.2.6 Array: Eth\_17\_GEthMacV2\_RxFifoChnlMapCtrl<CtrlIdx>[\_Variant][Ingress FIFO count]

**Table 65** Eth\_17\_GEthMacV2\_RxFifoChnlMapCtrl<CtrlIdx>[\_Variant][Ingress FIFO count]

|                            |   |
|----------------------------|---|
| <b>Name</b>                | Eth_17_GEthMacV2_RxFifoChnlMapCtrl<CtrlIdx>[_Variant][Ingress FIFO count]   |
| <b>Type</b>                | uint8   |
| <b>Description</b>         | Array to store mapping between the configured ingress FIFO indices to Rx channels   |
| <b>Verification method</b> | <p>Eth_17_GEthMacV2_RxFifoChnlMapCtrl[&lt;x&gt;][&lt;y&gt;], where &lt;x&gt; = Index of controller configured and &lt;y&gt; is the number of ingress FIFOs configured within the controller&lt;x&gt;.</p> <p>The ingress FIFO indices are mapped to the Rx channels based on their priorities that are assigned within the EthCtrlConfigIngressFifoPriorityAssignment container. The ingress FIFO with the highest priority value configured in EthCtrlConfigIngressFifoPriorityAssignment is considered as the FIFO with the highest priority and this FIFO is assigned to Rx channel 3. The FIFO with the next higher priority value is assigned to Rx channel 2 and so on.</p> |

## Eth\_17\_GEthMacV2 driver

|            | <Variant> indicates the name of the post-build variant. For a variant aware configuration the structure name is appended with the variant name. For variant unaware configuration <variant> is ignored.   |   |
|------------|---|---|
| Example(s) | Action  | Generated output  |
|            | Configure 4 ingress FIFOs within controller 0 and set the priority values within EthCtrlConfigIngressFifoPriorityAssignment as below:<br>EthCtrlConfigIngressFifoldx 0 – Priority values 0, 1<br>EthCtrlConfigIngressFifoldx 1 – Priority values 2, 3<br>EthCtrlConfigIngressFifoldx 2 – Priority values 4, 5<br>EthCtrlConfigIngressFifoldx 3 – Priority values 6, 7   | static const uint8<br>Eth_17_GEthMacV2_RxFifoChnlMapCtrl0[4] =<br>{<br>0U,<br>1U,<br>2U,<br>3U<br>};        |
|            | Configure 4 ingress FIFOs within controller 0 and set the priority values within EthCtrlConfigIngressFifoPriorityAssignment as below:<br>EthCtrlConfigIngressFifoldx 0 – Priority values 1, 6<br>EthCtrlConfigIngressFifoldx 1 – Priority values 0, 2<br>EthCtrlConfigIngressFifoldx 2 – Priority values 4, 7<br>EthCtrlConfigIngressFifoldx 3 – Priority values 3, 5<br>(variant-aware, variant name is 'Petrol'). | static const uint8<br>Eth_17_GEthMacV2_RxFifoChnlMapCtrl1_Petrol[4] =<br>{<br>2U,<br>0U,<br>3U,<br>1U<br>}; |

### 1.2.7 Array: Eth\_17\_GEthMacV2\_RxChnlFifoMapCtrl<CtrlIdx>[\_Variant][Max supported DMA channels]

Table 66 Eth\_17\_GEthMacV2\_RxChnlFifoMapCtrl&lt;CtrlIdx&gt;[\_Variant][Max supported DMA channels]

|                     |  |                  |
|---------------------|--|------------------|
| Name                | Eth_17_GEthMacV2_RxChnlFifoMapCtrl<CtrlIdx>[_Variant][Max supported DMA channels]  |                  |
| Type                | uint8  |                  |
| Description         | Array to store mapping between the Rx channels to the configured ingress FIFO indices  |                  |
| Verification method | Eth_17_GEthMacV2_RxChnlFifoMapCtrl[<x>][<y>], where <x> = Index of controller configured and <y> is the maximum supported Rx DMA channels by the controller<x>.<br>The values are generated by performing the reverse mapping of the array Eth_17_GEthMacV2_RxFifoChnlMapCtrl<CtrlIdx>[_Variant][Ingress FIFO count] and if the Rx channel is not used, the generated value is 255.<br><Variant> indicates the name of the post-build variant. For a variant aware configuration the structure name is appended with the variant name. For variant unaware configuration <variant> is ignored. |                  |
| Example(s)          | Action   | Generated output |

## Eth\_17\_GEthMacV2 driver

|   |   |
|---|---|
| Configure 4 ingress FIFOs within controller 0 and set the priority values within EthCtrlConfigIngressFifoPriorityAssignment as below:<br>EthCtrlConfigIngressFifoldx 0 – Priority values 1, 3<br>EthCtrlConfigIngressFifoldx 1 – Priority values 0, 2<br>EthCtrlConfigIngressFifoldx 2 – Priority values 4, 7<br>EthCtrlConfigIngressFifoldx 3 – Priority values 5, 6 | static const uint8<br>Eth_17_GEthMacV2_RxFifoChnlMapCtrl0[4] =<br>{<br>1U,<br>0U,<br>3U,<br>2U<br>};          |
| Configure 3 ingress FIFOs within controller 0 and set the priority values within EthCtrlConfigIngressFifoPriorityAssignment as below:<br>EthCtrlConfigEgressFifoldx 0 – Priority values 1, 3, 4<br>EthCtrlConfigEgressFifoldx 1 – Priority values 5, 7<br>EthCtrlConfigEgressFifoldx 2 – Priority values 0, 2, 6<br>(variant-aware, variant name is 'Petrol').        | static const uint8<br>Eth_17_GEthMacV2_RxFifoChnlMapCtrl1_Petrol[4] =<br>{<br>0U,<br>2U,<br>1U,<br>255U<br>}; |

### 1.2.8 Structure: Eth\_17\_GEthMacV2\_CoreCtrlCfgCore<Core Id>[\_Variant][Max controllers configured to the core]

Table 67 Eth\_17\_GEthMacV2\_CoreCtrlCfgCore&lt;Core Id&gt;[\_Variant][Max controllers configured]

|                            |  |   |
|----------------------------|--|---|
| <b>Name</b>                | Eth_17_GEthMacV2_CoreCtrlCfgCore<Core Id>[_Variant][Max controllers configured to the core]  |   |
| <b>Type</b>                | Eth_17_GEthMacV2_CoreCtrlConfigType  |   |
| <b>Description</b>         | Array of structures to store controller configuration data for a core.   |   |
| <b>Verification method</b> | The generated structure is present in Eth_17_GEthMacV2[_<variant>]_PbCfg.c file. The <variant> indicates the name of the post-build variant. For a variant-aware configuration the structure name is appended with the variant name. For variant-unaware configuration <variant> is ignored. |   |
| <b>Example(s)</b>          | <b>Action</b>  | <b>Generated output</b>   |
|                            | Configure all the parameters available for the Ethernet controller 0 (variant-unaware) and allocate the controller 0 to Core0.   | static const Eth_17_GEthMacV2_CoreCtrlConfigType<br>Eth_17_GEthMacV2_CoreCtrlCfgCore0[1]=<br>{<br>{<br>/*Specifies the Tx[0:3]/Rx[4:7] clock delay in RGMII mode for transmit skew timing*/<br>(uint32)0, |

|  |   |
|--|---|
|  | <pre> /* Element to store GETH_GPCTL register value for current controller */ (uint32)2, /* Recommended time(in ns) to wait for back to back register write */ (uint32)60, /* Address of Egress fifo Configuration */ Eth_17_GEthMacV2_TxFifoCfgCtrl0, /* Address of Egress Queue Mapping */ Eth_17_GEthMacV2_TxFifoChnlMapCtrl0, /* Channel to Egress FIFO Map */ Eth_17_GEthMacV2_TxChnlFifoMapCtrl0, /* Address of fifo Priority Mapping */ Eth_17_GEthMacV2_TxPrioFifoMapCtrl0, /* Address of Ingress fifo Configuration */ Eth_17_GEthMacV2_RxFifoCfgCtrl0, /* Address of Ingress Queue Mapping */ Eth_17_GEthMacV2_RxFifoChnlMapCtrl0, /* Channel to Ingress FIFO Map */ Eth_17_GEthMacV2_RxChnlFifoMapCtrl0, /* Properties of Ethernet Controller Bit[0] - Port Select(PS) 0 for 1000Mbps 1 for 10 or 100 Mbps Bit[1] - Speed(FES) 0 for 10 Mbps when PS bit is 1 and 1 Gbps when PS bit is 0 1 for 100 Mbps when PS bit is 1 Bit[2:4] - PhyInterface (000-MII, 100-RMII,001-RGMII) Bit[5] - Mode of the Controller [0 - HALFDUPLEX, 1- FULLDUPLEX] Bit[6] - Tx Interrupt Enable/Disable [0 - Disabled, 1- Enabled] Bit[7] - Rx Interrupt Enable/Disable [0 - Disabled, 1- Enabled] Bit[8] - CRC Stripping Enable/Disable [0 - Disabled, 1- Enabled] */ (uint16)228, /*DEM Id for Ethernet controller hardware test failure*/ DemConf_DemEventParameter_ETH_E_ACCESS, </pre> |
|--|---|

|  |   |
|--|---|
|  | <pre> /*DEM Id for Ethernet controller Frames Lost Error*/ DemConf_DemEventParameter_ETH_E_RX_FRAMESLOST, /*DEM Id for Ethernet controller Frames Alignment Error*/ DemConf_DemEventParameter_ETH_E_ALIGNMENT, /*DEM Id for Ethernet controller Frames CRC Error*/ DemConf_DemEventParameter_ETH_E_CRC, /*DEM Id for Ethernet controller Undersize frame Error*/ DemConf_DemEventParameter_ETH_E_UNDERSIZEFRAME, /*DEM Id for Ethernet controller Oversize frame Error*/ DemConf_DemEventParameter_ETH_E_OVERSIZEFRAME, /*DEM Id for Ethernet controller Single collision Error*/ DemConf_DemEventParameter_ETH_E_SINGLECOLLISION, /*DEM Id for Ethernet controller Multiple collision Error*/ DemConf_DemEventParameter_ETH_E_MULTIPLECOLLISION, /*DEM Id for Ethernet controller Late collision Error*/ DemConf_DemEventParameter_ETH_E_LATECOLLISION, /* MAC address of the controller in network byte order */ {     (uint8)0x00U,     (uint8)0x03U,     (uint8)0x19U,     (uint8)0x00U,     (uint8)0x00U,     (uint8)0x01U }, /* Eth Controller Index */ (uint8)0U, /* Total Egress Queue */ (uint8)4U, /* DMA transmit arbitration algorithm */ (uint8)0U, /* MTL transmit scheduling algorithm */ (uint8)3U, /* Total Ingress Queue */ (uint8)4U, /* Queue where the untagged Rx frames are routed */ </pre> |
|--|---|

|  |  |
|--|--|
|  | <pre> (uint8)0U, /* Clock configuration for MDC */ (uint8)0x0U }, }; </pre>  |
| Configure all the parameters available for the Ethernet controller 0 and allocate the controller 0 to Core0 (variant-aware, variant name is 'Petrol'). | <pre> static const Eth_17_GEthMacV2_CoreCtrlConfigType Eth_17_GEthMacV2_CoreCtrlCfgCore0_Petrol[1]= { { /*Specifies the Tx[0:3]/Rx[4:7] clock delay in RGMII mode for transmit skew timing*/ (uint32)0, /* Element to store GETH_GPCTL register value for current controller */ (uint32)2, /* Recommended time(in ns) to wait for back to back register write */ (uint32)60, /* Address of Egress fifo Configuration */ Eth_17_GEthMacV2_TxFifoCfgCtrl0_Petrol, /* Address of Egress Queue Mapping */ Eth_17_GEthMacV2_TxFifoChnlMapCtrl0_Petrol, /* Channel to Egress FIFO Map */ Eth_17_GEthMacV2_TxChnlFifoMapCtrl0_Petrol, /* Address of fifo Priority Mapping */ Eth_17_GEthMacV2_TxPrioFifoMapCtrl0_Petrol, /* Address of Ingress fifo Configuration */ Eth_17_GEthMacV2_RxFifoCfgCtrl0_Petrol, /* Address of Ingress Queue Mapping */ Eth_17_GEthMacV2_RxFifoChnlMapCtrl0_Petrol, /* Channel to Ingress FIFO Map */ Eth_17_GEthMacV2_RxChnlFifoMapCtrl0_Petrol, /* Properties of Ethernet Controller Bit[0] - Port Select(PS) 0 for 1000Mbps 1 for 10 or 100 Mbps Bit[1] - Speed(FES) 0 for 10 Mbps when PS bit is 1 and 1 Gbps when PS bit is 0 </pre> |



|  |  |
|--|--|
|  | <p>1 for 100 Mbps when PS bit is 1</p> <p>Bit[2:4] - PhyInterface (000-MII, 100-RMII, 001-RGMII)</p> <p>Bit[5] - Mode of the Controller [0 - HALFDUPLEX, 1- FULLDUPLEX]</p> <p>Bit[6] - Tx Interrupt Enable/Disable [0 - Disabled, 1- Enabled]</p> <p>Bit[7] - Rx Interrupt Enable/Disable [0 - Disabled, 1- Enabled]</p> <p>Bit[8] - CRC Stripping Enable/Disable [0 - Disabled, 1- Enabled]</p> <p>*/</p> <p>(uint16)228,</p> <p>/*DEM Id for Ethernet controller hardware test failure*/</p> <p>DemConf_DemEventParameter_ETH_E_ACCESS,</p> <p>/*DEM Id for Ethernet controller Frames Lost Error*/</p> <p>DemConf_DemEventParameter_ETH_E_RX_FRAMESLOST,</p> <p>/*DEM Id for Ethernet controller Frames Alignment Error*/</p> <p>DemConf_DemEventParameter_ETH_E_ALIGNMENT,</p> <p>/*DEM Id for Ethernet controller Frames CRC Error*/</p> <p>DemConf_DemEventParameter_ETH_E_CRC,</p> <p>/*DEM Id for Ethernet controller Undersize frame Error*/</p> <p>DemConf_DemEventParameter_ETH_E_UNDERSIZEFRAME,</p> <p>/*DEM Id for Ethernet controller Oversize frame Error*/</p> <p>DemConf_DemEventParameter_ETH_E_OVERSIZEFRAME,</p> <p>/*DEM Id for Ethernet controller Single collision Error*/</p> <p>DemConf_DemEventParameter_ETH_E_SINGLECOLLISION,</p> <p>/*DEM Id for Ethernet controller Multiple collision Error*/</p> <p>DemConf_DemEventParameter_ETH_E_MULTIPLECOLLISION,</p> <p>/*DEM Id for Ethernet controller Late collision Error*/</p> <p>DemConf_DemEventParameter_ETH_E_LATECOLLISION,</p> <p>/* MAC address of the controller in network byte order */</p> <p>{</p> <p>(uint8)0x00U,</p> <p>(uint8)0x03U,</p> <p>(uint8)0x19U,</p> <p>(uint8)0x00U,</p> <p>(uint8)0x00U,</p> <p>(uint8)0x01U</p> <p>},</p> |
|--|--|

```

/* Eth Controller Index */
(uint8)0U,
/* Total Egress Queue */
(uint8)4U,
/* DMA transmit arbitration algorithm */
(uint8)0U,
/* MTL transmit scheduling algorithm */
(uint8)3U,
/* Total Ingress Queue */
(uint8)4U,
/* Queue where the untagged Rx frames are routed */
(uint8)0U,
/* Clock configuration for MDC */
(uint8)0x0U
},
};

```

### 1.2.8.1 Member: EthSkewDelay

**Table 68** EthSkewDelay

|                            |  |                         |
|----------------------------|--|-------------------------|
| <b>Name</b>                | EthSkewDelay   |                         |
| <b>Type</b>                | uint32   |                         |
| <b>Description</b>         | Tx/Rx clock delay in RGMII mode for skew timing  |                         |
| <b>Verification method</b> | <p>The structure member is generated from the configuration parameter EthSkewTxClockDelay and EthSkewRxClockDelay. The bits [0:3] correspond to the value of EthSkewTxClockDelay and bits [4:7] correspond to the value of EthSkewRxClockDelay.</p> <p><i>Note: The EthSkewTxClockDelay and EthSkewRxClockDelay skew delay is allowed to be configured only in RGMII mode.</i></p> |                         |
| <b>Example(s)</b>          | <b>Action</b>  | <b>Generated output</b> |
|                            | Set EthSkewTxClockDelay to 8<br>And EthSkewRxClockDelay to 10  | (uint32)168             |
|                            | Set EthSkewTxClockDelay to 1<br>And EthSkewRxClockDelay to 0   | (uint32)1               |

### 1.2.8.2 Member: EthGptclRegVal

**Table 69 EthGptclRegVal**

|                            |  |                         |
|----------------------------|--|-------------------------|
| <b>Name</b>                | EthGptclRegVal   |                         |
| <b>Type</b>                | uint32   |                         |
| <b>Description</b>         | Element to store general purpose control register value for the controller.  |                         |
| <b>Verification method</b> | <p>The structure member is generated from the values configured in EthMdioAlternateInput, EthRxClkInput, EthRxErrMIIInput, EthCarrierSenseMIIInput, EthRecDataValidMIIInput, EthTxClockMIIInput, EthCollisionMII, EthRefClkRMIIInput, EthCRSDVRMIIInput, EthReceiveData0Input, EthReceiveData1Input, EthReceiveData2Input and EthReceiveData3Input configuration parameters where port selection is done.</p> <p><i>Note: The configuration parameters will be available for selection based on the selected mode (MII/RMII and RGMI).</i></p> |                         |
| <b>Example(s)</b>          | <b>Action</b>  | <b>Generated output</b> |
|                            | Set EthPhyInterface = RGMII<br>EthMdioAlternateInput = ALT3_SELECT_P21_3<br>EthRxclkInput = ALT0_SELECT_P11_12<br>EthReceiveData0Input = ALT3_SELECT_NONE<br>EthReceiveData1Input = ALT3_SELECT_NONE<br>EthReceiveData2Input = ALT3_SELECT_NONE<br>EthReceiveData3Input = ALT3_SELECT_NONE   | (uint32)3               |
|                            | Set EthPhyInterface = RMII<br>EthMdioAlternateInput = ALT3_SELECT_P21_3<br>EthRefClkRMIIInput = ALT3_SELECT_NONE<br>EthCRSDVRMIIInput = ALT3_SELECT_NONE<br>EthReceiveData0Input = ALT0_SELECT_P11_10<br>EthReceiveData1Input = ALT0_SELECT_P11_9  | (uint32)15              |

### 1.2.8.3 Member: EthBkRegWrWaitTime

**Table 70 EthSkewDelay**

|             |                    |
|-------------|--------------------|
| <b>Name</b> | EthBkRegWrWaitTime |
| <b>Type</b> | uint32             |

## Eth\_17\_GEthMacV2 driver

|                            |   |                         |
|----------------------------|---|-------------------------|
| <b>Description</b>         | Recommended time in nanoseconds to wait between back to back write operations to the same register  |                         |
| <b>Verification method</b> | The structure member is generated as 6 times the time period value in nanoseconds of the frequency value configured by the user in EthPeripheralBusClock configuration parameter which in turn refers McuSPBFrequency configuration parameter in the MCU module, when the configured speed (in the EthCtrlMacLayerSpeed parameter) is 1 Gbps. For 10 Mbps speed, the structure member is generated with the value 2400, and for 100 Mbps speed, the generated value is 240. |                         |
| <b>Example(s)</b>          | <b>Action</b>   | <b>Generated output</b> |
|                            | Set EthCtrlMacLayerSpeed to ETH_MAC_LAYER_SPEED_1G.<br>Configure EthPeripheralBus = McuSPBFrequency = 100000000<br><br>EthBkRegWrWaitTime = 6 *<br>EthSpbPeriodInNanoSeconds = 6 * (1000000000 / EthPeripheralBusFrequency) = 60  | (uint32)60              |
|                            | Set EthCtrlMacLayerSpeed to ETH_MAC_LAYER_SPEED_10M.  | (uint32)2400            |
|                            | Set EthCtrlMacLayerSpeed to ETH_MAC_LAYER_SPEED_100M.   | (uint32)240             |

## 1.2.8.4 Member: EthTxFifoCfgPtr

Table 71 EthTxFifoCfgPtr

|                            |   |   |
|----------------------------|---|---|
| <b>Name</b>                | EthTxFifoCfgPtr   |   |
| <b>Type</b>                | Eth_17_GEthMacV2_TxFifoCfgType *  |   |
| <b>Description</b>         | Pointer to the configuration of egress FIFO related parameters  |   |
| <b>Verification method</b> | The structure member is generated with the address that stores the egress FIFO configuration.                                     |   |
| <b>Example(s)</b>          | <b>Action</b>   | <b>Generated output</b>                 |
|                            | Configure at least one egress FIFO with valid parameters for the Ethernet controller 0.   | Eth_17_GEthMacV2_TxFifoCfgCtrl0,        |
|                            | Configure at least one egress FIFO with valid parameters for the Ethernet controller 1 (variant-aware, variant name is 'Petrol'). | Eth_17_GEthMacV2_TxFifoCfgCtrl1_Petrol, |
|                            | Do not configure any egress FIFO for the Ethernet controller 0.   | NULL_PTR,                               |

### 1.2.8.5 Member: EthTxFifoChnlMapPtr

**Table 72 EthTxFifoChnlMapPtr**

|                            |   |   |
|----------------------------|---|---|
| <b>Name</b>                | EthTxFifoChnlMapPtr   |   |
| <b>Type</b>                | uint8 *   |   |
| <b>Description</b>         | Pointer to the array that maps the configured egress FIFO indices to Tx channels  |   |
| <b>Verification method</b> | The structure member is generated with the address (array name) that maps the configured egress FIFO indices to Tx channels.      |   |
| <b>Example(s)</b>          | <b>Action</b>   | <b>Generated output</b>                     |
|                            | Configure at least one egress FIFO with valid parameters for the Ethernet controller 0.   | Eth_17_GEthMacV2_TxFifoChnlMapCtrl0,        |
|                            | Configure at least one egress FIFO with valid parameters for the Ethernet controller 1 (variant-aware, variant name is 'Petrol'). | Eth_17_GEthMacV2_TxFifoChnlMapCtrl1_Petrol, |

### 1.2.8.6 Member: EthTxChnlFifoMapPtr

**Table 73 EthTxChnlFifoMapPtr**

|                            |   |   |
|----------------------------|---|---|
| <b>Name</b>                | EthTxChnlFifoMapPtr   |   |
| <b>Type</b>                | uint8 *   |   |
| <b>Description</b>         | Pointer to the array that maps the Tx channels to the configured egress FIFO indices  |   |
| <b>Verification method</b> | The structure member is generated with the address (array name) that maps the Tx channels to the configured egress FIFO indices.  |   |
| <b>Example(s)</b>          | <b>Action</b>   | <b>Generated output</b>                     |
|                            | Configure at least one egress FIFO with valid parameters for the Ethernet controller 0.   | Eth_17_GEthMacV2_TxChnlFifoMapCtrl0,        |
|                            | Configure at least one egress FIFO with valid parameters for the Ethernet controller 1 (variant-aware, variant name is 'Petrol'). | Eth_17_GEthMacV2_TxChnlFifoMapCtrl1_Petrol, |

### 1.2.8.7 Member: EthTxPrioFifoMapPtr

**Table 74 EthTxPrioFifoMapPtr**

|                            |   |                         |
|----------------------------|---|-------------------------|
| <b>Name</b>                | EthTxPrioFifoMapPtr   |                         |
| <b>Type</b>                | uint8 *   |                         |
| <b>Description</b>         | Pointer to the array that maps the configured priorities to the egress FIFO indices   |                         |
| <b>Verification method</b> | The structure member is generated with the address (array name) that maps the configured priorities to the egress FIFO indices. |                         |
| <b>Example(s)</b>          | <b>Action</b>   | <b>Generated output</b> |
|                            |   |                         |

## Eth\_17\_GEthMacV2 driver

|  |   |   |
|--|---|---|
|  | Configure at least one egress FIFO with valid parameters for the Ethernet controller 0.   | Eth_17_GEthMacV2_TxPrioFifoMapCtrl0,        |
|  | Configure at least one egress FIFO with valid parameters for the Ethernet controller 1 (variant-aware, variant name is 'Petrol'). | Eth_17_GEthMacV2_TxPrioFifoMapCtrl1_Petrol, |

## 1.2.8.8 Member: EthRxFifoCfgPtr

Table 75 EthRxFifoCfgPtr

|                            |  |   |
|----------------------------|--|---|
| <b>Name</b>                | EthRxFifoCfgPtr  |   |
| <b>Type</b>                | Eth_17_GEthMacV2_RxFifoCfgType *   |   |
| <b>Description</b>         | Pointer to the configuration of ingress FIFO related parameters  |   |
| <b>Verification method</b> | The structure member is generated with the address that stores the ingress FIFO configuration.                                     |   |
| <b>Example(s)</b>          | <b>Action</b>  | <b>Generated output</b>                 |
|                            | Configure at least one ingress FIFO with valid parameters for the Ethernet controller 0.   | Eth_17_GEthMacV2_RxFifoCfgCtrl0,        |
|                            | Configure at least one ingress FIFO with valid parameters for the Ethernet controller 1 (variant-aware, variant name is 'Petrol'). | Eth_17_GEthMacV2_RxFifoCfgCtrl1_Petrol, |
|                            | Do not configure any ingress FIFO for the Ethernet controller 0.   | NULL_PTR,                               |

## 1.2.8.9 Member: EthRxFifoChnlMapPtr

Table 76 EthRxFifoChnlMapPtr

|                            |  |   |
|----------------------------|--|---|
| <b>Name</b>                | EthRxFifoChnlMapPtr  |   |
| <b>Type</b>                | uint8 *  |   |
| <b>Description</b>         | Pointer to the array that maps the configured ingress FIFO indices to Rx channels  |   |
| <b>Verification method</b> | The structure member is generated with the address (array name) that maps the configured ingress FIFO indices to Rx channels.      |   |
| <b>Example(s)</b>          | <b>Action</b>  | <b>Generated output</b>                     |
|                            | Configure at least one ingress FIFO with valid parameters for the Ethernet controller 0.   | Eth_17_GEthMacV2_RxFifoChnlMapCtrl0,        |
|                            | Configure at least one ingress FIFO with valid parameters for the Ethernet controller 1 (variant-aware, variant name is 'Petrol'). | Eth_17_GEthMacV2_RxFifoChnlMapCtrl1_Petrol, |

### 1.2.8.10 Member: EthRxChnlFifoMapPtr

**Table 77 EthRxChnlFifoMapPtr**

|                            |  |   |
|----------------------------|--|---|
| <b>Name</b>                | EthRxChnlFifoMapPtr  |   |
| <b>Type</b>                | uint8 *  |   |
| <b>Description</b>         | Pointer to the array that maps the Rx channels to the configured ingress FIFO indices  |   |
| <b>Verification method</b> | The structure member is generated with the address (array name) that maps the Rx channels to the configured ingress FIFO indices.  |   |
| <b>Example(s)</b>          | <b>Action</b>  | <b>Generated output</b>                     |
|                            | Configure at least one ingress FIFO with valid parameters for the Ethernet controller 0.   | Eth_17_GEthMacV2_RxChnlFifoMapCtrl0,        |
|                            | Configure at least one ingress FIFO with valid parameters for the Ethernet controller 1 (variant-aware, variant name is 'Petrol'). | Eth_17_GEthMacV2_RxChnlFifoMapCtrl1_Petrol, |

### 1.2.8.11 Member: EthCtrlProperties

**Table 78 EthCtrlProperties**

|                            |  |                         |
|----------------------------|--|-------------------------|
| <b>Name</b>                | EthCtrlProperties  |                         |
| <b>Type</b>                | uint16   |                         |
| <b>Description</b>         | Properties of Ethernet Controller.   |                         |
| <b>Verification method</b> | The structure member is generated based on the values configured in EthCtrlMacLayerSpeed, EthCtrlMacLayerType, EthCtrlMacLayerSubType, EthOpMode, EthCtrlEnableTxInterrupt, EthCtrlEnableRxInterrupt and EthCtrlEnableCrcStripping.  |                         |
| <b>Example(s)</b>          | <b>Action</b>  | <b>Generated output</b> |
|                            | Set EthCtrlMacLayerSpeed = ETH_MAC_LAYER_SPEED_100M<br>EthCtrlMacLayerType = ETH_MAC_LAYER_TYPE_XMII<br>EthCtrlMacLayerSubType = REDUCED<br>EthOpMode = FULLDUPLEX<br>EthCtrlEnableRxInterrupt = True<br>EthCtrlEnableTxInterrupt = True<br>EthCtrlEnableCrcStripping = True | (uint16)499,            |
|                            | Set Set EthCtrlMacLayerSpeed = ETH_MAC_LAYER_SPEED_1G<br>EthCtrlMacLayerType = ETH_MAC_LAYER_TYPE_XGMII  | (uint16)36,             |

## Eth\_17\_GEthMacV2 driver

|   |  |
|---|--|
| EthCtrlMacLayerSubType =<br>REDUCED<br>EthOpMode = FULLDUPLEX<br>EthCtrlEnableRxInterrupt =<br>False<br>EthCtrlEnableTxInterrupt =<br>False<br>EthCtrlEnableCrcStripping =<br>False |  |
|---|--|

## 1.2.8.12 Member: EthDemAccess

Table 79 EthDemAccess

| Name                | EthDemAccess   |  |
|---------------------|--|--|
| Type                | Dem_EventIdType  |  |
| Description         | DEM Id for ETH_E_ACCESS Failure  |  |
| Verification method | <p>DEM Id is generated for ETH_E_ACCESS as DemConf_DemEventParameter_&lt;container name&gt;. If DEM is not configured, then DEM Id is generated as ETH_17_GETHMACV2_DISABLE_DEM_REPORT.</p> <p><i>Note: &lt;container name&gt; is the DemEventParameter container in DEM module.</i></p> |  |
| Example(s)          | Action   | Generated output                       |
|                     | Add EthDemEventParameterRefs container and configure ETH_E_ACCESS.   | DemConf_DemEventParameter_ETH_E_ACCESS |
| Example(s)          | Do not configure ETH_E_ACCESS within the EthDemEventParameterRefs container.   | ETH_17_GETHMACV2_DISABLE_DEM_REPORT    |

## 1.2.8.13 Member: EthDemFramesLost

Table 80 EthDemFramesLost

| Name                | EthDemFramesLost   |                  |
|---------------------|--|------------------|
| Type                | Dem_EventIdType  |                  |
| Description         | DEM Id for ETH_E_RX_FRAMES_LOST Failure.   |                  |
| Verification method | <p>DEM Id is generated for ETH_E_RX_FRAMES_LOST as DemConf_DemEventParameter_&lt;container name&gt;. If DEM is not configured, then DEM Id is generated as ETH_17_GETHMACV2_DISABLE_DEM_REPORT.</p> <p><i>Note: &lt;container name&gt; is the DemEventParameter container in DEM module.</i></p> |                  |
| Example(s)          | Action   | Generated output |
|                     |  |                  |



## Eth\_17\_GEthMacV2 driver

|  |  |
|--|--|
| Add<br>EthDemEventParameterRef<br>container and configure<br>ETH_E_RX_FRAMES_LOST.               | DemConf_DemEventParameter_ETH_E_RX_FRAMES_LOST |
| Do not configure<br>ETH_E_RX_FRAMES_LOST<br>within the<br>EthDemEventParameterRefs<br>container. | ETH_17_GETHMACV2_DISABLE_DEM_REPORT            |

## 1.2.8.14 Member: EthDemAlignment

Table 81 EthDemAlignment

|                            |   |   |
|----------------------------|---|---|
| <b>Name</b>                | EthDemAlignment   |   |
| <b>Type</b>                | Dem_EventIdType   |   |
| <b>Description</b>         | DEM Id for ETH_E_ALIGNMENT Failure  |   |
| <b>Verification method</b> | <p>DEM Id is generated for ETH_E_ALIGNMENT as DemConf_DemEventParameter_&lt;container name&gt;. If DEM is not configured, then DEM Id is generated as ETH_17_GETHMACV2_DISABLE_DEM_REPORT.</p> <p><i>Note: &lt;container name&gt; is the DemEventParameter container in DEM module.</i></p> |   |
| <b>Example(s)</b>          | <b>Action</b>   | <b>Generated output</b>                   |
|                            | Add<br>EthDemEventParameterRefs<br>container and configure<br>ETH_E_ALIGNMENT.  | DemConf_DemEventParameter_ETH_E_ALIGNMENT |
|                            | Do not configure<br>ETH_E_ALIGNMENT within<br>EthDemEventParameterRefs<br>container.  | ETH_17_GETHMACV2_DISABLE_DEM_REPORT       |

## 1.2.8.15 Member: EthDemCRC

Table 82 EthDemCRC

|                            |   |                                     |
|----------------------------|---|-------------------------------------|
| <b>Name</b>                | EthDemCRC   |                                     |
| <b>Type</b>                | Dem_EventIdType   |                                     |
| <b>Description</b>         | DEM Id for ETH_E_CRC Failure  |                                     |
| <b>Verification method</b> | <p>DEM Id is generated for ETH_E_CRC as DemConf_DemEventParameter_&lt;container name&gt;. If DEM is not configured, then DEM Id is generated as ETH_17_GETHMACV2_DISABLE_DEM_REPORT.</p> <p><i>Note: &lt;container name&gt; is the DemEventParameter container in DEM module.</i></p> |                                     |
| <b>Example(s)</b>          | <b>Action</b>   | <b>Generated output</b>             |
|                            | Add<br>EthDemEventParameterRefs   | DemConf_DemEventParameter_ETH_E_CRC |

## Eth\_17\_GEthMacV2 driver

|  |   |                                     |
|--|---|-------------------------------------|
|  | container and configure ETH_E_CRC.                                    |                                     |
|  | Do not configure ETH_E_CRC within EthDemEventParameterRefs container. | ETH_17_GETHMACV2_DISABLE_DEM_REPORT |

## 1.2.8.16 Member: EthDemUndersize

Table 83 EthDemUndersize

|                            |   |  |
|----------------------------|---|--|
| <b>Name</b>                | EthDemUndersize   |  |
| <b>Type</b>                | Dem_EventIdType   |  |
| <b>Description</b>         | DEM Id for ETH_E_UNDERSIZEFRAME Failure   |  |
| <b>Verification method</b> | DEM Id is generated for ETH_E_UNDERSIZEFRAME as DemConf_DemEventParameter_<container name>. If DEM is not configured, then DEM Id is generated as ETH_17_GETHMACV2_DISABLE_DEM_REPORT.<br><br><i>Note: &lt;container name&gt; is the DemEventParameter container in DEM module.</i> |  |
| <b>Example(s)</b>          | <b>Action</b>   | <b>Generated output</b>                        |
|                            | Add EthDemEventParameterRefs container and configure ETH_E_UNDERSIZEFRAME.  | DemConf_DemEventParameter_ETH_E_UNDERSIZEFRAME |
|                            | Do not configure ETH_E_UNDERSIZEFRAME within EthDemEventParameterRefs container.  | ETH_17_GETHMACV2_DISABLE_DEM_REPORT            |

## 1.2.8.17 Member: EthDemOversize

Table 84 EthDemOversize

|                            |  |   |
|----------------------------|--|---|
| <b>Name</b>                | EthDemOversize   |   |
| <b>Type</b>                | Dem_EventIdType  |   |
| <b>Description</b>         | DEM Id for ETH_E_OVERSIZEFRAME Failure   |   |
| <b>Verification method</b> | DEM Id is generated for ETH_E_OVERSIZEFRAME as DemConf_DemEventParameter_<container name>. If DEM is not configured, then DEM Id is generated as ETH_17_GETHMACV2_DISABLE_DEM_REPORT.<br><br><i>Note: &lt;container name&gt; is the DemEventParameter contained in DEM module.</i> |   |
| <b>Example(s)</b>          | <b>Action</b>  | <b>Generated output</b>                       |
|                            | Add EthDemEventParameterRefs container and configure ETH_E_OVERSIZEFRAME.  | DemConf_DemEventParameter_ETH_E_OVERSIZEFRAME |

## Eth\_17\_GEthMacV2 driver

|   |                                     |
|---|-------------------------------------|
| Do not configure ETH_E_OVERSIZEFRAME within EthDemEventParameterRefs container. | ETH_17_GETHMACV2_DISABLE_DEM_REPORT |
|---|-------------------------------------|

## 1.2.8.18 Member: EthDemSingleCollision

Table 85 EthDemSingleCollision

|                            |   |   |
|----------------------------|---|---|
| <b>Name</b>                | EthDemSingleCollision   |   |
| <b>Type</b>                | Dem_EventIdType   |   |
| <b>Description</b>         | DEM Id for ETH_E_SINGLECOLLISION Failure  |   |
| <b>Verification method</b> | <p>DEM Id is generated for ETH_E_SINGLECOLLISION as DemConf_DemEventParameter_&lt;container name&gt;. If DEM is not configured, then DEM Id is generated as ETH_17_GETHMACV2_DISABLE_DEM_REPORT.</p> <p><i>Note: &lt;container name&gt; is the DemEventParameter contained in DEM module.</i></p> |   |
| <b>Example(s)</b>          | <b>Action</b>   | <b>Generated output</b>                         |
|                            | Add EthDemEventParameterRefs container and configure ETH_E_SINGLECOLLISION.   | DemConf_DemEventParameter_ETH_E_SINGLECOLLISION |
|                            | Do not configure ETH_E_SINGLECOLLISION within EthDemEventParameterRefs container.   | ETH_17_GETHMACV2_DISABLE_DEM_REPORT             |

## 1.2.8.19 Member: EthDemMultipleCollision

Table 86 EthDemMultipleCollision

|                            |   |   |
|----------------------------|---|---|
| <b>Name</b>                | EthDemMultipleCollision   |   |
| <b>Type</b>                | Dem_EventIdType   |   |
| <b>Description</b>         | DEM Id for ETH_E_MULTIPLECOLLISION Failure  |   |
| <b>Verification method</b> | <p>DEM Id is generated for ETH_E_MULTIPLECOLLISION as DemConf_DemEventParameter_&lt;container name&gt;. If DEM is not configured, then DEM Id is generated as ETH_17_GETHMACV2_DISABLE_DEM_REPORT.</p> <p><i>Note: &lt;container name&gt; is the DemEventParameter contained in DEM module.</i></p> |   |
| <b>Example(s)</b>          | <b>Action</b>   | <b>Generated output</b>                           |
|                            | Add EthDemEventParameterRefs container and configure ETH_E_MULTIPLECOLLISION.   | DemConf_DemEventParameter_ETH_E_MULTIPLECOLLISION |

## Eth\_17\_GEthMacV2 driver

|   |                                     |
|---|-------------------------------------|
| Do not configure ETH_E_MULTIPLECOLLISION within EthDemEventParameterRefs container. | ETH_17_GETHMACV2_DISABLE_DEM_REPORT |
|---|-------------------------------------|

## 1.2.8.20 Member: EthDemLateCollision

Table 87 EthDemLateCollision

|                            |   |   |
|----------------------------|---|---|
| <b>Name</b>                | EthDemLateCollision   |   |
| <b>Type</b>                | Dem_EventIdType   |   |
| <b>Description</b>         | DEM Id for ETH_E_LATECOLLISION Failure  |   |
| <b>Verification method</b> | <p>DEM Id is generated for ETH_E_LATECOLLISION as DemConf_DemEventParameter_&lt;container name&gt;. If DEM is not configured, then DEM Id is generated as ETH_17_GETHMACV2_DISABLE_DEM_REPORT.</p> <p><i>Note: &lt;container name&gt; is the DemEventParameter contained in DEM module.</i></p> |   |
| <b>Example(s)</b>          | <b>Action</b>   | <b>Generated output</b>                       |
|                            | Add EthDemEventParameterRefs container and configure ETH_E_LATECOLLISION.   | DemConf_DemEventParameter_ETH_E_LATECOLLISION |
|                            | Do not configure ETH_E_LATECOLLISION within EthDemEventParameterRefs container.   | ETH_17_GETHMACV2_DISABLE_DEM_REPORT           |

## 1.2.8.21 Member: EthMacAddress [6]

Table 88 EthMacAddress [6]

|                            |  |  |
|----------------------------|--|--|
| <b>Name</b>                | EthMacAddress [6]  |  |
| <b>Type</b>                | uint8  |  |
| <b>Description</b>         | MAC address of the Ethernet controller in Network Byte order   |  |
| <b>Verification method</b> | The generated structure member contains an array entry for user-configured PHY MAC address in Network Byte order as configured in the configuration parameter EthCtrlPhyAddress. |  |
| <b>Example(s)</b>          | <b>Action</b>  | <b>Generated output</b>  |
|                            | Set EthCtrlPhyAddress to 00:03:19:00:00:01   | <pre>{   (uint8)0x00U,   (uint8)0x03U,   (uint8)0x19U,   (uint8)0x00U,</pre> |

|  |  |
|--|--|
|  | (uint8)0x00U,<br>(uint8)0x01U<br>},  |
| Set EthCtrlPhyAddress to 12:34:56:78:00:09 | {<br>(uint8)0x12U,<br>(uint8)0x34U,<br>(uint8)0x56U,<br>(uint8)0x78U,<br>(uint8)0x00U,<br>(uint8)0x09U<br>}, |

### 1.2.8.22 Member: EthCtrlIdx

**Table 89 EthCtrlIdx**

|                            |   |                         |
|----------------------------|---|-------------------------|
| <b>Name</b>                | EthCtrlIdx  |                         |
| <b>Type</b>                | uint8   |                         |
| <b>Description</b>         | Index of Ethernet controller  |                         |
| <b>Verification method</b> | The structure member is generated with the value configured in EthCtrlIdx parameter |                         |
| <b>Example(s)</b>          | <b>Action</b>   | <b>Generated output</b> |
|                            | Set EthCtrlIdx = 0  | (uint8)0U,              |
|                            | Set EthCtrlIdx = 1  | (uint8)1U,              |

### 1.2.8.23 Member: EthNumTxChnls

**Table 90 EthNumTxChnls**

|                            |   |                         |
|----------------------------|---|-------------------------|
| <b>Name</b>                | EthNumTxChnls   |                         |
| <b>Type</b>                | uint8   |                         |
| <b>Description</b>         | Number of transmit channels internally used within the Ethernet controller  |                         |
| <b>Verification method</b> | The structure member is generated with the number of egress FIFOs configured for transmit scheduling under the EthCtrlConfigSchedulerPredecessor configuration container. |                         |
| <b>Example(s)</b>          | <b>Action</b>   | <b>Generated output</b> |
|                            | Configure four egress FIFOs with valid parameters and add all the four egress FIFOs for transmit scheduling under EthCtrlConfigSchedulerPredecessor container.            | (uint8)4U,              |
|                            | Configure one egress FIFO with valid parameters and add this  | (uint8)1U,              |

egress FIFO for transmit scheduling under EthCtrlConfigSchedulerPredecessor container.

### 1.2.8.24 Member: EthDmaTxArbAlg

**Table 91 EthDmaTxArbAlg**

|                            |   |                         |
|----------------------------|---|-------------------------|
| <b>Name</b>                | EthDmaTxArbAlg  |                         |
| <b>Type</b>                | uint8   |                         |
| <b>Description</b>         | Indicates the selected arbitration algorithm among the transmit DMA channels  |                         |
| <b>Verification method</b> | <p>The structure member is generated with a value that corresponds to a selected Tx DMA arbitration algorithm configured in EthCtrlConfigDMAArbitrationAlgorithm parameter. The value generated is:</p> <p>0 - Fixed Priority<br/>1 - Weighted Strict Priority<br/>2 - Weighted Round Robin</p> |                         |
| <b>Example(s)</b>          | <b>Action</b>   | <b>Generated output</b> |
|                            | Configure EthCtrlConfigDMAArbitrationAlgorithm to ETH_DMA_ARBITRATION_FIXED_PRIORITY within EthCtrlConfigDMAArbitration container.  | (uint8)0U,              |
|                            | Configure EthCtrlConfigDMAArbitrationAlgorithm to ETH_DMA_ARBITRATION_WEIGHTED_STRICT_PRIORITY within EthCtrlConfigDMAArbitration container.  | (uint8)1U,              |
|                            | Configure EthCtrlConfigDMAArbitrationAlgorithm to ETH_DMA_ARBITRATION_WEIGHTED_ROUND_ROBIN within EthCtrlConfigDMAArbitration container.  | (uint8)2U,              |

### 1.2.8.25 Member: EthMtlTxSchAlg

**Table 92 EthMtlTxSchAlg**

|                            |  |                         |
|----------------------------|--|-------------------------|
| <b>Name</b>                | EthMtlTxSchAlg   |                         |
| <b>Type</b>                | uint8  |                         |
| <b>Description</b>         | Indicates the selected transmit scheduling algorithm at the MTL layer.   |                         |
| <b>Verification method</b> | <p>The structure member is generated with a value that corresponds to a selected Tx scheduler algorithm configured in EthCtrlConfigSchedulerAlgorithm parameter. The value generated is:</p> <p>0 - ETH_SCHEDULER_WEIGHTED_ROUND_ROBIN<br/>3 - ETH_SCHEDULER_STRICT_PRIORITY</p> |                         |
| <b>Example(s)</b>          | <b>Action</b>  | <b>Generated output</b> |
|                            | Configure EthCtrlConfigSchedulerAlgorithm to ETH_SCHEDULER_WEIGHTED_ROUND_ROBIN within EthCtrlConfigScheduler container.   | (uint8)0U,              |
|                            | Configure EthCtrlConfigSchedulerAlgorithm to ETH_SCHEDULER_STRICT_PRIORITY within EthCtrlConfigScheduler container.  | (uint8)3U,              |

### 1.2.8.26 Member: EthNumRxChnls

**Table 93 EthNumRxChnls**

|                            |   |                         |
|----------------------------|---|-------------------------|
| <b>Name</b>                | EthNumRxChnls   |                         |
| <b>Type</b>                | uint8   |                         |
| <b>Description</b>         | Maximum transmit buffer length (frame length) aligned to 8 bytes.   |                         |
| <b>Verification method</b> | The structure member is generated with the number of ingress FIFOs configured under EthCtrlConfigIngressFifo container. |                         |
| <b>Example(s)</b>          | <b>Action</b>   | <b>Generated output</b> |
|                            | Configure four ingress FIFOs with valid parameters under EthCtrlConfigIngressFifo container.                            | (uint8)4U,              |
|                            | Configure one ingress FIFO with valid parameters under EthCtrlConfigIngressFifo container.                              | (uint8)1U,              |

### 1.2.8.27 Member: EthUntagRxQueue

**Table 94 EthUntagRxQueue**

|                            |   |                         |
|----------------------------|---|-------------------------|
| <b>Name</b>                | EthUntagRxQueue   |                         |
| <b>Type</b>                | uint8   |                         |
| <b>Description</b>         | Queue index where the received untagged frames are routed   |                         |
| <b>Verification method</b> | The structure member is generated with the value of Ingress FIFO index (EthCtrlConfigIngressFifoldx parameter) that is referenced by the EthCtrlConfigIngressUntaggedPktsFifoRef parameter. |                         |
| <b>Example(s)</b>          | <b>Action</b>   | <b>Generated output</b> |
|                            | Configure four ingress FIFOs with valid parameters and select the ingress FIFO having EthCtrlConfigIngressFifoldx = 3 in EthCtrlConfigIngressUntaggedPktsFifoRef parameter.                 | (uint8)3U,              |
|                            | Configure one ingress FIFO with valid parameters and select the ingress FIFO having EthCtrlConfigIngressFifoldx = 0 in EthCtrlConfigIngressUntaggedPktsFifoRef parameter.                   | (uint8)0U,              |

### 1.2.8.28 Member: EthMdcRegVal

**Table 95 EthMdcRegVal**

|                    |   |  |
|--------------------|---|--|
| <b>Name</b>        | EthMdcRegVal  |  |
| <b>Type</b>        | uint8   |  |
| <b>Description</b> | CSR clock divider register field value required for the generation of MDC clock |  |

|                            |  |  |
|----------------------------|--|--|
| <b>Verification method</b> | <p>The structure member is generated based on the value configured in EthMDCClockFrequency parameter.</p> <p>To derive the CSR clock divider register field value, the frequency value configured by the user in EthPeripheralBusClock configuration parameter (which in turn refers McuSPBFrequency configuration parameter in the MCU module) is divided by the value of EthMDCClockFrequency parameter to obtain a divider value.</p> <p>If divider value = 4, then EthMdcRegVal = 8</p> <p>If divider value &gt; 4 and ≤ 6, then EthMdcRegVal = 9</p> <p>If divider value &gt; 6 and ≤ 8, then EthMdcRegVal = 0xA</p> <p>If divider value &gt; 8 and ≤ 10, then EthMdcRegVal = 0xB</p> <p>If divider value &gt; 10 and ≤ 12, then EthMdcRegVal = 0xC</p> <p>If divider value &gt; 12 and ≤ 14, then EthMdcRegVal = 0xD</p> <p>If divider value &gt; 14 and ≤ 16, then EthMdcRegVal = 0xE</p> <p>If divider value &gt; 16 and ≤ 18, then EthMdcRegVal = 0xF</p> <p>If divider value &gt; 18 and ≤ 26, then EthMdcRegVal = 3</p> <p>If divider value &gt; 26 and ≤ 42, then EthMdcRegVal = 0</p> |  |
| <b>Example(s)</b>          | <b>Action</b><br>Set EthMDCClockFrequency = 2500000.<br>Configure EthPeripheralBus = McuSPBFrequency = 100000000.<br><br>Clock divider value = McuSPBFrequency / EthMDCClockFrequency = 40   | <b>Generated output</b><br>(uint8)0x0U |
|                            | Set EthMDCClockFrequency = 12500000.<br>Configure EthPeripheralBus = McuSPBFrequency = 100000000.<br><br>Clock divider value = McuSPBFrequency / EthMDCClockFrequency = 8  | (uint8)0xAU                            |

### 1.2.9 Structure: Eth\_17\_GEthMacV2\_ConfigCore<Core Id>[\_Variant]

**Table 96** Eth\_17\_GEthMacV2\_ConfigCore<Core Id>[\_Variant]

|                            |   |                         |
|----------------------------|---|-------------------------|
| <b>Name</b>                | Eth_17_GEthMacV2_ConfigCore<Core Id>[_Variant]  |                         |
| <b>Type</b>                | Eth_17_GEthMacV2_CoreConfigType   |                         |
| <b>Description</b>         | Structure to store core specific configuration data.  |                         |
| <b>Verification method</b> | <p>The generated structure is present in Eth_17_GEthMacV2[_&lt;variant&gt;]_PBcfg.c file. The &lt;variant&gt; indicates the name of the post-build variant. For a variant-aware configuration the structure name is appended with the variant name. For variant-unaware configuration &lt;variant&gt; is ignored.</p> |                         |
| <b>Example(s)</b>          | <b>Action</b>   | <b>Generated output</b> |
|                            |   |                         |



## Eth\_17\_GEthMacV2 driver

|   |  |
|---|--|
| Configure controller 0 and controller 1 to core 1.                          | <pre>static const Eth_17_GEthMacV2_CoreConfigType Eth_17_GEthMacV2_ConfigCore1 = { (Eth_17_GEthMacV2_CoreCtrlConfigType*) Eth_17_GEthMacV2_CoreCtrlCfgCore1, 2U /* Maximum controllers allocated to core1 */ };</pre>                |
| Configure controller 0 to core 0 (variant-aware, variant name is 'Petrol'). | <pre>static const Eth_17_GEthMacV2_CoreConfigType Eth_17_GEthMacV2_ConfigCore0_Petrol = { (Eth_17_GEthMacV2_CoreCtrlConfigType*) Eth_17_GEthMacV2_CoreCtrlCfgCore0_ Petrol, 1U /* Maximum controllers allocated to core0 */ };</pre> |

## 1.2.9.1 Member: EthCoreCtrlPtr

Table 97 EthCoreCtrlPtr

|                            |  |   |
|----------------------------|--|---|
| <b>Name</b>                | EthCoreCtrlPtr   |   |
| <b>Type</b>                | Eth_17_GEthMacV2_CoreCtrlConfigType  |   |
| <b>Description</b>         | Pointer to the configuration of controller allocated to that core.   |   |
| <b>Verification method</b> | The structure member is generated with address which stores controller configuration allocated to that core. |   |
| <b>Example(s)</b>          | <b>Action</b>  | <b>Generated output</b>   |
|                            | Configure controller 0 to Core 1   | (Eth_17_GEthMacV2_CoreCtrlConfigType*)<br>Eth_17_GEthMacV2_CoreCtrlCfgCore1,        |
|                            | Configure controller 0 to core 0 (variant-aware, variant name is 'Petrol').                                  | (Eth_17_GEthMacV2_CoreCtrlConfigType*)<br>Eth_17_GEthMacV2_CoreCtrlCfgCore0_Petrol, |

## 1.2.9.2 Member: EthMaxControllers

Table 98 EthMaxControllers

|                            |  |                         |
|----------------------------|--|-------------------------|
| <b>Name</b>                | EthMaxControllers  |                         |
| <b>Type</b>                | uint8  |                         |
| <b>Description</b>         | Maximum controllers allocated to the core.   |                         |
| <b>Verification method</b> | The structure member is generated as the maximum controllers configured to the core. |                         |
| <b>Example(s)</b>          | <b>Action</b>  | <b>Generated output</b> |
|                            |  |                         |

## Eth\_17\_GEthMacV2 driver

|  |   |    |
|--|---|----|
|  | Configure controller 0 and controller 1 to Core 1 | 2U |
|  | Configure controller 0 to core 0.                 | 1U |

## 1.2.10 Structure: Eth\_17\_GEthMacV2\_Config[\_Variant]

Table 99 Eth\_17\_GEthMacV2\_Config[\_Variant]

|                            |  |  |
|----------------------------|--|--|
| <b>Name</b>                | Eth_17_GEthMacV2_Config[_Variant]  |  |
| <b>Type</b>                | Eth_17_GEthMacV2_ConfigType  |  |
| <b>Description</b>         | Ethernet driver configuration root structure.  |  |
| <b>Verification method</b> | The generated structure is present in Eth_17_GEthMacV2[_<variant>]_PBCfg.c file. The <variant> indicates the name of the post-build variant. For a variant-aware configuration the structure name is appended with the variant name. For variant-unaware configuration <variant> is ignored. |  |
| <b>Example(s)</b>          | <b>Action</b>  | <b>Generated output</b>  |
|                            | Configure controller 0 to Core0 and controller 1 to core 1.  | <pre>const Eth_17_GEthMacV2_ConfigType Eth_17_GEthMacV2_Config = { /* starting address of Core&lt;x&gt; Configuration data */ { (Eth_17_GEthMacV2_CoreConfigType*) &amp;Eth_17_GEthMacV2_ConfigCore0, (Eth_17_GEthMacV2_CoreConfigType*) &amp;Eth_17_GEthMacV2_ConfigCore1, NULL_PTR }, /* Address of index mapping array */ (uint8*) Eth_17_GEthMacV2_ControllerIndexMap };</pre> |
|                            | Configure controller 0 and controller 1 to core 0.(variant-aware, variant name is 'Petrol').   | <pre>const Eth_17_GEthMacV2_ConfigType Eth_17_GEthMacV2_Config_Petrol = { /* starting address of Core&lt;x&gt; Configuration data */ { (Eth_17_GEthMacV2_CoreConfigType*)</pre>  |

|  |  |
|--|--|
|  | <pre> &amp;Eth_17_GEthMacV2_ConfigCore0_     Petrol,     NULL_PTR,     NULL_PTR }, /* Address of index mapping array */ (uint8*) Eth_17_GEthMacV2_ControllerIndexMap _Petrol }; </pre> |
|--|--|

### 1.2.10.1 Member: EthCoreAdd[ETH\_17\_GETHMACV2\_MAX\_CORES]

**Table 100** EthCoreAdd[ETH\_17\_GETHMACV2\_MAX\_CORES]

|                            |   |   |
|----------------------------|---|---|
| <b>Name</b>                | EthCoreAdd[ETH_17_GETHMACV2_MAX_CORES]  |   |
| <b>Type</b>                | Eth_17_GEthMacV2_CoreConfigType *   |   |
| <b>Description</b>         | Array to store starting address of core configuration data.   |   |
| <b>Verification method</b> | The generated structure member is present in the Eth_17_GEthMacV2_Config[_<variant>] structure. If at least one controller <y> is allocated to one Core<x>, then the element shall be generated as '&Eth_17_GEthMacV2_ConfigCore<x>' else 'NULL_PTR' is generated. (x in range 0 to 5 and y in range 0 or 1 depending on the derivative). |   |
| <b>Example(s)</b>          | <b>Action</b>   | <b>Generated output</b>   |
|                            | Configure controller 0 to Core0 and controller 1 to core 1.   | <pre> /* starting address of Core&lt;x&gt; Configuration data */ {     (Eth_17_GEthMacV2_CoreConfigType*)     &amp;Eth_17_GEthMacV2_ConfigCore0,     (Eth_17_GEthMacV2_CoreConfigType*)     &amp;Eth_17_GEthMacV2_ConfigCore1,     NULL_PTR }, </pre> |
|                            | Configure controller 0 and controller 1 to core 0 (variant-aware, variant name is 'Petrol').  | <pre> /* starting address of Core&lt;x&gt; Configuration data */ {     (Eth_17_GEthMacV2_CoreConfigType*)     &amp;Eth_17_GEthMacV2_ConfigCore0_Petrol,     NULL_PTR,     NULL_PTR }, </pre>  |

### 1.2.10.2 Member: EthNodeIdxMapPtr

**Table 101 EthNodeIdxMapPtr**

|                            |  |  |
|----------------------------|--|--|
| <b>Name</b>                | EthNodeIdxMapPtr   |  |
| <b>Type</b>                | uint8 *  |  |
| <b>Description</b>         | Pointer to the array index of the controller in the current core.                            |  |
| <b>Verification method</b> | The structure member is generated as pointer to the array index of the controller.           |  |
| <b>Example(s)</b>          | <b>Action</b>  | <b>Generated output</b>                                |
|                            | Configure controller 0 and controller 1 to core 0.   | (uint8*)Eth_17_GEthMacV2_ControllerIndexMap            |
|                            | Configure controller 0 and controller 1 to core 0 (variant-aware, variant name is 'Petrol'). | (uint8*)<br>Eth_17_GEthMacV2_ControllerIndexMap_Petrol |

### 1.2.11 Array: Eth\_17\_GEthMacV2\_ControllerIndexMap[\_Variant][Max Controllers]

**Table 102 Eth\_17\_GEthMacV2\_ControllerIndexMap[\_Variant][Max Controllers]**

|                            |  |   |
|----------------------------|--|---|
| <b>Name</b>                | Eth_17_GEthMacV2_ControllerIndexMap[_Variant][Max Controllers]   |   |
| <b>Type</b>                | uint8  |   |
| <b>Description</b>         | Array to store index of the controller in the allocated core.  |   |
| <b>Verification method</b> | Eth_17_GEthMacV2_ControllerIndexMap [<x>] = Index of (Controller = <x>) in the allocated core. <Variant> indicates the name of the post-build variant. For a variant aware configuration the structure name is appended with the variant name. For variant unaware configuration <variant> is ignored. |   |
| <b>Example(s)</b>          | <b>Action</b>  | <b>Generated output</b>   |
|                            | Configure controller 0 to core 0 and controller 1 to core 1.   | static const uint8<br>Eth_17_GEthMacV2_ControllerIndexMap [2] =<br><br>{<br>0x0U,<br>0x0U,<br>};  |
|                            | Configure controller 0 and controller 1 to core 0 (variant-aware, variant name is 'Petrol').   | static const uint8<br>Eth_17_GEthMacV2_ControllerIndexMap_Petrol [2] =<br><br>{<br>0x0U,<br>0x1U, |

|  |  |    |
|--|--|----|
|  |  | }; |
|--|--|----|

### 1.3 File: Eth\_17\_GEthMacV2[\_<variant>]\_PBcfg.h

The generated header file contains the declaration of the root configuration structure. Post-build time configuration mechanism allows configurable functionality of Ethernet driver that is deployed as object code. The file is generated in 'inc' folder.

#### 1.3.1 Structure: Eth\_17\_GEthMacV2\_Config[\_<variant>]

**Table 103** Eth\_17\_GEthMacV2\_Config[\_<varaint>]

|                            |  |   |
|----------------------------|--|---|
| <b>Name</b>                | Eth_17_GEthMacV2_Config[_<variant>]  |   |
| <b>Type</b>                | Eth_17_GEthMacV2_ConfigType  |   |
| <b>Description</b>         | Declaration of root configuration structure of Ethernet driver which will be used during initialization.   |   |
| <b>Verification method</b> | The generated structure is present in Eth_17_GEthMacV2[_<variant>]_PBcfg.h file. The <variant> indicates the name of the post-build variant. For a variant-aware configuration the structure name is appended with the variant name. For variant-unaware configuration <variant> is ignored. |   |
| <b>Example(s)</b>          | <b>Action</b>  | <b>Generated output</b>   |
|                            | Configure all the parameter available for the Ethernet controller (variant-unaware).   | extern const Eth_17_GEthMacV2_ConfigType<br>Eth_17_GEthMacV2_Config;        |
|                            | Configure all the parameter available for the Ethernet controller (variant-aware, variant name is 'Petrol').   | extern const Eth_17_GEthMacV2_ConfigType<br>Eth_17_GEthMacV2_Config_Petrol; |

## Revision history

### Major changes since the last revision

| Date       | Version | Description                              |
|------------|---------|--|
| 2020-12-04 | v1.0    | Review comments fixed. Released version. |
| 2020-12-02 | v0.1    | Initial Version                          |

#### Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

**Edition 2020-12-04**

**Published by**

**Infineon Technologies AG**

**81726 Munich, Germany**

**© 2020 Infineon Technologies AG.**

**All Rights Reserved.**

**Do you have a question about this document?**

**Email: [erratum@infineon.com](mailto:erratum@infineon.com)**

**Document reference**

**Doc\_Number**

#### IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office ([www.infineon.com](http://www.infineon.com)).

#### WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.