

MaxCompiler Manager Compiler Tutorial

Version 2014.2



Contents

Contents	1
Preface	3
1 Manager Compiler	5
1.1 Blocks and Streams	5
1.2 Getting Started	5
1.2.1 CPU Code	8
1.3 CPU IO	8
1.4 Multiple Kernels	11
1.5 Routing Blocks	14
1.5.1 Fanout	14
1.5.2 Demultiplexer	15
1.5.3 Multiplexer	15
1.5.4 Setting routing blocks	15
1.5.5 Demultiplexer/Multiplexer Example	16
1.6 Clock Configuration	19
1.7 Debugging Options	20
1.7.1 Stream Status Blocks	20
2 LMem	22
2.1 Memory Controller Architecture	22
2.2 Memory Command Generators	22
2.2.1 Burst Size	23
2.2.2 Argument Types	24
2.2.3 Linear Access Pattern	24
2.2.4 3D Blocking Memory Access Pattern	27
2.2.5 2D Strided Memory Access Pattern	28
2.3 Example 1: Simple Loopback	32
2.3.1 Kernel	32
2.3.2 Manager	32
2.3.3 Engine interfaces	33
2.3.4 CPU Code	33
2.4 Memory Control Groups	35
2.5 Example 2: Memory Control Group	36
2.6 Custom Memory Command Streams	39
2.6.1 Memory Command Streams and Control Groups	40
2.6.2 Kernel API	40
2.7 Example 3: Custom Memory Command Stream	43
2.7.1 Kernel	43
2.7.2 Manager	45
2.7.3 CPU Application	47
2.8 Example 4: Custom Command Stream Using Structures	47
2.8.1 Binary Command Stream Format	48
3 MaxRing	50

3.1	Adding MaxRing Links to the Manager	50
3.2	Multi-DFE Example	51
4	Build Configuration	56
4.1	The Build Process	56
4.2	Build Configuration Objects	56
4.2.1	Build Effort	56
4.2.2	Build Level	57
4.2.3	Multi-Pass Place and Route	57
5	Custom HDL Manager Blocks	58
5.1	Overview	58
5.1.1	The Custom HDL Node	58
5.1.2	The VHDL Source	60
5.1.3	The Manager	63
5.1.4	The Testbench	63
5.2	Including IP Blocks	64
5.3	Clocks and Resets	65
5.3.1	Reset Behavior	66
5.4	Stream Interfaces	66
5.4.1	Push IO	66
5.4.2	Stall Latency	67
5.4.3	Pull IO	67
5.4.4	Almost Empty Signal	68
5.4.5	Pull to Push Example	68
5.4.6	Selecting IO Types	70
5.5	Simulating a Design	70
5.5.1	Requirements	70
5.5.2	MaxCompiler Testbenches	70
5.5.3	Resetting the Device	70
5.5.4	Streaming Data in and out of the Simulation	71
5.5.5	Delays	71
5.5.6	Simulation of LMem	71
5.5.7	Running ModelSim	72
5.6	Scalar IO	72
5.6.1	Scalar Inputs	72
5.6.2	Scalar Outputs	73
5.7	Mapped Memory Interface	73
5.7.1	Signals and Timing	73
5.7.2	Reading and Writing to the Bus	75
5.7.3	Mapped Memory Bus Example	76

Preface




Figure 1: Overview of a Maxeler acceleration system

Figure 1 illustrates the architecture of a Maxeler dataflow supercomputing system which comprises DFEs attached directly to local memories and to a host CPU. In a Maxeler solution, there may be multiple DFEs connected together via high-bandwidth **MaxRing** interconnect. A DFE configuration is made up of one or more **Kernels** and a **Manager**. Within a Kernel, streams provide a predictable environment for you to concentrate on data flow and arithmetic. Managers provide a predictable input and output streams interface to the Kernel.

Managers provide a Java API for:

- configuring connectivity between Kernels and external I/O
- controlling the build process

MaxCompiler provides pre-configured Managers, including the **Standard Manager**, and the **Manager Compiler** for creating complex Managers of your own.

The Standard Manager, which allows a single Kernel in each DFE, is included with MaxCompiler. The Standard Manager is covered at the end of the **Multiscale Dataflow Programming** document.

The Manager Compiler allows you to create complex Manager designs, with multiple Kernels and complex interaction between Kernels and with IO resources.

Purpose of this document

This tutorial focuses on the Maxeler Manager Compiler.

The Maxeler Kernel Compiler is covered in detail in the **Multiscale Dataflow Programming** document, also provided with MaxCompiler.

Each section introduces a new set of features and goes through examples showing their use.

Document Conventions

When important concepts are introduced for the first time, they appear in **bold**. *Italics* are used for emphasis. Directories and commands are displayed in typewriter font. Variable and function names are displayed in typewriter font.

Java methods and classes are shown using the following format:

```
DFEVar mem.romMapped(String name, DFEVar addr, DFEType type, double... data)
```

C function prototypes are similar:

```
void max_set_mem_uint64t(max_actions_t *actions, const char *block_name, const char *mem_name, size_t index, uint64_t v);
```

Actual Java usage is shown without italics:

```
io.output("output", myRom, dfeUInt(32));
```

C usage is similarly without italics:

```
max_set_mem_uint64t(actions, "hdl_node_mapped_mem_bus", "example", 0, 1);
```

Sections of code taken from the source of the examples appear with a border and line numbers:

```
1 package hostloopback;
2
3 import com.maxeler.maxcompiler.v2.build.EngineParameters;
4 import com.maxeler.maxcompiler.v2.managers.custom.CustomManager;
5 import com.maxeler.maxcompiler.v2.managers.custom.DFELink;
6 import com.maxeler.maxcompiler.v2.managers.custom.blocks.KernelBlock;
7 import com.maxeler.maxcompiler.v2.managers.engine_interfaces.CPUTypes;
8 import com.maxeler.maxcompiler.v2.managers.engine_interfaces.EngineInterface;
9 import com.maxeler.maxcompiler.v2.managers.engine_interfaces.InterfaceParam;
10
11 class HostLoopbackManager extends CustomManager {
12
13     HostLoopbackManager(EngineParameters engineParameters) {
14
15         super(engineParameters);
16
17         KernelBlock k = addKernel(
18             new HostLoopbackKernel(makeKernelParameters("HostLoopbackKernel"));
19
20         DFELink x = addStreamFromCPU("x");
21     }
```

1 Manager Compiler

The Manager Compiler allows the creation of more complex Managers than the Standard Manager. A Manager created using the Manager Compiler can include multiple Kernels, MaxRing interconnects between devices, multiple memory controller groups and memory command generators, memory control streams generated by Kernels or the CPU and blocks to split and join streams.

1.1 Blocks and Streams

A Manager Compiler design consists of two main types of object: **blocks** and **streams**. A block performs some kind of function or connects to some sort of resource and has a number of input streams and a number of output streams. Blocks include Kernels themselves, blocks for splitting and joining streams and implicit blocks for interfaces to resources external to the Dataflow Engine (DFE).

Streams in the Manager Compiler are unidirectional and asynchronous from each other. The asynchronous nature of streams in the Manager Compiler is an important difference from streams within a Kernel, which are all synchronous. Streams in the Manager Compiler can only be connected to one input stream and the output of a stream can only be connected to one other stream.

1.2 Getting Started

To demonstrate basic use of the Manager Compiler, we walk through a simple example, Example 1, in this section. The example has a single Kernel that takes an input stream, “x”, of 32-bit unsigned numbers, adds one and writes the result to an output stream, “y”. We generate input data on the CPU and stream this to the input of the Kernel. We take the output from the Kernel and stream this back to the CPU.

[Listing 1](#) shows the trivial Kernel for this example. Our Manager design is shown in [Listing 2](#).

Listing 1: Trivial example Kernel (HostLoopbackKernel.maxj).

```

1  /**
2   * Document: Manager Compiler Tutorial (maxcompiler-manager-tutorial.pdf)
3   * Chapter: 1    Example: 1    Name: Host loopback
4   * MaxFile name: HostLoopback
5   * Summary:
6   *   A simple kernel that increments values in a stream by 1.
7   */
8  package hostloopback;
9
10 import com.maxeler.maxcompiler.v2.kernelcompiler.Kernel;
11 import com.maxeler.maxcompiler.v2.kernelcompiler.KernelParameters;
12 import com.maxeler.maxcompiler.v2.kernelcompiler.types.base.DFEVar;
13
14 class HostLoopbackKernel extends Kernel {
15     HostLoopbackKernel(KernelParameters parameters) {
16         super(parameters);
17
18         DFEVar x = io.input("x", dfeUInt(32));
19         DFEVar y = x + 1;
20         io.output("y", y, dfeUInt(32));
21     }
22 }
```

Listing 2: Manager for our simple example (HostLoopbackManager.maxj).

```

1  /**
2   * Document: Manager Compiler Tutorial (maxcompiler-manager-tutorial.pdf)
3   * Chapter: 1      Example: 1      Name: Host loopback
4   * MaxFile name: HostLoopback
5   * Summary:
6   *   Stream data from the host to the kernel and back to the host again.
7   */
8
9  package hostloopback;
10
11  import com.maxeler.maxcompiler.v2.build.EngineParameters;
12  import com.maxeler.maxcompiler.v2.managers.custom.CustomManager;
13  import com.maxeler.maxcompiler.v2.managers.custom.DFELink;
14  import com.maxeler.maxcompiler.v2.managers.custom.blocks.KernelBlock;
15  import com.maxeler.maxcompiler.v2.managers.engine_interfaces.CPUTypes;
16  import com.maxeler.maxcompiler.v2.managers.engine_interfaces.EngineInterface;
17  import com.maxeler.maxcompiler.v2.managers.engine_interfaces.InterfaceParam;
18
19  class HostLoopbackManager extends CustomManager {
20
21      HostLoopbackManager(EngineParameters engineParameters) {
22          super(engineParameters);
23
24          KernelBlock k = addKernel(
25              new HostLoopbackKernel(makeKernelParameters("HostLoopbackKernel"));
26
27          DFELink x = addStreamFromCPU("x");
28
29          k.getInput("x") <== x;
30
31          DFELink y = addStreamToCPU("y");
32          y <== k.getOutput("y");
33      }
34
35      static EngineInterface interfaceDefault () {
36          EngineInterface ei = new EngineInterface();
37          InterfaceParam size = ei.addParam("dataSize", CPUTypes.INT32);
38          ei.setTicks("HostLoopbackKernel", size);
39          ei.setStream("x", CPUTypes.UINT32, size * CPUTypes.UINT32.sizeInBytes());
40          ei.setStream("y", CPUTypes.UINT32, size * CPUTypes.UINT32.sizeInBytes());
41          return ei;
42      }
43
44      public static void main(String[] args) {
45          EngineParameters params = new EngineParameters(args);
46          HostLoopbackManager manager = new HostLoopbackManager(params);
47          manager.createSLiCInterface(interfaceDefault());
48          manager.build();
49      }
50  }

```

1 Manager Compiler

All Manager Compiler designs inherit from the CustomManager class:

```
19 class HostLoopbackManager extends CustomManager {
```

The Manager design is built when the constructor to this class is called, so we can place our simple Manager design code within the constructor:

```
21 HostLoopbackManager(EngineParameters engineParameters) {
```

We call the super-class constructor with the engineParameters object, which implicitly specifies things like the DFE model and whether the target is a simulation model or a DFE .max file:

```
22 super(engineParameters);
```

The first block in our Manager design is our Kernel, which we create using a call to addKernel with a new instance of our Kernel:

```
24 KernelBlock k = addKernel(  
25 new HostLoopbackKernel(makeKernelParameters("HostLoopbackKernel"));
```

This method returns a KernelBlock object that we can query for its input and output streams. We create a stream from the CPU using the addStreamFromCPU method:

```
27 DFELink x = addStreamFromCPU("x");
```

Streams are connected together using the connect operator (<==), which connects the input of a stream the output of another stream. In our case, we connect the input "x" of our Kernel to the output of a stream from the CPU that we are also calling "x":

```
29 k.getInput("x") <== x;
```



Note that the string names for streams inside the Kernel do not clash with names in the Manager and are not directly accessible from the CPU, so we can use the same name for streams connected to Kernel inputs and outputs for convenience.

The build process for a Manager is similar to the Standard Manager. We create an instance of our Manager design parameter object:

```
45 EngineParameters params = new EngineParameters(args);
```

We then create an instance of our Manager Design:

```
46 HostLoopbackManager manager = new HostLoopbackManager(params);
```

The default engine interface for the SLiC interface is overridden:

```
47 manager.createSLiCInterface(interfaceDefault());
```


Finally, we call the `build` method on our `Manager`, which starts the build process:

```
48 manager.build();
```

The build process for a `Manager` constructs a graph of nodes for the blocks, connected together by edges for the streams. The `Manager Compiler` produces visual representations of the graph in the same way as the `Kernel Compiler`.

To generate the graph outputs, we can run `maxRenderGraphs`. This tool takes the directory of the build output and the name of the `Manager` with `Manager_` prepended as arguments. For example, for our simple example, we can run `maxRenderGraphs` from the build directory:

```
[user@machine HostLoopback]$ maxRenderGraphs ./ Manager_HostLoopback
```

This generates us an output diagram in our `scratch` sub-directory displaying the `Manager` after compilation. The graph for our example is shown in [Figure 2](#).

We can see from the graph that the `Manager Compiler` has inserted a number of different components into the graph. These include:

- Buffers where necessary, including between blocks that are running at different clock rates.
- Dual-aspect multiplexers, which take wider data streams and multiplex them into narrower data streams (represented by arrows pointing downwards).
- Dual-aspect registers, which take narrower streams and adapt them into wider data streams (represented by arrows pointing upwards).

In our design, we can see that a dual-aspect multiplexer and register have been inserted by the `Manager Compiler` to adapt our 32-bit `Kernel` data streams to the 64-bit `PCI Express` data streams.

This information illustrates the process that the `Manager Compiler` goes through: the key from a user's point of view is that we can describe our `Manager` in terms of blocks and streams in our design and the `Manager Compiler` takes care of the process of implementing a correct circuit that conforms to our specification.

1.2.1 CPU Code

The CPU code for designs using the `Manager Compiler` uses the same API as for designs using the `Standard Manager`. The source for our example is shown in [Listing 3](#).

The streams in the `Manager` design are set using the Basic Static SLiC Interface:

```
50 HostLoopback(dataSize, dataIn, dataOut);
```

1.3 CPU IO

Multiple independent streams of data can be passed between the DFE and CPU and are automatically multiplexed and demultiplexed by `MaxelerOS`.

Streams to and from the CPU are created using methods provided by `CustomManager`:

```
Stream addStreamToCPU(String name)
Stream addStreamFromCPU(String name)
```




Figure 2: Output graph for the HostLoopback Manager

★ The total number of streams to and from the CPU can be no more than 8 in each direction on the MAX2, Vectis and Coria DFE models.

Listing 3: CPU code for our simple example (HostLoopbackCpuCode.c).

```

1  /**
2   * Document: Manager Compiler Tutorial (maxcompiler-manager-tutorial.pdf)
3   * Chapter: 1      Example: 1      Name: Host loopback
4   * MaxFile name: HostLoopback
5   * Summary:
6   *   Streams integers to the dataflow engine and confirms that in the returned
7   *   stream each integer has been incremented.
8   */
9  #include <stdlib.h>
10 #include <stdint.h>
11 #include <string.h>
12 #include <MaxSLiCInterface.h>
13 #include "Maxfiles.h"
14
15 int check(int dataSize, uint32_t *dataOut, uint32_t *expectedOut)
16 {
17     int status = 0;
18     for (int i = 0; i < dataSize; i++)
19         if (dataOut[i] != expectedOut[i]) {
20             fprintf (stderr, "Output data @ %d = %d (expected %d)\n",
21                     i, dataOut[i], expectedOut[i]);
22             status = 1;
23         }
24     return status;
25 }
26
27 void HostLoopbackCPU(int size, uint32_t *dataIn, uint32_t *dataOut)
28 {
29     for (int i=0; i<size; i++) {
30         dataOut[i] = dataIn[i] + 1;
31     }
32 }
33
34 int main()
35 {
36     const int dataSize = 1024;
37     size_t sizeBytes = dataSize * sizeof(uint32_t);
38     uint32_t *dataIn = malloc(sizeBytes);
39     uint32_t *dataOut = malloc(sizeBytes);
40     uint32_t *expectedOut = malloc(sizeBytes);
41
42     for (int i = 0; i < dataSize; i++) {
43         dataIn[i] = i + 1;
44         dataOut[i] = 0;
45     }
46
47     HostLoopbackCPU(dataSize, dataIn, expectedOut);
48
49     printf ("Running DFE.\n");
50     HostLoopback(dataSize, dataIn, dataOut);
51
52     int status = check(dataSize, dataOut, expectedOut);
53     if (status)
54         printf ("Test failed.\n");
55     else
56         printf ("Test passed OK!\n");
57
58     return status;
59 }
60

```

Listing 4: Kernel for our dual-kernel example (DualKernelKernel.maxj).

```

1  /**
2   * Document: Manager Compiler Tutorial (maxcompiler-manager-tutorial.pdf)
3   * Chapter: 1      Example: 2      Name: Dual Kernel
4   * MaxFile name: DualKernel
5   * Summary:
6   *   A kernel that increments a stream when a scalar input is set to 1
7   *   and passes data straight back out again otherwise.
8   */
9  package dualkernel;
10
11  import com.maxeler.maxcompiler.v2.kernelcompiler.Kernel;
12  import com.maxeler.maxcompiler.v2.kernelcompiler.KernelParameters;
13  import com.maxeler.maxcompiler.v2.kernelcompiler.types.base.DFEVar;
14
15  class DualKernelKernel extends Kernel {
16
17      DualKernelKernel(KernelParameters parameters) {
18          super(parameters);
19
20          DFEVar x = io.input("x", dfeUInt(32));
21          DFEVar doAdd = io.scalarInput("doAdd", dfeBool());
22
23          DFEVar y = doAdd ? x + 1 : x;
24
25          io.output("y", y, dfeUInt(32));
26      }
27  }

```

1.4 Multiple Kernels

In all the examples in the tutorial so far, we have implemented all of our processing in a single Kernel. We can instantiate multiple Kernels or multiple instances of the same Kernel within a Manager Compiler design.

The synchronous nature of streams in a Kernel can make applications where the processing rates of streams are different tricky to implement, requiring complex conditional stream control that renders the Kernel very convoluted. Such processing can be split into two or more Kernels, where the streams within each Kernel are synchronous but the Kernels run asynchronously from each other.

In Example 2, we show a single Kernel being instantiated twice. The source code for the Kernel is shown in [Listing 4](#).

The Kernel itself is very simple. We have a scalar input that selects whether or not we pass the input stream “x” directly to the output stream “y” or add 1 before passing to to the output:

```

20      DFEVar x = io.input("x", dfeUInt(32));
21      DFEVar doAdd = io.scalarInput("doAdd", dfeBool());
22
23      DFEVar y = doAdd ? x + 1 : x;
24
25      io.output("y", y, dfeUInt(32));

```

The Manager design is shown in [Listing 5](#). We create two instances of our Kernel, giving each one

1 Manager Compiler

a unique name:

```
23     KernelBlock k1 = addKernel(  
24         new DualKernelKernel(makeKernelParameters("DualKernelKernel1")));  
25     KernelBlock k2 = addKernel(  
26         new DualKernelKernel(makeKernelParameters("DualKernelKernel2")));
```

We then connect up the input “x” streams for both Kernels, giving unique names for the streams in the Manager:

```
28     DFELink x1 = addStreamFromCPU("x1");  
29     DFELink x2 = addStreamFromCPU("x2");  
30     k1.getInput("x") <== x1;  
31     k2.getInput("x") <== x2;
```

Followed by the “y” output streams:

```
33     DFELink y1 = addStreamToCPU("y1");  
34     DFELink y2 = addStreamToCPU("y2");  
35     y1 <== k1.getOutput("y");  
36     y2 <== k2.getOutput("y");
```

In the CPU code, the single Basic Static function in the SLiC interface runs both sets of streams and our two Kernels, and sets all of the scalar inputs:

```
58     DualKernel(dataSize, 1, 0, dataIn, dataIn, dataOut1, dataOut2);
```

Listing 5: Manager design for our dual-kernel example (DualKernelManager.maxj).

```

1  /**
2  * Document: Manager Compiler Tutorial (maxcompiler-manager-tutorial.pdf)
3  * Chapter: 1      Example: 2      Name: Dual Kernel
4  * MaxFile name: DualKernel
5  * Summary:
6  *   Stream data from the CPU to two kernels and back to the CPU
7  *   again from each.
8  */
9  package dualkernel;
10
11 import com.maxeler.maxcompiler.v2.build.EngineParameters;
12 import com.maxeler.maxcompiler.v2.managers.custom.CustomManager;
13 import com.maxeler.maxcompiler.v2.managers.custom.DFELink;
14 import com.maxeler.maxcompiler.v2.managers.custom.blocks.KernelBlock;
15 import com.maxeler.maxcompiler.v2.managers.engine_interfaces.CPUTypes;
16 import com.maxeler.maxcompiler.v2.managers.engine_interfaces.EngineInterface;
17 import com.maxeler.maxcompiler.v2.managers.engine_interfaces.InterfaceParam;
18
19 class DualKernelManager extends CustomManager {
20
21     DualKernelManager(EngineParameters engineParameters) {
22         super(engineParameters);
23         KernelBlock k1 = addKernel(
24             new DualKernelKernel(makeKernelParameters("DualKernelKernel1")));
25         KernelBlock k2 = addKernel(
26             new DualKernelKernel(makeKernelParameters("DualKernelKernel2")));
27
28         DFELink x1 = addStreamFromCPU("x1");
29         DFELink x2 = addStreamFromCPU("x2");
30         k1.getInput("x") <== x1;
31         k2.getInput("x") <== x2;
32
33         DFELink y1 = addStreamToCPU("y1");
34         DFELink y2 = addStreamToCPU("y2");
35         y1 <== k1.getOutput("y");
36         y2 <== k2.getOutput("y");
37     }
38
39     static EngineInterface interfaceDefault () {
40         EngineInterface ei = new EngineInterface();
41         InterfaceParam size = ei.addParam("dataSize", CPUTypes.INT32);
42         ei.setTicks("DualKernelKernel1", size);
43         ei.setTicks("DualKernelKernel2", size);
44         ei.setStream("x1", CPUTypes.UINT32, size * CPUTypes.UINT32.sizeInBytes());
45         ei.setStream("x2", CPUTypes.UINT32, size * CPUTypes.UINT32.sizeInBytes());
46         ei.setStream("y1", CPUTypes.UINT32, size * CPUTypes.UINT32.sizeInBytes());
47         ei.setStream("y2", CPUTypes.UINT32, size * CPUTypes.UINT32.sizeInBytes());
48         return ei;
49     }
50
51     public static void main(String[] args) {
52         EngineParameters params = new EngineParameters(args);
53         DualKernelManager manager = new DualKernelManager(params);
54         manager.createSLCInterface(interfaceDefault());
55         manager.build();
56     }
57 }

```

1.5 Routing Blocks

The Manager Compiler provides 3 different routing blocks for splitting and joining streams:

- Fanout - duplicates a single input data stream to zero or more of multiple output streams, selectable dynamically via a scalar input.
- Demultiplexer - duplicates a single input stream to one of multiple output streams, selectable dynamically via a scalar input.
- Multiplexer - duplicates one of multiple input streams, selectable dynamically via a scalar input, to a single output stream.



Note that multiplexing and demultiplexing streams used within a Kernel is more efficient when done in the Kernel itself rather than in the Manager due to the flow-control overhead in the Manager.



Fanout, multiplexer and demultiplexer input/output selection scalar inputs must be set in the CPU code: if not, the behavior is undefined.

1.5.1 Fanout

A fanout block is instantiated using the `fanout` method, which returns a `Fanout` block:

```
Fanout fanout(String name)
```

We get the single input to a fanout block using the `getInput` method:

```
Stream Fanout.getInput()
```

We can add any number of outputs to the fanout block by calling the `addOutput` method, which returns a new `Stream` object for each call:

```
Stream Fanout.addOutput(String name)
```

1.5.2 Demultiplexer

A demultiplexer block is instantiated using the `demux` method, which returns a `Demux` block:

```
Demux demux(String name)
```

We get the single input to a demultiplexer block using the `getInput` method:

```
Stream Demux.getInput()
```

We can add any number of outputs to the demultiplexer block by calling the `addOutput` method, which returns a new `Stream` object for each call:

```
Stream Demux.addOutput(String name)
```

1.5.3 Multiplexer

A multiplexer block is instantiated using the `mux` method, which returns a `Mux` block:

```
Mux mux(String name)
```

We get the single output from a multiplexer block using the `getOutput` method:

```
Stream Mux.getOutput()
```

We can add any number of inputs to the multiplexer block by calling the `addInput` method, which returns a new `Stream` object for each call:

```
Stream Mux.addInput(String name)
```

1.5.4 Setting routing blocks

Routing blocks can be set either in an engine interface or the CPU code.

In an engine interface, the `route` method is used:

```
public void route(String routeString)
```

In the CPU code, the same string argument is added to the SLiC Interface, and is also available through the Advanced Dynamic SLiC Interface:

```
void max_route_string(max_actions_t *actions, const char *route_string);
```

In all cases, the string argument contains a comma-separated list of "from -> to" pairs, where "from" is the name of the routing block, and "to" is the name of the input or output port. The name of the "from" or "to" entity may optionally be prepended by the name of the block to which it belongs, separated by a period.

As an example, for a design containing a demultiplexer called "split" and a multiplexer called "join", the `routeString` might be "split -> x1, join.y1 -> join.join". Spaces are not significant, so may be used freely to aid readability.

Alternatively, each connecton can be set separately using `max_route`:

```
void max_route(max_actions_t *actions, const char *from_name, const char *to_name);
```


For multiplexers and demultiplexers, any connection supercedes and overwrites any existing connection, since a multiplexer and demultiplexer can have only one connection. For fanouts, any connection will add another output connection to the fanout, since a fanout can have zero or more connections. In order to remove all fanout connections, the symbol "NULL" is used, e.g. "my_fanout -> NULL". The NULL form is not valid for multiplexers or demultiplexers.

1.5.5 Demultiplexer/Multiplexer Example

Example 3 demonstrates the use of a demultiplexer and a multiplexer in a simple design. The Kernel is the same as the Kernel for Example 2. The source code for the Manager is shown in [Listing 6](#). [Figure 3](#) shows the initial Manager graph for this Manager design, where we can clearly see the demultiplexer splitting the input stream to the two Kernels and the multiplexer joining the two outputs together.

We have a single input stream, x:

```
32 DFELink x = addStreamFromCPU("x");
```

We connect x to the input of a demultiplexer that we call "split":

```
34 Demux split = demux("split");  
35 split.getInput() <== x;
```

Listing 6: Manager design demonstrating use of a demultiplexer and a multiplexer (SplitStreamManager.maxj).

```

10 package splitstream;
11
12 import com.maxeler.maxcompiler.v2.build.EngineParameters;
13 import com.maxeler.maxcompiler.v2.managers.custom.CustomManager;
14 import com.maxeler.maxcompiler.v2.managers.custom.DFELink;
15 import com.maxeler.maxcompiler.v2.managers.custom.blocks.Demux;
16 import com.maxeler.maxcompiler.v2.managers.custom.blocks.KernelBlock;
17 import com.maxeler.maxcompiler.v2.managers.custom.blocks.Mux;
18 import com.maxeler.maxcompiler.v2.managers.engine_interfaces.CPUTypes;
19 import com.maxeler.maxcompiler.v2.managers.engine_interfaces.EngineInterface;
20 import com.maxeler.maxcompiler.v2.managers.engine_interfaces.InterfaceParam;
21
22 class SplitStreamManager extends CustomManager {
23
24     SplitStreamManager(EngineParameters engineParameters) {
25         super(engineParameters);
26
27         KernelBlock k1 = addKernel(
28             new SplitStreamKernel(makeKernelParameters("SplitStreamKernel1"));
29         KernelBlock k2 = addKernel(
30             new SplitStreamKernel(makeKernelParameters("SplitStreamKernel2"));
31
32         DFELink x = addStreamFromCPU("x");
33
34         Demux split = demux("split");
35         split.getInput() <== x;
36
37         DFELink x1 = split.addOutput("x1");
38         DFELink x2 = split.addOutput("x2");
39         k1.getInput("x") <== x1;
40         k2.getInput("x") <== x2;
41
42         Mux join = mux("join");
43         join.addInput("y1") <== k1.getOutput("y");
44         join.addInput("y2") <== k2.getOutput("y");
45
46         DFELink y = addStreamToCPU("y");
47         y <== join.getOutput();
48     }
49
50     static EngineInterface interfaceDefault () {
51         EngineInterface ei = new EngineInterface();
52         InterfaceParam size = ei.addParam("dataSize", CPUTypes.INT32);
53         ei.setTicks("SplitStreamKernel1", size);
54         ei.setTicks("SplitStreamKernel2", size);
55         ei.setStream("x", CPUTypes.UINT32, size * CPUTypes.UINT32.sizeInBytes());
56         ei.setStream("y", CPUTypes.UINT32, size * CPUTypes.UINT32.sizeInBytes());
57         return ei;
58     }
59
60     public static void main(String[] args) {
61         EngineParameters engineParameters = new EngineParameters(args);
62         SplitStreamManager m = new SplitStreamManager(engineParameters);
63         m.createSLiCInterface(interfaceDefault());
64         m.build();
65     }
66 }

```




Figure 3: Original graph for the dual-Kernel Manager demonstrating use of a demultiplexer and a multiplexer (*Manager_SplitStream.orig*)

We add two output streams, “x1” and “x2” to our demultiplexer and connect these to the input streams to our two Kernels:

```

37     DFELink x1 = split.addOutput("x1");
38     DFELink x2 = split.addOutput("x2");
39     k1.getInput("x") <== x1;
40     k2.getInput("x") <== x2;

```

Similarly, we create a multiplexer called “join”, to which we add two inputs connected to the outputs from the two Kernels:

```

42     Mux join = mux("join");
43     join.addInput("y1") <== k1.getOutput("y");
44     join.addInput("y2") <== k2.getOutput("y");

```

Finally, we connect the output from the multiplexer to the output stream “y”:

```

46     DFELink y = addStreamToCPU("y");
47     y <== join.getOutput();

```

The main function from the CPU software for our example is shown in [Listing 7](#). The scalar inputs, demultiplexer and multiplexer are all set in the Basic Static function call to run the design:

```

61     SplitStream(dataSize, 1, 0, dataIn, dataOut1, "x1 -> split, y1 -> join");

```

We then call the Basic Static SLiC function again with the demultiplexer and multiplexer set to enable the input and output to the second Kernel:

```

63     SplitStream(dataSize, 1, 0, dataIn, dataOut2, "x2 -> split, y2 -> join");

```

1.6 Clock Configuration

The `CustomManager` class inherited by all Manager Compiler designs offers further options, accessible via the `config` property. The default clock to use for all blocks in the Manager (unless explicitly set to an alternative clock source) can be set:

```
void config.setDefaultStreamClockFrequency(int freq.mhz)
```

This generates timing constraints and a clock source for this frequency.

Kernels can be connected to different clock sources, which is useful in a multi-Kernel design where some Kernels can achieve higher clock rates than others.

A clock source is generated using the method `generateStreamClock`, which takes a string name for the clock source and a clock rate in MHz:

```
public ManagerClock generateStreamClock(String name, int freq.mhz)
```

This generates both the clock source itself in the device and creates timing constraints for blocks connected to this clock. A Kernel block can be connected to the clock source using the `setClock` method on the `KernelBlock` class:

```
void KernelBlock.setClock(ManagerClock clock)
```

The appropriate clock sources for all other blocks in the Manager design are determined by the Manager Compiler.

Listing 7: CPU code demonstrating use of a demultiplexer and a multiplexer (SplitStreamCpuCode.c).

```

40 int main()
41 {
42     int const dataSize= 1024;
43
44     size_t sizeBytes = dataSize* sizeof(uint32_t);
45     uint32_t *dataIn = malloc(sizeBytes);
46     uint32_t *dataOut1 = malloc(sizeBytes);
47     uint32_t *dataOut2 = malloc(sizeBytes);
48     uint32_t *expected1 = malloc(sizeBytes);
49     uint32_t *expected2 = malloc(sizeBytes);
50
51     for (int i = 0; i < dataSize; i++) {
52         dataIn[i] = i + 1;
53         dataOut1[i] = 0;
54         dataOut2[i] = 0;
55     }
56
57     SplitStreamCPU(dataSize, 1, dataIn, expected1);
58     SplitStreamCPU(dataSize, 0, dataIn, expected2);
59
60     printf ("Running DFE.\n");
61     SplitStream(dataSize, 1, 0, dataIn, dataOut1, "x1 -> split , y1 -> join");
62
63     SplitStream(dataSize, 1, 0, dataIn, dataOut2, "x2 -> split , y2 -> join");
64
65     int status = check(dataSize, 1, dataOut1, expected1);
66     status |= check(dataSize, 2, dataOut2, expected2);
67     if (status)
68         printf ("Test failed.\n");
69     else
70         printf ("Test passed OK!\n");
71
72     return status;
73 }

```

1.7 Debugging Options

The CustomManager class has more debugging options available than the Standard Manager.

A DebugLevel object can be passed to an instance of the CustomManager class using the setDebugLevel method on its debug member, for example:

```

DebugLevel MyDebugLevel = new DebugLevel();
...
debug.setDebugLevel(MyDebugLevel);

```

1.7.1 Stream Status Blocks

Stream status blocks are introduced in Kernel Compiler Tutorial document.

Stream status blocks can be enabled globally in a similar fashion to the Standard Manager via a DebugLevel object:

```


void DebugLevel.setHasStreamStatus(true)

```

In addition to the stream status blocks themselves, stream status checksums can also be enabled. These keep a running checksum of the data passing through that stream. This information is displayed in MaxDebug. Stream status checksums can be enabled globally using

setHasStreamStatusChecksums:

*void DebugLevel.setHasStreamStatusChecksums(**boolean** has_stream_status_checksums)*

 Enabling stream status checksums globally without enabling stream status blocks has no effect.

Alternatively, stream status blocks and checksums can be enabled on a per-stream basis via the method `streamStatus` on the debug object:

*Stream debug.streamStatus(Stream to_probe, **boolean** checksum)*

If only one or a small number of streams are of interest, then enabling stream status blocks and checksums on a per-stream basis can save the extra logic used by these blocks when enabled on every stream.

2 LMem

MaxCards have a large external LMem resource available. This allows large amounts of data to be kept local to the board and iterated over by the DFE. The LMem appears as one contiguous piece of memory. Both the Standard Manager and the Manager Compiler allow you to connect multiple streams to the LMem on the MaxCard.

2.1 Memory Controller Architecture

The DFE component of MaxelerOS has a memory controller that provides a command-based interface to the LMem. A stream to or from LMem in a Manager has a **command queue** and a **data buffer**. The memory controller reads the commands and either reads data from the data buffer and writes it to the appropriate location in memory or reads data from the appropriate location in memory and writes it into the data buffer.

Figure 4 shows the architecture of the memory controller as used in Example 1. In this case, we have an example Kernel with two inputs and one output, both connected to the LMem via Manager streams. We also have two memory streams that are connected to the CPU to give it direct access to the LMem over PCI Express. The five streams each have their own memory command generator, command queue and data buffer. The **memory command generator** generates commands instructing the memory controller to read or write a specified amount of data to or from a specified location in the LMem, and places these commands in the command queue for the stream. The **memory controller** reads commands from the queues, and, if the data buffer for the referenced stream is ready (not full for a read stream, not empty for a write stream), executes the memory operations.



Connecting more streams to the LMem creates more logic and can make it harder to meet timing constraints: consider multiplexing streams to and from LMem where streams are not active at the same time.



A maximum of 15 streams can be connected to LMem.

2.2 Memory Command Generators

In the Standard Manager, each stream has its own memory command generator. A Manager Compiler design may have separate memory command generators for each stream or several streams in a memory control group (see [subsection 2.4](#)) may share a command generator.

There are different access patterns available for the memory:

- LMEM_LINEAR_1D addresses the LMem with a simple linear address.
- LMEM_BLOCKED_3D addresses the LMem with a 3D address.
- LMEM_STRIDE_2D addresses the LMem either linearly or with a “stride”, to address data at a fixed interval through the LMem.




Figure 4: LMem controller architecture

By default, all of the arguments for memory address generators appear in the Basic Static and Advanced Static SLiC Interface. Alternatively, the parameters can be set up either in an engine interface or through the Advanced Dynamic SLiC Interface.

The SLiC Interface automatically enables interrupts for all memory command stream generators, which are raised once all of the data has been read from or written to the LMem. The blocking API calls will return when all the interrupts have been received. When using the non-blocking API calls, `max_wait` will similarly return when all the interrupts have been received.


2.2.1 Burst Size

The memory controller and its memory command generators work in *bursts*. The burst size, in bytes, can be retrieved through the Advanced Dynamic SLiC interface:


```
int max_get_burst_size(max_file_t *maxfile, const char *mem_ctrl_name);
```

The `mem_ctrl_name` argument should always be set to `NULL`: it is there to allow more than one memory controller to be used in future architectures.

The burst size is dependent on the particular DFE being used.

 All dimensions provided as arguments to SLiC LMem functions are in *bytes* and must be multiples of the *burst size* for the target DFE.

2.2.2 Argument Types

The methods for setting entities in an engine interface often have more than one variation: one method that uses `InterfaceParam` arguments, another that uses `long`, and other combinations of these.

For some LMem methods, the greater number of arguments means that there would be a large number of variations needed to cover all combinations of `InterfaceParam` and `long`. Therefore, the LMem methods have been restricted to provide a version where all the arguments are `InterfaceParam` instances and a version where all the parameters are `long`s. To help using this API with a combination of `long` and `InterfaceParam` arguments, a method is provided to allow an `InterfaceParam` to be created from a `long` or `double` Java variable:

```
InterfaceParam EngineInterface.addConstant(long value)
InterfaceParam EngineInterface.addConstant(double value)
```

2.2.3 Linear Access Pattern

A simple linear access pattern is set up using two integer arguments, `address` and `size`, to address a block of LMem:

```
void max_lmem_linear( max_actions_t *actions, const char *mem_stream_name, int64_t address, int64_t size )
```

And in an engine interface:

```
EngineInterface.setLMemLinear(String streamName, InterfaceParam address, InterfaceParam size);
EngineInterface.setLMemLinear(String streamName, long address, long size);
```

`address` represents the base location in bytes within the block of LMem.

`size` represents the total length, in bytes, of the block of LMem being addressed, and is measured from `address`.

This mode reads `size` bytes from `address`, stopping at the end of the LMem if `address+size > (lmem_size)`.

A more general linear access pattern can be set up using four integer arguments:

```
void max_lmem_linear_advanced( max_actions_t *actions, const char *mem_stream_name, int64_t address, int64_t array_size, int64_t
    rw_size, int64_t offset )
```

And in an engine interface:

```
EngineInterface.setLMemLinearWrapped(String streamName, InterfaceParam address,
                                     InterfaceParam arrSize, InterfaceParam rwSize, InterfaceParam offset);
EngineInterface.setLMemLinearWrapped(String streamName, long address,
                                     long arrSize, long rwSize, long offset);
```

`address` again represents the base location in bytes within the block of LMem.


`rw_size/rwSize` represents the length, in bytes, of the portion of block of LMem that is to be read or written, and is measured from `offset`.

`array_size/arrSize` represents the total length, in bytes, of the block of LMem being addressed, and is measured from `address`.


`offset` represents the offset, in bytes, from `address` from which the read or write is to begin.

The simple linear call, `max_lmem_linear`, is a synonym for the advanced call, `max_lmem_linear_advanced`, with `rw_size = array_size` and `offset = 0`; this is illustrated in the second example in [Figure 5b](#).


[Figure 5](#) shows various different combinations of `address`, `array_size`, `rw_size` and `offset` used to address a block of LMem.




(a) $\text{offset} > 0, \text{rw_size} < \text{array_size}$, addressing part of the block of LMem.



(b) $\text{offset} = 0, \text{rw_size} = \text{array_size}$, addressing the whole block of LMem.



(c) $\text{offset} > 0, \text{rw_size} = \text{array_size}$, addressing the whole block of LMem, starting with an offset of offset.



(d) $\text{offset} > 0, \text{rw_size} (\text{rw}_1 + \text{rw}_2) < \text{array_size}$, addressing part of the block of LMem, starting with an offset of offset and skipping the section from rw_size_1 to offset.

Figure 5: Linear memory command generator with different configurations of address, rw_size, offset and array_size.

2.2.4 3D Blocking Memory Access Pattern

A 3D Blocking memory command generator operates in a coordinate system where the unit of size in each dimension is in *bytes*, where, as before, the number of byte must be a multiple of the burst size.

A block of size $(rwSizeFast, rwSizeMed, rwSizeSlow)$, with its origin at $(offsetSizeFast, offsetSizeMed, offsetSizeSlow)$ is read from a larger block of size $(arraySizeFast, arraySizeMed, arraySizeSlow)$ from a start-location at *address*:

```
EngineInterface.setLMemBlocked(String streamName, InterfaceParam address,
    InterfaceParam arraySizeFast, InterfaceParam arraySizeMed, InterfaceParam arraySizeSlow,
    InterfaceParam rwSizeFast, InterfaceParam rwSizeMed, InterfaceParam rwSizeSlow,
    InterfaceParam offsetFast, InterfaceParam offsetMed, InterfaceParam offsetSlow );
EngineInterface.setLMemBlocked(String streamName, long address,
    long arraySizeFast, long arraySizeMed, long arraySizeSlow,
    long rwSizeFast, long rwSizeMed, long rwSizeSlow,
    long offsetFast, long offsetMed, long offsetSlow );
```

And via the Advanced Dynamic SLiC Interface:

```
void max_lmem_blocked( max_actions.t *actions, const char *mem_stream_name, int64_t address,
    int64_t array_size_fast, int array_size_med, int array_size_slow,
    int64_t rw_size_fast, int rw_size_med, int rw_size_slow,
    int64_t offset_fast, int offset_med, int offset_slow );
```

Figure 6 shows the meaning of the arguments in 3D space.




Figure 6: 3D blocking memory command generator

In practice, the 3D block is set into the LMem with a linear mapping, so that the element, of size B bytes, and with index (x, y, z) will be written to the location, loc , in the LMem given by:

$$loc = address + B * (x + arraySizeFast * (y + arraySizeMed * z))$$

The dimension arguments should hence be seen as *multiplier*-type arguments; from this it follows that, provided the fast dimension arguments are multiples of the burst size, the medium and slow dimensions must also be, since they are multiplied by the fast dimension.

2.2.5 2D Strided Memory Access Pattern

The 2D Strided memory command generator allows both linear access and **strided** access, where the data is accessed efficiently at fixed intervals in the LMem.

Figure 7 demonstrates the principle of strided access. Figure 7a shows a contiguous section of the LMem in which 2D data has been stored being addressed both linearly and with a stride. The linear access reads sequentially in the x dimension, as shown in Figure 7b. The strided access reads sequentially in the y dimension, as shown in Figure 7c.





Figure 7: 2D strided memory access

★ Although a strided access pattern could be expressed using single bursts in a linear access pattern, using the 2D strided access pattern is much more efficient.

2D Strided access is very useful for addressing 3D data stored in LMem, as shown in [Figure 8](#). [Figure 8a](#) shows a 3D volume of data to be stored in memory. [Figure 8b](#) shows the data laid out in memory in 2D slices. The linear access pattern addresses the data in rows in each 2D slice. The strided access pattern addresses the data linearly in the z dimension.




Figure 8: 3D volume stored in LMem and accessed in z dimension using 2D strided access pattern

The 2D Strided access pattern is set in the engine interface using two dimensions and a `strideMode`:

```
EngineInterface.setLMemStrided(String streamName, InterfaceParam address,
                             InterfaceParam sizeFast, InterfaceParam sizeSlow, InterfaceParam strideMode);
EngineInterface.setLMemStrided(String streamName, long address,
                             long sizeFast, long sizeSlow, long strideMode);
```

The `strideMode` argument must be set to 0 for *linear* access, or to 1 for *strided* access. `sizeFast` and `sizeSlow` are the dimensions of the 3D data stored in memory.

★ The dimensions of all arguments to `setLMemStrided` are in *bytes*, which must be multiples of the burst size.

The Advanced Dynamic SLiC Interface provides simple and advanced functions for using the 2D Strided memory pattern:

```
void max_lmem_strided( max_actions_t *actions, const char *mem_stream_name, int64_t address,
                     int64_t size_fast, int size_slow, int stride_mode)
void max_lmem_strided_advanced( max_actions_t *actions, const char *mem_stream_name, int64_t address,
                              int64_t size_fast, int size_med, int size_slow,
                              int64_t offset, int64_t stride, int stride_mode)
```



The dimensions of all arguments to `max_lmem_strided` and `max_lmem_strided_advanced` are in *bytes*, which must be multiples of the burst size.

`stride` is the size of the stride. `stride` must be greater than `size_fast * size_slow` and less than 65536 (2^{16}). Any value over 127 is rounded to the next highest multiple of 512.

`stride_mode` sets whether to access the memory linearly (`stride_mode = 0`) or strided (`stride_mode = 1`).

`offset` is the offset *in bursts* into the memory block to be addressed by the 2D Strided memory command generator from which the command generator starts. This is not the same address, which is the offset into the whole LMem for the memory block to be addressed by the 2D Strided memory command generator. After the first pass through the LMem, the memory command generator will loop back to the start of the block (as specified by address). If `offset` is set to 0, then the address generator will start from the beginning of the block (as specified by address).

For optimal performance using 2D Strided, the stride should be set to a multiple of 16384 (2^{14}). If `size_fast * size_slow` is not a multiple of 16384, then the data should be padded to this boundary. In [Figure 9](#), the purple area represents the valid data and the gray area represents the padding to the 16384 boundaries. Note that this gives optimal throughput from the RAM but wastes some space in the LMem.




Figure 9: Optimal 2D strided access showing padding to 16K boundaries

Listing 8: Manager demonstrating use of LMem (LMemExampleManager.maxj).

```

21 class LMemExampleManager extends CustomManager {
22
23     private static final String KERNEL_NAME = "LMemExampleKernel";
24     private static final CPUtypes TYPE = CPUtypes.INT32;
25
26     LMemExampleManager(EngineParameters engineParameters) {
27         super(engineParameters);
28         KernelBlock k = addKernel(new LMemExampleKernel(makeKernelParameters(KERNEL_NAME)));
29
30         DFELink cpu2lmem = addStreamToOnCardMemory("cpu2lmem", MemoryControlGroup.MemoryAccessPattern.LINEAR_1D);
31         DFELink lmem2cpu = addStreamFromOnCardMemory("lmem2cpu", MemoryControlGroup.MemoryAccessPattern.LINEAR_1D)
32         ;
33
34         DFELink fromcpu = addStreamFromCPU("fromcpu");
35         DFELink tocpu = addStreamToCPU("tocpu");
36
37         cpu2lmem <== fromcpu;
38         tocpu <== lmem2cpu;
39
40         DFELink inA = addStreamFromOnCardMemory("inA", MemoryControlGroup.MemoryAccessPattern.LINEAR_1D);
41         DFELink inB = addStreamFromOnCardMemory("inB", MemoryControlGroup.MemoryAccessPattern.LINEAR_1D);
42
43         k.getInput("inA") <== inA;
44         k.getInput("inB") <== inB;
45
46         DFELink oData = addStreamToOnCardMemory("oData", MemoryControlGroup.MemoryAccessPattern.LINEAR_1D);
47         oData <== k.getOutput("oData");
48     }

```

2.3 Example 1: Simple Loopback

Example 1 creates a pair of arrays and writes each array to a separate location in the LMem on the DFE board. A Kernel running in the DFE reads the arrays from the LMem, computes their element-wise sum, and writes the result to a third location in the LMem. When this operation is complete, the CPU application reads the array of sums from the LMem, and verifies that they have been computed correctly. There are no streams directly connecting the Kernel to the CPU.

2.3.1 Kernel

The Kernel itself is very simple:

```

20     DFEVar inA = io.input("inA", dfeUInt(32));
21     DFEVar inB = io.input("inB", dfeUInt(32));
22
23     io.output("oData", inA+inB, dfeUInt(32));

```

2.3.2 Manager

The Manager (shown in [Listing 8](#)) defines much of the flow of data. First the streams for reading and writing to the LMem from the CPU are created with the LMEM_LINEAR_1D pattern:

```

30     DFELink cpu2lmem = addStreamToOnCardMemory("cpu2lmem", MemoryControlGroup.MemoryAccessPattern.LINEAR_1D);
31     DFELink lmem2cpu = addStreamFromOnCardMemory("lmem2cpu", MemoryControlGroup.MemoryAccessPattern.LINEAR_1D)
32     ;

```

2 LMem

These are then connected to streams to and from the CPU using the connect (<==) operator:

```
33     DFELink fromcpu = addStreamFromCPU("fromcpu");
34     DFELink tocpu = addStreamToCPU("tocpu");
35
36     cpu2lmem <== fromcpu;
37     tocpu <== lmem2cpu;
```

The streams from the LMem to the Kernel are created similarly:

```
39     DFELink inA = addStreamFromOnCardMemory("inA", MemoryControlGroup.MemoryAccessPattern.LINEAR_1D);
40     DFELink inB = addStreamFromOnCardMemory("inB", MemoryControlGroup.MemoryAccessPattern.LINEAR_1D);
41
42     k.getInput("inA") <== inA;
43     k.getInput("inB") <== inB;
```

Finally, the stream from the Kernel output to the LMem is created:

```
45     DFELink oData = addStreamToOnCardMemory("oData",MemoryControlGroup.MemoryAccessPattern.LINEAR_1D);
46     oData <== k.getOutput("oData");
```

2.3.3 Engine interfaces

The Manager has 3 engine interfaces, shown in [Listing 8](#). There are interfaces for reading and writing directly to the LMem from the CPU and a default interface for running the Kernel.

In the default interface, the 2 streams into the Kernel and the stream out of the Kernel are set to access same size of data in the LMem linearly, but from different addresses:

```
75     private static EngineInterface interfaceDefault () {
76         EngineInterface ei = new EngineInterface();
77
78         InterfaceParam N = ei.addParam("N", TYPE);
79         ei.setTicks(KERNEL_NAME, N);
80         InterfaceParam sizeInBytes = N * TYPE.sizeInBytes();
81
82         InterfaceParam zero = ei.addConstant(0l);
83         ei.setLMemLinear("inA", zero, sizeInBytes);
84         ei.setLMemLinear("inB", sizeInBytes, sizeInBytes);
85         ei.setLMemLinear("oData", 2 * sizeInBytes, sizeInBytes);
86         ei.ignoreAll (Direction.IN_OUT);
87         return ei;
88     }
```

2.3.4 CPU Code

The CPU code first transfers each input array to the LMem:

```
51     LMemExample_writeLMem(size, 0, inA);
52     LMemExample_writeLMem(size, size, inB);
```

The Kernel is then run using the Basic Static call for the default engine interface:

```
55     LMemExample(size);
```

Listing 9: Manager demonstrating use of LMem (LMemExampleManager.maxj).

```

49 private static EngineInterface interfaceWrite(String name) {
50     EngineInterface ei = new EngineInterface(name);
51
52     InterfaceParam size = ei.addParam("size", TYPE);
53     InterfaceParam start = ei.addParam("start", TYPE);
54     InterfaceParam sizeInBytes = size * TYPE.sizeInBytes();
55
56     ei.setStream("fromcpu", TYPE, sizeInBytes);
57     ei.setLMemLinear("cpu2lmem", start * TYPE.sizeInBytes(), sizeInBytes);
58     ei.ignoreAll(Direction.IN_OUT);
59     return ei;
60 }
61
62 private static EngineInterface interfaceRead(String name) {
63     EngineInterface ei = new EngineInterface(name);
64
65     InterfaceParam size = ei.addParam("size", TYPE);
66     InterfaceParam start = ei.addParam("start", TYPE);
67     InterfaceParam sizeInBytes = size * TYPE.sizeInBytes();
68
69     ei.setLMemLinear("lmem2cpu", start * TYPE.sizeInBytes(), sizeInBytes);
70     ei.setStream("tocpu", TYPE, sizeInBytes);
71     ei.ignoreAll(Direction.IN_OUT);
72     return ei;
73 }
74
75 private static EngineInterface interfaceDefault() {
76     EngineInterface ei = new EngineInterface();
77
78     InterfaceParam N = ei.addParam("N", TYPE);
79     ei.setTicks(KERNEL_NAME, N);
80     InterfaceParam sizeInBytes = N * TYPE.sizeInBytes();
81
82     InterfaceParam zero = ei.addConstant(0);
83     ei.setLMemLinear("inA", zero, sizeInBytes);
84     ei.setLMemLinear("inB", sizeInBytes, sizeInBytes);
85     ei.setLMemLinear("oData", 2 * sizeInBytes, sizeInBytes);
86     ei.ignoreAll(Direction.IN_OUT);
87     return ei;
88 }
89
90 public static void main(String[] args) {
91     LMemExampleManager m =
92         new LMemExampleManager(new EngineParameters(args));
93
94     m.createSLiCInterface(interfaceWrite("writeLMem"));
95     m.createSLiCInterface(interfaceRead("readLMem"));
96     m.createSLiCInterface(interfaceDefault());
97
98     m.build();
99 }
100 }

```

Finally, the application retrieves the results from the LMem :

```

61 int32_t *outData = malloc(sizeBytes);
62 LMemExample_readLMem(size, 2 * size, outData);

```

2.4 Memory Control Groups

Memory streams can be grouped into a memory control group. A memory control group can either be associated with a single memory command generator or a memory command stream generated by the user (see [subsection 2.6](#)).

A memory command generator associated with a memory control group generates commands for each stream in the group that have the same access pattern but different start positions. This mode of operation is termed “pantograph” mode as the identical access pattern, with the same settings, is transcribed to multiple memory streams at different offsets.




Figure 10: LMem controller architecture with memory control group

Figure 10 shows the architecture for Example 2, where the 5 memory streams have all been placed into a single memory control group.

A memory control group is created by calling the `addMemoryControlGroup` method with the de-

Listing 10: Manager demonstrating use of memory control groups (ControlGroupManager.maxj).

```

22 class ControlGroupManager extends CustomManager {
23     private static final String KERNEL_NAME = "ControlGroupKernel";
24     private static final CPUTypes TYPE = CPUTypes.INT32;
25
26     ControlGroupManager(EngineParameters engineParameters) {
27         super(engineParameters);
28         KernelBlock k = addKernel(new ControlGroupKernel(makeKernelParameters(KERNEL_NAME)));
29
30         MemoryControlGroup control = addMemoryControlGroup("control", MemoryControlGroup.MemoryAccessPattern.LINEAR_1D)
31         ;
32
33         DFELink fromcpu = addStreamFromCPU("fromcpu");
34         DFELink tocpu = addStreamToCPU("tocpu");
35
36         DFELink cpu2lmem = addStreamToOnCardMemory("cpu2lmem", control);
37         DFELink lmem2cpu = addStreamFromOnCardMemory("lmem2cpu", control);
38
39         cpu2lmem <== fromcpu;
40         tocpu <== lmem2cpu;
41
42         DFELink inA = addStreamFromOnCardMemory("inA", control);
43         DFELink inB = addStreamFromOnCardMemory("inB", control);
44
45         k.getInput("inA") <== inA;
46         k.getInput("inB") <== inB;
47
48         DFELink oData = addStreamToOnCardMemory("oData", control);
49         oData <== k.getOutput("oData");
50     }

```

sired access pattern:

MemoryControlGroup addMemoryControlGroup(String name, MemoryAccessPattern pattern)

Memory streams are added to the control group when they are created by using versions of the `addStreamFromOnCardMemory` and `addStreamToOnCardMemory` methods that take a memory control group as the second argument, rather than a memory access pattern:

Stream addStreamFromOnCardMemory(String name, MemoryControlGroup control, stream)
Stream addStreamToOnCardMemory(String name, MemoryControlGroup control, stream)

In CPU code or an engine interface, the memory command generator settings are set per stream, with all of the same settings except a different offset into the LMem.



SLiC does not verify that all calls to `max_lmem_*` in CPU code or `setLMem*` in a SLiC engine interface use the same common settings.

2.5 Example 2: Memory Control Group

In Example 2, we take the Manager design from Example 1 and modify it to make use of memory control groups. In fact, we can change this design to use a single control group. The source code for this Manager is shown in [Listing 10](#).

2 LMem

We create our memory control group, `control`, with the linear memory command generator that we want all of our streams to use:

```
30 MemoryControlGroup control = addMemoryControlGroup("control", MemoryControlGroup.MemoryAccessPattern.LINEAR_1D);
    ;
```

We then add all of our streams to this group:

```
35 DFELink cpu2lmem = addStreamToOnCardMemory("cpu2lmem", control);
36 DFELink lmem2cpu = addStreamFromOnCardMemory("lmem2cpu", control);
```

```
41 DFELink inA = addStreamFromOnCardMemory("inA",control);
42 DFELink inB = addStreamFromOnCardMemory("inB",control);
```

```
47 DFELink oData = addStreamToOnCardMemory("oData",control);
```

The Manager has engine interfaces for reading and writing the LMem from the CPU (see [Listing 11](#)) and a default engine interface for running the Kernel:

```
78 private static EngineInterface interfaceDefault () {
79     EngineInterface ei = new EngineInterface();
80
81     InterfaceParam N = ei.addParam("N", TYPE);
82     ei.setTicks(KERNEL_NAME, N);
83     InterfaceParam sizeInBytes = N * TYPE.sizeInBytes();
84
85     InterfaceParam zero = ei.addConstant(0);
86     ei.setLMemLinear("inA", zero, sizeInBytes);
87     ei.setLMemLinear("inB", sizeInBytes, sizeInBytes);
88     ei.setLMemLinear("oData", 2 * sizeInBytes, sizeInBytes);
89     ei.ignoreAll (Direction.IN_OUT);
90     return ei;
91 }
```

The streams from the LMem to the Kernel are set individually with their start address in the LMem and the *same size*:

```
85 InterfaceParam zero = ei.addConstant(0);
86 ei.setLMemLinear("inA", zero, sizeInBytes);
87 ei.setLMemLinear("inB", sizeInBytes, sizeInBytes);
88 ei.setLMemLinear("oData", 2 * sizeInBytes, sizeInBytes);
```

Any other parameters, including the unused memory streams to and from the CPU, are ignored:

```
89 ei.ignoreAll (Direction.IN_OUT);
```



Grouping multiple streams into a Memory Control Group is an optimization: Maxeler recommends verifying correct functionality with separate memory command generators before creating memory control groups.

Listing 11: Engine interfaces for the Manager demonstrating use of memory control groups (ControlGroupManager.maxj).

```

51  private static EngineInterface interfaceWrite(String name) {
52      EngineInterface ei = new EngineInterface(name);
53
54      InterfaceParam size = ei.addParam("size", TYPE);
55      InterfaceParam start = ei.addParam("start", TYPE);
56      InterfaceParam sizeInBytes = size * TYPE.sizeInBytes();
57
58      ei.setStream("fromcpu", TYPE, sizeInBytes);
59      ei.setLMemLinear("cpu2lmem", start * TYPE.sizeInBytes(), sizeInBytes);
60      ei.ignoreAll(Direction.IN_OUT);
61      return ei;
62  }
63
64  // reads the data back to the CPU from the LMem
65  private static EngineInterface interfaceRead(String name) {
66      EngineInterface ei = new EngineInterface(name);
67
68      InterfaceParam size = ei.addParam("size", TYPE);
69      InterfaceParam start = ei.addParam("start", TYPE);
70      InterfaceParam sizeInBytes = size * TYPE.sizeInBytes();
71
72      ei.setLMemLinear("lmem2cpu", start * TYPE.sizeInBytes(), sizeInBytes);
73      ei.setStream("tocpu", TYPE, sizeInBytes);
74      ei.ignoreAll(Direction.IN_OUT);
75      return ei;
76  }
77
78  private static EngineInterface interfaceDefault() {
79      EngineInterface ei = new EngineInterface();
80
81      InterfaceParam N = ei.addParam("N", TYPE);
82      ei.setTicks(KERNEL_NAME, N);
83      InterfaceParam sizeInBytes = N * TYPE.sizeInBytes();
84
85      InterfaceParam zero = ei.addConstant(0);
86      ei.setLMemLinear("inA", zero, sizeInBytes);
87      ei.setLMemLinear("inB", sizeInBytes, sizeInBytes);
88      ei.setLMemLinear("oData", 2 * sizeInBytes, sizeInBytes);
89      ei.ignoreAll(Direction.IN_OUT);
90      return ei;
91  }
92
93  public static void main(String[] args) {
94      ControlGroupManager m =
95          new ControlGroupManager(new EngineParameters(args));
96      m.createSLiCInterface(interfaceRead("readLMem"));
97      m.createSLiCInterface(interfaceWrite("writeLMem"));
98      m.createSLiCInterface(interfaceDefault());
99
100     m.build();
101  }

```



If a write stream in a memory control group is not available for a long time compared to other read streams in that group, for example if the write stream is scheduled much later in a Kernel or the read and writes streams are at either end of a long pipeline, the command queue for the write stream may become full, causing the memory command generator for the whole group to stop producing commands until that command queue has free space. This can lead to unrecoverable deadlock, where the Kernel cannot continue without more input data, but the memory command generator cannot produce any more commands until the Kernel produces an output.



A 2D strided memory command generator can only have one data stream to or from memory associated with it.

2.6 Custom Memory Command Streams

In addition to the pre-configured memory command generators, a custom memory command stream can be generated. The input stream is a normal stream that can come from any source, for example from a Kernel, the CPU or even the LMem itself (accessed via a different command stream).

For custom memory command streams originating from Kernels, an API (see [subsubsection 2.6.2](#)) allows memory commands to be generated without explicit reference to their binary format. Its use is strongly recommended for new projects as it abstracts the detail of the command stream implementation, offers better performance and enables MaxCompiler to perform more compile-time analysis. Commands from other sources should conform to the specifications given in [subsubsection 2.8.1](#).

There are several rules that apply to commands:

- Commands are not executed until the respective stream data buffer has either enough space for read streams or enough data for write streams.
- Commands are atomic operations: once a command starts, it runs to completion before the next command can be started.
- For a specific memory read or write stream, commands to that stream are executed in the order they enter their respective command queue. Commands that are waiting for space or data block the stream.
- No ordering is guaranteed between different streams either from the same control group or different control groups.



Use custom memory control streams with caution: suboptimal addressing of the LMem can cause a major decrease in the performance of your design.

It is often simpler to generate a command stream from a separate Kernel to a computation Kernel as managing the stream control within the same Kernel can create convoluted Kernel code and has the

potential to create a circular dependence between data streams in or out of the Kernel to LMem and the command stream output.

2.6.1 Memory Command Streams and Control Groups

To associate a memory command stream with a single memory stream, there is a variant of the `addStreamToOnCardMemory` method:

```
Stream addStreamToOnCardMemory(String name, Stream control_stream)
```

To create a memory control group associated with a memory command stream, there is a variant of `addMemoryControlGroup`:

```
MemoryControlGroup addMemoryControlGroup(String name, Stream control_stream)
```

[Figure 11](#) shows the LMem controller architecture with the same 5 streams as before in a single memory control group with a memory command stream generated in the CPU and transferred over PCI Express.


A memory control command has a **Stream Select** field because a memory command stream can be associated with either a single memory stream or a memory control group that can contain one or more streams.

For each memory control group, **Stream Select** numbering is independent and in the order: read streams followed by write streams. The numbering of streams is determined when the Manager graph is constructed. For a memory command stream associated with a single memory stream, the stream select number in the command should always be 1.

The stream select ID for a stream can be determined in the Manager using `getStreamIndexIdWithinGroup` with the stream name:

```
int MemoryControlGroup.getStreamIndexIdWithinGroup(String name)
```

The stream select ID is read by the memory control group to place the command in the command queue for the correct stream. The memory control group does not read any more commands from the incoming command stream if any of the command queues for the group are full.

 A single command stream for multiple memory streams should only be used where the data throughput is similar for all memory streams in the group, otherwise there is a risk of the design stalling when a command buffer becomes full.

2.6.2 Kernel API

`LMemCommandStream.makeKernelOutput` can be used within a Kernel to create an output stream that can be used as a custom memory command generator.

There are two versions of this method. The first uses separate streams for each part of the command:

```
void LMemCommandStream.makeKernelOutput(String output_name, DFEVar control, DFEVar address,  
    DFEVar size, DFEVar inc, DFEVar stream_num, DFEVar tag)
```




Figure 11: LMem controller architecture with a memory command stream associated with a memory control group.

The second uses a single `DFEStruct` stream containing the complete command command:

```
void LMemCommandStream.makeKernelOutput(String output_name, DFEVar control, DFEStruct command_struct)
```

The required `DFEStruct` type can be retrieved using:

```
LMemCommandStream.getLMemCommandDFEStructType()
```

The names of the arguments in the first version of `LMemCommandStream.makeKernelOutput` match the names of the fields in the `DFEStruct` for the second version. Each argument/field is described in [Table 1](#). The field widths in the `DFEStruct` must exactly match those shown in [Table 1](#), whereas the previous version automatically adjusts to narrower stream widths by padding as necessary.

A command may specify multiple bursts to read or write, with either contiguous or dispersed locations. A command includes arguments for the **Command Address** (`address`), **Command Size** (`size`) and **Command Increment** (`inc`) of the operation.

The value of `stream_num` should always be 0 if the command is associated with an individual stream or a control group containing only one stream.

Table 1: Memory Command Stream Components

Type	Argument/Field Name	Description	Valid Range
String	<code>output_name</code>	Name for the stream	n/a
<code>dfeBool()</code>	<code>control</code>	Control to enable or disable the stream in a cycle	<code>false</code> =Disabled <code>true</code> =Enabled
<code>dfeUInt(28)</code>	<code>address</code>	Start address in <i>bursts</i> for read or write command	0 to $2^{27} - 1$
<code>dfeUInt(8)</code>	<code>size</code>	Number of <i>bursts</i> to read or write	1 to 128 (0 and values greater than 128 are invalid)
<code>dfeUInt(7)</code>	<code>inc</code>	Number of <i>bursts</i> added to address after each burst	1 to 127 (0 is invalid)
<code>dfeUInt(4)</code>	<code>stream_num</code>	Selects stream to apply command to Command type (read or write) determined by memory stream type	X=0 to 14
<code>dfeBool()</code>	<code>tag</code>	Tags the command to raise an interrupt	<code>false</code> =No Interrupt <code>true</code> =Interrupt

The `tag` argument instructs the memory controller to raise an interrupt once the memory command has been executed. This allows the CPU to synchronize with the DFE at the point when all the data for a stream has been written to or read from the LMem.



It is recommended to tag only the final command in the memory command stream for a memory command group as there is no way to differentiate between interrupts raised by different tagged commands.

The CPU code can be set to wait on an interrupt raised by a custom memory command stream generator either in an engine interface or via the SLiC Interface in the CPU code itself:

```
void max_lmem_set_interrupt_on (max_actions_t *actions, const char *mem_stream_name)
```

```
EngineInterface.setLMemInterruptOn(String streamName);
```

2.7 Example 3: Custom Memory Command Stream

Example 3 implements the same functionality as Example 1, except that the streams between the LMem and the Kernel use custom memory command streams.

2.7.1 Kernel

[Listing 12](#) shows the Kernel source code for Kernel that adds two input streams and sends them to an output stream, and also generates the three custom memory command streams needed to control the LMem connected to these streams.

Two scalar inputs, one for the number of words in a burst and one for the total number of bursts, are passed into the Kernel to control a counter chain:

```
24 DFEVar totalBursts = io.scalarInput("totalBursts", dfeUInt(32));
25 DFEVar wordsPerBurst = io.scalarInput("wordsPerBurst", dfeUInt(32));
26
27 CounterChain chain = control.count.makeCounterChain();
28 DFEVar burstCount = chain.addCounter(totalBursts, 1);
29 DFEVar wordCount = chain.addCounter(wordsPerBurst, 1);
```

The input and output streams each transmit a 32-bit word on every cycle, but the command streams issue a new command only at the start of each burst. To synchronize their operation, the counter chain is used to control the output of all the command streams so that they are only enabled at the start of each burst.

The command streams for the inputs differ only in their read address, and simply read one burst at a time, with no increment and no interrupt.:

```
30 LMemCommandStream.makeKernelOutput("AcmdStream",
31     wordCount == 0,           // control
32     burstCount,              // address
33     constant.var(dfeUInt(8), 1), // size
34     constant.var(dfeUInt(1), 0), // inc
35     constant.var(dfeUInt(1), 0), // stream
36     constant.var(false));
37 LMemCommandStream.makeKernelOutput("BcmdStream",
38     wordCount == 0,           // control
39     totalBursts + burstCount, // address
40     constant.var(dfeUInt(8), 1), // size
41     constant.var(dfeUInt(1), 0), // inc
42     constant.var(dfeUInt(1), 0), // stream
43     constant.var(false));
```

The output command stream generates an interrupt when it reaches the last burst, as indicated by

Listing 12: Kernel demonstrating use of custom memory command streams (CmdStreamKernel.maxj)

```

1  /**
2   * Document: Manager Compiler Tutorial (maxcompiler-manager-tutorial.pdf)
3   * Chapter: 2      Example: 3      Name: Command Stream
4   * MaxFile name: CmdStream
5   * Summary:
6   *   Computes the sum of the two input streams and sends it to an output
7   *   stream. Also generates the three custom memory command streams needed to
8   *   control the LMem connected to these streams.
9   */
10 package cmdstream;
11
12 import com.maxeler.maxcompiler.v2.kernelcompiler.Kernel;
13 import com.maxeler.maxcompiler.v2.kernelcompiler.KernelParameters;
14 import com.maxeler.maxcompiler.v2.kernelcompiler.stdlib.LMemCommandStream;
15 import com.maxeler.maxcompiler.v2.kernelcompiler.stdlib.core.CounterChain;
16 import com.maxeler.maxcompiler.v2.kernelcompiler.types.base.DFEVar;
17
18 class CmdStreamKernel extends Kernel {
19
20     CmdStreamKernel(KernelParameters parameters) {
21         super(parameters);
22         DFEVar inB = io.input("inB", dfeUInt(32));
23         DFEVar inA = io.input("inA", dfeUInt(32));
24         DFEVar totalBursts = io.scalarInput("totalBursts", dfeUInt(32));
25         DFEVar wordsPerBurst = io.scalarInput("wordsPerBurst", dfeUInt(32));
26
27         CounterChain chain = control.count.makeCounterChain();
28         DFEVar burstCount = chain.addCounter(totalBursts, 1);
29         DFEVar wordCount = chain.addCounter(wordsPerBurst, 1);
30         LMemCommandStream.makeKernelOutput("AcmdStream",
31             wordCount === 0,           // control
32             burstCount,                // address
33             constant.var(dfeUInt(8), 1), // size
34             constant.var(dfeUInt(1), 0), // inc
35             constant.var(dfeUInt(1), 0), // stream
36             constant.var(false));
37         LMemCommandStream.makeKernelOutput("BcmdStream",
38             wordCount === 0,           // control
39             totalBursts + burstCount, // address
40             constant.var(dfeUInt(8), 1), // size
41             constant.var(dfeUInt(1), 0), // inc
42             constant.var(dfeUInt(1), 0), // stream
43             constant.var(false));
44         LMemCommandStream.makeKernelOutput("OcmdStream",
45             wordCount === 0,           // control
46             totalBursts * 2 + burstCount, // address
47             constant.var(dfeUInt(8), 1), // size
48             constant.var(dfeUInt(1), 0), // inc
49             constant.var(dfeUInt(1), 0), // stream
50             burstCount === (totalBursts - 1));
51
52         io.output("oData", inA+inB, dfeUInt(32));
53     }
54 }

```

the condition in its tag argument:

```

44     LMemCommandStream.makeKernelOutput("OcmdStream",
45         wordCount === 0,           // control
46         totalBursts * 2 + burstCount, // address
47         constant.var(dfeUInt(8), 1), // size
48         constant.var(dfeUInt(1), 0), // inc
49         constant.var(dfeUInt(1), 0), // stream
50         burstCount === (totalBursts - 1));

```

Listing 13: Manager demonstrating use of custom memory command streams (CmdStreamManager.maxj)

```

23 class CmdStreamManager extends CustomManager {
24
25     private static final String KERNEL_NAME = "CmdStreamKernel";
26     private static final CPUtypes TYPE = CPUtypes.INT32;
27
28     CmdStreamManager(EngineParameters engineParameters) {
29         super(engineParameters);
30         KernelBlock k = addKernel(new CmdStreamKernel(makeKernelParameters(KERNEL_NAME)));
31         debug.setDebugLevel(new DebugLevel() { { setHasStreamStatus(true); } });
32         DFELink fromcpu = addStreamFromCPU("fromcpu");
33         DFELink tocpu = addStreamToCPU("tocpu");
34
35         DFELink tolmem = addStreamToOnCardMemory("tolmem", MemoryControlGroup.MemoryAccessPattern.LINEAR_1D);
36         DFELink fromlmem = addStreamFromOnCardMemory("fromlmem", MemoryControlGroup.MemoryAccessPattern.LINEAR_1D);
37
38         tolmem <== fromcpu;
39         tocpu <== fromlmem;
40
41         DFELink inB = addStreamFromOnCardMemory("inB", k.getOutput("BcmdStream"));
42         DFELink inA = addStreamFromOnCardMemory("inA", k.getOutput("AcmdStream"));
43
44         k.getInput("inA") <== inA;
45         k.getInput("inB") <== inB;
46
47         DFELink oData = addStreamToOnCardMemory("oData", k.getOutput("OcmdStream"));
48         oData <== k.getOutput("oData");
49     }

```

2.7.2 Manager

The manager in this example differs from that of Examples 1 and 2 only insofar as the `addStream` methods are invoked with the name of a command stream generated by the kernel in some cases rather than a standard access pattern generator, as shown in [Listing 13](#).

The memory command streams are associated with streams from the LMem using a variant of the method `addStreamFromOnCardMemory`, then the LMem streams are connected to the inputs of the Kernel:

```

41     DFELink inB = addStreamFromOnCardMemory("inB", k.getOutput("BcmdStream"));
42     DFELink inA = addStreamFromOnCardMemory("inA", k.getOutput("AcmdStream"));
43
44     k.getInput("inA") <== inA;
45     k.getInput("inB") <== inB;

```

Likewise, the memory command stream for the output from the Kernel is associated with a stream to the LMem, which is then connected to the output of the Kernel:

```

47     DFELink oData = addStreamToOnCardMemory("oData", k.getOutput("OcmdStream"));
48     oData <== k.getOutput("oData");

```

There are engine interfaces for reading accessing the LMem from the CPU (shown in [Listing 14](#))

Listing 14: Engine interfaces for Manager demonstrating use of custom memory command streams (CmdStreamManager.maxj)

```

51  private static EngineInterface interfaceWrite(String name) {
52      EngineInterface ei = new EngineInterface(name);
53
54      InterfaceParam size = ei.addParam("size", TYPE);
55      InterfaceParam start = ei.addParam("start", TYPE);
56      InterfaceParam sizeInBytes = size * TYPE.sizeInBytes();
57
58      ei.setStream("fromcpu", TYPE, sizeInBytes);
59      ei.setLMemLinear("tolmem", start * TYPE.sizeInBytes(), sizeInBytes);
60      ei.ignoreAll(Direction.IN.OUT);
61      return ei;
62  }
63
64  // reads the data back to the CPU from the LMem
65  private static EngineInterface interfaceRead(String name) {
66      EngineInterface ei = new EngineInterface(name);
67
68      InterfaceParam size = ei.addParam("size", TYPE);
69      InterfaceParam start = ei.addParam("start", TYPE);
70      InterfaceParam sizeInBytes = size * TYPE.sizeInBytes();
71
72      ei.setLMemLinear("fromlmem", start * TYPE.sizeInBytes(), sizeInBytes);
73      ei.setStream("tocpu", TYPE, sizeInBytes);
74      ei.ignoreAll(Direction.IN.OUT);
75      return ei;
76  }
77
78  private static EngineInterface interfaceDefault() {
79      EngineInterface ei = new EngineInterface();
80
81      InterfaceParam N = ei.addParam("N", TYPE);
82      InterfaceParam burstSize = ei.addParam("burstSize", TYPE);
83      ei.setTicks(KERNEL_NAME, N);
84
85      ei.setScalar(KERNEL_NAME, "totalBursts", (N*(TYPE.sizeInBytes()))/burstSize);
86      ei.setScalar(KERNEL_NAME, "wordsPerBurst", burstSize/(TYPE.sizeInBytes()));
87
88      ei.setLMemInterruptOn("oData");
89      ei.ignoreAll(Direction.IN.OUT);
90      return ei;
91  }
92
93  public static void main(String[] args) {
94      CmdStreamManager m = new CmdStreamManager(new EngineParameters(args));
95      m.createSLiCInterface(interfaceRead("readLMem"));
96      m.createSLiCInterface(interfaceWrite("writeLMem"));
97      m.createSLiCInterface(interfaceDefault());
98
99      m.build();
100  }

```

and a default interface for running the Kernel:

```

95      m.createSLiCInterface(interfaceRead("readLMem"));
96      m.createSLiCInterface(interfaceWrite("writeLMem"));
97      m.createSLiCInterface(interfaceDefault());

```

In the default interface, parameters for the number of words in the stream and the burst size are

added, from which the scalar inputs to the Kernel are calculated:

```

78     private static EngineInterface interfaceDefault () {
79         EngineInterface ei = new EngineInterface();
80
81         InterfaceParam N    = ei.addParam("N", TYPE);
82         InterfaceParam burstSize = ei.addParam("burstSize", TYPE);
83         ei.setTicks(KERNEL_NAME, N);
84
85         ei.setScalar(KERNEL_NAME, "totalBursts", (N*(TYPE.sizeInBytes()))/burstSize);
86         ei.setScalar(KERNEL_NAME, "wordsPerBurst", burstSize/(TYPE.sizeInBytes()));
87
88         ei.setLMemInterruptOn("oData");
89         ei.ignoreAll (Direction.IN.OUT);
90         return ei;
91     }

```

The LMem interrupt is set to be raised from the output data stream from the Kernel:

```

88         ei.setLMemInterruptOn("oData");

```

2.7.3 CPU Application

In the CPU application, the data is loaded and read back from the LMem using the `writeLMem` and `readLMem` engine interfaces.

The burst size in bytes is read from the `.max` file:

```

60     int burstLengthInBytes = max.get_burst_size(maxfile, "cmd.tolmem");

```

To run the Kernel, the default engine interface is used with the parameters for the size of the stream in words and the burst size in bytes:

```

67     CmdStream(size, burstLengthInBytes);

```

2.8 Example 4: Custom Command Stream Using Structures

Example 4 is identical to Example 3, except that it uses a `DFEStruct` for specifying the memory commands. The Manager and CPU code are unchanged from Example 3. The Kernel is shown in [Listing 15](#).

In this example, the parameter `ACmdStream` is a `DFEStruct`:

```

35     DFEStruct AcmdStream = LMemCommandStream.getLMemCommandDFEStructType().newInstance(this);

```

The `DFEStruct` `AcmdStream` can be initialized using the named fields:

```

41     AcmdStream["address"] = burstCount;
42     AcmdStream["size"] = constant.var(dfeUInt(8), 1);
43     AcmdStream["inc"] = constant.var(dfeUInt(8), 0);
44     AcmdStream["stream"] = constant.var(dfeRawBits(15), one);
45     AcmdStream["tag"] = constant.var(false);

```


one is a bit vector given by:

```

37 Bits one = new Bits(15);
38 one.setBit(0, 1);
39 one.setOthers(0);

```

The output itself is declared with `AcmdStream` as an argument and the control stream as before:

```

46 LMemCommandStream.makeKernelOutput("AcmdStream", wordCount === 0, AcmdStream);

```

2.8.1 Binary Command Stream Format

Some legacy applications may use a standard 64-bit Kernel output for a memory command stream, where each command is in the format shown in [Table 2](#).

Table 2: Memory Command Stream Raw Data Format

Bits	Field Name	Description	Valid Range
27:0	Command Address	Start address in <i>bursts</i> for read or write command	0 to $2^{27} - 1$
31:28	Not used		
39:32	Command Size	Number of <i>bursts</i> to read or write	1 to 128 (0 and values greater than 128 are invalid)
46:40	Command Increment (Mode=0)	Number of <i>bursts</i> added to address after each burst	1 to 127 (0 is invalid)
46:40	Command Increment (Mode=1)	Number of <i>bursts</i> added to address after each burst ($X = 46:40$)	$2^9 * X$
47	Mode (see above)		0/1
48+(N-1):48	Stream Select	Selects stream to apply command to (<i>One-hot</i> encoding) Command type (read or write) determined by memory stream type	2^X $X=0$ to $N-1$ (0 is invalid)
62:48+N	Not used		
63	Tag	Tags the command to raise an interrupt	0=No Interrupt 1=Interrupt



It is not recommended to use a standard Kernel output for a memory command stream, as this is both error-prone and prevents MaxCompiler from performing some analysis on the command stream.

Listing 15: Kernel demonstrating use of custom memory command streams (DFEStructKernel.maxj)

```

1  /**
2   * Document: Manager Compiler Tutorial (maxcompiler-manager-tutorial.pdf)
3   * Chapter: 2      Example: 4      Name: DFESTruct
4   * MaxFile name: DFESTruct
5   * Summary:
6   *   Computes the sum of the two input streams and sends it to an output
7   *   stream. Also generates the three custom memory command streams needed to
8   *   control the LMem connected to these streams using DFESTructs.
9   */
10
11 package dfestruct;
12
13 import com.maxeler.maxcompiler.v2.kernelcompiler.Kernel;
14 import com.maxeler.maxcompiler.v2.kernelcompiler.KernelParameters;
15 import com.maxeler.maxcompiler.v2.kernelcompiler.stdlib.LMemCommandStream;
16 import com.maxeler.maxcompiler.v2.kernelcompiler.stdlib.core.CounterChain;
17 import com.maxeler.maxcompiler.v2.kernelcompiler.types.base.DFEVar;
18 import com.maxeler.maxcompiler.v2.kernelcompiler.types.composite.DFESTruct;
19 import com.maxeler.maxcompiler.v2.utils.Bits;
20
21 class DFESTructKernel extends Kernel {
22
23     DFESTructKernel(KernelParameters parameters) {
24         super(parameters);
25
26         DFEVar totalBursts = io.scalarInput("totalBursts", dfeUInt(32));
27         DFEVar wordsPerBurst = io.scalarInput("wordsPerBurst", dfeUInt(32));
28         CounterChain chain = control.count.makeCounterChain();
29         DFEVar burstCount = chain.addCounter(totalBursts, 1);
30         DFEVar wordCount = chain.addCounter(wordsPerBurst, 1);
31         DFEVar inB = io.input("inB", dfeUInt(32));
32         DFEVar inA = io.input("inA", dfeUInt(32));
33         DFESTruct BcmdStream = LMemCommandStream.getLMemCommandDFESTructType().newInstance(this);
34         DFESTruct OcmdStream = LMemCommandStream.getLMemCommandDFESTructType().newInstance(this);
35         DFESTruct AcmdStream = LMemCommandStream.getLMemCommandDFESTructType().newInstance(this);
36
37         Bits one = new Bits(15);
38         one.setBit(0, 1);
39         one.setOthers(0);
40
41         AcmdStream["address"] = burstCount;
42         AcmdStream["size"] = constant.var(dfeUInt(8), 1);
43         AcmdStream["inc"] = constant.var(dfeUInt(8), 0);
44         AcmdStream["stream"] = constant.var(dfeRawBits(15), one);
45         AcmdStream["tag"] = constant.var(false);
46         LMemCommandStream.makeKernelOutput("AcmdStream", wordCount === 0, AcmdStream);
47
48         BcmdStream["address"] = totalBursts + burstCount;
49         BcmdStream["size"] = constant.var(dfeUInt(8), 1);
50         BcmdStream["inc"] = constant.var(dfeUInt(8), 0);
51         BcmdStream["stream"] = constant.var(dfeRawBits(15), one);
52         BcmdStream["tag"] = constant.var(false);
53         LMemCommandStream.makeKernelOutput("BcmdStream", wordCount === 0, BcmdStream);
54
55         OcmdStream["address"] = totalBursts * 2 + burstCount;
56         OcmdStream["size"] = constant.var(dfeUInt(8), 1);
57         OcmdStream["inc"] = constant.var(dfeUInt(8), 0);
58         OcmdStream["stream"] = constant.var(dfeRawBits(15), one);
59         OcmdStream["tag"] = burstCount === (totalBursts - 1);
60         LMemCommandStream.makeKernelOutput("OcmdStream", wordCount === 0, OcmdStream);
61
62         io.output("oData", inA+inB, dfeUInt(32));
63     }
64 }

```

3 MaxRing

The MaxRing interconnect allows data to be transferred at high speed directly between DFEs connected via a cable between MaxCards in a multi-card Maxeler installation. Each MaxCard in the system has a direct bidirectional connection to up to two other MaxCards, as shown in [Figure 12](#).




Figure 12: MaxRing connecting multiple MaxCards together directly.

3.1 Adding MaxRing Links to the Manager

The Manager Compiler allows full use of both MaxRing board interconnects on MAX2, Vectis and Coria and the inter-DFE link on the MAX2.

A bi-directional MaxRing link is declared in the Manager using `addMaxRingBidirectionalStream`, which returns a `MaxRingBidirectionalStream` object:

```
MaxRingBidirectionalStream addMaxRingBidirectionalStream(String name, MaxRingConnection connection)
```

For Vectis and Coria, there is one user DFE per card and each card can be connected to up to two other cards via MaxRing. For these DFEs, available connection types are `MAXRING_A` and `MAXRING_B`.

On a MAX2 card, each DFE is directly connected to the other DFE on the card and can be connected to another card via MaxRing. Available connection types on the MAX2 are `DFE_ON_LOCAL_CARD` and `DFE_ON_REMOTE_CARD`.

The returned `MaxRingBidirectionalStream` object has an input stream for the outgoing data and an output stream for the incoming data from the other DFE:

```
Stream MaxRingBidirectionalStream.getStreamToRemoteDFE()
Stream MaxRingBidirectionalStream.getStreamFromRemoteDFE()
```

3.2 Multi-DFE Example

Example 1 demonstrates the use of MaxRing between two Vectis DFEs. The same simple Kernel that adds one to an input stream and writes the result to an output stream is loaded into the DFE on each card. The output of the Kernel is connected to the output onto MaxRing link. A multiplexer is used to switch the input to the Kernel between a CPU input and input from the MaxRing link. A demultiplexer is used to switch the input from the MaxRing link between the Kernel input and output to the CPU.

[Figure 13](#) shows the Manager graph for this example duplicated to show the flow of data between the two DFEs. The multiplexer and demultiplexer in DFE 1 are used to bypass the Kernel for the data coming back from the Kernel in DFE 2.

The source code for the Manager is shown in [Listing 16](#). The bidirectional stream is defined to connect to MaxRing:

```
35 MaxRingBidirectionalStream maxRingStream = addMaxRingBidirectionalStream(
36     "maxRingStream", Max3RingConnection.MAXRING_A);
```

The output of the Kernel is connected to the outbound stream of the bidirectional stream:

```
38 maxRingStream.getLinkToRemoteDFE() <== k.getOutput("oData");
```

The input from the bidirectional stream is connected to a demultiplexer, which selects whether the data should be passed to the Kernel input or to the CPU output:

```
40 Demux bypassSwitch = demux("bypassSwitch");
41 tocpu <== bypassSwitch.addOutput("tocpu");
42 DFELink toKernel = bypassSwitch.addOutput("toKernel");
43 bypassSwitch.getInput() <== maxRingStream.getLinkFromRemoteDFE();
```

A multiplexer selects the input for the Kernel from the CPU input and the input from MaxRing:

```
45 Mux inputSwitch = mux("inputSwitch");
46 inputSwitch.addInput("fromcpu") <== fromcpu;
47 inputSwitch.addInput("fromMaxRing") <== toKernel;
48 k.getInput("iData") <== inputSwitch.getOutput();
```

The significant section of the CPU code is shown in [Listing 17](#).

An Advanced Static actions array is used to hold the actions for each device

```
55 MaxRing_actions_t *actions[2];
56 MaxRing_actions_t interface_actions[2];
```

The actions for the Kernel in the first device, designated right, are set up to get input from the CPU and pass the output from the second device back to the CPU:

```
58 // Right
59 interface_actions[0].routing_string
60     = "fromcpu -> inputSwitch, bypassSwitch -> tocpu";
61 interface_actions[0].instream.fromcpu = iData;
62 interface_actions[0].outstream.tocpu = oData;
63 interface_actions[0].param.dataSize = dataSize;
64 interface_actions[0].ticks.MaxRingKernel = dataSize;
65 actions[0] = &interface_actions[0];
```

The actions for the Kernel in the second device, designated left, is set up to receive its input from

MaxRing, and the input and output streams are set to NULL:

```
67 // Left
68 interface_actions [1]. routing_string
69 = "fromMaxRing -> inputSwitch, bypassSwitch -> toKernel";
70 interface_actions [1]. instream_fromcpu = NULL;
71 interface_actions [1]. outstream_tocpu = NULL;
72 interface_actions [1]. param_dataSize = 0;
73 interface_actions [1]. ticks_MaxRingKernel = dataSize;
74 actions[1] = &interface_actions [1];
```

The same maxfile is loaded into two DFEs in a DFE array:

```
77 max_file_t *maxfile = MaxRing_init();
78 max_engarray_t *array = max_load_array(maxfile, 2, "*");
```

The the array of actions is then run on the DFE array, which loads the settings to the DFEs and streams data to and from the left device:

```
80 MaxRing_run_array(array, actions);
```




Figure 13: MaxRing example Manager graph showing the flow of data between the two DFEs

Listing 16: Example Manager showing inter-DFE communications (MaxRingManager.maxj).

```

1  /**
2   * Document: Manager Compiler Tutorial (maxcompiler-manager-tutorial.pdf)
3   * Chapter: 3      Example: 1      Name: MaxRing
4   * MaxFile name: MaxRing
5   * Summary:
6   *   Create a setup with two maxring-connected dataflow engines each with a mux
7   *   with a "fromcpu" and "frommaxring" port and a demux with a "tocpu" and
8   *   "tokernel" port.
9   */
10
11 package maxring;
12
13 import com.maxeler.maxcompiler.v2.build.EngineParameters;
14 import com.maxeler.maxcompiler.v2.managers.custom.CustomManager;
15 import com.maxeler.maxcompiler.v2.managers.custom.DFELink;
16 import com.maxeler.maxcompiler.v2.managers.custom.blocks.Demux;
17 import com.maxeler.maxcompiler.v2.managers.custom.blocks.KernelBlock;
18 import com.maxeler.maxcompiler.v2.managers.custom.blocks.Mux;
19 import com.maxeler.maxcompiler.v2.managers.custom.stdlib.Max3RingConnection;
20 import com.maxeler.maxcompiler.v2.managers.custom.stdlib.MaxRingBidirectionalStream;
21 import com.maxeler.maxcompiler.v2.managers.engine_interfaces.CPUTypes;
22 import com.maxeler.maxcompiler.v2.managers.engine_interfaces.EngineInterface;
23 import com.maxeler.maxcompiler.v2.managers.engine_interfaces.InterfaceParam;
24
25 class MaxRingManager extends CustomManager {
26
27     MaxRingManager(EngineParameters engineParameters) {
28         super(engineParameters);
29         KernelBlock k = addKernel(
30             new MaxRingKernel(makeKernelParameters("MaxRingKernel")));
31
32         DFELink fromcpu = addStreamFromCPU("fromcpu");
33         DFELink tocpu = addStreamToCPU("tocpu");
34
35         MaxRingBidirectionalStream maxRingStream = addMaxRingBidirectionalStream(
36             "maxRingStream", Max3RingConnection.MAXRING_A);
37
38         maxRingStream.getLinkToRemoteDFE() <== k.getOutput("oData");
39
40         Demux bypassSwitch = demux("bypassSwitch");
41         tocpu <== bypassSwitch.addOutput("tocpu");
42         DFELink toKernel = bypassSwitch.addOutput("toKernel");
43         bypassSwitch.getInput() <== maxRingStream.getLinkFromRemoteDFE();
44
45         Mux inputSwitch = mux("inputSwitch");
46         inputSwitch.addInput("fromcpu") <== fromcpu;
47         inputSwitch.addInput("fromMaxRing") <== toKernel;
48         k.getInput("iData") <== inputSwitch.getOutput();
49     }
50
51     static EngineInterface interfaceDefault () {
52         EngineInterface ei = new EngineInterface();
53         InterfaceParam size = ei.addParam("dataSize", CPUTypes.INT32);
54         ei.setStream("fromcpu", CPUTypes.UINT32, size * CPUTypes.UINT32.sizeInBytes());
55         ei.setStream("tocpu", CPUTypes.UINT32, size * CPUTypes.UINT32.sizeInBytes());
56         return ei;
57     }
58
59     public static void main(String[] args) {
60         EngineParameters engineParameters = new EngineParameters(args);
61         MaxRingManager m = new MaxRingManager(engineParameters);
62         m.createSLiCInterface(interfaceDefault());
63         m.build();
64     }
65 }

```

Listing 17: Snippet of CPU code showing inter-DFE communications (MaxRingCpuCode.c).

```

43 int main()
44 {
45     const int dataSize = 384;
46     size_t sizeBytes = dataSize * sizeof(uint32_t);
47     uint32_t *iData = malloc(sizeBytes);
48     uint32_t *oData = malloc(sizeBytes);
49     uint32_t *expected = malloc(sizeBytes);
50
51     generateInputData(dataSize, iData);
52
53     MaxRingCPU(dataSize, iData, expected);
54
55     MaxRing_actions_t *actions[2];
56     MaxRing_actions_t interface_actions[2];
57
58     // Right
59     interface_actions[0].routing_string
60         = "fromcpu -> inputSwitch, bypassSwitch -> tocpu";
61     interface_actions[0].instream.fromcpu = iData;
62     interface_actions[0].outstream.tocpu = oData;
63     interface_actions[0].param.dataSize = dataSize;
64     interface_actions[0].ticks.MaxRingKernel = dataSize;
65     actions[0] = &interface_actions[0];
66
67     // Left
68     interface_actions[1].routing_string
69         = "fromMaxRing -> inputSwitch, bypassSwitch -> toKernel";
70     interface_actions[1].instream.fromcpu = NULL;
71     interface_actions[1].outstream.tocpu = NULL;
72     interface_actions[1].param.dataSize = 0;
73     interface_actions[1].ticks.MaxRingKernel = dataSize;
74     actions[1] = &interface_actions[1];
75
76     printf("Running DFE.\n");
77     max_file_t *maxfile = MaxRing_init();
78     max_engarray_t *array = max_load_array(maxfile, 2, "*");
79
80     MaxRing_run_array(array, actions);
81
82     max_unload_array(array);
83     max_file_free(maxfile);
84
85     int status = check(dataSize, expected, oData);
86     if (status)
87         printf("Test failed.\n");
88     else
89         printf("Test passed OK!\n");
90
91     return status;
92 }

```


4 Build Configuration

In addition to connecting together Kernels and IO, Managers control the build process, which includes running third-party tools for the production of a DFE bitstream.

4.1 The Build Process

All Managers, including Custom Managers and the Standard Manager, extend the `maxcompiler.v1.managers.DFEManager` class which provides several methods.

The `build` method launches the build process:

```
abstract void build()
```

`build` can be called only once.

`logMsg` and `logWarning` allow you to log messages during the build process that are output in the `_build.log` file in the build directory:

```
void logMsg(String msg, Object... args)
void logWarning(String msg, Object... args)
```

Logging build messages in this way is preferable to printing directly to the console as these messages are saved for reference. Messages are formatted using a `printf`-like format.

You can specify named integer constants to be written into the `.max` file and read by the CPU code:

```
void addMaxFileConstant(String name, int value)
```

Note that this does not get built into the DFE in any way: it is purely for sharing information between the DFE and CPU code build environments. The `MaxCompilerRT` function for accessing these constants is:

```
int max_get_constant_from_maxfile(const max_maxfile_t *maxfile, const char *name);
```

4.2 Build Configuration Objects

`BuildConfig` objects are useful for controlling the configuration of the build process.

```
BuildConfig getBuildConfig()
void setBuildConfig(BuildConfig build_config)
```

4.2.1 Build Effort

Build effort tells the third party tools how much effort to put into trying to find an implementation of the circuit in the DFE to meet the design requirements (clock speed and area):

```
void setBuildEffort(BuildConfig.Effort effort)
```

The options available are `HIGH`, `LOW`, `MEDIUM`, `VERY_HIGH`. Though it may be tempting to always run with high effort levels, builds can take a long time when constraints are tight, so lower effort levels are useful for iterative test and optimization.

4.2.2 Build Level

Build level tells MaxCompiler up to which stage to run the build process:

```
void setBuildLevel(BuildConfig.Level level)
```

By default, MaxCompiler runs the complete build process and produce a .max file. Options available are:

- FULL_BUILD (default) runs the complete process
- COMPILE_ONLY stops after producing the VHDL output from MaxCompiler
- SYNTHESIS compiles the VHDL output
- MAP maps the synthesized design to components in the DFE
- PAR places and routes the design for the DFE, producing a bit stream

Levels other than FULL_BUILD are typically only useful when debugging a build-related problem.

4.2.3 Multi-Pass Place and Route

Multi-pass Place and Route (MPPR) is the term used for automatically running the place and route process on the same input design multiple times with different starting conditions in order to see which run gives the best results. `setMPPRCostTableSearchRange` instructs the Xilinx map and place and route tools to use a range of “cost tables” to initialize a multi-pass run:

```
void setMPPRCostTableSearchRange(int min, int max)
```

The number corresponds to a cost table index and results in different place and route strategies.

`setEnableTimingAnalysis` enables the output of a timing report by the place and route tools which can be used to identify timing issues which may help when optimizing the design:

```
void setEnableTimingAnalysis(boolean v)
```

5 Custom HDL Manager Blocks

For some specialized projects, you may need to integrate your own or third-party IP blocks written in another language into a MaxCompiler design. MaxCompiler allows the direct instantiation of VHDL or Verilog source code and compiled netlists as Manager blocks. These blocks can connect to other Manager blocks via streams and make use of the scalar IO and mapped memory APIs from the CPU.

MaxCompiler also provides an interface for running ModelSim to simulate the entire design. This includes the capability to read and write PCI stream data into the DFE, set scalar inputs and write to the mapped memory bus.

★ If developing a Manager block from scratch, it is recommended to use a Manager State Machine, as described in the State Machine Tutorial, as these are more tightly integrated into MaxCompiler.

★ If editing any HDL source outside of MaxIDE, you need to refresh or clean the project before rebuilding it to include your changes.

5.1 Overview

Integration of an IP block into a Manager requires three components:

- A custom HDL node to define the interface between the HDL block and MaxCompiler.
- The HDL block with a top-level that defines MaxCompiler inputs and outputs.
- A custom Manager that instantiates the custom HDL node and connects any stream inputs and outputs.

Example 1 is used in this overview to demonstrate the concepts and features being introduced. This example uses stream inputs and outputs in VHDL and integrates these into a MaxCompiler project.

The example has one stream input and one stream output. The output (`count`) is a counter that counts from 0 up to the maximum value specified by the input (`max`), at which point it holds the value for a number of output values before it counts back down to 0 again. It then repeats the cycle. It outputs a new value for the counter every time it receives an input. If the current counter value is larger than the current maximum value from the input stream, then the counter is set to this maximum value for the next output and held.

5.1.1 The Custom HDL Node

A custom HDL node defines the interface between MaxCompiler and an external IP block. The string names of all of the clock, reset, input and output signals in the custom HDL node match the names of the ports declared in the HDL code itself.

The source code for the custom HDL node used in Example 1 is shown in [Listing 18](#).

Listing 18: Custom HDL Node wrapper for a VHDL counter (SimpleHDLNode.maxj).

```

1  /**
2   * Document: Manager Compiler Tutorial (maxcompiler-manager-tutorial.pdf)
3   * Chapter: 5      Example: 1      Name: Simple HDL
4   * MaxFile name: SimpleHDL
5   * Summary:
6   *   Custom HDL node that defines the interface between MaxCompiler and an
7   *   external IP block which implements a counter. The node has one stream
8   *   input and one stream output. The output (count) is a counter that counts
9   *   from 0 up to the maximum value specified by the input (max), at which point
10  *   it holds the value for a number of output values before it counts back down
11  *   to 0 again. It then repeats the cycle.
12  */
13  package simplehdl;
14
15  import com.maxeler.maxcompiler.v2.managers.custom.CustomManager;
16  import com.maxeler.maxcompiler.v2.managers.custom.blocks.CustomHDLNode;
17
18  /**
19   * Custom HDL node which includes some VHDL source.
20   */
21  final class SimpleHDLNode extends CustomHDLNode{
22      SimpleHDLNode(CustomManager manager, String instance_name) {
23          super(manager, instance_name, "simple_hdl");
24
25          CustomNodeClock clock = addClockDomain("clk");
26          clock.setNeedsReset("rst");
27
28          addInputStream("max", 32, clock, CustomNodeFlowControl.PULL, 1);
29          addOutputStream("count", 32, clock, CustomNodeFlowControl.PUSH, 2);
30
31          addVHDLSource("SimpleHDLSource.vhdl", false);
32      }
33  }

```

A node inherits from CustomHDLNode:

```

21  final class SimpleHDLNode extends CustomHDLNode{

```

The constructor calls the superclass constructor with the Custom Manager instance, a string name for this instance of the node and a string which is the name of the top-level entity in the VHDL, in this case "simple_hdl":

```

22      SimpleHDLNode(CustomManager manager, String instance_name) {
23          super(manager, instance_name, "simple_hdl");

```

The example has a single clock domain called clock, with a clock signal called "clk" and a reset signal called "rst":

```

25          CustomNodeClock clock = addClockDomain("clk");
26          clock.setNeedsReset("rst");

```

Clocks and resets are described in more detail in [subsection 5.3](#).

There are two types of stream input and output interface:

- Push: The source indicates that data is ready and requires that the data be accepted by the sink.
- Pull: The sink requests data from the source.

The signals and protocol for stream inputs and outputs are described in more detail in [subsection 5.4](#).

The custom HDL node for this example has a pull input called "max", which is declared to be 32-bits wide, in the clock domain `clock`, a pull interface and to have a latency of 1:

```
28 addInputStream("max", 32, clock, CustomNodeFlowControl.PULL, 1);
```

Likewise, the node has a push output, called "count", which is declared to be 32-bits wide, in the clock domain `clock`, a push interface and to have a latency of 2. The stall latency is 2 because the stall signal is registered in the HDL to improve timing:

```
29 addOutputStream("count", 32, clock, CustomNodeFlowControl.PUSH, 2);
```

Finally, the VHDL source code is included:

```
31 addVHDLSource("SimpleHDLSource.vhdl", false);
```

5.1.2 The VHDL Source

[Listing 19](#) and [Listing 20](#) show the VHDL source for this example. The names of all of the inputs and outputs of this entity match the names used in the custom HDL node declaration (see [Listing 18](#)).

The entity for this counter is called `simple_hdl`:

```
11 entity simple_hdl is
```

Listing 19: Counter implemented in VHDL with a MaxCompiler pull input and push output (SimpleHDL-Source.vhdl).

```

7  library ieee;
8  use ieee.std_logic_1164.all;
9  use ieee.numeric_std.all;
10
11  entity simple_hdl is
12  port (
13      -- external IP block can have any number of clock domains
14      -- each streaming interface is synchronous to one of the clock domains
15      -- each clock domain has a synchronous reset (controllable by host software)
16      clk : in std_logic;
17      rst : in std_logic;
18
19      -- pull input streaming interface "max" (synchronous to clock)
20      max_empty : in std_logic;
21      max_almost_empty : in std_logic;
22      max_read : out std_logic;
23      max_data : in std_logic_vector (31 downto 0);
24
25      -- push output streaming interface "count" (synchronous to clock)
26      count_valid : out std_logic;
27      count_stall : in std_logic;
28      count_data : out std_logic_vector (31 downto 0)
29  );
30  end entity simple_hdl;
31
32  architecture rtl of simple_hdl is
33      signal counter : unsigned(31 downto 0) := (others => '0');
34      signal hold_counter : unsigned(31 downto 0) := (others => '0');
35      constant hold_count : integer := 2;
36      signal data_ready : std_logic := '0';
37      signal output_data : unsigned(31 downto 0) := (others => '0');
38      signal output_valid : std_logic := '0';
39      signal stall_reg : std_logic := '1';
40      type MODE_TYPE is ( COUNTING_UP, COUNTING_DOWN, HOLD );
41      signal mode : MODE_TYPE;
42  begin

```

Listing 20: Counter implemented in VHDL with a MaxCompiler pull input and push output (SimpleHDL-Source.vhdl).

```

43
44      -- set the read signal if the input is not empty and the output is not stalled
45      max_read <= not max_empty and not stall_reg;
46
47      counter_process : process(clk)
48      begin
49          if rising_edge(clk) then
50              if rst = '1' then
51                  counter <= (others => '0');
52                  hold_counter <= (others => '0');
53                  data_ready <= '0';
54                  output_data <= (others => '0');
55                  output_valid <= '0';
56                  stall_reg <= '1';
57                  mode <= COUNTING_UP;
58              else
59                  -- we will only have data if the input is not empty and the output is not stalled
60                  data_ready <= not max_empty and not stall_reg;
61
62                  stall_reg <= count_stall;
63                  output_valid <= '0';
64                  if (data_ready = '1') then
65                      counter <= counter;
66                      case mode is
67                          when COUNTING_UP =>
68                              if counter = unsigned(max_data) then
69                                  mode <= HOLD;
70                              else
71                                  if counter > unsigned(max_data) then
72                                      counter <= unsigned(max_data);
73                                      mode <= HOLD;
74                                  else
75                                      counter <= counter + 1;
76                                  end if;
77                              end if;
78                          when COUNTING_DOWN =>
79                              if counter = 0 then
80                                  counter <= counter + 1;
81                                  mode <= COUNTING_UP;
82                              else
83                                  counter <= counter - 1;
84                              end if;
85                          when others =>
86                              if hold_counter = hold_count then
87                                  hold_counter <= (others => '0');
88                                  mode <= COUNTING_DOWN;
89                              else
90                                  hold_counter <= hold_counter+1;
91                              end if;
92                          end case;
93                      output_valid <= '1';
94                      output_data <= counter;
95                  end if;
96              end if;
97          end if;
98      end process;
99
100      -- pass on the registered values of the outputs
101      count_valid <= output_valid;
102      count_data <= std_logic_vector(output_data);
103  end rtl;

```

5 Custom HDL Manager Blocks

This example has a single clock domain, with a clock input called `clk` and a reset called `rst`:

```
16     clk : in std_logic ;
17     rst : in std_logic ;
```

The signals for the input stream all have the name `max_` prepended to the name of the individual signal:

```
19     -- pull input streaming interface "max" (synchronous to clock)
20     max_empty : in std_logic ;
21     max_almost_empty : in std_logic ;
22     max_read : out std_logic ;
23     max_data : in std_logic_vector (31 downto 0);
```

Likewise, the signals for the output stream all have the name `count` prepended to the name of the individual signal:

```
26     count_valid : out std_logic ;
27     count_stall : in std_logic ;
28     count_data : out std_logic_vector (31 downto 0)
```

The architecture of `simple_hdl` updates the counter whenever there is data at the input and the output is not stalled.

5.1.3 The Manager

The java source for the Custom Manager is shown in [Listing 21](#).

The Manager instantiates an instance of the custom HDL node and wraps it in a Manager block:

```
24     CustomHDLNode hdlNode = new SimpleHDLNode(this, "simpleHDLNode");
25     CustomHDLBlock hdlBlock = addCustomHDL(hdlNode);
```

IO is then connected to this Manager block in the same way as other Manager blocks:

```
27     hdlBlock.getInput("max") <== addStreamFromCPU("max");
28     addStreamToCPU("count") <== hdlBlock.getOutput("count");
```

5.1.4 The Testbench

The Java source for running the simulation, abridged to show the relevant code, is shown in [Listing 22](#).

The simulation runner creates an instance of the custom Manager with a target of HDL simulation:

```
35     EngineParameters engineParameters = new EngineParameters(
36         "SimpleHDLsim", BOARDMODEL, Target.HDL.SIM);
37     SimpleHDLManager m = new SimpleHDLManager(engineParameters);
```

It then adds a build manager for a full build, which includes compiling the VHDL source:

```
38     m.setBuildConfig(new BuildConfig(Level.FULL.BUILD));
```

A testbench called `sim` is created:

```
42     HDLTestBench sim = m.getHDLTestBench();
```


5 Custom HDL Manager Blocks

The first step of the testbench is to reset the device, which passes the reset signal through to the included custom HDL node:

```
44     sim.resetDevice();
```

It then streams data to and from the device via the PCI Express bus:

```
46     sim.streamFromCPU("max", inDataPacked);
47
48     sim.streamToCPU("count", DATA_SIZE / 2);
49
50     sim.syncStreamFromCPU("max", 1000);
51     sim.syncStreamToCPU("count", 1000);
```

The source for this example has the GUI disabled, so running the test launches ModelSim, runs the simulation and closes ModelSim once the simulation is complete:

```
53     // Disable the ModelSim GUI
54     sim.setEnableSimGUI(false);
```

The test is run using `runTest()`:

```
56     // Run the simulation
57     sim.runTest();
```

If the ModelSim GUI is enabled, running the test launches the ModelSim GUI and the simulation can be run manually. [Figure 14](#) shows a screen-shot of the "sim" window in ModelSim showing the path to the top-level entity instantiated from the custom HDL node.

The Java process completes when ModelSim finishes and the data in the PCIe stream out of the design is read back:

```
59     List<Long> outDataPacked = sim.getOutputData("count");
```

5.2 Including IP Blocks

A custom HDL node can include IP blocks in three ways:

- `addVHDLSource(String name, boolean is_on_filesystem)`: adds VHDL source code.
- `addVerilogSource(String name, boolean is_on_filesystem)`: adds Verilog source code.
- `addNetlist(String name, boolean is_on_filesystem)`: adds an EDIF or Xilinx .ngc netlist.


In each case, the `is_on_filesystem` argument specifies whether this is an absolute path to the file on the file system (`is_on_filesystem==true`) or is in the source tree (`is_on_filesystem==false`).

Depending on the simulated DFE model your custom HDL block appears in the design hierarchy in the following location, where "CustomHDLNodeInstanceName" is the name of the instance of the custom HDL node declared in the Manager.

Vectis based DFEs:

```
max3boardtop->compute_top->wrapper->wrapper-entity->
    CustomHDLNodeInstanceName->external_vhdl_i
```

Coria based DFEs:



Instance	Design unit	Design unit type
max3boardtop	max3boardtop(maxdc)	Architecture
clock_gen_200	clock_reset_gen(rtl)	Architecture
clock_gen_250	clock_reset_gen(rtl)	Architecture
clock_gen_50	clock_reset_gen(rtl)	Architecture
interface_top	max3interfacefpgatop(maxdc)	Architecture
compute_top	compute(maxdc)	Architecture
wrapper	fpgawrapperentity_manager_compute_simplehdlhosts(maxdc)	Architecture
inst_ln11_basicsynchroniser	basic_synchroniser(rtl)	Architecture
inst_ln11_basicsynchroniser1	basic_synchroniser(rtl)	Architecture
inst_ln11_basicsynchroniser2	basic_synchroniser(rtl)	Architecture
sanityblock_i	sanityblock_cclk_stream(maxdc)	Architecture
stream_clock_gen_i	xilinxclockgenerator_200_100_stream(maxdc)	Architecture
inst_ln11_basicsynchroniser3	basic_synchroniser(rtl)	Architecture
inst_ln11_basicsynchroniser4	basic_synchroniser(rtl)	Architecture
inst_ln19_resetcontrol	reset_control(rtl)	Architecture
mappedelementswitch_i	mappedelementswitch_mappedregisters_mappedmemories_signalforwarding_ifp	Architecture
mappedregisterscontroller_i	mappedregisterscontroller_57(maxdc)	Architecture
mappedmemoriescontroller_i	mappedmemoriescontrollerdomain0_drp_domain0domain1_cclk_domain1(maxdc)	Architecture
signalforwardingadapter_i	mappedmemoriescontroller_stream_reset_memory_interrupt_crash_packet_sysm	Architecture
checksum_mem_drp	mappeddrp_addr_3c0000_checksummappeddrp(maxdc)	Architecture
wrapper_entity	manager_compute_simplehdlhosts(maxdc)	Architecture
simplehdlNode	manager_compute_simplehdlhosts_wrappernodeentity_simplehdlNode(maxdc)	Architecture
external_vhdl_i	simple_hdl(rtl)	Architecture
line_108	manager_compute_simplehdlhosts_wrappernodeentity_simplehdlNode(maxdc)	Process
line_109	manager_compute_simplehdlhosts_wrappernodeentity_simplehdlNode(maxdc)	Process
line_110	manager_compute_simplehdlhosts_wrappernodeentity_simplehdlNode(maxdc)	Process
line_111	manager_compute_simplehdlhosts_wrappernodeentity_simplehdlNode(maxdc)	Process
max	wrappernodeio_max(maxdc)	Architecture
count	wrappernodeio_count(maxdc)	Architecture
stream_1	manager_compute_simplehdlhosts_wrappernodeentity_stream_1(maxdc)	Architecture
stream_5	manager_compute_simplehdlhosts_wrappernodeentity_stream_5(maxdc)	Architecture
stream_14	manager_compute_simplehdlhosts_wrappernodeentity_stream_14(maxdc)	Architecture

Figure 14: Screen-shot of ModelSim showing the design hierarchy.

```
max4boardtop->inst_ln1049_hdltestbench->MAX4FabricTop_i->wrapper->
wrapper_entity->CustomHDLNodeInstanceName->external_vhdl_i
```

5.3 Clocks and Resets

A custom HDL node has one or more clock domains.

A clock domain is added to a custom HDL node using the method `addClockDomain`, with a name for the clock signal that matches the name of the signal in the VHDL:

```
CustomNodeClock addClockDomain(String name)
```

This returns a `CustomNodeClock` object that can be passed to other methods on the custom HDL node to associate interfaces with this clock domain.

A reset is added to a clock domain using the method `setNeedsReset` on a `CustomNodeClock` object, with a name for the reset signal that matches the name of the signal in the VHDL:

```
setNeedsReset(String reset.name)
```

Example 1 has a clock domain called `clock`, with a clock signal called `"clk"` and a reset signal called `"rst"`:

```
25 CustomNodeClock clock = addClockDomain("clk");
26 clock.setNeedsReset("rst");
```

5.3.1 Reset Behavior

The reset signal is generated in a 50 MHz clock domain in the Manager. This signal is then synchronized once for each clock domain in the design.

The reset signal is held high for 32 clock cycles of the 50 MHz domain.

5.4 Stream Interfaces

Stream interfaces are synchronous to a clock specified in the custom HDL node declaration.

There are two types of stream input and output interface:

- Push: The source indicates that data is ready and requires that the data be accepted by the sink.
- Pull: The sink requests data from the source.

5.4.1 Push IO

The control signals for a push input and output are shown in [Figure 15](#). The source sets the data and sets the valid signal to 1 on the same cycle and these must be read by the sink in the same cycle.



If the sink does not read the data when the valid signal is set to 1, then the data is lost.




Figure 15: Data and control signals for a push interface.




Figure 16: Timing diagram for a push interface with a latency of 0.

5.4.2 Stall Latency

Both push inputs and push outputs specify a stall latency. For an input, this is the number of data inputs that it can receive after the stall signal is set to 1. For an output, this is the number of data outputs that it produces after receiving the stall signal.

For a stall latency of 0, the valid signal must be set to 0 in the *same* clock cycle as the stall signal is set to 1. When the stall signal is set to 0, the source can start producing data in the same cycle.

[Figure 16](#) shows a timing diagram for a push interface with a latency of 0.

For a stall latency of N , the sink must be prepared to receive N more data items when the stall signal is set to 0.

[Figure 17](#) shows a timing diagram for a push interface with a latency of 1.

If a push input with a stall latency of N data items is connected to a push output specifying a stall latency of M data items and $M > N$, the Manager Compiler inserts buffering before the input to ensure that no data is dropped.

5.4.3 Pull IO

The control signals for a pull input and output are shown in [Figure 18](#).

The sink sets the read signal to 1 and the source responds *the following cycle* by setting the data. If the source sets the empty signal to 1, the sink must not request data (i.e. must set the read signal to 0) in the *same* cycle.




Figure 17: Timing diagram for a push interface with a latency of 1.




Figure 18: Data and control signals for a pull interface.

5.4.4 Almost Empty Signal

The source can set the almost empty signal to 1 to indicate that it is almost out of data. The **almost empty threshold** on an output defines the number of data items remaining at the source, below which the source sets the almost empty signal.

The almost empty threshold on an input defines the minimum number of remaining data items at the source that the sink requires when the signal is set. This can be used, for example, if the sink reads in bursts of a number of data items and therefore requires that at least the burst-size of data is available when it starts reading.



The default almost empty threshold is 1.

Figure 19 shows a timing diagram for a pull interface.

5.4.5 Pull to Push Example

Example 1 shows the use of a pull input and a push output in VHDL. Listing 19 and Listing 20 show the VHDL source for this example.

The entity for this counter is called `simple_hdl`:

```
11 entity simple_hdl is
```




Figure 19: Timing diagram for a pull interface.

This example has a single clock domain, with a clock input called `clk` and a reset called `rst`:

```
16  clk : in std_logic ;
17  rst : in std_logic ;
```

The ports for the input stream all have the name `max` prepended to the name of the individual signal:

```
19  -- pull input streaming interface "max" (synchronous to clock)
20  max_empty : in std_logic ;
21  max_almost_empty : in std_logic ;
22  max_read : out std_logic ;
23  max_data : in std_logic_vector (31 downto 0);
```

Likewise the ports for the output stream all have the name `count` prepended to the name of the individual signal:

```
26  count_valid : out std_logic ;
27  count_stall : in std_logic ;
28  count_data : out std_logic_vector (31 downto 0)
```

The stall signal is delayed for 1 cycle so that the output is not directly connected to the input as this might make it difficult to meet timing:

```
62  stall_reg <= count_stall;
```

A read from the pull input is requested only if the input is not empty and the output is not stalled:

```
45  max_read <= not max_empty and not stall_reg;
```

The process `counter_process` implements the counter logic. The status of the read request is registered using a signal:

```
60  data_ready <= not max_empty and not stall_reg;
```

The counter is then conditionally updated whenever new data was requested the previous cycle:

```
64     if (data_ready = '1') then
```

5.4.6 Selecting IO Types

You can choose the input and output types that are best suited to the IP block that you are integrating.

If the stall latencies between a push output and a push input don't match, then the Manager Compiler inserts extra buffering to ensure that no data is lost between the output and the input. Likewise, if the almost empty thresholds between a pull output and a pull input do not match, the Manager Compiler inserts extra buffering to ensure that the receiver gets its required almost empty latency. Where a push IO is connected to a pull IO, the Manager Compiler inserts an adapter and some buffering if required.

When choosing which IO type to use, consider the following guidelines:

- Is the IP block passive or active? For example, a FIFO would more naturally have a push input and a pull output. A decoder or encoder that produces a different amount of data than it consumes would more naturally have a pull input and a push output.
- Where are any buffers required in the system? Using a pull input removes the requirement for buffering data at an input in the design of an IP block and, likewise, using a push output removes the requirement for buffering data at an output in the design.

5.5 Simulating a Design

MaxCompiler includes the ability to drive a simulation of a full design using ModelSim.

5.5.1 Requirements

Mentor ModelSim DE 10.0a or greater is required to simulate a full MaxCompiler design in ModelSim.



See the MaxCompiler Install Guide for instructions on setting up ModelSim for use with Max-Compiler.

5.5.2 MaxCompiler Testbenches

The MaxCompiler HDLTestBench allows non-interactive driving of the HDL simulation. A simulation runner Java class is written to describe a sequence of interactions with the simulator which is then compiled into a script to drive the simulation.

Calling `runTest()` launches the simulation with this script and waits for the simulation to complete. When the simulation ends, `runTest()` returns and any output from PCI Express streams can be read in the Java.

5.5.3 Resetting the Device

Calling `resetDevice()` sends the reset signal to all the Manager blocks in a custom Manager, in the same way as calling `max_reset_device` in the host code.

5.5.4 Streaming Data in and out of the Simulation

Data is read from and written to PCI Express streams in 64-bit words. Streams that are of a different width must be packed into 64-bit words before being written into the stream and unpacked when read out.

Reading and writing of data to streams is asynchronous: the read or write set up via one method call, then the testbench can wait for the transfer to complete via another.

For data from the CPU to the DFE, the two methods are:

```
streamFromCPU(String name, List<Long> data)
syncStreamFromCPU(String name, int timeout)
```

For data from the DFE to the CPU, the two methods are:

```
streamToCPU(String name, int size.in.quads)
syncStreamToCPU(String name, int timeout)
```

Timeouts are specified as a number of clock cycles of the PCI Express clock.

After the simulation has completed, the data from an output stream can be read back, using `getOutputData`:

```
List<Long> getOutputData(String output.name)
```

5.5.5 Delays

There are two different methods of introducing delays in a testbench:

- `waitCycles(int num_cycles)`: Wait for a number of cycles of the PCI Express clock.
- `waitNanoSeconds(int time)`: Wait for a number of nanoseconds.

5.5.6 Simulation of LMem

Simulation of a full design includes simulation of the LMem controller and accurate simulation of the LMem itself. The LMem is only simulated if the MaxCompiler detects that the design makes use of it.



Simulating a design using LMem in ModelSim can take twenty minutes or more on a Vectis before the memory can be accessed, because the memory takes around 75 μ s of simulation time to be initialized (\sim 240 μ s on a MAX2).

To wait for a memory interrupt in the testbench, you can use `waitForMemoryInterrupt`, with a timeout specified in clock cycles:

```
waitForMemoryInterrupt(int timeout)
```

This does the same as calling `max_memory_stream_interrupt_any` followed by `max_wait_for_interrupt` in the host code.

5.5.7 Running ModelSim

By default, running the test launches ModelSim without the GUI, runs the simulation and closes ModelSim once the simulation is complete.

The ModelSim GUI can also be explicitly enabled and disabled:

```
setEnableSimGUI(boolean enabled)
```

If the ModelSim GUI is enabled, running the test launches the ModelSim GUI and the simulation must be run manually.

An assertion is made when the simulation completes successfully and the simulation ends with the following message:

```
VSIM 3> run -all  
# ** Failure: Finished!
```

If any PCIe stream synchronization or wait on a memory interrupt times out, then the simulation ends immediately with the following message:

```
# ** Failure: Failed to get interrupt(s).
```

Exiting ModelSim allows the Java process to complete and any data in PCIe streams out of the design is read back.

5.6 Scalar IO

Scalar input and outputs are used to transfer single values between the host and the HDL block. There is no handshaking of values in either direction and values are not restricted to being changed at any specific time. There is therefore the risk of reading unstable values in each direction.

5.6.1 Scalar Inputs

A scalar input is an asynchronous input that can be set from the host, therefore it should be registered one or more times before the data is used to avoid potentially introducing metastability into the design. This does not, however, eliminate the risk of reading the wrong value during transition, so the application must ensure that scalar input values are not changed while being read. Typically this is achieved by only setting scalar inputs when the Manager block is in a known, stable state, for example if there is no data streaming through the block. A robust method is to set the scalar input and then reset the design: the scalar input itself is not reset and is stable well before the Manager block comes out of reset (see [subsubsection 5.3.1](#)).

A scalar input is added to a custom HDL node using the method `addScalarInput`, with the name of the input and the width of the data:

```
addScalarInput(String name, int width)
```

The name of the input in the Java must match the name of the input in the HDL source.

Example 2 shows the use of a scalar input. The example extends the code from Example 1 by adding a scalar input called `hold_count` that sets the number of outputs that the maximum value of the counter should be held for.

5 Custom HDL Manager Blocks

The 32-bit scalar input is added in the custom HDL node:

```
28 addScalarInput("hold_count", 32);
```

This matches the input specified in the VHDL entity declaration:

```
25 hold_count : in std_logic_vector(31 downto 0);
```

An additional process clocks this input through a register before it is used in the main counter process:

```
49 scalar_register_process : process(clk)
50 begin
51     if rising_edge(clk) then
52         hold_count_reg <= unsigned(hold_count);
53     end if;
54 end process;
```

5.6.2 Scalar Outputs

A scalar output from the HDL block to the host is set synchronously to a clock domain of the HDL block: the Manager implements logic to avoid reading an unstable value. The Manager can, however, read the wrong value during a transition, so the application must ensure that the value is not changed while it is being read. Typically this is achieved by only reading back scalar outputs when the Manager block is in a known, stable state, for example if there is no data streaming through the block.

A scalar output is added to a custom HDL node using the method `addScalarOutput`, with the name of the output and the width of the data:

```
addScalarOutput(String name, int width)
```

The name of the output in the Java must match the name of the output in the HDL source.



You cannot read scalar outputs using the Java testbench API.

5.7 Mapped Memory Interface

The mapped memory interface is used for setting and reading back mapped memories in MaxCompiler designs, but the bus can be used for any purpose in a custom HDL component.

5.7.1 Signals and Timing

There is a mapped memory bus per clock domain. Each bus is a master-slave bus, where the Manager itself is the master and multiple Manager blocks can be slaves on the bus. There is a single 16-bit address bus and two data buses, one for read data and one for write data, both of which are 36 bits wide. The same signals are connected to every slave on the bus, with a unique enable signal per slave. The name of the per-slave enable signal has the string `mapped_mem_en_` prepended to a name given to the mapped memory bus in the custom HDL node declaration. [Figure 20](#) shows the mapped memory bus signals for two Manager blocks in the same clock domain.




Figure 20: Mapped memory bus for a single clock domain.

★ The `mapped_mem_data_out` and `mapped_mem_ack` signals from all Manager blocks in the same clock domain are ORed together, so a Manager block must always set these to 0 when not responding to a data request.

To read or write data from a particular Manager block, the Manager asserts the enable signal for that specific Manager block, along with the address, data and read/write enable signals. The Manager block must respond *two* or more cycles later by asserting the `mapped_mem_ack` signal, and the data in the case of a read, for a single cycle.

★ The `mapped_mem_ack` signal must not be asserted until at least 2 cycles after the read or write request.




Figure 21: Timing diagram for mapped memory read from the CPU.

The Manager reads or writes one word at a time and waits until it has received acknowledgment for each word before reading or writing another word to any of the Manager blocks connected to the bus.

Figure 21 shows a timing diagram for a read from the mapped memory bus.

Figure 22 shows a timing diagram for a write to the mapped memory bus.

5.7.2 Reading and Writing to the Bus

From the host, mapped memory is read and written using the normal SLiC API methods:

```
void max_set_mem_uint64t(max_actions_t *actions, const char *block_name, const char *mem_name, size_t index, uint64_t value);
void max_set_mem_double (max_actions_t *actions, const char *block_name, const char *mem_name, size_t index, double value);

void max_get_mem_uint64t(max_actions_t *actions, const char *block_name, const char *mem_name, size_t index, uint64_t *value);
void max_get_mem_double (max_actions_t *actions, const char *block_name, const char *mem_name, size_t index, double *value);
```

In simulation, a mapped memory can be set using the method `setMappedMemory` with the name of the mapped memory, the first address to set and a list of one or more values to set the contents:

```
setMappedMemory(String name, long addr, List<Long> data)
```

★ The 64-bit arguments for address and data are truncated to the appropriate width (16 bits for the address and 36 bits for the data).

For example, to set a single value of `0xdeadbeefL` at address 3:




Figure 22: Timing diagram for mapped memory write from the CPU.

```
sim.setMappedMemory("myManagerBlock.busName", 3, Arrays.asList(0xdeadbeefL));
```

Alternatively, to set a range of addresses with some data, starting at address 3:

```
List<Long> data = new ArrayList<Long>();
for (long i=0; i < 8; i++)
    data.add(i);

sim.setMappedMemory("myManagerBlock.busName", 3, data);
```

This sets the value at address 3 to 0, address 4 to 1, address 5 to 2, etc., up to address 11.



You cannot read mapped memories using the Java testbench API.

5.7.3 Mapped Memory Bus Example

Example 3 demonstrates the use of the mapped memory bus. This example uses writes to the mapped memory bus to stop and start an output stream and to set the output value of the stream. Mapped memory bus reads simply return back the read address as the output data.

Mapping the Ports The custom HDL node is shown in [Listing 23](#). The VHDL is split between [Listing 24](#) and [Listing 25](#).

5 Custom HDL Manager Blocks

The custom HDL node declares a clock called `clk` with a reset signal called `rst`:

```
18 CustomNodeClock m_clk;
19
20 m_clk = addClockDomain("clk");
21 m_clk.setNeedsReset("rst");
```

These match the clock and reset ports in the VHDL source:

```
16 clk : in std_logic ;
17 rst : in std_logic ;
```

The mapped memory bus is set to use this clock and given the name for the Manager block on the bus of example:

```
25 setMappedMemoryClock(m_clk);
26 addMappedMemoryInterface("example");
```

The mapped memory bus is made up of 7 ports in the VHDL entity, the first 6 of which have the same name for all Manager blocks:

```
23 mapped_mem_data_in : in std_logic_vector(35 downto 0);
24 mapped_mem_addr : in std_logic_vector(15 downto 0);
25 mapped_mem_wr_en : in std_logic ;
26 mapped_mem_rd_en : in std_logic ;
27 mapped_mem_ack : out std_logic ;
28 mapped_mem_data_out : out std_logic_vector(35 downto 0);
```

The last mapped memory port has a unique name for this custom HDL node, `mapped_mem_en_example` which is derived from the name of the mapped memory bus defined in the custom HDL node:

```
29 mapped_mem_en_example : in std_logic
```

The Read and Write Processes The example uses a set of registers to delay the responses to the read and write requests:

```
37 signal mapped_mem_wrack_reg : std_logic := '0';
38 signal mapped_mem_rdock_reg : std_logic := '0';
39 signal mapped_mem_ack_reg : std_logic := '0';
40
41 signal mapped_mem_data_out_reg : std_logic_vector(35 downto 0);
42 signal mapped_mem_data_out_reg_reg : std_logic_vector(35 downto 0);
```

There are three processes for this example:

- A process for handling the reads from the bus.
- A process for handling the writes to the bus.
- A process for delaying the acknowledgment of a read or a write and the setting of the data until the appropriate clock cycle.

The read process simply returns the address of the read request as the data whenever the read enable signal and Manager block enable signal are high:

```

55 process(clk)
56 begin
57     if (rising_edge(clk)) then
58         mapped_mem_rdack_reg <= '0';
59         mapped_mem_data_out_reg <= (others => '0');
60
61         if (rst = '1') then
62             -- If this Manager block is enabled and a read is requested
63             elsif (mapped_mem_en_example = '1' and mapped_mem_rd_en = '1') then
64                 mapped_mem_data_out_reg <= "00000000000000000000" & mapped_mem_addr;
65                 mapped_mem_rdack_reg <= '1';
66             end if;
67         end if;
68     end process;

```

When the write enable signal and Manager block enable signal are high, the write process either sets the output stream data or enables the stream, depending on the address:

```

71 process(clk)
72 begin
73     if (rising_edge(clk)) then
74         mapped_mem_wrack_reg <= '0';
75
76         if (rst = '1') then
77             output_enable <= '0';
78             output_value <= (others => '0');
79             -- If this Manager block is enabled and a write is requested
80             elsif (mapped_mem_en_example = '1' and mapped_mem_wr_en = '1') then
81                 case mapped_mem_addr is
82                     when "0000000000000000" =>
83                         -- Enable the output
84                         output_enable <= mapped_mem_data_in(0);
85                     when "0000000000000001" =>
86                         -- Set the output to the data from the mapped memory bus
87                         output_value <= mapped_mem_data_in(31 downto 0);
88                     when others =>
89                         null;
90                     end case;
91                 mapped_mem_wrack_reg <= '1';
92             end if;
93         end if;
94     end process;
95

```

The Simulation Testbench The testbench source is shown in [Listing 26](#).

The test first resets the device:

```

36 // Reset the device
37 sim.resetDevice();

```

The mapped memory bus is first used to set the value for the output stream to 0xdeadbeefL by sending that value to address 1:

```

41 // Set the output value
42 sim.setMappedMemory("hdl_node_mapped_mem_bus.example", 1, Arrays
43     .asList(testConstant));

```

Then the output stream is enabled by writing 1L to address 0:

```

44      // Start the output stream
45      sim.setMappedMemory("hdl_node_mapped_mem_bus.example", 0, Arrays
46          .asList(1L));

```

Running on a DFE From the VHDL listing, we see that when a reset is issued, the output-enable is turned off.

```

71  process(clk)
72  begin
73      if (rising_edge(clk)) then
74          mapped_mem_wrack_reg <= '0';
75
76          if (rst = '1') then
77              output_enable <= '0';
78              output_value <= (others => '0');
79              -- If this Manager block is enabled and a write is requested
80              elsif (mapped_mem_en_example = '1' and mapped_mem_wr_en = '1') then
81                  case mapped_mem_addr is
82                      when "0000000000000000" =>
83                          -- Enable the output
84                          output_enable <= mapped_mem_data_in(0);
85                      when "0000000000000001" =>
86                          -- Set the output to the data from the mapped memory bus
87                          output_value <= mapped_mem_data_in(31 downto 0);
88                      when others =>
89                          null;
90                      end case;
91
92                  mapped_mem_wrack_reg <= '1';
93              end if;
94          end if;
95      end process;

```

The default SLiC actions implicitly include a reset which we need to suppress for this example. Since that is not possible within the SLiC Basic Interface, the Dynamic Interface is used in the CPU code, and there is no SLiC engine interface built from the Manager code, `MappedMemBusHDLManager.maxj`.

The full CPU code listing is shown in [Listing 27](#).

The test first allocates memory for the data arrays and actions, initializes the `maxfile`, and allocates and loads the `maxfile` onto a DFE engine.

```

45      uint32_t *outputData = malloc(size * sizeof(uint32_t));
46      uint32_t *expectedData = malloc(size * sizeof(uint32_t));
47      uint64_t *mem = malloc(numMemRead * sizeof(uint64_t));
48
49      max_file_t *maxfile = MappedMemBusHDL_init();
50      max_engine_t *engine = max_load(maxfile, "*");
51      max_actions_t *actions;

```

Next the read-back operation of the VHDL is tested: the actions are initialized, and `NUM_MEM_READ` mapped-memory read commands are added to the actions. Note that a reset command is always implicitly added to the actions. The actions are then submitted to the DFE to be run, after which they

are freed.

```

53  actions = max_actions_init(maxfile, NULL);
54  for (int i = 0; i < numMemRead; i++) {
55      max_get_mem_uint64t(actions, "hdl_node_mapped_mem_bus", "example", i, &mem[i]);
56  }
57  max_run(engine, actions);
58  max_actions_free(actions);

```

The call used in this example to run the actions

```
max_run(max_engine_t *engine, max_actions_t *actions);
```

is a blocking call, and so when it returns, the mapped-memory values read from VHDL are available to be used. They are checked against their expected value; we recall that the VHDL read process simply returns the address of the read request as the data whenever the read enable signal and Manager block enable signal are high:

```

60  int status = 0;
61  for (int i = 0; i < numMemRead; i++) {
62      if (mem[i] != (uint64_t) i) {
63          fprintf(stderr, "error: expected %d.\n", i);
64          status = 1;
65      }
66  }

```

The VHDL write process is tested next. From the VHDL we see that the order in which the mapped-memories are written is critical: address 1 must be written first to set the output stream data, and then address 0 is written to enable the stream. The actions are initialized as before, but this time the function

```
max_disable_reset(max_actions_t *actions);
```

is called, to prevent the reset command from being issued. The mapped-memories are set in the correct order, and an output stream is queued to receive the data from the VHDL. As before, the actions are submitted to be run on the DFE, and then freed.

```

70  actions = max_actions_init(maxfile, NULL);
71  max_disable_reset(actions);
72  max_set_mem_uint64t(actions, "hdl_node_mapped_mem_bus", "example", 1, testValue);
73  max_set_mem_uint64t(actions, "hdl_node_mapped_mem_bus", "example", 0, 1);
74  max_queue_output(actions, "output", outputData, size * sizeof(uint32_t));
75  max_run(engine, actions);
76  max_actions_free(actions);

```

Finally, the data streamed into the `outputData` array from the VHDL is checked to ensure it matches the expected data.

```

78  status = status | check(outputData, expectedData, size);

```

Listing 21: Custom Manager that includes a custom HDL node (SimpleHDLManager.maxj).

```

1  /**
2   * Document: Manager Compiler Tutorial (maxcompiler-manager-tutorial.pdf)
3   * Chapter: 5      Example: 1      Name: Simple HDL
4   * MaxFile name: SimpleHDL
5   * Summary:
6   *   Manager design that creates an instance of the custom HDL node and
7   *   wraps it in a Manager block. All IO is between the CPU and the DFE.
8   */
9  package simplehdl;
10
11  import com.maxeler.maxcompiler.v2.build.EngineParameters;
12  import com.maxeler.maxcompiler.v2.managers.custom.CustomManager;
13  import com.maxeler.maxcompiler.v2.managers.custom.blocks.CustomHDLBlock;
14  import com.maxeler.maxcompiler.v2.managers.custom.blocks.CustomHDLNode;
15  import com.maxeler.maxcompiler.v2.managers.engine_interfaces.CPUTypes;
16  import com.maxeler.maxcompiler.v2.managers.engine_interfaces.EngineInterface;
17  import com.maxeler.maxcompiler.v2.managers.engine_interfaces.InterfaceParam;
18
19  class SimpleHDLManager extends CustomManager {
20
21      SimpleHDLManager(EngineParameters engineParameters) {
22          super(engineParameters);
23
24          CustomHDLNode hdlNode = new SimpleHDLNode(this, "simpleHDLNode");
25          CustomHDLBlock hdlBlock = addCustomHDL(hdlNode);
26
27          hdlBlock.getInput("max") <== addStreamFromCPU("max");
28          addStreamToCPU("count") <== hdlBlock.getOutput("count");
29      }
30
31      private static EngineInterface interfaceDefault () {
32          EngineInterface ei = new EngineInterface();
33
34          InterfaceParam n = ei.addParam("N", CPUTypes.INT);
35
36          ei.setStream("max", CPUTypes.UINT32, n * CPUTypes.UINT32.sizeInBytes());
37          ei.setStream("count", CPUTypes.UINT32, n * CPUTypes.UINT32.sizeInBytes());
38
39          return ei;
40      }
41
42      public static void main(String[] args) {
43          SimpleHDLManager m = new SimpleHDLManager(new EngineParameters(args));
44          m.createSLiCInterface(interfaceDefault());
45          m.build();
46      }
47
48
49  }

```

Listing 22: Simulation runner for the ModelSim simulation of the complete design using a custom HDL node (SimpleHDLSimRunner.maxj).

```

21  /*
22   * Simulation runner for ModelSim simulation of a complete device.
23   */
24  public class SimpleHDLSimRunner {
25
26      private static final int DATA_SIZE = 256;
27      private static final int holdCount = 2;
28
29      static int[] inData = new int[DATA_SIZE];
30      static ArrayList<Long> inDataPacked = new ArrayList<Long>();
31
32      private static final DFEModel BOARDMODEL = DFEModel.VECTIS;
33
34      public static void main(String args[]) {
35          EngineParameters engineParameters = new EngineParameters(
36              "SimpleHDLSim", BOARDMODEL, Target.HDL.SIM);
37          SimpleHDLManager m = new SimpleHDLManager(engineParameters);
38          m.setBuildConfig(new BuildConfig(Level.FULL_BUILD));
39
40          GenerateData();
41
42          HDLTestBench sim = m.getHDLTestBench();
43
44          sim.resetDevice();
45
46          sim.streamFromCPU("max", inDataPacked);
47
48          sim.streamToCPU("count", DATA_SIZE / 2);
49
50          sim.syncStreamFromCPU("max", 1000);
51          sim.syncStreamToCPU("count", 1000);
52
53          // Disable the ModelSim GUI
54          sim.setEnableSimGUI(false);
55
56          // Run the simulation
57          sim.runTest();
58
59          List<Long> outDataPacked = sim.getOutputData("count");
60
61          int[] outData = new int[DATA_SIZE];
62
63          for (int i = 0; i < DATA_SIZE; i += 2) {
64              outData[i] = (int) (outDataPacked[i / 2] & 0 xffffffl );
65              outData[i + 1] = (int) (outDataPacked[i / 2] >>> 32);
66          }
67
68          int status = test (inData, outData, holdCount);
69          if (status == 0)
70              m.logMsg("Test passed OK!");
71          else {
72              m.logMsg("Test failed!");
73              System.exit(status);
74          }
75      }

```

Listing 23: Custom HDL Node demonstrating the use of the mapped memory bus (MappedMemBusHDLNode.maxj).

```
1  /**
2   * Document: Manager Compiler Tutorial (maxcompiler-manager-tutorial.pdf)
3   * Chapter: 5
4   * Example: 3
5   * Summary:
6   *   Custom HDL Node demonstrating the use of the mapped memory bus.
7   */
8  package mappedmembushdl;
9
10 import com.maxeler.maxcompiler.v2.managers.custom.CustomManager;
11 import com.maxeler.maxcompiler.v2.managers.custom.blocks.CustomHDLNode;
12
13 class MappedMemBusHDLNode extends CustomHDLNode {
14
15     MappedMemBusHDLNode(CustomManager manager, String instance_name) {
16         super(manager, instance_name, "mapped_mem_hdl");
17
18         CustomNodeClock m_clk;
19
20         m_clk = addClockDomain("clk");
21         m_clk.setNeedsReset("rst");
22
23         addOutputStream("output", 32, m_clk, CustomNodeFlowControl.PUSH, 1);
24
25         setMappedMemoryClock(m_clk);
26         addMappedMemoryInterface("example");
27
28         addVHDLSource("MappedMemBusHDLSource.vhdl", false);
29     }
30 }
```

Listing 24: VHDL showing tyhe use of the mapped memory bus (MappedMemBusHDLSource.vhdl).

```

10 library ieee;
11 use ieee.std_logic_1164.all;
12 use ieee.numeric_std.all;
13
14 entity mapped_mem_hdl is
15     port (
16         clk : in std_logic;
17         rst : in std_logic;
18
19         output_valid : out std_logic;
20         output_stall : in std_logic;
21         output_data : out std_logic_vector(31 downto 0);
22
23         mapped_mem_data_in : in std_logic_vector(35 downto 0);
24         mapped_mem_addr : in std_logic_vector(15 downto 0);
25         mapped_mem_wr_en : in std_logic;
26         mapped_mem_rd_en : in std_logic;
27         mapped_mem_ack : out std_logic;
28         mapped_mem_data_out : out std_logic_vector(35 downto 0);
29         mapped_mem_en_example : in std_logic
30     );
31 end mapped_mem_hdl;
32
33 architecture arch of mapped_mem_hdl is
34     signal output_enable : std_logic := '0';
35     signal output_value : std_logic_vector(31 downto 0) := (others => '0');
36
37     signal mapped_mem_wrack_reg : std_logic := '0';
38     signal mapped_mem_rack_reg : std_logic := '0';
39     signal mapped_mem_ack_reg : std_logic := '0';
40
41     signal mapped_mem_data_out_reg : std_logic_vector(35 downto 0);
42     signal mapped_mem_data_out_reg_reg : std_logic_vector(35 downto 0);
43 begin
44
45     -- Only the the output as valid when the output is not stalled
46     output_valid <= output_enable and not output_stall;
47     output_data <= output_value;
48
49     -- Assign the delayed output signals to the output ports
50     mapped_mem_ack <= mapped_mem_ack_reg;
51     mapped_mem_data_out <= mapped_mem_data_out_reg_reg;

```

Listing 25: VHDL showing the use of the mapped memory bus (MappedMemBusHDLSource.vhdl).

```

52  -- Delay the output signals so that the response is written a cycle later
53
54  -- Process managing reads from the mapped memory bus
55  process(clk)
56  begin
57      if (rising_edge(clk)) then
58          mapped_mem_rdack_reg <= '0';
59          mapped_mem_data_out_reg <= (others => '0');
60
61          if (rst = '1') then
62              -- If this Manager block is enabled and a read is requested
63              elsif (mapped_mem_en_example = '1' and mapped_mem_rd_en = '1') then
64                  mapped_mem_data_out_reg <= "00000000000000000000" & mapped_mem_addr;
65                  mapped_mem_rdack_reg <= '1';
66              end if;
67          end if;
68      end process;
69
70  -- Process managing writes to the mapped memory bus
71  process(clk)
72  begin
73      if (rising_edge(clk)) then
74          mapped_mem_wrack_reg <= '0';
75
76          if (rst = '1') then
77              output_enable <= '0';
78              output_value <= (others => '0');
79              -- If this Manager block is enabled and a write is requested
80              elsif (mapped_mem_en_example = '1' and mapped_mem_wr_en = '1') then
81                  case mapped_mem_addr is
82                      when "0000000000000000" =>
83                          -- Enable the output
84                          output_enable <= mapped_mem_data_in(0);
85                      when "0000000000000001" =>
86                          -- Set the output to the data from the mapped memory bus
87                          output_value <= mapped_mem_data_in(31 downto 0);
88                      when others =>
89                          null;
90                  end case;
91
92                  mapped_mem_wrack_reg <= '1';
93              end if;
94          end if;
95      end process;
96
97  process(clk)
98  begin
99      if (rising_edge(clk)) then
100          if (rst = '1') then
101              mapped_mem_ack_reg <= '0';
102          else
103              -- Or the read and write ack signals together
104              mapped_mem_ack_reg <= mapped_mem_wrack_reg or mapped_mem_rdack_reg;
105              mapped_mem_data_out_reg <= mapped_mem_data_out_reg;
106          end if;
107      end if;
108  end process;
109 end arch;

```

Listing 26: Simulation test bench for mapped memory example (MappedMemBusHDLSimRunner.maxj).

```

19  /*
20   * Simulation runner for ModelSim simulation of a complete device.
21   */
22  public class MappedMemBusHDLSimRunner {
23
24      final static long testConstant = 0xdeadbeefL;
25
26      private static final DFEModel BOARDMODEL = DFEModel.VECTIS;
27
28      public static void main(String argv[]) {
29          EngineParameters engineParameters = new EngineParameters(
30              "MappedMemBusHDLExample3Sim", BOARDMODEL, Target.HDL.SIM);
31          MappedMemBusHDLManager m = new MappedMemBusHDLManager(engineParameters);
32          m.setBuildConfig(new BuildConfig(Level.FULL_BUILD));
33
34          HDLTestBench sim = m.getHDLTestBench();
35
36          // Reset the device
37          sim.resetDevice();
38
39          sim.streamToCPU("output", 10);
40
41          // Set the output value
42          sim.setMappedMemory("hdl_node_mapped_mem_bus.example", 1, Arrays
43              .asList(testConstant));
44          // Start the output stream
45          sim.setMappedMemory("hdl_node_mapped_mem_bus.example", 0, Arrays
46              .asList(1L));
47
48          sim.syncStreamToCPU("output", 1000);
49
50          // Disable the ModelSim GUI
51          sim.setEnableSimGUI(false);
52
53          // Run the simulation
54          sim.runTest();
55
56          List<Long> out_data = sim.getOutputData("output");
57
58          for (int i = 0; i < out_data.size(); i++) {
59              System.out.printf(
60                  "%08x %08x\n",
61                  (out_data[i] >>> 32),
62                  (out_data[i] & 0xffffffff));
63          }
64
65          int status = testData(out_data, testConstant);
66
67          if (status == 0)
68              m.logMsg("Test passed OK!");
69          else {
70              m.logMsg("Test failed!");
71              System.exit(status);
72          }
73      }

```

Listing 27: CPU code for running mapped memory example on DFE (MappedMemBusHDLcCpuCode.c).

```

18
19 void MappedMemBusHDLcCpu(int size, int testValue, uint32_t *dataOut)
20 {
21     for (int i = 0; i < size; i++) {
22         dataOut[i] = testValue;
23     }
24 }
25
26 int check(uint32_t *dataOut, uint32_t *expected, int size)
27 {
28     int status = 0;
29     for(int i = 1; i < (size-1); i++) {
30         if (dataOut[i] != expected[i]) {
31             fprintf (stderr, "Output data @ %d = %d (expected %d)\n",
32                     i, dataOut[i], expected[i]);
33             status = 1;
34         }
35     }
36
37     return status;
38 }
39
40 int main()
41 {
42     const int size = 384;
43     const int testValue = 0xdeadbeef;
44     const int numMemRead = 8;
45     uint32_t *outputData = malloc(size * sizeof(uint32_t));
46     uint32_t *expectedData = malloc(size * sizeof(uint32_t));
47     uint64_t *mem = malloc(numMemRead * sizeof(uint64_t));
48
49     max_file_t *maxfile = MappedMemBusHDL_init();
50     max_engine_t *engine = max_load(maxfile, "*");
51     max_actions_t *actions;
52
53     actions = max_actions_init(maxfile, NULL);
54     for (int i = 0; i < numMemRead; i++) {
55         max_get_mem_uint64t(actions, "hdl_node_mapped_mem_bus", "example", i, &mem[i]);
56     }
57     max_run(engine, actions);
58     max_actions_free(actions);
59
60     int status = 0;
61     for (int i = 0; i < numMemRead; i++) {
62         if (mem[i] != (uint64_t) i) {
63             fprintf (stderr, "error: expected %d.\n", i);
64             status = 1;
65         }
66     }
67
68     MappedMemBusHDLcCpu(size, testValue, expectedData);
69
70     actions = max_actions_init(maxfile, NULL);
71     max_disable_reset(actions);
72     max_set_mem_uint64t(actions, "hdl_node_mapped_mem_bus", "example", 1, testValue);
73     max_set_mem_uint64t(actions, "hdl_node_mapped_mem_bus", "example", 0, 1);
74     max_queue_output(actions, "output", outputData, size * sizeof(uint32_t));
75     max_run(engine, actions);
76     max_actions_free(actions);
77
78     status = status | check(outputData, expectedData, size);

```