

Scalable Incremental Test-Case Generation from Large Behavior Models

Bernhard K. Aichernig, Dejan Ničković, and Stefan Tiran

TAP 2015, L'Aqulia, 2015-07-22





Motivation





Source: Wikimedia: PARK interlocking, CC-BY-SA







Motivation




Source: Wikimedia: PARK interlocking, CC-BY-SA

- Currently available technology does not scale
- Bottleneck: exploring the state-space of test models
- Partial models are feasible, but
 - complete test cases are needed
 - partial test might not be valid on complete system
- → extend test cases incrementally










Synchronous test model








- Synchronous test model
- Test model consists of contracts (grouped by partial models $M_1 \dots M_n$)
- Output monitor approach used as test oracle










- Synchronous test model
- Test model consists of contracts (grouped by partial models $M_1 \dots M_n$)
- Output monitor approach used as test oracle







- Synchronous test model
- Test model consists of contracts (grouped by partial models $M_1 \dots M_n$)
- Output monitor approach used as test oracle
- Test-case generation → finding input sequence





















































































Example

- {R1} end triggers an enqueue operation when the buffer is not full.
- $\{R1\}$ assume enq' and not deq' and k < N guarantee k' = k + 1
- {R2} deg triggers a dequeue operation when the buffer is not empty.
- $\{R2\}$ assume not enq' and deq' and k>0 guarantee k'=k-1
- {R3} E signals that the buffer is empty.
- $\{R3\}$ assume true guarantee k' = 0 <-> E'
- {R4} F signals that the buffer is full.
- $\{R4\} \ \ \text{assume} \ \ \text{true} \ \ \text{guarantee} \ \ \text{k'} \ = \ \text{N} <\!\!-\!\!\!> \ \text{F'}$
- {R5} Simultaneous enq and deq (or their simultaneous absence), an eng on the full buffer or a deg on the empty buffer have no effect.
- $\{R5\}$ assume enq' = deq' or enq' and F or deq' and E guarantee k' = k





Bounded Reachability

• Transition relation ϕ

$$\begin{array}{ll} \phi^{i} = & enq_{i+1} \wedge \neg deq_{i+1} \wedge k_{i} < N \rightarrow k_{i+1} = k_{i} + 1 \\ & \wedge \neg enq_{i+1} \wedge deq_{i+1} \wedge k_{i} > 0 \rightarrow k_{i+1} = k_{i} - 1 \\ & \wedge \top \rightarrow k_{i+1} = 0 \leftrightarrow E_{i+1} \\ & \wedge \top \rightarrow k_{i+1} = N \leftrightarrow F_{i+1} \\ & \wedge enq_{i+1} = deq_{i+1} \vee enq_{i+1} \wedge F_{i} \vee deq_{i+1} \wedge E_{i} \rightarrow k_{i+1} = k_{i} \end{array}$$



Bounded Reachability

• Transition relation ϕ

$$\begin{array}{ll} \phi^{i} = & enq_{i+1} \wedge \neg deq_{i+1} \wedge k_{i} < N \rightarrow k_{i+1} = k_{i} + 1 \\ & \wedge \neg enq_{i+1} \wedge deq_{i+1} \wedge k_{i} > 0 \rightarrow k_{i+1} = k_{i} - 1 \\ & \wedge \top \rightarrow k_{i+1} = 0 \leftrightarrow E_{i+1} \\ & \wedge \top \rightarrow k_{i+1} = N \leftrightarrow F_{i+1} \\ & \wedge enq_{i+1} = deq_{i+1} \vee enq_{i+1} \wedge F_{i} \vee deq_{i+1} \wedge E_{i} \rightarrow k_{i+1} = k_{i} \end{array}$$

■ unfold k times for k-bounded reachability analysis of property Π

smt(
$$\phi^0 \wedge ... \wedge \phi^k \wedge \bigvee_{i \leq k} \Pi[X \backslash X^i]$$
)






Test-Case Generation

- In general: test suite according to coverage criterion
- Our approach: independent of test selection
- Assumption: test purpose (property) given from outside
- Goal: speed up reachability analysis
- Used technology: SMT solver Z3





Monolithic vs. Incremental Approach



monolithic

• Check reachability of purpose Π on compound model $M_1 \wedge \cdots \wedge M_n$




Monolithic vs. Incremental Approach

$$\begin{array}{c|c} M_1 & & \\ \hline M_n & & \\ \hline \end{array}$$
 input seq.
$$\begin{array}{c|c} \hline \\ \hline \end{array}$$

Check reachability of purpose

 □ on compound model
 M_n ∧ · · · · ∧ M_n

monolithic



Check reachability of purpose

 Π on partial model M_i first →
 partial input sequence

 Use partial input sequence as additional constraint

incremental







Wheel Loader Case Study - Introduction

- Electronic Control Unit of a Wheel Loader
- Input
 - Deflection from joystick
 - Faults reported by joystick
- Output
 - Electric current for electromagnets controlling valves
 - Status graphics for TFT monitor
- Model split into three view-points
 - Error handling (19 contracts)
 - Configuration of error handling (1 contract)
 - Positive behavior (115 contracts)







Wheel Loader Case Study - Results

Test goal: reach "STOP" state, run-times in seconds

Co	nfigu	ration	

,,,,,,	uration					
M	Ν	Depth	vars	$t_{partial}$	tincremental	$t_{monolithic}$
3	5	41	861	2.0	3.6	16.8
3	6	45	945	2.0	3.4	47.7
4	5	46	966	1.6	2.8	31.9
3	7	49	1029	2.5	4.6	139.1
4	6	50	1050	2.1	3.9	45.3
5	5	51	1071	3.4	4.9	47.5
3	8	53	1113	3.3	4.8	52.2
4	7	54	1134	2.9	4.6	53.7
5	6	55	1155	3.0	4.8	252.4
4	8	58	1218	4.2	7.3	135.4
5	7	59	1239	6.1	7.8	33,810.4
	3 3 4 3 4 5 3 4 5	3 5 3 6 4 5 3 7 4 6 5 5 3 8 4 7 5 6 4 8	M N Depth 3 5 41 3 6 45 4 5 46 3 7 49 4 6 50 5 51 3 8 53 4 7 54 55 4 8 58	M N Depth vars 3 5 41 861 3 6 45 945 4 5 46 966 3 7 49 1029 4 6 50 1050 5 51 1071 3 8 53 1113 4 7 54 1134 5 6 55 1155 4 8 58 1218	M N Depth vars tpartial 3 5 41 861 2.0 3 6 45 945 2.0 4 5 46 966 1.6 3 7 49 1029 2.5 4 6 50 1050 2.1 5 5 51 1071 3.4 3 8 53 1113 3.3 4 7 54 1134 2.9 5 6 55 1155 3.0 4 8 58 1218 4.2	M N Depth vars tpartial tincremental 3 5 41 861 2.0 3.6 3 6 45 945 2.0 3.4 4 5 46 966 1.6 2.8 3 7 49 1029 2.5 4.6 4 6 50 1050 2.1 3.9 5 5 51 1071 3.4 4.9 3 8 53 1113 3.3 4.8 4 7 54 1134 2.9 4.6 5 6 55 1155 3.0 4.8 4 8 58 1218 4.2 7.3



Wheel Loader Case Study - Results

Test goal: reach "STOP" state, run-times in seconds

Co	nfig	uration					
K	M	Ν	Depth	vars	t _{partial}	tincremental	$t_{monolithic}$
4	3	5	41	861	2.0	3.6	16.8
4	3	6	45	945	2.0	3.4	47.7
4	4	5	46	966	1.6	2.8	31.9
4	3	7	49	1029	2.5	4.6	139.1
4	4	6	50	1050	2.1	3.9	45.3
4	5	5	51	1071	3.4	4.9	47.5
4	3	8	53	1113	3.3	4.8	52.2
4	4	7	54	1134	2.9	4.6	53.7
4	5	6	55	1155	3.0	4.8	252.4
4	4	8	58	1218	4.2	7.3	135.4
4	5	7	59	1239	6.1	7.8	33,810.4

9.4 hours





Wheel Loader Case Study - Results

Test goal: reach "STOP" state, run-times in seconds

Co	nfig	uration					
Κ	M	Ν	Depth	vars	t _{partial}	tincremental	$t_{monolithic}$
4	3	5	41	861	2.0	3.6	16.8
4	3	6	45	945	2.0	3.4	47.7
4	4	5	46	966	1.6	2.8	31.9
4	3	7	49	1029	2.5	4.6	139.1
4	4	6	50	1050	2.1	3.9	45.3
4	5	5	51	1071	3.4	4.9	47.5
4	3	8	53	1113	3.3	4.8	52.2
4	4	7	54	1134	2.9	4.6	53.7
4	5	6	55	1155	3.0	4.8	252.4
4	4	8	58	1218	4.2	7.3	135.4
4	5	7	59	1239	6.1	7.8	33,810.4


• 9.4 hours \rightarrow 7.8 seconds







Interlocking System - A Simple Meeting Station




- Model has an object-oriented nature
- Classes with many instances (tracks, switches, signals, train routes)
- Each class has specific rules which describe behavior





Interlocking System - Modeling




- Instances of class "straight track"
- Variables for each instance
 - Input: occupied ∈ { true, false}
 - Output: usage ∈ { Unused, NotYetFree, Free, Occupied, HadBeenOccupied, Dissolved}







Interlocking System - Modeling



```
1 {R243, R241} assume ... ∧¬TCHb_occupied' ∧ TCHb_usage = NotYetFree
2 guarantee TCHb_usage' = Free
3 {R243, R241} assume ... ∧¬TCHb_occupied' ∧ TCHb_usage = Free
4 guarantee TCHb_usage' = Free
5 {R243, R241} assume ... ∧ TCHb_occupied' ∧ TCHb_usage = Free
6 guarantee TCHb_usage' = Occupied
```



Interlocking System - Modeling

Class	Input	Output	Hidden
Track	occupied	usage	-
Switch	occupied	usage, position, locked, interlocked	-
Signal	-	stop, locked	-
Train Route	-	-	state
Global	command	not_permitted, cancel_log	-

- occupied, locked, interlocked, stop ∈ {true, false}
- position ∈ {Unknown, Left, Right}
- state ∈ {Idle, Admiss.Check, SetUp, SignalClearing, Supervision}
- command ∈ {request(tr13), cancel(tr13), takeback(tr13), change(sw22),...}
- $not_permitted$, $cancel_log \in \{tr13, tr15, sw22, ...\}$







Interlocking System - Modeling (cont)

- Parametrized contracts with abstract variables
- Concrete variables are substituted when actual test model is generated
- This enables
 - arbitrary track layouts
 - partial models that only contain certain objects





IL:RULE:161

A train route shall not be admissible, if any element in the selected route except the start element and the goal element is used in another train route.





IL:RULE:161

A train route shall not be admissible, if any element in the selected route except the start element and the goal element is used in another train route.

- $\{R161\}$ assume $command' = request(tr) \land isInState(tr, Admiss. Check)$
- 2 ∧refuseCondition(tr)¹
- guarantee $setState(tr, Idle) \land not_permitted' = tr$





IL:RULE:161

A train route shall not be admissible, if any element in the selected route except the start element and the goal element is used in another train route.

- 1 {R161} assume $command' = request(tr) \land isInState(tr, Admiss. Check)$
- 2 ∧ refuseCondition(tr)¹
- guarantee $setState(tr, Idle) \land not_permitted' = tr$

```
1 {R161} assume command' = request(tr_13)
```

 $_{2} \ \land \textit{tr}_13_\textit{state} = \textit{AdmissibilityCheck} \land$

```
5 guarantee tr13\_state' = Idle \land not\_permitted' = tr\_13
```







IL:RULE:161

A train route shall not be admissible, if any element in the selected route except the start element and the goal element is used in another train route.

- 1 {R161} **assume** $command' = request(tr) \land isInState(tr, Admiss. Check)$
- 2 ∧refuseCondition(tr)¹
- guarantee $setState(tr, Idle) \land not_permitted' = tr$

```
refuseCondition(tr)^1 =_{def} exists(((tracks(tr) \cup switches(tr)) \setminus goal(tr)), usageNotEquals("elm", Unused), "elm")
```

- 1 {R161} assume $command' = request(tr_13)$
- $_2 \land tr_13_state = AdmissibilityCheck \land$
- 3 (TC22_usage ≠ Unused ∨ sw22_usage ≠ Unused
- 4 \lor TCHd_usage \ne Unused \lor TCHb_usage \ne Unused
- 5 guarantee $tr13_state' = Idle \land not_permitted' = tr_13$





Partial Input Vector (example)

Test purpose: set-up and dissolve train route tr_13

step	command	TC22_occ	sw22_occ	TCHb_occ	TCHd_occ	TCHf_occ	TCH_occ
1	request(tr_13)	false	false	false	false	false	false
2	request(tr_13)	false	false	false	false	false	false
3	request(tr_13)	false	false	false	false	false	false
4	None	true	false	false	false	false	false
5	None	false	true	false	false	false	false
6	None	false	false	true	false	false	false
7	None	false	false	false	true	false	false
8	None	false	false	false	false	true	false
9	None	false	false	false	false	false	true



Complete Input Vector (example)

Test purpose: set-up and dissolve train route tr_13

step	command	TC22_occ	sw22_occ	TCHb_occ	TCHd_occ	TCHf_occ	TCH_occ	TCHe_occ	TCHc_occ	TCHa_occ	sw21_occ
1	request(tr_13)	false	false	false	false	false	false	false	false	false	false
2	request(tr_13)	false	false	false	false	false	false	false	false	false	false
3	request(tr_13)	false	false	false	false	false	false	false	false	false	false
4	None	true	false	false	false	false	false	false	false	false	false
5	None	false	true	false	false	false	false	false	false	false	false
6	None	false	false	true	false	false	false	false	false	false	false
7	None	false	false	false	true	false	false	false	false	false	false
8	None	false	false	false	false	true	false	false	false	false	false
9	None	false	false	false	false	false	true	false	false	false	false


TC21_occ	TCL1a_occ	TCSSa_occ	TCSSc_occ	TCSSe_occ	TCSS_occ	TCSSf_occ	TCSSd_occ	TCSSb_occ	TCL1b_occ
false	false	false	false	false	false	false	false	false	false
false	false	false	false	false	false	false	false	false	false
false	false	false	false	false	false	false	false	false	false
false	false	false	false	false	false	false	false	false	false
false	false	false	false	false	false	false	false	false	false
false	false	false	false	false	false	false	false	false	false
false	false	false	false	false	false	false	false	false	false
false	false	false	false	false	false	false	false	false	false
false	false	false	false	false	false	false	false	false	false








Interlocking System - Experiment Design





Interlocking System - Experiment Design



⁺ TCSSa TCSSi TCSSk = XL



⁺ TCSSa TCSSi TCSSk TCSSm TCSSa TCSSa = XXL


⁺ TCSSa TCSSi TCSSk TCSSm TCSSa TCSSa TCSSu TCSSw TCSSw TCSSw

⁺ TCSSa TCSSi TCSSk TCSSm TCSSa TCSSac TCSSac

⁺ TCSSg TCSSi TCSSk TCSSm TCSSo TCSSq TCSSs TCSSu TCSSw TCSSy TCSSac TCS



Interlocking System - Experiment Design



- + TCSSq TCSSi TCSSk = XL
- + TCSSq TCSSi TCSSk TCSSm TCSSo TCSSq = XXL
- + TCSSa TCSSi TCSSk TCSSm TCSSa TCSSa TCSSu TCSSw TCSSw TCSSw
- + TCSSa TCSSi TCSSk TCSSm TCSSa TCSS
- + TCSSg TCSSi TCSSk TCSSm TCSSo TCSSq TCSSs TCSSu TCSSw TCSSw TCSSa TCSSac TCSS
 - Common test goal: set-up and dissolve two train routes (trains stand on TCH and TCSS resp)







Interlocking System - Results


Model size	# vars _{part}	# vars _{full}	t _{part}	t_{inc}	t_{mono}
L	720	1360	1.6	15.6	25.7
XL	1083	2071	4.3	39.3	94.2
XXL	1518	2926	10.4	87.3	316.2
XXXL	2025	3925	24.0	173.3	413.2
XXXXL	2604	5068	36.1	308.3	825.0
XXXXXL	3255	6355	63.1	480.8	5476.1

- # vars determines size of SMT problem
- Run-times in seconds
- Model size XXXXXL: monolithic: > 1 h, incremental: ~ 8 min





We believe this approach scales up










We believe this approach scales up












We believe this approach scales up



√ synchronous
√ incremental







We believe this approach scales up

