

**DESIGN , SIMULATION AND IMPLEMENTATION OF Date:
SYNCHRONOUS SINGLE PORT RAM**


- To design a 32 x 8 bit(256 bit) synchronous single port RAM using Verilog HDL and to perform functional simulation.
- To synthesize the design and implement using Altera FPGA.

REQUIREMENTS:


EDA Tool: Altera Quartus Prime v17

Hardware: DE1-SoC board


ARCHITECTURE :



RTL SCHEMATIC:



TECHNOLOGY SCHEMATIC:



SIMULATION:

