STUSB4500 Register Description

1 NVM Interface

1.1 Register Summary

I.I K	egister Sumi	iiai y								
Offset	Name	Bit Pos.								
0x53		7:0				RW_BU	FFER[0]			
0x54 0x55	0x54 0x55 0x56 0x57 RW_BUFFER	7:0	RW_BUFFER[1]							
		7:0	RW_BUFFER[2]							
		7:0	RW_BUFFER[3]							
		7:0	RW_BUFFER[4]							
0x58		7:0	RW_BUFFER[5]							
0x59		7:0	RW_BUFFER[6]							
0x5A		7:0								
0x95	PASSWD	7.0	RW_BUFFER[7] PASSWORD							
	PASSVID	7.0	PWR	DCT N	1		VOKD		CECTOR	
0x96	CTRL	7:0	PVVK	RST_N	CED	REQ			SECTOR	
0x97	NN /A A C1 O O	15:8			SER		1		OPCODE	I
0xC0	NVM Sector 0:0	7:0								
0xC1	NVM Sector 0:1	7:0								
0xC2	NVM Sector 0:2	7:0								
0xC3	NVM Sector 0:3	7:0								
0xC4	NVM Sector 0:4	7:0								
0xC5	NVM Sector 0:5	7:0								
0xC6	NVM Sector 0:6	7:0								
0xC7	NVM Sector 0:7	7:0								
0xC8	NVM Sector 1:0	7:0			GPIO	_CFG				
					VBUS_DI					
0xC9	NVM Sector 1:1	7:0			SCH_DIS					
					ABLE					
0xCA	NVM Sector 1:2	7:0								
0xCB	NVM Sector 1:3	7:0								
0xCC	NVM Sector 1:4	7:0								
0xCD	NVM Sector 1:5	7:0								
0xCE	NVM Sector 1:6	7:0								
0xCF	NVM Sector 1:7	7:0								
0xD0	NVM Sector 2:0	7:0								
0xD1	NVM Sector 2:1	7:0								
0xD1	NVM sector 2:2	7:0								
0xD2	NVM Sector 2:3	7:0								
0xD3		7:0								
-	NVM Sector 2:4									
0xD5	NVM Sector 2:5	7:0								
0xD6	NVM Sector 2:6	7:0								
0xD7	NVM Sector 2:7	7:0								
0xD8	NVM Sector 3:0	7:0								
0xD9	NVM Sector 3:1	7:0								
							SNK_UN			USB_CO
0xDA	NVM Sector 3:2	7:0					CONS_P			MM_CA
							OWER			PABLE
0xDB	NVM Sector 3:3	7:0			BUS_HL1					
0xDC	NVM Sector 3:4	7:0		SHIFT_V	BUS_LL2	•				
0xDD	NVM Sector 3:5	7:0						SHIFT_VI	BUS_HL2	_
0xDE	NVM Sector 3:6	7:0		SHIFT_V	BUS_HL3			SHIFT_V	BUS_LL3	
0xDF	NVM Sector 3:7	7:0								
0xE0	NVM Sector 4:0	7:0	PDO2.vol	tage[1:0]						
0xE1	NVM Sector 4:1	7:0		-		PDO2.vol	tage[9:2]			
0xE2	NVM sector 4:2	7:0				PDO3.vol				
0xE3	NVM Sector 4:3	7:0			I_SNK_PDC		<u> </u>		PDO3.vol	tage[9:8]
0xE4	NVM Sector 4:4	7:0		POWER	OK CFG			I_SNK_PDC		J,
0xE5	NVM Sector 4:5	7:0			· · <u>_</u> - · · <u>_</u>			_======	_ ==::[0:0]	
							POWER			
		_				REQ_SR	ONLY_A			
0xE6	NVM Sector 4:6	7:0				C_CURR	BOVE_5			
						ENT	V			
0xE7	NVM Sector 4:7	7:0		Δları	n Interrupt N	Mask				
JAL /	500001 7.7	,.,		Aidli	c upt 1		L			

1.2 NVM Control Register

Name:	CTRL
Offset:	0x96
Reset:	0x0040
Property:	

15	14	13	12	11	10	9	8	
SER					OPCODE			
RW					RW			
7	6	5	4	3	2	1	0	
PWR	RST_N		REQ		SECTOR			
RW	RW		RW		RW		•	

Bits 15:11 – SER[7:3]: Sector Erase Register

For the OPCODEs WRITE_SER and ERASE_SECTOR the SER bits indicate which sectors are to be erased. There are five sectors each containing eight bytes. Each bit of SER specifies one sector. First write the sector mask to SER via WRITE_SER opcode and then erase them via ERASE_SECTOR.

Bits 10:8 - OPCODE: Command to be executed

OPCODE	Value	Description	
READ	0	Reads out one internal sector (0xC0 – 0xE7) specified by SECTOR	
		and provides the values in RW_BUFFER (0x53-0x5A)	
WRITE_PLR	1	Write Program Load Register (sectors 0 and 1)	
WRITE_SER	2	Write Sector Erase Register specified by SER	
READ_PLR	3	Read Program Load Register	
READ_SER	4	Read Sector Erase Register	
ERASE_SECTOR	5	Erase sectors specified by SER	
PROG_SECTOR	6	Program sector specified by SECTOR (requires an erase in advance)	
SOFT_PROG_SECTOR	7	Soft program sectors specified by SER	

BIT 7 – PWR

Powers on internal NVM circuitry to handle commands (unverified, best guess)

Bit 6 - RST_N

Enables internal NVM circuitry (unverified, best guess)

Bit 4: REQ - Request command

Setting this bit triggers the chip to execute the OPCODE, so make sure to configure CTRL[15:8] firstly. When the chip is done executing the bit will be cleared.

Bits 2:0 SECTOR

Used by the READ and PROG_SECTOR opcodes to read the dedicated sector. Valid values are 0 to 4 meaning Sectors 0 to 4 respective.