EN201 - Correction du TD n°2

Bertrand LE GAL Christophe JEGO Yannick BORNAT

[bertrand.legal@ims-bordeaux.fr]




Fílière Electronique - 2^{ème} année ENSEIRB-MATMECA - Bordeaux INP Talence, France




Question n°1 - Synthèse comportementale

```
ENTITY circuit IS
  PORT (A, B, C, RESET, W: IN std logic;
     H: IN std logic;
     S1, S2 : OUT std logic);
END circuit;
ARCHITECTURE Behavioral OF circuit IS
SIGNAL S0: std logic;
BEGIN
      S1 <= S0 WHEN W ='1' ELSE A;
      PROCESS (RESET, H)
      BEGIN
            IF (RESET ='0') THEN
                   S0<='0':
                   S2<='1';
            ELSIF (H'event AND H='1') THEN
                   S0 \le NOT ((A AND B) OR C);
                   S2<=A AND B AND C;
            END IF:
      END PROCESS;
END Behavioral;
```


Question n°1 - Synthèse comportementale



Question n°1 - Synthèse comportementale





Question n°2 - Estimation du nombre de LUTs





Question n°2 - Tables de vérités des LUTs

LUT 1					LUT 2					LUT 3			
	A	В	С	S0	A	В	С	S2		W	A	S0	S1
•	0	0	0	1	0	0	Ο	0	•	0	0	0	0
•	0	Ο	1	0	0	O	1	0		0	0	1	0
-	0	1	0	1	0	1	Ο	0		0	1	0	1
•	0	1	1	0	0	1	1	0		0	1	1	1
•	1	Ο	Ο	1	1	Ο	Ο	0		1	Ο	0	0
•	1	0	1	0	1	0	1	0		1	Ο	1	1
-	1	1	Ο	0	1	1	Ο	0		1	1	0	0
	1	1	1	0	1	1	1	1		1	1	1	1









10

Question n°4 - Placement des cellules et routage

