EN201 - Correction du TD n°1


Bertrand LE GAL [bertrand.legal@ims-bordeaux.fr]

Fílière Electronique - 2^{ème} année ENSEIRB-MATMECA - Bordeaux INP Talence, France





Question n°1 - Rappels du cours de VHDL



L'ordre de définition des ports n'est pas imposé mais peut avoir un impact sur le **PORT MAP** des E/S.

Le sens des ports est spécifié à l'aide des types IN & OUT

Le type **STD_LOGIC** est utilisé pour les données codées sur un bit.

Attention le dernier signal ne nécessite pas de « ; » après sa déclaration

Question n°1 - Description de l'entité du module

```
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC STD.ALL;
ENTITY fsm IS
PORT (
                : IN STD LOGIC:
     RESET
     CLOCK
                      STD LOGIC:
                : IN
     B_UP
                      STD LOGIC:
     B DOWN
                : IN
                      STD LOGIC:
     B CENTER
                : IN STD LOGIC:
     B LEFT
                 : IN STD LOGIC:
                      STD_LOGIC:
     B RIGHT
                 : IN
     PLAY PAUSE : OUT STD LOGIC;
     RESTART
                OUT STD LOGIC:
                 : OUT STD LOGIC:
     FORWARD
                : OUT STD LOGIC:
     VOLUME UP
     VOLUME DW : OUT STD LOGIC
      );
END fsm:
```




La description de l'entité VHDL est une transposition de l'exemple précédent.


Pour simplifier la relecture, les signaux d'horloge et de reset sont les premiers. Puis on déclare les entrées et enfin les sorties du module.

Cet ordre de dilacération n'est pas imposé tout comme les sauts de ligne... mais cela aide lors du debug!

Question n°2 - Rappels du cours concernant les FSM



Machine d'états de type Mealy



Question n°2 - Description de l'architecture

```
ARCHITECTURE Behavioral OF fsm IS

TYPE STATE_TYPE IS (init, play_fwd, play_bwd, pause, stop);

SIGNAL current_state : STATE_TYPE;

SIGNAL next_state : STATE_TYPE;

BEGIN

-- The first process

-- The second process

-- The third process

END Behavioral;
```

Question n°2 - Description du processus synchrone

```
PROCESS (CLOCK)
BEGIN

IF (CLOCK'EVENT AND CLOCK = '1') THEN

IF RESET = '1' THEN

current_state <= INIT;

ELSE

current_state <= next_state;

END IF;

END IF;

END PROCESS;</pre>
```

Question n°2 - Description du processus de calcul de l'état futur

```
PROCESS (current state, B CENTER, B LEFT, B RIGHT)
  BEGIN
       CASE current state IS
          WHEN INIT =>
              IF B CENTER = '1' THEN next state <= PLAY FWD;</pre>
              ELSE
                                          next state <= INIT;</pre>
              END IF;
          WHEN PLAY FWD =>
              IF B CENTER = '1' THEN next state <= PAUSE;</pre>
              ELSE
                                          next state <= PLAY FWD;</pre>
              END IF;
          WHEN PLAY BWD =>
              IF B CENTER = '1' THEN next state <= PAUSE;
              ELSE
                                           next state <= PLAY BWD;</pre>
              END IF;
          WHEN PAUSE =>
                 IF B LEFT = '1' THEN next state <= PLAY BWD;</pre>
              ELSIF B RIGHT = '1' THEN next state <= PLAY FWD;</pre>
              ELSIF B CENTER = '1' THEN next state <= STOP;</pre>
              ELSE
                                          next state <= PAUSE;</pre>
              END IF;
          WHEN STOP =>
              IF B CENTER = '1' THEN next state <= PLAY FWD;</pre>
              ELSE
                                          next state <= STOP;</pre>
              END IF;
          WHEN OTHERS=>
                                          next state <= INIT;</pre>
       END CASE;
 END PROCESS;
```

Question n°2 - Description du processus de calcul des sorties

```
PROCESS (current_state, B_UP, B_DOWN)
 BEGIN
  CASE current state IS
    WHEN INIT =>
                   PLAY PAUSE<= '0'; RESTART <= '1';
                   VOLUME_UP <= '0';</pre>
                   FORWARD <= '0';
   WHEN PLAY_BWD => PLAY_PAUSE <= '1'; RESTART
                                                <= '0';
                   VOLUME UP <= B UP; VOLUME DW
                                                <= B DOWN;
                   FORWARD
                             <= '0';
  WHEN PLAY FWD => PLAY PAUSE <= '1'; RESTART
                                                <= '0';
                                                <= B_DOWN;
                   VOLUME UP <= B UP; VOLUME DW
                   FORWARD
                             <= '1';
  WHEN PAUSE =>
                   PLAY_PAUSE <= '0'; FORWARD
                                                <= '0';
                   VOLUME UP <= '0'; VOLUME DW
                                                 <= '0';
                   RESTART <= '0';
                   PLAY PAUSE<= '0'; RESTART <= '1';
  WHEN STOP =>
                   VOLUME UP <= '0'; VOLUME DW <= '0';
                   FORWARD <= '0';
  END CASE;
  END PROCESS:
```


Question 3 - Utilisation d'un seul processus pour le contrôle

```
PROCESS (CLOCK)
BEGIN
  IF (CLOCK'EVENT AND CLOCK = '1') THEN
    IF RESET = '1' THEN
      state <= INIT;</pre>
    ELSE
      CASE state IS
        WHEN INIT =>
           IF B_CENTER = '1' THEN state <= PLAY_FWD;</pre>
           ELSE
                                    state <= INIT;</pre>
           END IF;
        WHEN PLAY FWD =>
           IF B_CENTER = '1' THEN state <= PAUSE;</pre>
           ELSE
                                    state <= PLAY FWD;</pre>
           END IF;
        WHEN PLAY_BWD =>
           IF B_CENTER = '1' THEN state <= PAUSE;</pre>
           ELSE
                                    state <= PLAY BWD;</pre>
           END IF;
        WHEN PAUSE => ...
        WHEN STOP
                    => ...
        WHEN OTHERS => state <= INIT;
      END CASE;
    END IF;
  END IF;
END PROCESS;
```


Question 3 - Calcul des sortie via des processus implicites

```
--Output signal computation
  RESTART <= '1'
                   WHEN (state = INIT) OR (state = STOP) ELSE
             '0';
PLAY_PAUSE <= '1' WHEN (state = PLAY_BWD) OR (state = PLAY_FWD) ELSE
             '0';
VOLUME_UP <= B_UP WHEN (state = PLAY_BWD) OR (state = PLAY_FWD) ELSE
             '0';
VOLUME_DW <= B_DOWN WHEN (state = PLAY_BWD) OR (state = PLAY_FWD) ELSE
             '0';
FORWARD
          <= '1' WHEN (state = PLAY_FWD)
                                                                ELSE
             '0';
```

Question 4 - Chronogramme des E/S du module




Question 5 - Génération du banc de test du module



Question 5 - Génération du banc de test du module

https://www.doulos.com/httpswwwdouloscomknowhow/perl/vhdl-testbench-creation-using-perl/



Question 5 - Conception du testbench (Part I)

```
entity fsm_tb is
end;
architecture bench of fsm_tb is
  component fsm_v2
 PORT (
       RESET
                  : IN STD_LOGIC;
       CLOCK : IN STD LOGIC;
       B_UP
              : IN STD_LOGIC;
       VOLUME_DW : OUT STD_LOGIC
       );
 end component;
  signal RESET: STD_LOGIC;
  signal CLOCK: STD_LOGIC;
  ... ... ... ... ... ...
  signal B_DOWN: STD_LOGIC;
  signal VOLUME_DW: STD_LOGIC ;
  constant clock_period: time := 10 ns;
  signal stop_the_clock: boolean;
begin
```

Question 5 - Conception du testbench (Part 2)

```
begin
 uut: fsm port map ( RESET
                                => RESET,
                     CLOCK
                                => CLOCK,
                     B_UP
                                => B_UP,
                     B DOWN
                                => B DOWN,
                     B_CENTER
                                => B_CENTER,
                     B_LEFT
                                => B_LEFT,
                     B_RIGHT
                                => B_RIGHT,
                     PLAY_PAUSE => PLAY_PAUSE,
                     RESTART
                                => RESTART,
                     FORWARD
                                => FORWARD,
                     VOLUME UP => VOLUME UP,
                     VOLUME DW => VOLUME DW );
  clocking: process
 begin
   while not stop_the_clock loop
     CLOCK <= '0', '1' after clock_period / 2;
     wait for clock_period;
   end loop;
   wait;
  end process;
```

Question 5 - Conception du testbench (Part 3)

```
stimulus: process
begin
  -- Put initialisation code here
 RESET <= '1'; wait for CLOCK period * 2;
  RESET <= '0'; wait for CLOCK period * 2;
-- ON PASSE DANS L'ETAT PLAY FWD
B CENTER <= '1'; wait for CLOCK period;
B CENTER <= '0'; wait for CLOCK period * 9;
-- ON PASSE DANS L'ETAT PAUSE
B CENTER <= '1'; wait for CLOCK period;
B CENTER <= '0'; wait for CLOCK period * 9;
-- ON PASSE DANS L'ETAT PLAY FWD
 B RIGHT <= '1'; wait for CLOCK period;
B RIGHT <= '0'; wait for CLOCK period * 9;
-- ON PASSE DANS L'ETAT PAUSE
 B CENTER <= '1'; wait for CLOCK period;
  B CENTER <= '0'; wait for CLOCK period * 9;
  stop the clock <= true;
 wait;
end process;
```

16