High-Performance Computing for Embedded Systems (HPEC)

[Lab 3 - SIMD instruction sets]

[Lab 3 - SIMD instruction sets]

Bertrand LE GAL

IRISA/INRIA laboratories
D3 department (Architecture), TARAN team
ENSSAT, University of Rennes, France


Lessons @Bordeaux INP (ENSEIRB-MATMECA) - 30/10/2023









Processor architecture from 90's



Increasing the hardware usage rate


- Current processors are:
 - 64 bits word length,
 - ≥ 18 pipeline stages,
- It means that
 - Registers are 64 bits wide,
 - ALU ressources are 64 bits wide,
- In real life
 - Most data are \leq 64 bits wide (pixels = 8b),
 - Reusing hardware should be possible,
- It is easy for logical operation, more complex for others.






SIMD feature for parallel computing

- Single Instruction Multiple Data (SIMD) paradigm
 - Appears at the beginning of 20's,
 - Needed for video processing,
- INTEL MMX ALU
 - 32 bits processor
 - 64 bits integer ALU
 - Dedicated register bank,
- ALU operations
 - Data width ∈ {8, 16, 32, 64} bits.




LD ADD LD ST

$$A_0 + B_0 = C_0$$
 $A_1 + B_1 = C_1$
 $A_2 + B_2 = C_2$



Evolution des unités SIMD chez INTEL



Toy SIMD example - ARM Neon version

```
#include <arm neon.h>
int vec sum(
              float* dst,
       const float* src1,
       const float* src2,
       const int length)
   for (int i = 0; i < length; i += simd)</pre>
       float v1 = src1[i]; // load (A) value
       float v2 = src2[i]; // load (B) value
       float re = v1 + v2; // compute (A + B)
dst[i] = re; // store (C) value
```

Toy SIMD example - ARM Neon version

```
#include <arm neon.h>
int vec sum(
           float* dst,
      const float* src1,
      const float* src2,
      const int length)
   int simd = sizeof(float32x4 t) / sizeof(float);
   for (int i = 0; i < length; i += simd)
      float32x4 t re = vaddq f32( v1, v2); // compute (A + B)
      vst1q f32(dst + i, re);
                                       // store (C) value
```

Toy SIMD example - INTEL SSE version

```
#include <immintrin.h>
int vec sum(
        float* dst,
     const float* src1,
     const float* src2,
     const int length)
  int simd = sizeof( m128) / sizeof(float); // = 4
  for (int i = 0; i < length; i += simd)
```

Toy SIMD example - INTEL AVX version

```
#include <immintrin.h>
int vec sum(
               float* dst,
         const float* src1,
         const float* src2,
         const int length)
    int simd = sizeof( m256) / sizeof(float); // = 8
    for (int i = 0; i < length; i += simd)</pre>
           m256 v1 = mm256 loadu ps(src1 + i); // load (A) value
          _m256 v2 = _mm256_loadu_ps(src2 + i);  // load (B) value
_m256 re = _mm256_add_ps ( v1, v2);  // compute (A + B)
        mm256 storeu ps(dst + i, re); // store (C) value
```

SIMD data types available in INTEL/ARM

ARM Neon

```
float32x4_t : 4x 32b float values (float)
float64x2_t : 2x 64b float values (double)

int64x2_t : 2x 64b integer values (int)
int32x4_t : 4x 32b integer values (int)
int16x8_t : 8x 16b integer values (int)
int8x16_t : 16x 8b integer values (int)

uint64x2_t : 2x 64b integer values (uint)

uint8x16_t : 16x 8b integer values (uint)

uint8x16_t : 16x 8b integer values (uint)
```

INTEL SIMD

The INTEL intrinsics for SSE/AVX targets

```
#include <xmmintrin.h>
// Function prefix depends on executed instruction
 m128 v3 = _mm_mul_ps (v1, v1); // f32 - mul
m128 v4 = _mm_fmadd_ps(v1, v2, v3); // f32 - acc = v3 + v1 * v2
 m128 v5 = mm_{max_ps} (v1, v4); // f32 - max
mm store ps (mem addr, v5); // f32 - store
// Function suffix depends on processed data
 m128 mm add ps ( m128 a, m128 b); // 128b
 m128d mm add pd (__m128d a, __m128d b); // 128b
 m128i mm add epi8 (__m128i a, __m128i b); // 128b
 m128i _mm_add_epi16 (__m128i a, __m128i b); // 128b
 m128i _mm_add_epi32 (__m128i a, __m128i b); // 128b
 m128i mm add epi64 ( m128i a, m128i b); // 128b
__m256    _mm256_add_ps (__m256    a, __m256    b); // 256b
__m512 _mm512_add_ps (__m512 a, __m512 b); // 512b
```

https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html

The ARM intrinsics for NEON targets

```
#include <arm neon.h>
// Function prefix depends on executed instruction
float32x4\_t v1 = vld1q\_f32(values); // f32 - load
float32x4_t acc = vmlaq_f32(v3, v1, v2); // f32 - acc = v3 + v1 * v2
float32x4_t v2 = vmaxq_f32(v0, v1); // f32 - max
vst1q f32(values, v1);
                            // f32 - store
// Function suffix depends on processed data
int8x8 t vpadd s8 (int8x8 t a, int8x8 t b);
int16x4 t  vpadd s16(int16x4 t a,      int16x4 t b);
int32x2_t vpadd_s32(int32x2_t a, int32x2_t b);
uint8x8_t vpadd_u8 (uint8x8_t a, uint8x8_t b);
uint16x4 t vpadd u16(uint16x4 t a, uint16x4 t b);
uint32x2 t vpadd u32(uint32x2 t a,
                                uint32x2 t b);
float32x2 t vpadd f32(float32x2 t a, float32x2 t b);
```

https://github.com/thenifty/neon-guide https://developer.arm.com/documentation/dui0472/m/Using-NEON-Support


Missing features in INTEL ISA

INTEL processors


- aligned or unaligned two instr.
- contiguous memory load/store

• ARM processors

- aligned/unaligned one intr.
- contiguous memory load/store
- interleaved load/store
- On intel architecture such feature should be hand implemented



Loading and deinterleaving 16-bit data.



NEON structure loads and stores.


https://community.arm.com/arm-community-blogs/b/architectures-and-processors-blog/posts/coding-for-neon---part-I-load-and-stores

Missing features in ARM NEON


- Complex algorithms & memory structures needs at runtime
 - Data permutation,
 - Data duplication, etc,
 - Conditional moves.
- Two intrinsic families
 - _ _mm*_shuffle_ps
 - mm* permute ps
 - Easy to use with one lane, otherwise...



res = _mm256_permute_ps(vec, 0b01110100)




Cyclic double vector rotate



https://www.cs.cmu.edu/afs/cs/academic/class/15213-s19/www/lectures613/04-simd.pdf

How to compile codes with SIMD intrinsics


- Depends on the targeted CPU or toolchain
 - g++ -o main main.cpp -O3 -mtune=native -march=native # INTEL CPUs
 - **=** g++ -o main main.cpp -O3 -mtune=native -mcpu=native # ARM CPUs
- The « native » architecture defines some preprocessor directives
 - __SSE4_2__ _AVX__ _AVX2__ _AVX512F__ # INTEL CPUs
 - ARM_NEON___ ARM_NEON # ARM CPUs



https://stackoverflow.com/questions/28939652/how-to-detect-sse-sse2-avx-avx2-avx-512-avx-128-fma-kcvi-availability-at-compile

Compiler auto-vectorization features

- Compilers can do the job 4u
- Pro
 - Generic (int8_t ... int32_t ... float),
 - Generic (SSE4 ... AVX2 ... AVX512),
 - Generic (ARM & INTEL),
 - (Very) efficient thanks to cost models used by the compiler,
 - Compiler provides vectorization tips.
- Con
 - Limited to simple kernels,
 - Learn compiler code style,
 - Needs additional pragma or keywords.



https://gcc.gnu.org/projects/ tree-ssa/vectorization.html

> https://llvm.org/docs/ Vectorizers.html

https://blog.minhazav.dev/guide-compiler-to-auto-vectorise/

Managing « efficiently » various SIMD ISA

SE301 - Calculs HPC...

Writing SIMD codes

- long and painful,
- adapted to target features,

C++ wrappers for SIMD intrinsics

- XSIMD
- VectorClass
- **MIPPS**
- nova-simd and ...

Easy software codes

- Portability & flexibility
- What is really executed?

```
#include <cstddef>
#include <vector>
#include "xsimd/xsimd.hpp"
namespace xs = xsimd;
using vector_type = std::vector<double, xsimd::aligned_allocator<double>>;
void mean(const vector_type& a, const vector_type& b, vector_type& res)
    std::size t size = a.size();
    constexpr std::size_t simd_size = xsimd::simd_type<double>::size;
    std::size t vec size = size - size % simd size;
    for(std::size_t i = 0; i < vec_size; i += simd_size)</pre>
        auto ba = xs::load_aligned(&a[i]);
        auto bb = xs::load_aligned(&b[i]);
        auto bres = (ba + bb) / 2;
        bres.store_aligned(&res[i]);
    for(std::size_t i = vec_size; i < size; ++i)</pre>
        res[i] = (a[i] + b[i]) / 2;
```