CECS 341 - Lab 4

"ALU Structural Model"

Due date: 03/01/21

Student Name: Larry Delgado

Student ID: 016376137

I certify that this submission is my original work

Lab Report: Lab Assignment X - "Lab title"

- 1. Goal: To learn how to use and setup an ALU in Vivado
- 2. **Steps:** Followed the procedures for creating a design and test bench module and filled the missing alu op codes.

Jef De

- 3. Results: The results were 72 cases of various output code
- 4. **Conclusion:** I learned more about verilog and the challenges were figuring out how some syntax functioned.

Appendix:

Design module:

```
`timescale 1ns/100ps
module alu#(parameter width = 8)

(
   input [width-1:0] a,b,
   input [2:0] aluop,
   output reg [width-1:0] y,
   output reg c,n,z,p
);

always @(a,b,aluop)
```

```
begin
        {y,c,n,z,p} = 0;
        case(aluop)
         0: \{c,y\} = a + b;
         1: \{c,y\} = a + 1;
                  2: y = a \& b;
         3: y = a | b;
                  4: y = a ^ b;
          5: y = !a;
         6: {c,y} = a<<1;
          7: y =0;
         default: y = 32'bZ;
        endcase
        n = y[width-1];
        z = !y;
        p = ^y;
       end
    endmodule
    Output:
[2021-02-22 19:21:16 EST] iverilog '-Wall' design.sv testbench.sv && unbuffer vvp a.out
Test case
aluop = 000
               a = 1100 b = 0011 y = 1111
c = 0, n = 1, z= 0, p = 0
Test case
                  a = 0101 b = 1001 y = 1110
c = 0, n = 1, z= 0, p = 1
Test case
aluop = 000
              a = 1101 b = 0000 y = 1101
c = 0, n = 1, z= 0, p = 1
```

```
Test case 3
```

Test case 4

Test case 5

Test case 6

Test case 7

Test case 8

Test case 9