

## Introduction to Digital Design

Week 11: Register-Transfer Level Design


Yao Zheng  
Assistant Professor  
University of Hawai'i at Mānoa  
Department of Electrical Engineering

## Overview

- RTL Introduction
  - Modern digital design involves creating processor-level components
  - High-level state machines
- RTL design process
  - Capture behavior: Use HLSM
  - Convert to circuit: A. Create datapath B. Connect DP to controller C. Derive controller FSM
- More RTL design
  - More components, arrays, timers, control vs. data dominated
- Determining fastest clock frequency
  - By finding critical path
- Behavioral-level design – C to gates
  - By using method to convert C (subset) to high-level state machine

## Introduction

- Week 1 – Week 5
  - Capture Comb. behavior: Equations, truth tables
  - Convert to circuit: AND + OR + NOT → Comb. logic
- Week 7 – Week 8
  - Capture sequential behavior: FSMs
  - Convert to circuit: Register + Comb. logic → Controller
- Week 9
  - Datapath components, simple datapaths
- Week 11 – Week 12
  - Capture behavior: High-level state machine
  - Convert to circuit: Controller + Datapath → Processor
  - Known as "RTL" (register-transfer level) design



Higher levels ↑

Levels of digital design abstraction


Processors:

- Programmable (microprocessor)
- Custom

3

## High-Level State Machines (HLSMs)


- Some behaviors too complex for equations, truth tables, or FSMs
- Ex: Soda dispenser
  - *c*: bit input, 1 when coin deposited
  - *a*: 8-bit input having value of deposited coin
  - *s*: 8-bit input having cost of a soda
  - *d*: bit output, processor sets to 1 when total value of deposited coins equals or exceeds cost of a soda
- FSM can't represent...
  - 8-bit input/output
  - Storage of current total
  - Addition (e.g., 25 + 10)



4

## HLSMs


- High-level state machine (HLSM) extends FSM with:
  - Multi-bit input/output
  - Local storage
  - Arithmetic operations
- Conventions
  - Numbers:
    - Single-bit: '0' (single quotes)
    - Integer: 0 (no quotes)
    - Multi-bit: "0000" (double quotes)
  - == for equal, := for assignment
  - Multi-bit outputs *must* be registered via local storage
  - // precedes a comment



5

## Ex: Cycles-High Counter


- $P$  = total number (in binary) of cycles that  $m$  is 1
- Capture behavior as HLSM
  - Preg required (multibit outputs must be registered)
    - Use to hold count



Note: Could have designed directly using an up-counter. But, that methodology is ad hoc, and won't work for more complex examples, like the next one.

6


### Example: Laser-Based Distance Mesurer



- Laser-based distance measurement – pulse laser, measure time  $T$  to sense reflection
  - Laser light travels at speed of light,  $3 \cdot 10^8$  m/sec
  - Distance is thus  $D = (T \text{ sec} \cdot 3 \cdot 10^8 \text{ m/sec}) / 2$

7


### Example: Laser-Based Distance Mesurer



- Inputs/outputs
  - $B$ : bit input, from button, to begin measurement
  - $L$ : bit output, activates laser
  - $S$ : bit input, senses laser reflection
  - $D$ : 16-bit output, to display computed distance

8

### Example: Laser-Based Distance Mesurer




- Declare inputs, outputs, and local storage
  - $Dreg$  required for multi-bit output
- Create initial state, name it **S0**
  - Initialize laser to off ( $L := '0'$ )
  - Initialize displayed distance to 0 ( $Dreg := 0$ )

Recall: '0' means single bit,  
0 means integer

9

### Example: Laser-Based Distance Mesurer




- Add another state, **S1**, that waits for a button press
  - $B'$  – stay in **S1**, keep waiting
  - $B$  – go to a new state **S2**

Q: What should **S2** do? A: Turn on the laser

10

### Example: Laser-Based Distance Mesurer




- Add a state **S2** that turns on the laser ( $L := '1'$ )
- Then turn off laser ( $L := '0'$ ) in a state **S3**

Q: What do next? A: Start timer, wait to sense reflection

11


### Example: Laser-Based Distance Mesurer



- Stay in **S3** until sense reflection ( $S$ )
- To measure time, count cycles while in **S3**
  - To count, declare local storage  $Dctr$
  - Initialize  $Dctr$  to 0 in **S1**. In **S2** would have been O.K. too.
    - Don't forget to initialize local storage—common mistake
  - Increment  $Dctr$  each cycle in **S3**

12

### Example: Laser-Based Distance Measurer




- Once reflection detected (S), go to new state **S4**
  - Calculate distance
  - Assuming clock frequency is  $3 \times 10^8$ , Dctr holds number of meters, so  $Dreg := Dctr/2$
- After **S4**, go back to **S1** to wait for button again

13

### HLSM Actions: Updates Occur Next Clock Cycle


- Local storage updated on clock edges only
  - Enter state on clock edge
  - Storage writes in that state occur on *next* clock edge
  - Can think of as occurring on outgoing transitions
- Thus**, transition conditions use the OLD value, not the newly-written value
  - Example:



14


### RTL Design Process

- Capture** behavior
- Convert** to circuit
  - Need target architecture
  - Datapath capable of HLSM's data operations
  - Controller to control datapath



15

### Ctrl/DP Example for Earlier Cycles-High Counter




### RTL Design Process

Step	Description
<b>Step 1:</b> Capture behavior	<b>2A Create a high-level state machine</b> Describe the system's desired behavior as a high-level state machine. The state machine consists of states and transitions. The state machine is "high-level" because the transition conditions and the state actions are more than just Boolean operations on single-bit inputs and outputs.
<b>Step 2:</b> Convert to circuit	<b>2B Create a datapath</b> Create a datapath to carry out the data operations of the high-level state machine. <b>2C Connect the datapath to a controller</b> Connect the datapath to a controller block. Connect external control inputs and outputs to the controller block. <b>2D Derive the controller's FSM</b> Convert the high-level state machine to a finite-state machine (FSM) for the controller, by replacing data operations with setting and reading of control signals to and from the datapath.

17

### Example: Soda Dispenser from Earlier


- Quick overview example. More details of each step to come.



18

### Example: Soda Dispenser


- Quick overview example.  
More details of each step to come.



19

### Example: Soda Dispenser


- Quick overview example.  
More details of each step to come.



20


### RTL Design Process—Step 2A: Create a datapath

- Sub-steps
  - HLSM data inputs/outputs  $\rightarrow$  Datapath inputs/outputs.
  - HLSM local storage item  $\rightarrow$  Instantiated register
    - "Instantiate": Add new component ("instance") to design
  - Each HLSM state action and transition condition data computation  $\rightarrow$  Datapath components and connections
    - Also instantiate multiplexers as needed
- Need component library from which to choose




21

### Step 2A: Create a Datapath—Simple Examples




22

### Laser-Based Distance Measurer—Step 2A: Create a Datapath




23

### Laser-Based Distance Measurer—Step 2B: Connecting the Datapath to a Controller




24

### Laser-Based Distance Measurer—Step 2C: Derive the Controller FSM



### Laser-Based Distance Measurer—Step 2C: Derive the Controller FSM




- Same FSM, using convention of unassigned outputs implicitly assigned 0

*Some assignments to 0 still shown, due to their importance in understanding desired controller behavior*

### More RTL Design

- Additional datapath components




### RTL Design Involving Register File or Memory


- HLSM array: Ordered list of items
  - Ex: Local storage: A[4](8-bit) – 4 8-bit items
  - Accessed using notation "A[i]", i is index
  - A[0] := 9; A[1] := 8; A[2] := 7; A[3] := 22
    - Array contents now: <9, 8, 7, 22>
    - X := A[1] will set X to 8
    - Note: First element's index is 0
- Array can be mapped to instantiated register file or memory

28

### Simple Array Example




### RTL Example: Video Compression – Sum of Absolute Differences



- Video is a series of frames (e.g., 30 per second)
- Most frames similar to previous frame
  - Compression idea: just send difference from previous frame


### RTL Example: Video Compression – Sum of Absolute Differences



- Need to quickly determine whether two frames are similar enough to just send difference for second frame
  - Compare corresponding 16x16 "blocks"
    - Treat 16x16 block as 256-byte array
  - Compute the absolute value of the difference of each array item
  - Sum those differences – if above a threshold, send complete frame for second frame; if below, can use difference method (using another technique, not described)


31

### Array Example: Video Compression—Sum-of-Absolute Differences



32


### Array Example: Video Compression—Sum-of-Absolute Differences



33

### Circuit vs. Microprocessor


- Circuit: Two states (S2 & S3) for each  $i$ , 256  $i$ 's  $\rightarrow$  512 clock cycles
- Microprocessor: Loop (for  $i = 1$  to 256), but for each  $i$ , must move memory to local registers, subtract, compute absolute value, add to sum, increment  $i$  – say 6 cycles per array item  $\rightarrow 256 \times 6 = 1536$  cycles
- Circuit is about 3 times (300%) faster (assuming equal cycle lengths)
- Later, we'll see how to build SAD circuit that is *much* faster



34

### Common RTL Design Pitfall Involving Storage Updates


- Questions
  - Value of Q after state A?
  - Final state is C or D?
- Answers
  - Q is NOT 99 after state A
  - Q is 99 in state B, so final state is C
  - Storage update actions in state occur *simultaneously* on *next* clock edge
    - Thus, order actions are written is irrelevant
    - A's actions same if:
      - Q:=R R:=99 or
      - R:=99 Q:=R



35

### Common RTL Design Pitfall Involving Storage Updates



- New HLSM using extra state so read of R occurs after write of R




36

## RTL Design Involving a Timer

- Commonly need explicit time intervals
  - Ex: Repeatedly blink LED on 1 second, off 1 second
- Pre-instantiate timer that HLSM can then use



(a) Pre-instantiated timer





(b) HLSM making use of timer

37

## Button Debouncing

- Press button
  - Ideally, output changes to 1
  - Actually, output bounces
    - Due to mechanical reasons
    - Like ball bouncing when dropped to floor
- Digital circuit can convert actual signal closer to ideal signal



38

## Data Dominated RTL Design Example


- Data dominated design: Extensive DP, simple controller
- Control dominated design: Complex controller, simple DP
- Example: Filter
  - Converts digital input stream to new digital output stream
  - Ex: Remove noise
    - 180, 180, 181, 180, 240, 180, 181
    - 240 is probably noise, filter might replace by 181
  - Simple filter: Output average of last  $N$  values
    - Small  $N$ : less filtering
    - Large  $N$ : more filtering, but less sharp output




39

## Data Dominated RTL Design Example: FIR Filter

- FIR filter
  - "Finite Impulse Response"
  - Simply a configurable weighted sum of past input values
  - $y(t) = c_0 \cdot x(t) + c_1 \cdot x(t-1) + c_2 \cdot x(t-2)$ 
    - Above known as "3 tap"
    - Tens of taps more common
    - Very general filter – User sets the constants ( $c_0, c_1, c_2$ ) to define specific filter
- RTL design
  - Step 1: Create HLSM
    - Very simple states/transitions




$$y(t) = c_0 \cdot x(t) + c_1 \cdot x(t-1) + c_2 \cdot x(t-2)$$




Assume constants set to 3, 2, and 2

40

## FIR Filter



- Step 2A: Create datapath
- Step 2B: Connect Ctrlr/DP (as earlier examples)
- Step 2C: Derive FSM
  - Set clr and ld lines appropriately



41

## Circuit vs. Microprocessor


$$y(t) = c_0 \cdot x(t) + c_1 \cdot x(t-1) + c_2 \cdot x(t-2)$$

- Comparing the FIR circuit to microprocessor instructions
  - Microprocessor
    - 100-tap filter: 100 multiplications, 100 additions. Say 2 instructions per multiplication, 2 per addition. Say 10 ns per instruction.
    - $(100 \cdot 2 + 100 \cdot 2) \cdot 10 = 4000$  ns
  - Circuit
    - Assume adder has 2 ns delay, multiplier has 20 ns delay
    - Longest path goes through one multiplier and two adders
      - $20 + 2 + 2 = 24$  ns delay
    - 100-tap filter, following design on previous slide, would have about a 34 ns delay: 1 multiplier and 7 adders on longest path
- Circuit is more than 100 times faster ( $4000/34$ ). Wow.

42

### Determining Clock Frequency


- Designers of digital circuits often want fastest performance
  - Means want high clock frequency
- Frequency limited by **longest register-to-register delay**
  - Known as **critical path**
  - If clock is any faster, incorrect data may be stored into register
  - Longest path on right is 2 ns
    - Ignoring wire delays, and register setup and hold times, for simplicity



43

### Critical Path


- Example shows four paths
  - a to c through +: 2 ns
  - a to d through + and \*: 7 ns
  - b to d through + and \*: 7 ns
  - b to d through \*: 5 ns
- Longest path is thus 7 ns
- Fastest frequency
  - $1 / 7 \text{ ns} = 142 \text{ MHz}$



44

### Critical Path Considering Wire Delays


- Real wires have delay too
  - Must include in critical path
- Example shows two paths
  - Each is  $0.5 + 2 + 0.5 = 3 \text{ ns}$
- Trend
  - 1980s/1990s: Wire delays were tiny compared to logic delays
  - But wire delays not shrinking as fast as logic delays
    - Wire delays may even be greater than logic delays!
- Must also consider register setup and hold times, also add to path
- Then add some time to the computed path, just to be safe
  - e.g., if path is 3 ns, say 4 ns instead



45

### A Circuit May Have Numerous Paths


- Paths can exist
  - In the datapath
  - In the controller
  - Between the controller and datapath
  - May be hundreds or thousands of paths
- Timing analysis tools that evaluate all possible paths automatically very helpful



46

### Behavioral Level Design: C to Gates

Inputs: A, B [256](8 bits); go (bit)  
Outputs: sad (32 bits)  
Local storage: sum, sadreg (32 bits); i (8 bits)



- Earlier sum-of-absolute-differences example
  - Started with high-level state machine
  - C code is an even better starting point – easier to understand


C code

```
int SAD (byte A[256], byte B[256]) // not quite C syntax
{
    uint sum; short uint i;
    sum = 0;
    i = 0;
    while (i < 256) {
        sum = sum + abs(A[i] - B[i]);
        i = i + 1;
    }
    return sum;
}
```

47

### Converting from C to High-Level State Machine

- Convert each C construct to equivalent states and transitions
- Assignment statement**
  - Becomes one state with assignment
- If-then statement**
  - Becomes state with condition check, transitioning to "then" statements if condition true, otherwise to ending state
    - "then" statements would also be converted to states




48



## Converting from C to High-Level State Machine


- **If-then-else**

- Becomes state with condition check, transitioning to “then” statements if condition true, or to “else” statements if condition false



- **While loop statement**


- Becomes state with condition check, transitioning to while loop's statements if true, then transitioning back to condition check



49

## Simple Example of Converting from C to High-Level State Machine

Inputs: uint X, Y  
Outputs: uint Max



- Simple example: Computing the maximum of two numbers

- Convert if-then-else statement to states (b)
- Then convert assignment statements to states (c)

50


## Example: SAD C code to HLMS

- Convert each construct to states
- Simplify, e.g., merge states

- RTL design process to convert to circuit

- Can thus convert C to circuit using straightforward process

- Actually, subset of C (not all C constructs easily convertible)
- Can use language other than C



51

## Summary

- RTL Introduction

- Modern digital design involves creating processor-level components
- High-level state machines

- RTL design process

- Capture behavior: Use HLMS
- Convert to circuit: A. Create datapath B. Connect DP to controller C. Derive controller FSM

- More RTL design

- More components, arrays, timers, control vs. data dominated

- Determining fastest clock frequency

- By finding critical path

- Behavioral-level design – C to gates

- By using method to convert C (subset) to high-level state machine

52