

ENGR 498: Design for the Internet of Things – Pipeline and Computer Organization

Dr. Jason Forsyth

Department of Engineering

James Madison University

Computer Engineering is really four things...

- Representation: binary, hex, 2's complement
- Manipulation: binary/boolean operations, gates, and circuits
- Storage: registers, cache, RAM, Hard drive (more on that today)
- Exchange: bus, interfaces, networks... (more on that later)

Representation

Decimal	Hex	Binary
0	0x0	0000
1	0x1	0001
2	0x2	0010
3	0x3	0011
4	0x4	0100
5	0x5	0101
6	0x6	0110
7	0x7	0111

Decimal	Hex	Binary
8	0x8	1000
9	0x9	1001
10	0xA	1010
11	0xB	1011
12	0xC	1100
13	0xD	1101
14	0xE	1110
15	0xF	1111

Two's complement	Decimal
0111	7
0110	6
0101	5
0100	4
0011	3
0010	2
0001	1
0000	0
1111	-1
1110	-2
1101	-3
1100	-4
1011	-5
1010	-6
1001	-7
1000	-8

Manipulation

AND Gate




A	B	F
0	0	0
0	1	0
1	0	0
1	1	1

OR Gate



A	B	F
0	0	0
0	1	1
1	0	1
1	1	1

NOT Gate

A	F
0	1
1	0



$$F = (ABC)' \cdot (B' + D) = \overline{ABC} \cdot (\bar{B} + D)$$



What happens when you hit compile...

- High-level language
 - Level of abstraction closer to problem domain
 - Provides for productivity and portability
- Assembly language
 - Textual representation of instructions
- Hardware representation
 - Binary digits (bits)
 - Encoded instructions and data

High-level
language
program
(in C)

```
swap(int v[], int k)
{int temp;
  temp = v[k];
  v[k] = v[k+1];
  v[k+1] = temp;
}
```

Compiler

Assembly
language
program
(for MIPS)

```
swap:
    muli $2, $5, 4
    add  $2, $4, $2
    lw   $15, 0($2)
    lw   $16, 4($2)
    sw   $16, 0($2)
    sw   $15, 4($2)
    jr   $31
```

Assembler

Binary machine
language
program
(for MIPS)

```
000000001010000100000000000011000
000000000000110000001100000100001
100011000110001000000000000000000
100011001111001000000000000000100
101011001111001000000000000000000
101011000110001000000000000000100
000000111110000000000000000001000
```

MIPS Reference Data

①




CORE INSTRUCTION SET

NAME, MNEMONIC	FOR-MAT	OPERATION (in Verilog)	OPCODE / FUNCT (Hex)
Add	add	R R[rd] = R[rs] + R[rt]	(1) 0 / 20 _{hex}
Add Immediate	addi	I R[rt] = R[rs] + SignExtImm	(1,2) 8 _{hex}
Add Imm. Unsigned	addiu	I R[rt] = R[rs] + SignExtImm	(2) 9 _{hex}
Add Unsigned	addu	R R[rd] = R[rs] + R[rt]	0 / 21 _{hex}
And	and	R R[rd] = R[rs] & R[rt]	0 / 24 _{hex}
And Immediate	andi	I R[rt] = R[rs] & ZeroExtImm	(3) c _{hex}
Branch On Equal	beq	I if(R[rs]==R[rt]) PC=PC+4+BranchAddr	(4) 4 _{hex}
Branch On Not Equal	bne	I if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4) 5 _{hex}
Jump	j	J PC=JumpAddr	(5) 2 _{hex}
Jump And Link	jal	J R[31]=PC+8;PC=JumpAddr	(5) 3 _{hex}
Jump Register	jrr	R PC=R[rs]	0 / 08 _{hex}
Load Byte Unsigned	lbu	I R[rt]={24'b0,M[R[rs] +SignExtImm](7:0)}	(2) 24 _{hex}
Load Halfword Unsigned	lhu	I R[rt]={16'b0,M[R[rs] +SignExtImm](15:0)}	(2) 25 _{hex}
Load Linked	ll	I R[rt] = M[R[rs]+SignExtImm]	(2,7) 30 _{hex}
Load Upper Imm.	lui	I R[rt] = {imm, 16'b0}	f _{hex}
Load Word	lw	I R[rt] = M[R[rs]+SignExtImm]	(2) 23 _{hex}
Nor	nor	R R[rd] = ~ (R[rs] R[rt])	0 / 27 _{hex}

Nor	nor	R R[rd] = ~ (R[rs] R[rt])	0 / 27 _{hex}
Or	or	R R[rd] = R[rs] R[rt]	0 / 25 _{hex}
Or Immediate	ori	I R[rt] = R[rs] ZeroExtImm	(3) d _{hex}
Set Less Than	slt	R R[rd] = (R[rs] < R[rt]) ? 1 : 0	0 / 2a _{hex}
Set Less Than Imm.	slti	I R[rt] = (R[rs] < SignExtImm)? 1 : 0	(2) a _{hex}
Set Less Than Imm. Unsigned	sltiu	I R[rt] = (R[rs] < SignExtImm) ? 1 : 0	(2,6) b _{hex}
Set Less Than Unsig.	sltu	R R[rd] = (R[rs] < R[rt]) ? 1 : 0	(6) 0 / 2b _{hex}
Shift Left Logical	sll	R R[rd] = R[rt] << shamt	0 / 00 _{hex}
Shift Right Logical	srl	R R[rd] = R[rt] >> shamt	0 / 02 _{hex}
Store Byte	sb	I M[R[rs]+SignExtImm](7:0) = R[rt](7:0)	(2) 28 _{hex}
Store Conditional	sc	I M[R[rs]+SignExtImm] = R[rt]; R[rt] = (atomic) ? 1 : 0	(2,7) 38 _{hex}
Store Halfword	sh	I M[R[rs]+SignExtImm](15:0) = R[rt](15:0)	(2) 29 _{hex}
Store Word	sw	I M[R[rs]+SignExtImm] = R[rt]	(2) 2b _{hex}
Subtract	sub	R R[rd] = R[rs] - R[rt]	(1) 0 / 22 _{hex}
Subtract Unsigned	subu	R R[rd] = R[rs] - R[rt]	0 / 23 _{hex}

- (1) May cause overflow exception
 (2) SignExtImm = { 16{immediate[15]}, immediate }
 (3) ZeroExtImm = { 16{1b'0}, immediate }
 (4) BranchAddr = { 14{immediate[15]}, immediate, 2'b0 }
 (5) JumpAddr = { PC+4[31:28], address, 2'b0 }
 (6) Operands considered unsigned numbers (vs. 2's comp.)
 (7) Atomic test&set pair; R[rt] = 1 if pair atomic, 0 if not atomic

A very basic computer...



Each pipeline stage has a purpose


IF: Instruction fetch

ID: Instruction decode/
register file read

EX: Execute/
address calculation

MEM: Memory access


WB: Write back




How do the instructions 'control' the computer...

BASIC INSTRUCTION FORMATS


R	opcode	rs	rt	rd	shamt	funct
	31	26 25	21 20	16 15	11 10	6 5
						0
I	opcode	rs	rt	immediate		
	31	26 25	21 20	16 15		0
J	opcode	address				
	31	26 25				0





How quickly can this pipeline execute?




Pipelining speeds up the processor, by slowing it down?



Comparison of pipelined and single cycle




There are many possible architectures...



ARM Cortex-A8 Pipeline


Core i7 Pipeline



Computer Org and Memory Hierarchy

How do we keep this fed with information and how does it talk to the external world?





DDR4 - 3200 (3200 $\times 10^6$ transfer/s)
 DIMM / DDR

Register

SRAM

Cache

SDRAM

RAM

SSD

Flash

HD

HD

Density (order)	32x32bits	~1QMB	~10GB	~100GB	~1TB
Access Time	.1ns	0.5-2.5ns	50-70ns 100-200ns	5,000 - 50,000	5,000,000 - 20,000,000
Distance (from desk)	Pocket book bag / 1ft	neighbor / 5x	500ft 2nd floor / 200ft London Forth office	50,000ft / River 10 miles	40,000 miles Darwin, Australia
\$/GB	N/A	\$500-\$1000	\$10-20	\$.75-\$1.00	Sydney is closer \$.05-\$0.10

Tech

SRAM

DRAM

ra

