# ENGR 498: Design for the Internet of Things – Pipeline and Computer Organization

Dr. Jason Forsyth

Department of Engineering

James Madison University

### Computer Engineering is really four things...

- Representation: binary, hex, 2's complement
- Manipulation: binary/boolean operations, gates, and circuits
- Storage: registers, cache, RAM, Hard drive (more on that today)

• Exchange: bus, interfaces, networks... (more on that later)

# Representation

Decimal	Hex	Binary
0	0x0	0000
1	0x1	0001
2	0x2	0010
3	0x3	0011
4	0x4	0100
5	0x5	0101
6	0x6	0110
7	0x7	0111

Decimal	Hex	Binary
8	0x8	1000
9	0x9	1001
10	0xA	1010
11	0xB	1011
12	0xC	1100
13	0xD	1101
14	0xE	1110
15	0xF	1111

Two's complement	Decimal
0111	7
0110	6
0101	5
0100	4
0011	3
0010	2
0001	1
0000	0
1111	-1
1110	-2
1101	-3
1100	-4
1011	-5
1010	-6
1001	-7
1000	-8

### Manipulation

#### **AND Gate**


Α	В	F
0	0	0
0	1	0
1	0	0
1	1	1


#### **OR Gate**


Α	В	F
0	0	0
0	1	1
1	0	1
1	1	1


#### **NOT Gate**

Α	F
0	1
1	0










$$F = (ABC)' \cdot (B' + D) = \overline{ABC} \cdot (\overline{B} + D)$$



# What happens when you hit compile...


- High-level language
  - Level of abstraction closer to problem domain
  - Provides for productivity and portability
- Assembly language
  - Textual representation of instructions
- Hardware representation
  - Binary digits (bits)
  - Encoded instructions and data

High-level language program (in C)

Assembly language program

(for MIPS)

```
swap(int v[], int k)
{int temp;
   temp = v[k];
   v[k] = v[k+1];
   v[k+1] = temp;
}
```



swap:

muli \$2, \$5,4

add \$2, \$4,\$2


lw \$15, 0(\$2)

lw \$16, 4(\$2)

sw \$16, 0(\$2)

sw \$15, 4(\$2)

jr \$31



Binary machine language program (for MIPS) 

#### (


# MIPS Reference Data




CORE INSTRUCTION SET OPCODE					
		FOR-			/ FUNCT
NAME, MNEMO	NIC	MAT	OPERATION (in Verilog)		(Hex)
Add	add	R	R[rd] = R[rs] + R[rt]	(1)	0 / 20 <sub>hex</sub>
Add Immediate	addi	I	R[rt] = R[rs] + SignExtImm	(1,2)	8 <sub>hex</sub>
Add Imm. Unsigned	addiu	I	R[rt] = R[rs] + SignExtImm	(2)	9 <sub>hex</sub>
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]		0 / 21 <sub>hex</sub>
And	and	R	R[rd] = R[rs] & R[rt]		0 / 24 <sub>hex</sub>
And Immediate	andi	I	R[rt] = R[rs] & ZeroExtImm	(3)	c <sub>hex</sub>
Branch On Equal	beq	I	if(R[rs]==R[rt]) PC=PC+4+BranchAddr	(4)	4 <sub>hex</sub>
Branch On Not Equa	bne	I	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4)	5 <sub>hex</sub>
Jump	j	J	PC=JumpAddr	(5)	2 <sub>hex</sub>
Jump And Link	jal	J	R[31]=PC+8;PC=JumpAddr	(5)	3 <sub>hex</sub>
Jump Register	jr	R	PC=R[rs]		0 / 08 <sub>hex</sub>
Load Byte Unsigned	lbu	I	R[rt]={24'b0,M[R[rs] +SignExtImm](7:0)}	(2)	24 <sub>hex</sub>
Load Halfword Unsigned	lhu	I	R[rt]={16'b0,M[R[rs] +SignExtImm](15:0)}	(2)	25 <sub>hex</sub>
Load Linked	11	I	R[rt] = M[R[rs] + SignExtImm]	(2,7)	$30_{\text{hex}}$
Load Upper Imm.	lui	I	$R[rt] = \{imm, 16'b0\}$		f <sub>hex</sub>
Load Word	lw	I	R[rt] = M[R[rs] + SignExtImm]	(2)	23 <sub>hex</sub>
Nor	nor	R	$R[rd] = \sim (R[rs] \mid R[rt])$		$0/27_{hex}$

Nor	nor	R	$R[rd] = \sim (R[rs] \mid R[rt])$	0 / 27 <sub>hex</sub>
Or	or	R	R[rd] = R[rs]   R[rt]	0 / 25 <sub>hex</sub>
Or Immediate	ori	Ι	R[rt] = R[rs]   ZeroExtImm (3)	
Set Less Than	slt	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0	0 / 2a <sub>hex</sub>
Set Less Than Imm.	slti	I	R[rt] = (R[rs] < SignExtImm)? 1 : 0 (2)	
Set Less Than Imm. Unsigned	sltiu	I	R[rt] = (R[rs] < SignExtImm) ? 1:0 (2,6)	b
Set Less Than Unsig.	sltu	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0 (6)	$0/2b_{hex}$
Shift Left Logical	sll	R	$R[rd] = R[rt] \ll shamt$	0 / 00 <sub>hex</sub>
Shift Right Logical	srl	R	R[rd] = R[rt] >> shamt	$0 / 02_{hex}$
Store Byte	sb	I	M[R[rs]+SignExtImm](7:0) = R[rt](7:0) (2)	28 <sub>hex</sub>
Store Conditional	SC	I	M[R[rs]+SignExtImm] = R[rt]; R[rt] = (atomic) ? 1 : 0 (2,7)	38 <sub>hex</sub>
Store Halfword	sh	I	M[R[rs]+SignExtImm](15:0) = R[rt](15:0) (2)	29 <sub>hex</sub>
Store Word	SW	I	M[R[rs]+SignExtImm] = R[rt] (2)	2b <sub>hex</sub>
Subtract	sub	R	R[rd] = R[rs] - R[rt]  (1)	$0/22_{hex}$
Subtract Unsigned	subu	R	R[rd] = R[rs] - R[rt]	$0/23_{hex}$
	<ol> <li>May cause overflow exception</li> <li>SignExtImm = { 16{immediate[15]}, immediate }</li> <li>ZeroExtImm = { 16{1b'0}, immediate }</li> <li>BranchAddr = { 14{immediate[15]}, immediate, 2'b0 }</li> <li>JumpAddr = { PC+4[31:28], address, 2'b0 }</li> <li>Operands considered unsigned numbers (vs. 2's comp.)</li> <li>Atomic test&amp;set pair; R[rt] = 1 if pair atomic, 0 if not atomic</li> </ol>			

### A very basic computer...




Each pipeline stage has a purpose ID: Instruction decode/ | EX: Execute/ | MEM: Memory




How do the instructions 'control' the computer...

#### BASIC INSTRUCTION FORMATS


R	opcode	rs	rt	rd	shamt	funct
	31 26	25 21	20 16	15 11	10 6	5 0
I	opcode	rs	rt		immediate	e
	31 26	25 21	20 16	15		0
J	opcode			address		
	31 26	25				0




# How quickly can this pipeline execute?




# Pipelining speeds up the processor, by slowing it down?



### Comparison of pipelined and single cycle




#### There are many possible architectures...



**ARM Cortex-A8 Pipeline** 

#### **Core i7 Pipeline**



# Computer Org and Memory Hierarchy

How do we keep this fed with information and how does it talk to the external world?



