
- Write the entity and architecture for a priority encoder with the following requirements:
 - Eight 1-bit inputs : I0 I7
 - One 3-bit output: num_out
 - Use the following table

Active Input	Num_out	Priority
I7	Ш	I st highest priority
I 6	110	
I 5	101	
I 4	100	
I 3	011	
I2	010	
I1	001	
I 0	000	8 th lowest priority

Complete the output waves for the decode2to4 architecture below.



Rewrite the following mux architecture as a case statement

```
ARCHITECTURE behavioral OF mux IS
SIGNAL selects: STD_LOGIC_VECTOR(1 DOWNTO 0);
BEGIN
selects <= $1 & $0$;
output <= A when (selects = "00") ELSE
B when (selects = "01") ELSE
C when (selects = "10") ELSE
D;
END behavioral;
```

```
--This is the case. Case requires a process


PROCESS (selects, A, B, C, D) is

BEGIN

CASE selects IS

WHEN "00" => Y_case <= A;
WHEN "01" => Y_case <= B;
WHEN "10" => Y_case <= C;
WHEN OTHERS => Y_case <= D;
END CASE;
END PROCESS;
```

Complete the *STRUCTURAL* (hierarchical) VHDL model below. The component declarations for the two components are already given



```
ENTITY test IS
                                          ENTITY test IS
 PORT (A, B, reset, clk: IN STD LOGIC;
                                             PORT (A, B, reset, clk : IN STD_LOGIC;
                                                                        : OUT STD_LOGIC);
                    : OUT STD LOGIC);
        d out
                                          end test;
end test;
                                          ARCHITECTURE structural OF test IS
                                           COMPONENT Thing2 IS
ARCHITECTURE structural OF test IS
                                               PORT(E, rst, clk
                                                                    : IN STD_LOGIC;
                                                                       : OUT STD_LOGIC);
                                               END COMPONENT;
COMPONENT Thing2 IS
                                           COMPONENT Thing1 IS
                  : IN STD LOGIC;
  PORT(E, rst, clk
                                               PORT(A, B, C
                                                             : IN STD_LOGIC;
                  : OUT STD LOGIC);
                                                                 : OUT STD_LOGIC);
                                               END COMPONENT;
  END COMPONENT;
                                               Signal int_d, ZtoE : std_logic;
COMPONENT Thing1 IS
                                         BEGIN
  PORT(A, B, C: IN STD LOGIC;
                                            U1: Thing1
               : OUT STD LOGIC);
                                                 PORT MAP(A => int_d,
                                                          B => A,
  END COMPONENT;
                                                          C => B,
                                                          Z => ZtoE);
                                            U2: Thing2
                                                 PORT MAP(E => ZtoE,
```

rst => reset, clk => clk, Y => int_d);

d_out <= int_d;</pre>

END structural;