

Announcements

Homework #6 due Wednesday

Quiz Wednesday on hierarchical design and components

 If you haven't already done so, please submit your team evaluations.

Lab 6 Intro

- REM
 - Synthesizable for unsigned type
 - x REM y returns the remainder of x/y, with the sign of x

- When doing VHDL arithmetic you can use integer operands
 - Ex: abs num REM 100
 - Ex: count <= count + I;</pre>

Practice problems

For the design description that follows, draw the corresponding logic diagram:

```
ENTITY gate ckt IS
        PORT(a, b, c : IN STD LOGIC;
                 : OUT STD LOGIC);
END gate ckt;
ARCHITECTURE structure OF gate ckt IS
  SIGNAL s1, s2 : STD LOGIC;
  COMPONENT nand \overline{2} IS
         PORT(i1, i2 : IN STD LOGIC;
               ol : OUT STD_LOGIC);
        END COMPONENT:
  COMPONENT invert IS
         PORT(i1 : IN STD LOGIC;
               o1 : OUT STD LOGIC);
       END COMPONENT:
  BEGIN
       U0: nand 2 PORT MAP(i1 \Rightarrow a,
                             i2 => b,
                             o1 => s1);
       U1: nand 2 PORT MAP(i1 \Rightarrow s1,
                             i2 => s2.
                             o1 => f:
       U2: invert PORT MAP(i1 \Rightarrow c,
                            o1 => s2);
END structure;
```

