## VHDL Practice Problems

#### Announcements

- Homework #3 due today
- Homework #4 is posted
- Exam #1 on Monday 9/23!

#### Save the Date!!!

DSD Exam #1 Study Jam Sunday September 22nd 12-4 pm GOL - 1360 Led by past students

### 3-to-8 Decoder

	Input				Output						
	<b>S2</b>	SI	S0	Y0	ΥI	Y2	Y3	Y4	Y5	Y6	Y7
	0	0	0	<b>1</b> 1	0	0	0	0	0	0	0
<i>Note:</i> The selected	0	0	1	$\sqrt{0}$	1	0	0	0	0	0	0
output goes HIGH.	0	1	0	0	0	1	0	0	0	0	0
	0	1	1	0	0	0	1	0	0	0	0
	1	0	0	0	0	0	0	1	0	0	0
	1	0	1	0	0	0	0	0	1	0	0
	1	1	0	0	0	0	0	0	0	1	0
	1	1	1	0	0	0	0	0	0	0	1

- I. Create the entity
- 2. Create 4 architectures : selected signal assignment, conditional signal assignment, case, if/then/else

# **AOI** Equations and Circuits

A	В	С	F <sub>4</sub>
0	0	0	I
0	0	I	0
0	I	0	0
0	I	I	0
I	0	0	I
I	0	I	I
ı	ı	0	0
I	ļ	l	0

- I. Create the unsimplified SOP equation.
- 2. Find the most reduced equation.
- 3. Draw the AOI circuit for F<sub>4</sub>
- 4. Write the VHDL architecture to drive output  $F_4$ . You may choose your statement type.