# **Exam 2 Practice Problems**

## **Announcements**

- HW #7 due Friday
  - This is with new homework groups
- Wed and Fri labs are working on lab 7
- Exam on Monday 10/21

Exam #2 Study Jam Saturday October 19th 12 noon - 4 pm Golisano 1360 (ESD lab) Bring questions

- Write the entity and architecture for a priority encoder with the following requirements:
  - Eight 1-bit inputs : I0 I7
  - One 3-bit output: num\_out
  - Use the following table

Active Input	Num_out	Priority
I7	111	Ist highest priority
I6	110	
I5	101	
I4	100	
I3	011	
I2	010	
I1	001	
I0	000	8 <sup>th</sup> lowest priority

# Complete the output waves for the decode2to4 architecture below.

Namo	0 ps 10	.O ns 20.	Ons 30.	0 ns
	0 ps			
sel_bus	11	10	01	00

## Rewrite the following mux architecture as a case statement

```
ARCHITECTURE behavioral OF mux IS

SIGNAL selects: STD_LOGIC_VECTOR(1 DOWNTO 0);

BEGIN


selects <= $1 & $0;
output <= A when (selects = "00") ELSE


B when (selects = "01") ELSE

C when (selects = "10") ELSE

D;

END behavioral;
```





ENTITY test IS

PORT (A, B, reset, clk : IN STD\_LOGIC;

d\_out : OUT STD\_LOGIC);

end test;

ARCHITECTURE structural OF test IS

### COMPONENT Thing2 IS

PORT(E, rst, clk : IN STD LOGIC;

Y : OUT STD LOGIC);

END COMPONENT;

### **COMPONENT Thing1 IS**

PORT(A, B, C: IN STD LOGIC;

Z : OUT STD LOGIC);

END COMPONENT;