## **VHDL Test Benches**

And ModelSim Simulation

#### **Announcements**

Homework #3 due Wednesday

Exam #1 on Monday 9/23!

 Don't forget the Fram Lecture is tomorrow!

- Starfish is now open
  - Lecture and lab notifications



#### **2019 Fram Signature Lecture**

"POWERFUL STUFF: An Entrepreneurial Mindset Built Upon Critical Thinking" with Doug Melton of KEEN

Date: Tuesday, September 17, 2019

Time: 3:30 pm - 4:45 pm Place: Ingle Auditorium

(Reception immediately following in Fireside Lounge)

Access Services will be providing interpreters

Proudly cosponsored by:

RIT Engineering Technology

RIT | Kate Gleason College of Engineering




### What is a Test Bench

- A Test Bench is VHDL code that provides the stimulus to simulate another VHDL module.
- Used in place of waveforms for toggling the inputs of the module.
- The test bench can also check the functional correctness of the module's outputs.

### Main Functions of a Test Bench

- Generate stimulus for testing the hardware block.
- Apply the stimulus.
- Compare the generated outputs against the expected outputs.



### Characteristics of Test Benches

- The unit/design under test, UUT or DUT, is instantiated as a component
- The entity has no ports (for now)
- The stimulus signals and their events are generated within the architecture of the test bench
- Reporting features can be used to monitor the expected outputs
  - This week we will visually inspect outputs

## Example

- Testing of a 2-to-1 mux
- First define the mux

```
ENTITY Mux_2to I IS

PORT (A, B, Sel : IN STD_LOGIC;

Y : OUT STD_LOGIC);

END Mux_2to I;

ARCHITECTURE functional OF Mux_2to I IS

BEGIN ...
```

## Example testbench

```
ENTITY Mux_2to1_tb IS END Mux_2to1_tb;
```

-- the test bench entity has no ports

```
ARCHITECTURE test OF Mux_2to I_tb IS
   SIGNAL
                   A tb, B tb
                                         :STD LOGIC;
                                                          -- setup internal Test Signals
                                                          -- give descriptive names to make
   SIGNAL
                    Sel tb
                                         :STD LOGIC;
   SIGNAL
                    Y tb
                                         :STD LOGIC;
                                                          -- apparent they are test signals
   COMPONENT Mux 2to I
                                                          -- this is the VHDL module being
                              :IN
                                         STD LOGIC;
                                                          -- simulated. Must match entity.
     PORT (A, B, Sel
                              :OUT
                                         STD_LOGIC);
     END COMPONENT:
   BEGIN
```

UUT : Mux\_2to I

port map (A => A\_tb,
B => B tb,

Sel => Sel\_tb,
Y => Y tb);

-- instantiate the design to test

This is where you connect your VHDL component to the stimulus
Signals so that the inputs can be driven and the outputs
Can be monitored

## Example

```
STIM: PROCESS
                                         -- create process to generate stimulus
  BEGIN
    A tb \leq '0'; B tb \leq '0'; Sel tb \leq '0'; wait for I0ns; -- we can use wait
    A tb \leq '0'; B tb \leq '1'; Sel tb \leq '0'; wait for 10ns; -- statements to control
    A tb \le 'I'; B_tb \le '0'; Sel_tb \le '0'; wait for I0ns; -- the speed of the stim
    A tb \leq 'I'; B tb \leq 'I'; Sel tb \leq 'I'; wait for I0ns; -- end with a wait...
    wait;
END PROCESS;
END test;
```

## VHDL Constructs in TBs

- Test Benches are for Verification, not for Synthesis
  - This allows us to use constructs that we ordinarily wouldn't put in a design because they are not synthesizable
  - Mostly time related
    - Wait
      - A <= '0'; wait for 20ns; A<= '1'; wait for 20ns; A<= '0';</li>
    - After
      - A <= '0', 'I' after 20ns, '0' after 40ns; <

These are the same

#### Wait Statements

- A wait statement suspends and resumes execution of the process
  - When the process is suspended, the signal assignments are updated
- Not synthesizable
- Options
  - Wait on sensitivity\_list;
    - Ex: wait on A\_tb, B\_tb, Sel\_tb;
  - Wait until boolean\_expression;
    - Ex: wait until interrupt = 'l';
  - Wait for time\_expression;
    - Ex: wait for 10 ns;
  - Wait;
    - Ex: wait
    - Usually the last statement in process. Why?

### Stimulus Process

 This example is not efficient and would soon be unmanageable with a high number of inputs

```
A_tb <= '0'; B_tb <= '0'; Sel_tb <= '0'; wait for I0ns;
A_tb <= '0'; B_tb <= 'I'; Sel_tb <= '0'; wait for I0ns;
A_tb <= 'I'; B_tb <= '0'; Sel_tb <= '0'; wait for I0ns;
```

- Once a signal is assigned a value, it does not have to be reassigned until the value changes
  - How would you rewrite above?

## Stimulus Process

- Still too tedious for large design
- Use a Loop to do an exhaustive test of combinatorial logic
  - For n inputs the loop will go from 0 to 2<sup>n</sup>-1
  - Why?

## Using a Loop

ENTITY Test\_Mux IS END Test\_Mux;

```
ARCHITECTURE Test Mux arch OFTest Mux IS
   SIGNAL
                                         :STD LOGIC VECTOR(2 DOWNTO 0);
                    inputs
   SIGNAL
                                         :STD LOGIC;
                    Y tb
   COMPONENT Mux 2to I
                                                           -- declare any used components
                               :IN
                                         STD LOGIC;
     PORT (A, B, Sel
                                                          -- must match entity exactly
            Υ
                               : OUT
                                         STD LOGIC);
     END COMPONENT:
    BEGIN
     UUT: Mux 2to I
                                                     -- instantiate the design to test
       port map (A => inputs(2),
                  B => inputs(1),
                  Sel => inputs(0),
                      =>Y tb);
     STIM: PROCESS
                                         -- create process to generate stimulus
      BEGIN
         FOR i IN 0 TO 7 LOOP
          inputs <= STD LOGIC VECTOR(to unsigned(i, 3));
          WAIT FOR 10 ns;
        END LOOP;
        wait:
      END PROCESS:
```

# Converting integer to STD\_LOGIC\_VECTOR

- An integer can be converted to a STD\_LOGIC\_VECTOR of any length
- Requires numeric\_std library
  - Use ieee.numeric\_std.all
- Syntax
  - Vector <= STD\_LOGIC\_VECTOR(to\_unsigned(int,n))</li>
    - Vector is a STD\_LOGIC\_VECTOR of length n
    - Int is an integer in the range 0 to 2<sup>n</sup>-1

## VHDL type conversion

http://www.bitweenie.com/listings/vhdl-type-conversion/

