
in[15:0]
address[13:0]
op_state[1:0]
clk
read_port
read_port_26
i28
i49
i30
i48
i47
i46
i45
i44
i43
i42
i41
i40
i39
i38
i37
i36
i35
i34
reduce_nor
reduce_nor_28
diff
out_temp[0]
reduce_nor_30
out_temp[1]
out_temp[2]
out_temp[3]
out_temp[4]
out_temp[5]
out_temp[6]
out_temp[7]
out_temp[8]
out_temp[9]
out_temp[10]
out_temp[11]
out_temp[12]
out_temp[13]
out_temp[14]
out_temp[15]
i25
add_5
clocked_write_port
clk_write_port_25
tri
i115
i114
i113
i112
i111
i110
i109
i108
i107
i106
i105
i104
i103
i102
i101
i100
out[15:0]