

D


C

3


C

A

i.MX8M Mini PWR










LPDDR4 2GB



i.MX8M Mini IO Interface





Caution:


IO internal pull up/down is not supported in 3.3V mode, must disable the internal pull up/down via software and use external pull up/down resistors instead.
All IO pin groups are impacted except for XTAL, DDR, PCI, USB and MIPI PHY IO's.
See Errata e50080 for detailed information.



EmCraft systems		EMCRAFT SYSTEMS LLC 5621 Palmer Way, Suite A Carlsbad, CA 92010	
This document contains information proprietary to Emcraft and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Emcraft Systems LLC.			
Designer: <Designer>	Drawing Title: 8M LPDDR4 SOM	CP:	IUC: PUE: X
Drawn by: <Drawn by>	Page Title: IMX8M IO		
Approved: <Approved>	Size C Document Number <Doc>	Rev 2A	
Date: Wednesday, June 24, 2020		Sheet 4 of 11	


i.MX8M Mini PHYs



		EMCRAFT SYSTEMS LLC 5621 Palmer Way, Suite A Carlsbad, CA 92010		
		This document contains information proprietary to Emcraft and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Emcraft Systems LLC.		
Designer: <Designer>	Drawing Title: 8M LPDDR4 SOM	ICAP Classification: CP:	IJO:	PUBI: X
Drawn by: <DrawnBy>	Page Title: IMX8M PHY			
Approved: <Approver>	Size B	Document Number <Doc>	Rev 2A	
Date: Wednesday, June 24, 2020		Sheet 5 of 11		

i.MX8M Mini MISC

JTAG Debug



Signal Naming:

Net Name	i.MX8M Mini	i.MX8M Nano
JTAG nTRST	JTAG nTRST	BOOT_MODE2
TEST_MODE	TEST_MODE	BOOT_MODE3



Note:

BOOT_MODE2(JTAG_nTRST) must be pull UP on BB for i.MX8M Mini;
BOOT_MODE3 must be pull down on BB for i.MX8M Mini;


		EMCRAFT SYSTEMS LLC 5621 Palmer Way, Suite A Carlsbad, CA 92010	
		This document contains information proprietary to Emcraft and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Emcraft Systems LLC.	
Designer: <Designer>		Drawing Title: 8M LPDDR4 SOM	
Drawn by: <DrawnBy>		Page Title: IMX8M MISC	
Approved: <Approver>		Size A4	Document Number <Doc>
Date: Wednesday, June 24, 2020		Sheet 6 of 11	Rev 2A

Storage

eMMC



QSPI Flash



		EMCRAFT SYSTEMS LLC 5621 Palmer Way, Suite A Carlsbad, CA 92010	
This document contains information proprietary to Emcraft and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Emcraft Systems LLC.			
Designer: <Designer>	Drawing Title: 8M LPDDR4 SOM	ICAP Classification: CP:	IJO: PUBI: X
Drawn by: <DrawnBy>	Page Title: eMMC / qSPI		
Approved: <Approver>	Size B	Document Number <Doc>	Rev 2A
Date: Wednesday, June 24, 2020		Sheet 7 of 11	

Boot Mode and CFG Switch

Caution:


IO internal pull up/down is not supported in 3.3V mode, must disable the internal pull up/down via software and use external pull up/down resistors instead.
All IO pin groups are impacted except for XTAL, DDR, PCI, USB and MIPI PHY IO's.
See Errata e50080 for detailed information.

i.MX8M Mini ROM Fuse

Address		7	6	5	4	3	2	1	0
	0x470[15:8]	BOOT_CFG[15]	BOOT_CFG[14]	BOOT_CFG[13]	BOOT_CFG[12]	BOOT_CFG[11]	BOOT_CFG[10]	BOOT_CFG[9]	BOOT_CFG[8]
	0x470[15:8]	Infinite Loop (Debug USE only) 0 - Disable 1 - Enable	001 - SD/eSD		Port Select: 00 - uSDHC1 01 - uSDHC2 10 - uSDHC3		Power Cycle Enable '0' - No power cycle '1' - Enabled via		SD Loopback Clock Source Sel (for SDR50 and SDR104 only) '0' - through SD pad '1' - direct
	0x470[15:8]		010 - MMC/eMMC						
	0x470[15:8]		011 - NAND		Pages In Block: 00 - 128 01 - 64 10 - 32 11 - 256		Nand_Row_address_bytes: 00 - 3 01 - 2 10 - 4 11 - 5		
	0x470[15:8]		100 - CSPI		Flash Auto Probe	FLASH_TYPE 000 - Device supports 3B read by default 001 - Device supports 4B read by default 010 - HyperFlash 3V8 011 - HyperFlash 3V3 100 - MXIC Octal DDR			
	0x470[15:8]		110 - SPINOR		Port Select: 000 - eCSP1 001 - eCSP2 010 - eCSP3		SPI Addressing: 0 - 3 bytes (24-bit) 1 - 2 bytes (16-bit)		
	0x470[15:8]	Others - Reserved for future use							
		BOOT_CFG[7]	BOOT_CFG[6]	BOOT_CFG[5]	BOOT_CFG[4]	BOOT_CFG[3]	BOOT_CFG[2]	BOOT_CFG[1]	BOOT_CFG[0]
SD/eSD	0x470[7:0]	Fast Boot: 0 - Regular 1 - Fast Boot	Reserved	Reserved	Bus Width: 0 - 1-bit 1 - 4-bit	Speed 000 - Normal/SDR12 001 - High/SDR25 010 - SDR50 011 - SDR104 001 - Reserved for DDR50 Others - Reserved			Reserved
MMC/eMMC	0x470[7:0]		Bus Width: 000 - 1-bit 001 - 4-bit 010 - 8-bit 101 - 4-bit DDR (MMC4.4) 110 - 8-bit DDR (MMC4.4) Etc - reserved.		Speed 00 - Normal 01 - High 10 - Reserved for HS 200 11 - Reserved	USDHC IO VOLTAGE SELECTION For Normal Boot Mode 0 - 3.3V 1 - 1.8V		USDHC IO VOLTAGE SELECTION For Manufacture Mode 0 - 3.3V 1 - 1.8V	
NAND	0x470[7:0]	BT_TOGGLEMODE	BOOT_SEARCH_COUNT: 00 - 2 01 - 2 10 - 4 11 - 8		Toggle Mode 33MHz Preamble Delay, Read Latency: '000' - 16 GPMICKL cycles. '001' - 1 GPMICKL cycles. '010' - 2 GPMICKL cycles. '011' - 3 GPMICKL cycles. '100' - 4 GPMICKL cycles. '101' - 5 GPMICKL cycles. '110' - 6 GPMICKL cycles. '111' - 7 GPMICKL cycles. '1111' - 15 GPMICKL cycles.			Reserved	
FlexSPI	0x470[7:0]	HOLD TIME: 00 - 500us 01 - 1ms 10 - 3ms 11 - 10ms		FLASH Auto Probe Type		FlexSPI FLASH Dummy Cycle			
SPINOR	0x470[7:0]	CS select SPI only: 00 - CS#0 default 01 - CS#1 10 - CS#2 11 - CS#3	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved

BT_CFG Pins:

SAI1_RXD0	BOOT_CFG0
SAI1_RXD1	BOOT_CFG1
SAI1_RXD2	BOOT_CFG2
SAI1_RXD3	BOOT_CFG3
SAI1_RXD4	BOOT_CFG4
SAI1_RXD5	BOOT_CFG5
SAI1_RXD6	BOOT_CFG6
SAI1_RXD7	BOOT_CFG7
SAI1_RXD8	BOOT_CFG8
SAI1_RXD9	BOOT_CFG9
SAI1_RXD10	BOOT_CFG10
SAI1_RXD11	BOOT_CFG11
SAI1_RXD12	BOOT_CFG12
SAI1_RXD13	BOOT_CFG13
SAI1_RXD14	BOOT_CFG14
SAI1_RXD15	BOOT_CFG15



Note:


- Boot CFG/SAI1 signals have internal PD before and after POR_B reset is deasserted!
- Standalone SOM board can support eMMC/SDHC boot, by populating R71, R72, R75, R76, R79, R95, R97
- When using Base Board for Multi boot selection, you must keep the resistors DNP on SOM board!

Boot Mode


BOOT_MODE1	BOOT_MODE0
BOOT TYPE:	
00 Boot From Fuses	
01 Serial Downloader	
10 Internal Boot (Development)	
11 Reserved	

		EMCRAFT SYSTEMS LLC 5621 Palmer Way, Suite A Carlsbad, CA 92010	
This document contains information proprietary to Emcraft and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Emcraft Systems LLC.			
Designer: <Designer>	Drawing Title: 8M LPDDR4 SOM	CP:	PUR: X
Drawn by: <Drawn by>	Page Title: IMX8M BOOT		
Approved: <Approved>	Size C	Document Number <Doc>	Rev 2A
Date: Wednesday, June 24, 2020		Sheet 9 of 11	



SYS PMIC



Note:
 BUCK1 default output voltage is 0.8V. Software will change it to 0.85V in SPL before DDR initialization.
 BUCK5 default output voltage is 0.9V. Software will change it to 0.975V (0.7194 7 BUCK5 doesn't support 0.95V output) in SPL before DDR initialization.
 BUCK2 default output voltage is 0.9V. Software will change it to 0.85V for 1.25GHz operation, 0.95V for 1.6GHz, 1.0V for 1.8GHz.



GNL Testpoints



Note:

1. PWRO_N is used as RESET Button as default, need to configure PWRO_N long push as 10ms, Cold Reset, and short push detect should be disabled!
2. WDOG_B is used as Cold Reset, external pull-up is needed. On EVK, R106 is not necessary, since WDOG_B/GPIO1_IO02 of CPU has internal pull-up.

i.MX8M Mini LPDDR4 EVK Power Sequence

SEQ	PWR/Signal	REG	MIN	TYP	MAX	Max Current(mA)
1	NVCC_SNVS_1V8	LDO1	1.62	1.8	1.98	10
2	VDD_SNVS_OV8	LDO2	0.76	0.8	0.9	10
3	RTC_RESET_B	RTC_RESET_B	--	--	--	--
4	CLK_32K_OUT	RTC_CLK	--	--	--	--
5	VDD_SOC_OV8	BUCK1	0.78/0.805	0.82/0.85	0.9	3000
6	VDD_DRAM&PU_OV9	BUCK5	0.805/0.855	0.85/0.95	0.9/1.0	3000
6	VDD_PHY_OV9	LDO4	0.855	0.9	1.0	250
7	VDD_ARM_OV9	BUCK2	0.805/0.9/0.95	0.85/0.95/1.0	0.95/1.0/1.05	3000
7	VDDA_1V8	LDO3	1.71	1.8	1.89	300
8	VDD_1V8/NVCC_1V8	BUCK7	1.65	1.8	1.95	1500
9	NVCC_DRAM_1V1	BUCK8	1.06	1.1	1.14	3000
10	VDD_3V3/NVCC_3V3	BUCK6	3	3.3	3.6	3000
10	NVCC_SD2	MUXSW	3.0/1.65	3.3/1.8	3.6/1.95	150
11	VDD_PHY_1V2	LDO6	1.14	1.2	1.26	300
12	POR_B	POR_B	--	--	--	--


		EMCRAFT SYSTEMS LLC 5621 Palmer Way, Suite A Carlsbad, CA 92010	
This document contains information proprietary to Emcraft and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Emcraft Systems LLC.			
Designer: <Designer>	Drawing Title: 8M LPDDR4 SOM	CAP Classification:	CP:
Drawn by: <Drawnby>	Page Title: ROHM PMIC	IUD:	PUR: X
Approved: <Approved>	Size C	Document Number	<Doc>
Date: Wednesday, June 24, 2020		Sheet 10 of 11	Rev 2A

B2B Connector for CPU Board


Caution:

IO internal pull up/down is not supported in 3.3V mode, must disable the internal pull up/down via software and use external pull up/down resistors instead.
All IO pin groups are impacted except for XTAL, DDR, PCI, USB and MIPI PHY IO's.
See Errata e50080 for detailed information.


Header




Receptacle



Receptacle



6,10 REF_CLK_32K REF_CLK_32K R116 DNR 0 M.2_32K_OUT
When using M.2 WiFi Module, remove R115, populate R116!



		EMCRAFT SYSTEMS LLC 5621 Palmer Way, Suite A Carlsbad, CA 92010	
This document contains information proprietary to Emcraft and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Emcraft Systems LLC.			
Designer: <Designer>	Drawing Title: 8M LPDDR4 SOM		
Drawn by: <DrawnBy>	Page Title: SOM Connectors		
Approved: <Approver>	Size B	Document Number <Doc>	Rev 2A
Date: Wednesday, June 24, 2020		Sheet 11	of 11