2.3, 2.4

2.9

2.14, 2.15, 2.16, 2.17

2.19, all Note: Typo error in 2.19.1... the shift value is 4

3.20, 3.21, 3.22, 3.29

2.3 [5] <§§2.2, 2.3> For the following C statement, what is the corresponding MIPS assembly code? Assume that the variables f, g, h, i, and j are assigned to registers \$s0, \$s1, \$s2, \$s3, and \$s4, respectively. Assume that the base address of the arrays A and B are in registers \$s6 and \$s7, respectively. B[8] = A[i-j];

```
sub $t0, $s3, $s4 # I - j

lw $t1, $t0($s6) # $t1 = A[i-j]

sw $t1, 32($s7) # B[8] = A[i-j]
```

2.4 [5] <§§2.2, 2.3> For the MIPS assembly instructions below, what is the corresponding C statement? Assume that the variables f, g, h, i, and j are assigned to registers \$s0, \$s1, \$s2, \$s3, and \$s4, respectively. Assume that the base address of the arrays A and B are in registers \$s6 and \$s7, respectively.

2.9 [5] <§§2.2, 2.3> Translate the following C code to MIPS. Assume that the variables f, g, h, i, and j are assigned to registers \$s0, \$s1, \$s2, \$s3, and \$s4, respectively. Assume that the base address of the arrays A and B are in registers \$s6 and \$s7, respectively. Assume that the elements of the arrays A and B are 4-byte words:

```
B[8] = A[i] + A[j];
```

```
lw $t0, $s3($s6) # $t0 = A[i]

lw $t1, $s4($s6) # $t1 = A[j]

add $t2, $t0, $t1 # $t2 = $t0 + $t1

sw $t2, 2($s7) # B[8] = $t2
```

2.14 [5] <§§2.2, 2.5> Provide the type and assembly language instruction for the following binary value: 0000 0010 0001 0000 1000 0000 0010 0000

```
op = 000000 - 0 - add
rs = 10000 - 17 - $s1
rt = 10000 - 17 - $s1
rd = 10000 - 17 - $s1
shamt = 00000 -0
func = 100000 - 32
Type: R-Type
```

Type: R-Type add \$s0, \$s0, \$s0

2.15 [5] <§§2.2, 2.5> Provide the type and hexadecimal representation of following instruction: sw t1, 32(t2)

I-Type 101011 01010 01001 00000 00000 1000000 ad49 0040 (hex)

2.16 [5] <§2.5> Provide the type, assembly language instruction, and binary representation of instruction described by the following MIPS fields:

```
op=0, rs=3, rt=2, rd=3, shamt=0, funct=34
```

R-Type

Binary: 000000 00011 00010 00011 00000 110010

Instruction: sub \$v1, \$v0, \$v1

2.17 [5] <§2.5> Provide the type, assembly language instruction, and binary representation of instruction described by the following MIPS fields:

op=0x23, rs=1, rt=2, const=0x4

I-Type

Binary: 100011 00001 00010 00000 00000 00100

lw \$v0, 4(\$at)

2.19 Assume the following register contents:

\$t0 = 0xAAAAAAA, \$t1 = 0x12345678

2.19.1 [5] <\\$2.6> For the register values shown above, what is the value of \$\tau^2\$ for the following sequence of instructions?

sl1 \$t2, \$t0, 4 or \$t2, \$t2, \$t1

\$t0 = 101010101010101010101010101010

\$t1 = 000100100011010001011011001111000

run instruction 1:

\$t1 = 000100100011010001011011001111000

\$t2 = 10101010101010101010101010100000

run instruction 2:

\$t2 = 1011101010111111011111110111111000

2.19.2 [5] <§2.6> For the register values shown above, what is the value of \$t2 for the following sequence of instructions?

sll \$t2, \$t0, 4 andi \$t2, \$t2, -1

\$t0 = 101010101010101010101010101010

\$t1 = 0001001000110100010110111000

run instruction 1:

\$t1 = 0001001000110100010110111000

\$t2 = 10101010101010101010101010100000

run instruction 2:

\$t2 = 000000100010000000001000100000

2.19.3 [5] <§2.6> For the register values shown above, what is the value of \$t2 for the following sequence of instructions?

srl \$t2, \$t0, 3
andi \$t2, \$t2, 0xFFEF

\$t0 = 101010101010101010101010101010

\$t1 = 0001001000110100010110111000

run instruction 1:

\$t2 = 000101010101010101010101010101

run instruction 2:

\$t2 = 0000000000000000101010101010101

2's compliment: 201326592 Unsigned: 201326592

3.21 [10] < $\S 3.5 >$ If the bit pattern $0 \times 0 C0000000$ is placed into the Instruction Register, what MIPS instruction will be executed?

3.22 [10] <§3.5> What decimal number does the bit pattern 0x0C000000 represent if it is a floating point number? Use the IEEE 754 standard.

3.23 [10] <§3.5> Write down the binary representation of the decimal number 63.25 assuming the IEEE 754 single precision format.