



Memory block yang berisi kalkulator Tambah



MegaWizard Plug-In Manager [page 1 of 6]

RAM: 1-PORT

About Documentation

1 Parameter Settings 2 EDA 3 Summary

Widths/Bus Type/Clock > Regs/Clock/Byte Enable/Adrs > Read During Write Option > Mem Init >

Block type: AUTO

Currently selected device family: Cyclone V

☒ Match project/default

How wide should the 'q' output bus be? 8 bits

How many 8-bit words of memory? 256 words

Note: You could enter arbitrary values for width and depth

What should the memory block type be?

☒ Auto
 ☐ MLAB
 ☐ M10K
 ☐ M-RAM
 ☐ LCBs
 Options...

Set the maximum block depth to: Auto words

What clocking method would you like to use?

☒ Single clock
 ☐ Dual clock: use separate 'input' and 'output' clocks

Resource Usage

1 M10K

Cancel < Back Next > Finish

MegaWizard Plug-In Manager [page 6 of 6]

RAM: 1-PORT

About Documentation

1 Parameter Settings 2 EDA 3 Summary

Block type: AUTO

Turn on the files you wish to generate. A gray checkmark indicates a file that is automatically generated, and a green checkmark indicates an optional file. Click Finish to generate the selected files. The state of each checkbox is maintained in subsequent MegaWizard Plug-In Manager sessions.


The MegaWizard Plug-In Manager creates the selected files in the following directory:
C:\intelFPGA_lite\18.1\

| File | Description |
|---|---------------------------------|
| <input checked="" type="checkbox"/> ram32x4.vhd | Variation file |
| <input type="checkbox"/> ram32x4.inc | AHDL Include file |
| <input checked="" type="checkbox"/> ram32x4.cmp | VHDL component declaration file |
| <input type="checkbox"/> ram32x4.bsf | Quartus Prime symbol file |
| <input type="checkbox"/> ram32x4_inst.vhd | Instantiation template file |


Resource Usage

1 M10K


Cancel < Back Next > Finish




Lalu Compile File tersebut sebagai Top-Level Entity




HASIL compile MB_Adder sebagai top-level entity:




Dan MB_MAIN_ADDER:




Membuat Wave Untuk Memory Block Adder:






Input Pada wave menggunakan Randomize, Hasil simulasinya:




Menambahkan Seven Segment VHD lalu compile




Memory block yang berisi kalkulator Kurang

Menambahkan MB_SUB dan MB_MAIN_SUB:



HASIL COMPILE:




HASIL SUMULASI SUBTRACTOR



Memory block yang berisi kalkulator Kali



HASIL COMPILE:




[illegible]

Memory block yang berisi kalkulator Bagi

COMPILE:




SIMULASI:



Memory block yang berisi kalkulator faktorial

Compile Factorial:



SIMULATION FACTIROAL:

